
sida.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000edd0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000598  0800ef60  0800ef60  0000ff60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f4f8  0800f4f8  000112c4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f4f8  0800f4f8  000104f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f500  0800f500  000112c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f500  0800f500  00010500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f504  0800f504  00010504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c4  20000000  0800f508  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000112c4  2**0
                  CONTENTS
 10 .bss          00002010  200002c4  200002c4  000112c4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200022d4  200022d4  000112c4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000112c4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a8ca  00000000  00000000  000112f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004121  00000000  00000000  0002bbbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001618  00000000  00000000  0002fce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000111d  00000000  00000000  000312f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029e35  00000000  00000000  00032415  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fcf8  00000000  00000000  0005c24a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011be21  00000000  00000000  0007bf42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00197d63  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006f3c  00000000  00000000  00197da8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  0019ece4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002c4 	.word	0x200002c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ef48 	.word	0x0800ef48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002c8 	.word	0x200002c8
 80001cc:	0800ef48 	.word	0x0800ef48

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2uiz>:
 8000b6c:	004a      	lsls	r2, r1, #1
 8000b6e:	d211      	bcs.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b74:	d211      	bcs.n	8000b9a <__aeabi_d2uiz+0x2e>
 8000b76:	d50d      	bpl.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d40e      	bmi.n	8000ba0 <__aeabi_d2uiz+0x34>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d102      	bne.n	8000ba6 <__aeabi_d2uiz+0x3a>
 8000ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba4:	4770      	bx	lr
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	4770      	bx	lr

08000bac <__aeabi_d2f>:
 8000bac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb4:	bf24      	itt	cs
 8000bb6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bbe:	d90d      	bls.n	8000bdc <__aeabi_d2f+0x30>
 8000bc0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bcc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bd0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd4:	bf08      	it	eq
 8000bd6:	f020 0001 	biceq.w	r0, r0, #1
 8000bda:	4770      	bx	lr
 8000bdc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000be0:	d121      	bne.n	8000c26 <__aeabi_d2f+0x7a>
 8000be2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be6:	bfbc      	itt	lt
 8000be8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bec:	4770      	bxlt	lr
 8000bee:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf6:	f1c2 0218 	rsb	r2, r2, #24
 8000bfa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c02:	fa20 f002 	lsr.w	r0, r0, r2
 8000c06:	bf18      	it	ne
 8000c08:	f040 0001 	orrne.w	r0, r0, #1
 8000c0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c18:	ea40 000c 	orr.w	r0, r0, ip
 8000c1c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c24:	e7cc      	b.n	8000bc0 <__aeabi_d2f+0x14>
 8000c26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2a:	d107      	bne.n	8000c3c <__aeabi_d2f+0x90>
 8000c2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c30:	bf1e      	ittt	ne
 8000c32:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c36:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c3a:	4770      	bxne	lr
 8000c3c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c40:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c44:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop

08000c4c <__aeabi_uldivmod>:
 8000c4c:	b953      	cbnz	r3, 8000c64 <__aeabi_uldivmod+0x18>
 8000c4e:	b94a      	cbnz	r2, 8000c64 <__aeabi_uldivmod+0x18>
 8000c50:	2900      	cmp	r1, #0
 8000c52:	bf08      	it	eq
 8000c54:	2800      	cmpeq	r0, #0
 8000c56:	bf1c      	itt	ne
 8000c58:	f04f 31ff 	movne.w	r1, #4294967295
 8000c5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c60:	f000 b9be 	b.w	8000fe0 <__aeabi_idiv0>
 8000c64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c6c:	f000 f83c 	bl	8000ce8 <__udivmoddi4>
 8000c70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c78:	b004      	add	sp, #16
 8000c7a:	4770      	bx	lr

08000c7c <__aeabi_d2lz>:
 8000c7c:	b538      	push	{r3, r4, r5, lr}
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2300      	movs	r3, #0
 8000c82:	4604      	mov	r4, r0
 8000c84:	460d      	mov	r5, r1
 8000c86:	f7ff ff21 	bl	8000acc <__aeabi_dcmplt>
 8000c8a:	b928      	cbnz	r0, 8000c98 <__aeabi_d2lz+0x1c>
 8000c8c:	4620      	mov	r0, r4
 8000c8e:	4629      	mov	r1, r5
 8000c90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c94:	f000 b80a 	b.w	8000cac <__aeabi_d2ulz>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c9e:	f000 f805 	bl	8000cac <__aeabi_d2ulz>
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca8:	bd38      	pop	{r3, r4, r5, pc}
 8000caa:	bf00      	nop

08000cac <__aeabi_d2ulz>:
 8000cac:	b5d0      	push	{r4, r6, r7, lr}
 8000cae:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce0 <__aeabi_d2ulz+0x34>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	4606      	mov	r6, r0
 8000cb4:	460f      	mov	r7, r1
 8000cb6:	f7ff fc97 	bl	80005e8 <__aeabi_dmul>
 8000cba:	f7ff ff57 	bl	8000b6c <__aeabi_d2uiz>
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	f7ff fc18 	bl	80004f4 <__aeabi_ui2d>
 8000cc4:	4b07      	ldr	r3, [pc, #28]	@ (8000ce4 <__aeabi_d2ulz+0x38>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f7ff fc8e 	bl	80005e8 <__aeabi_dmul>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	460b      	mov	r3, r1
 8000cd0:	4630      	mov	r0, r6
 8000cd2:	4639      	mov	r1, r7
 8000cd4:	f7ff fad0 	bl	8000278 <__aeabi_dsub>
 8000cd8:	f7ff ff48 	bl	8000b6c <__aeabi_d2uiz>
 8000cdc:	4621      	mov	r1, r4
 8000cde:	bdd0      	pop	{r4, r6, r7, pc}
 8000ce0:	3df00000 	.word	0x3df00000
 8000ce4:	41f00000 	.word	0x41f00000

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	468e      	mov	lr, r1
 8000cf0:	4604      	mov	r4, r0
 8000cf2:	4688      	mov	r8, r1
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d14a      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf8:	428a      	cmp	r2, r1
 8000cfa:	4617      	mov	r7, r2
 8000cfc:	d962      	bls.n	8000dc4 <__udivmoddi4+0xdc>
 8000cfe:	fab2 f682 	clz	r6, r2
 8000d02:	b14e      	cbz	r6, 8000d18 <__udivmoddi4+0x30>
 8000d04:	f1c6 0320 	rsb	r3, r6, #32
 8000d08:	fa01 f806 	lsl.w	r8, r1, r6
 8000d0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d10:	40b7      	lsls	r7, r6
 8000d12:	ea43 0808 	orr.w	r8, r3, r8
 8000d16:	40b4      	lsls	r4, r6
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	fa1f fc87 	uxth.w	ip, r7
 8000d20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d24:	0c23      	lsrs	r3, r4, #16
 8000d26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0x62>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d3c:	f080 80ea 	bcs.w	8000f14 <__udivmoddi4+0x22c>
 8000d40:	429a      	cmp	r2, r3
 8000d42:	f240 80e7 	bls.w	8000f14 <__udivmoddi4+0x22c>
 8000d46:	3902      	subs	r1, #2
 8000d48:	443b      	add	r3, r7
 8000d4a:	1a9a      	subs	r2, r3, r2
 8000d4c:	b2a3      	uxth	r3, r4
 8000d4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5e:	459c      	cmp	ip, r3
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0x8e>
 8000d62:	18fb      	adds	r3, r7, r3
 8000d64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d68:	f080 80d6 	bcs.w	8000f18 <__udivmoddi4+0x230>
 8000d6c:	459c      	cmp	ip, r3
 8000d6e:	f240 80d3 	bls.w	8000f18 <__udivmoddi4+0x230>
 8000d72:	443b      	add	r3, r7
 8000d74:	3802      	subs	r0, #2
 8000d76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d7a:	eba3 030c 	sub.w	r3, r3, ip
 8000d7e:	2100      	movs	r1, #0
 8000d80:	b11d      	cbz	r5, 8000d8a <__udivmoddi4+0xa2>
 8000d82:	40f3      	lsrs	r3, r6
 8000d84:	2200      	movs	r2, #0
 8000d86:	e9c5 3200 	strd	r3, r2, [r5]
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d905      	bls.n	8000d9e <__udivmoddi4+0xb6>
 8000d92:	b10d      	cbz	r5, 8000d98 <__udivmoddi4+0xb0>
 8000d94:	e9c5 0100 	strd	r0, r1, [r5]
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4608      	mov	r0, r1
 8000d9c:	e7f5      	b.n	8000d8a <__udivmoddi4+0xa2>
 8000d9e:	fab3 f183 	clz	r1, r3
 8000da2:	2900      	cmp	r1, #0
 8000da4:	d146      	bne.n	8000e34 <__udivmoddi4+0x14c>
 8000da6:	4573      	cmp	r3, lr
 8000da8:	d302      	bcc.n	8000db0 <__udivmoddi4+0xc8>
 8000daa:	4282      	cmp	r2, r0
 8000dac:	f200 8105 	bhi.w	8000fba <__udivmoddi4+0x2d2>
 8000db0:	1a84      	subs	r4, r0, r2
 8000db2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000db6:	2001      	movs	r0, #1
 8000db8:	4690      	mov	r8, r2
 8000dba:	2d00      	cmp	r5, #0
 8000dbc:	d0e5      	beq.n	8000d8a <__udivmoddi4+0xa2>
 8000dbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000dc2:	e7e2      	b.n	8000d8a <__udivmoddi4+0xa2>
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f000 8090 	beq.w	8000eea <__udivmoddi4+0x202>
 8000dca:	fab2 f682 	clz	r6, r2
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f040 80a4 	bne.w	8000f1c <__udivmoddi4+0x234>
 8000dd4:	1a8a      	subs	r2, r1, r2
 8000dd6:	0c03      	lsrs	r3, r0, #16
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	b280      	uxth	r0, r0
 8000dde:	b2bc      	uxth	r4, r7
 8000de0:	2101      	movs	r1, #1
 8000de2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000de6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dee:	fb04 f20c 	mul.w	r2, r4, ip
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d907      	bls.n	8000e06 <__udivmoddi4+0x11e>
 8000df6:	18fb      	adds	r3, r7, r3
 8000df8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x11c>
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	f200 80e0 	bhi.w	8000fc4 <__udivmoddi4+0x2dc>
 8000e04:	46c4      	mov	ip, r8
 8000e06:	1a9b      	subs	r3, r3, r2
 8000e08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e14:	fb02 f404 	mul.w	r4, r2, r4
 8000e18:	429c      	cmp	r4, r3
 8000e1a:	d907      	bls.n	8000e2c <__udivmoddi4+0x144>
 8000e1c:	18fb      	adds	r3, r7, r3
 8000e1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x142>
 8000e24:	429c      	cmp	r4, r3
 8000e26:	f200 80ca 	bhi.w	8000fbe <__udivmoddi4+0x2d6>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	1b1b      	subs	r3, r3, r4
 8000e2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e32:	e7a5      	b.n	8000d80 <__udivmoddi4+0x98>
 8000e34:	f1c1 0620 	rsb	r6, r1, #32
 8000e38:	408b      	lsls	r3, r1
 8000e3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e3e:	431f      	orrs	r7, r3
 8000e40:	fa0e f401 	lsl.w	r4, lr, r1
 8000e44:	fa20 f306 	lsr.w	r3, r0, r6
 8000e48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e50:	4323      	orrs	r3, r4
 8000e52:	fa00 f801 	lsl.w	r8, r0, r1
 8000e56:	fa1f fc87 	uxth.w	ip, r7
 8000e5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e5e:	0c1c      	lsrs	r4, r3, #16
 8000e60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e72:	d909      	bls.n	8000e88 <__udivmoddi4+0x1a0>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e7a:	f080 809c 	bcs.w	8000fb6 <__udivmoddi4+0x2ce>
 8000e7e:	45a6      	cmp	lr, r4
 8000e80:	f240 8099 	bls.w	8000fb6 <__udivmoddi4+0x2ce>
 8000e84:	3802      	subs	r0, #2
 8000e86:	443c      	add	r4, r7
 8000e88:	eba4 040e 	sub.w	r4, r4, lr
 8000e8c:	fa1f fe83 	uxth.w	lr, r3
 8000e90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e94:	fb09 4413 	mls	r4, r9, r3, r4
 8000e98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ea0:	45a4      	cmp	ip, r4
 8000ea2:	d908      	bls.n	8000eb6 <__udivmoddi4+0x1ce>
 8000ea4:	193c      	adds	r4, r7, r4
 8000ea6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eaa:	f080 8082 	bcs.w	8000fb2 <__udivmoddi4+0x2ca>
 8000eae:	45a4      	cmp	ip, r4
 8000eb0:	d97f      	bls.n	8000fb2 <__udivmoddi4+0x2ca>
 8000eb2:	3b02      	subs	r3, #2
 8000eb4:	443c      	add	r4, r7
 8000eb6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eba:	eba4 040c 	sub.w	r4, r4, ip
 8000ebe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ec2:	4564      	cmp	r4, ip
 8000ec4:	4673      	mov	r3, lr
 8000ec6:	46e1      	mov	r9, ip
 8000ec8:	d362      	bcc.n	8000f90 <__udivmoddi4+0x2a8>
 8000eca:	d05f      	beq.n	8000f8c <__udivmoddi4+0x2a4>
 8000ecc:	b15d      	cbz	r5, 8000ee6 <__udivmoddi4+0x1fe>
 8000ece:	ebb8 0203 	subs.w	r2, r8, r3
 8000ed2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ed6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eda:	fa22 f301 	lsr.w	r3, r2, r1
 8000ede:	431e      	orrs	r6, r3
 8000ee0:	40cc      	lsrs	r4, r1
 8000ee2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	e74f      	b.n	8000d8a <__udivmoddi4+0xa2>
 8000eea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eee:	0c01      	lsrs	r1, r0, #16
 8000ef0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ef4:	b280      	uxth	r0, r0
 8000ef6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000efa:	463b      	mov	r3, r7
 8000efc:	4638      	mov	r0, r7
 8000efe:	463c      	mov	r4, r7
 8000f00:	46b8      	mov	r8, r7
 8000f02:	46be      	mov	lr, r7
 8000f04:	2620      	movs	r6, #32
 8000f06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f0a:	eba2 0208 	sub.w	r2, r2, r8
 8000f0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f12:	e766      	b.n	8000de2 <__udivmoddi4+0xfa>
 8000f14:	4601      	mov	r1, r0
 8000f16:	e718      	b.n	8000d4a <__udivmoddi4+0x62>
 8000f18:	4610      	mov	r0, r2
 8000f1a:	e72c      	b.n	8000d76 <__udivmoddi4+0x8e>
 8000f1c:	f1c6 0220 	rsb	r2, r6, #32
 8000f20:	fa2e f302 	lsr.w	r3, lr, r2
 8000f24:	40b7      	lsls	r7, r6
 8000f26:	40b1      	lsls	r1, r6
 8000f28:	fa20 f202 	lsr.w	r2, r0, r2
 8000f2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f30:	430a      	orrs	r2, r1
 8000f32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f36:	b2bc      	uxth	r4, r7
 8000f38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f3c:	0c11      	lsrs	r1, r2, #16
 8000f3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f42:	fb08 f904 	mul.w	r9, r8, r4
 8000f46:	40b0      	lsls	r0, r6
 8000f48:	4589      	cmp	r9, r1
 8000f4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f4e:	b280      	uxth	r0, r0
 8000f50:	d93e      	bls.n	8000fd0 <__udivmoddi4+0x2e8>
 8000f52:	1879      	adds	r1, r7, r1
 8000f54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f58:	d201      	bcs.n	8000f5e <__udivmoddi4+0x276>
 8000f5a:	4589      	cmp	r9, r1
 8000f5c:	d81f      	bhi.n	8000f9e <__udivmoddi4+0x2b6>
 8000f5e:	eba1 0109 	sub.w	r1, r1, r9
 8000f62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f66:	fb09 f804 	mul.w	r8, r9, r4
 8000f6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f6e:	b292      	uxth	r2, r2
 8000f70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f74:	4542      	cmp	r2, r8
 8000f76:	d229      	bcs.n	8000fcc <__udivmoddi4+0x2e4>
 8000f78:	18ba      	adds	r2, r7, r2
 8000f7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f7e:	d2c4      	bcs.n	8000f0a <__udivmoddi4+0x222>
 8000f80:	4542      	cmp	r2, r8
 8000f82:	d2c2      	bcs.n	8000f0a <__udivmoddi4+0x222>
 8000f84:	f1a9 0102 	sub.w	r1, r9, #2
 8000f88:	443a      	add	r2, r7
 8000f8a:	e7be      	b.n	8000f0a <__udivmoddi4+0x222>
 8000f8c:	45f0      	cmp	r8, lr
 8000f8e:	d29d      	bcs.n	8000ecc <__udivmoddi4+0x1e4>
 8000f90:	ebbe 0302 	subs.w	r3, lr, r2
 8000f94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f98:	3801      	subs	r0, #1
 8000f9a:	46e1      	mov	r9, ip
 8000f9c:	e796      	b.n	8000ecc <__udivmoddi4+0x1e4>
 8000f9e:	eba7 0909 	sub.w	r9, r7, r9
 8000fa2:	4449      	add	r1, r9
 8000fa4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fa8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fac:	fb09 f804 	mul.w	r8, r9, r4
 8000fb0:	e7db      	b.n	8000f6a <__udivmoddi4+0x282>
 8000fb2:	4673      	mov	r3, lr
 8000fb4:	e77f      	b.n	8000eb6 <__udivmoddi4+0x1ce>
 8000fb6:	4650      	mov	r0, sl
 8000fb8:	e766      	b.n	8000e88 <__udivmoddi4+0x1a0>
 8000fba:	4608      	mov	r0, r1
 8000fbc:	e6fd      	b.n	8000dba <__udivmoddi4+0xd2>
 8000fbe:	443b      	add	r3, r7
 8000fc0:	3a02      	subs	r2, #2
 8000fc2:	e733      	b.n	8000e2c <__udivmoddi4+0x144>
 8000fc4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fc8:	443b      	add	r3, r7
 8000fca:	e71c      	b.n	8000e06 <__udivmoddi4+0x11e>
 8000fcc:	4649      	mov	r1, r9
 8000fce:	e79c      	b.n	8000f0a <__udivmoddi4+0x222>
 8000fd0:	eba1 0109 	sub.w	r1, r1, r9
 8000fd4:	46c4      	mov	ip, r8
 8000fd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fda:	fb09 f804 	mul.w	r8, r9, r4
 8000fde:	e7c4      	b.n	8000f6a <__udivmoddi4+0x282>

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <crc_accumulate>:
 *
 * @param data new char to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	6039      	str	r1, [r7, #0]
 8000fee:	71fb      	strb	r3, [r7, #7]
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	881b      	ldrh	r3, [r3, #0]
 8000ff4:	b2da      	uxtb	r2, r3
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	4053      	eors	r3, r2
 8000ffa:	73fb      	strb	r3, [r7, #15]
        tmp ^= (tmp<<4);
 8000ffc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001000:	011b      	lsls	r3, r3, #4
 8001002:	b25a      	sxtb	r2, r3
 8001004:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001008:	4053      	eors	r3, r2
 800100a:	b25b      	sxtb	r3, r3
 800100c:	73fb      	strb	r3, [r7, #15]
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	881b      	ldrh	r3, [r3, #0]
 8001012:	0a1b      	lsrs	r3, r3, #8
 8001014:	b29b      	uxth	r3, r3
 8001016:	b21a      	sxth	r2, r3
 8001018:	7bfb      	ldrb	r3, [r7, #15]
 800101a:	b21b      	sxth	r3, r3
 800101c:	021b      	lsls	r3, r3, #8
 800101e:	b21b      	sxth	r3, r3
 8001020:	4053      	eors	r3, r2
 8001022:	b21a      	sxth	r2, r3
 8001024:	7bfb      	ldrb	r3, [r7, #15]
 8001026:	b21b      	sxth	r3, r3
 8001028:	00db      	lsls	r3, r3, #3
 800102a:	b21b      	sxth	r3, r3
 800102c:	4053      	eors	r3, r2
 800102e:	b21a      	sxth	r2, r3
 8001030:	7bfb      	ldrb	r3, [r7, #15]
 8001032:	091b      	lsrs	r3, r3, #4
 8001034:	b2db      	uxtb	r3, r3
 8001036:	b21b      	sxth	r3, r3
 8001038:	4053      	eors	r3, r2
 800103a:	b21b      	sxth	r3, r3
 800103c:	b29a      	uxth	r2, r3
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	801a      	strh	r2, [r3, #0]
}
 8001042:	bf00      	nop
 8001044:	3714      	adds	r7, #20
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <crc_init>:
 * @brief Initialize the buffer for the MCRF4XX CRC16
 *
 * @param crcAccum the 16 bit MCRF4XX CRC16
 */
static inline void crc_init(uint16_t* crcAccum)
{
 800104e:	b480      	push	{r7}
 8001050:	b083      	sub	sp, #12
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
        *crcAccum = X25_INIT_CRC;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800105c:	801a      	strh	r2, [r3, #0]
}
 800105e:	bf00      	nop
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr

0800106a <crc_calculate>:
 * @param  pBuffer buffer containing the byte array to hash
 * @param  length  length of the byte array
 * @return the checksum over the buffer bytes
 **/
static inline uint16_t crc_calculate(const uint8_t* pBuffer, uint16_t length)
{
 800106a:	b580      	push	{r7, lr}
 800106c:	b084      	sub	sp, #16
 800106e:	af00      	add	r7, sp, #0
 8001070:	6078      	str	r0, [r7, #4]
 8001072:	460b      	mov	r3, r1
 8001074:	807b      	strh	r3, [r7, #2]
        uint16_t crcTmp;
        crc_init(&crcTmp);
 8001076:	f107 030e 	add.w	r3, r7, #14
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff ffe7 	bl	800104e <crc_init>
	while (length--) {
 8001080:	e009      	b.n	8001096 <crc_calculate+0x2c>
                crc_accumulate(*pBuffer++, &crcTmp);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	1c5a      	adds	r2, r3, #1
 8001086:	607a      	str	r2, [r7, #4]
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	f107 020e 	add.w	r2, r7, #14
 800108e:	4611      	mov	r1, r2
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff ffa7 	bl	8000fe4 <crc_accumulate>
	while (length--) {
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	1e5a      	subs	r2, r3, #1
 800109a:	807a      	strh	r2, [r7, #2]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d1f0      	bne.n	8001082 <crc_calculate+0x18>
        }
        return crcTmp;
 80010a0:	89fb      	ldrh	r3, [r7, #14]
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3710      	adds	r7, #16
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <crc_accumulate_buffer>:
 *
 * @param data new bytes to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate_buffer(uint16_t *crcAccum, const char *pBuffer, uint16_t length)
{
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b086      	sub	sp, #24
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	60f8      	str	r0, [r7, #12]
 80010b2:	60b9      	str	r1, [r7, #8]
 80010b4:	4613      	mov	r3, r2
 80010b6:	80fb      	strh	r3, [r7, #6]
	const uint8_t *p = (const uint8_t *)pBuffer;
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	617b      	str	r3, [r7, #20]
	while (length--) {
 80010bc:	e007      	b.n	80010ce <crc_accumulate_buffer+0x24>
                crc_accumulate(*p++, crcAccum);
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	1c5a      	adds	r2, r3, #1
 80010c2:	617a      	str	r2, [r7, #20]
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	68f9      	ldr	r1, [r7, #12]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff ff8b 	bl	8000fe4 <crc_accumulate>
	while (length--) {
 80010ce:	88fb      	ldrh	r3, [r7, #6]
 80010d0:	1e5a      	subs	r2, r3, #1
 80010d2:	80fa      	strh	r2, [r7, #6]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d1f2      	bne.n	80010be <crc_accumulate_buffer+0x14>
        }
}
 80010d8:	bf00      	nop
 80010da:	bf00      	nop
 80010dc:	3718      	adds	r7, #24
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
	...

080010e4 <mavlink_sha256_init>:
    0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
    0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

MAVLINK_HELPER void mavlink_sha256_init(mavlink_sha256_ctx *m)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
    m->sz[0] = 0;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
    m->sz[1] = 0;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2200      	movs	r2, #0
 80010f6:	605a      	str	r2, [r3, #4]
    m->counter[0] = 0x6a09e667;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4a0e      	ldr	r2, [pc, #56]	@ (8001134 <mavlink_sha256_init+0x50>)
 80010fc:	609a      	str	r2, [r3, #8]
    m->counter[1] = 0xbb67ae85;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a0d      	ldr	r2, [pc, #52]	@ (8001138 <mavlink_sha256_init+0x54>)
 8001102:	60da      	str	r2, [r3, #12]
    m->counter[2] = 0x3c6ef372;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4a0d      	ldr	r2, [pc, #52]	@ (800113c <mavlink_sha256_init+0x58>)
 8001108:	611a      	str	r2, [r3, #16]
    m->counter[3] = 0xa54ff53a;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a0c      	ldr	r2, [pc, #48]	@ (8001140 <mavlink_sha256_init+0x5c>)
 800110e:	615a      	str	r2, [r3, #20]
    m->counter[4] = 0x510e527f;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	4a0c      	ldr	r2, [pc, #48]	@ (8001144 <mavlink_sha256_init+0x60>)
 8001114:	619a      	str	r2, [r3, #24]
    m->counter[5] = 0x9b05688c;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a0b      	ldr	r2, [pc, #44]	@ (8001148 <mavlink_sha256_init+0x64>)
 800111a:	61da      	str	r2, [r3, #28]
    m->counter[6] = 0x1f83d9ab;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4a0b      	ldr	r2, [pc, #44]	@ (800114c <mavlink_sha256_init+0x68>)
 8001120:	621a      	str	r2, [r3, #32]
    m->counter[7] = 0x5be0cd19;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a0a      	ldr	r2, [pc, #40]	@ (8001150 <mavlink_sha256_init+0x6c>)
 8001126:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	6a09e667 	.word	0x6a09e667
 8001138:	bb67ae85 	.word	0xbb67ae85
 800113c:	3c6ef372 	.word	0x3c6ef372
 8001140:	a54ff53a 	.word	0xa54ff53a
 8001144:	510e527f 	.word	0x510e527f
 8001148:	9b05688c 	.word	0x9b05688c
 800114c:	1f83d9ab 	.word	0x1f83d9ab
 8001150:	5be0cd19 	.word	0x5be0cd19

08001154 <mavlink_sha256_calc>:

static inline void mavlink_sha256_calc(mavlink_sha256_ctx *m, uint32_t *in)
{
 8001154:	b480      	push	{r7}
 8001156:	b0cf      	sub	sp, #316	@ 0x13c
 8001158:	af00      	add	r7, sp, #0
 800115a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800115e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001162:	6018      	str	r0, [r3, #0]
 8001164:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001168:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800116c:	6019      	str	r1, [r3, #0]
    uint32_t AA, BB, CC, DD, EE, FF, GG, HH;
    uint32_t data[64];
    int i;

    AA = m->counter[0];
 800116e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001172:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    BB = m->counter[1];
 800117e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001182:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	68db      	ldr	r3, [r3, #12]
 800118a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    CC = m->counter[2];
 800118e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001192:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	691b      	ldr	r3, [r3, #16]
 800119a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    DD = m->counter[3];
 800119e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80011a2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	695b      	ldr	r3, [r3, #20]
 80011aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    EE = m->counter[4];
 80011ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80011b2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	699b      	ldr	r3, [r3, #24]
 80011ba:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    FF = m->counter[5];
 80011be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80011c2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	69db      	ldr	r3, [r3, #28]
 80011ca:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GG = m->counter[6];
 80011ce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80011d2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	6a1b      	ldr	r3, [r3, #32]
 80011da:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HH = m->counter[7];
 80011de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80011e2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ea:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

    for (i = 0; i < 16; ++i)
 80011ee:	2300      	movs	r3, #0
 80011f0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80011f4:	e016      	b.n	8001224 <mavlink_sha256_calc+0xd0>
	data[i] = in[i];
 80011f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8001200:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8001204:	6812      	ldr	r2, [r2, #0]
 8001206:	4413      	add	r3, r2
 8001208:	6819      	ldr	r1, [r3, #0]
 800120a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800120e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001212:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001216:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0; i < 16; ++i)
 800121a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800121e:	3301      	adds	r3, #1
 8001220:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001228:	2b0f      	cmp	r3, #15
 800122a:	dde4      	ble.n	80011f6 <mavlink_sha256_calc+0xa2>
    for (i = 16; i < 64; ++i)
 800122c:	2310      	movs	r3, #16
 800122e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001232:	e069      	b.n	8001308 <mavlink_sha256_calc+0x1b4>
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8001234:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001238:	1e9a      	subs	r2, r3, #2
 800123a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800123e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001242:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001246:	ea4f 4273 	mov.w	r2, r3, ror #17
 800124a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800124e:	1e99      	subs	r1, r3, #2
 8001250:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001254:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001258:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800125c:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8001260:	405a      	eors	r2, r3
 8001262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001266:	1e99      	subs	r1, r3, #2
 8001268:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800126c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001270:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001274:	0a9b      	lsrs	r3, r3, #10
 8001276:	405a      	eors	r2, r3
 8001278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800127c:	1fd9      	subs	r1, r3, #7
 800127e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001282:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001286:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800128a:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 800128c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001290:	f1a3 010f 	sub.w	r1, r3, #15
 8001294:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001298:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800129c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80012a0:	ea4f 11f3 	mov.w	r1, r3, ror #7
 80012a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80012a8:	f1a3 000f 	sub.w	r0, r3, #15
 80012ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012b0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80012b4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80012b8:	ea4f 43b3 	mov.w	r3, r3, ror #18
 80012bc:	4059      	eors	r1, r3
 80012be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80012c2:	f1a3 000f 	sub.w	r0, r3, #15
 80012c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012ca:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80012ce:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80012d2:	08db      	lsrs	r3, r3, #3
 80012d4:	404b      	eors	r3, r1
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80012d6:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 80012d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80012dc:	f1a3 0110 	sub.w	r1, r3, #16
 80012e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012e4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80012e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80012ec:	18d1      	adds	r1, r2, r3
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80012ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012f2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80012f6:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80012fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 16; i < 64; ++i)
 80012fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001302:	3301      	adds	r3, #1
 8001304:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800130c:	2b3f      	cmp	r3, #63	@ 0x3f
 800130e:	dd91      	ble.n	8001234 <mavlink_sha256_calc+0xe0>

    for (i = 0; i < 64; i++) {
 8001310:	2300      	movs	r3, #0
 8001312:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001316:	e078      	b.n	800140a <mavlink_sha256_calc+0x2b6>
	uint32_t T1, T2;

	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8001318:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800131c:	ea4f 12b3 	mov.w	r2, r3, ror #6
 8001320:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001324:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8001328:	405a      	eors	r2, r3
 800132a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800132e:	ea4f 6373 	mov.w	r3, r3, ror #25
 8001332:	405a      	eors	r2, r3
 8001334:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001338:	441a      	add	r2, r3
 800133a:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 800133e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001342:	4019      	ands	r1, r3
 8001344:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001348:	43d8      	mvns	r0, r3
 800134a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800134e:	4003      	ands	r3, r0
 8001350:	404b      	eors	r3, r1
 8001352:	441a      	add	r2, r3
 8001354:	496e      	ldr	r1, [pc, #440]	@ (8001510 <mavlink_sha256_calc+0x3bc>)
 8001356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800135a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800135e:	441a      	add	r2, r3
 8001360:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001364:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001368:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 800136c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001370:	4413      	add	r3, r2
 8001372:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 8001376:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800137a:	ea4f 02b3 	mov.w	r2, r3, ror #2
 800137e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001382:	ea4f 3373 	mov.w	r3, r3, ror #13
 8001386:	405a      	eors	r2, r3
 8001388:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800138c:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8001390:	405a      	eors	r2, r3
 8001392:	f8d7 1130 	ldr.w	r1, [r7, #304]	@ 0x130
 8001396:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800139a:	4059      	eors	r1, r3
 800139c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80013a0:	4019      	ands	r1, r3
 80013a2:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 80013a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80013aa:	4003      	ands	r3, r0
 80013ac:	404b      	eors	r3, r1
 80013ae:	4413      	add	r3, r2
 80013b0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
			     
	HH = GG;
 80013b4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80013b8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	GG = FF;
 80013bc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013c0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	FF = EE;
 80013c4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80013c8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	EE = DD + T1;
 80013cc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80013d0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80013d4:	4413      	add	r3, r2
 80013d6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	DD = CC;
 80013da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80013de:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	CC = BB;
 80013e2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80013e6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	BB = AA;
 80013ea:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80013ee:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
	AA = T1 + T2;
 80013f2:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80013f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80013fa:	4413      	add	r3, r2
 80013fc:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (i = 0; i < 64; i++) {
 8001400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001404:	3301      	adds	r3, #1
 8001406:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800140a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800140e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001410:	dd82      	ble.n	8001318 <mavlink_sha256_calc+0x1c4>
    }

    m->counter[0] += AA;
 8001412:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001416:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	689a      	ldr	r2, [r3, #8]
 800141e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001422:	441a      	add	r2, r3
 8001424:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001428:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	609a      	str	r2, [r3, #8]
    m->counter[1] += BB;
 8001430:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001434:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	68da      	ldr	r2, [r3, #12]
 800143c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001440:	441a      	add	r2, r3
 8001442:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001446:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	60da      	str	r2, [r3, #12]
    m->counter[2] += CC;
 800144e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001452:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	691a      	ldr	r2, [r3, #16]
 800145a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800145e:	441a      	add	r2, r3
 8001460:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001464:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	611a      	str	r2, [r3, #16]
    m->counter[3] += DD;
 800146c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001470:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	695a      	ldr	r2, [r3, #20]
 8001478:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800147c:	441a      	add	r2, r3
 800147e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001482:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	615a      	str	r2, [r3, #20]
    m->counter[4] += EE;
 800148a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800148e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	699a      	ldr	r2, [r3, #24]
 8001496:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800149a:	441a      	add	r2, r3
 800149c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80014a0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	619a      	str	r2, [r3, #24]
    m->counter[5] += FF;
 80014a8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80014ac:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	69da      	ldr	r2, [r3, #28]
 80014b4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80014b8:	441a      	add	r2, r3
 80014ba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80014be:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	61da      	str	r2, [r3, #28]
    m->counter[6] += GG;
 80014c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80014ca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	6a1a      	ldr	r2, [r3, #32]
 80014d2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80014d6:	441a      	add	r2, r3
 80014d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80014dc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	621a      	str	r2, [r3, #32]
    m->counter[7] += HH;
 80014e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80014e8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014f0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80014f4:	441a      	add	r2, r3
 80014f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80014fa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001502:	bf00      	nop
 8001504:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	0800efcc 	.word	0x0800efcc

08001514 <mavlink_sha256_update>:

MAVLINK_HELPER void mavlink_sha256_update(mavlink_sha256_ctx *m, const void *v, uint32_t len)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b09c      	sub	sp, #112	@ 0x70
 8001518:	af00      	add	r7, sp, #0
 800151a:	60f8      	str	r0, [r7, #12]
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	607a      	str	r2, [r7, #4]
    const unsigned char *p = (const unsigned char *)v;
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	66fb      	str	r3, [r7, #108]	@ 0x6c
    uint32_t old_sz = m->sz[0];
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	65fb      	str	r3, [r7, #92]	@ 0x5c
    uint32_t offset;

    m->sz[0] += len * 8;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	00db      	lsls	r3, r3, #3
 8001532:	441a      	add	r2, r3
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	601a      	str	r2, [r3, #0]
    if (m->sz[0] < old_sz)
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800153e:	429a      	cmp	r2, r3
 8001540:	d904      	bls.n	800154c <mavlink_sha256_update+0x38>
	++m->sz[1];
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	1c5a      	adds	r2, r3, #1
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	605a      	str	r2, [r3, #4]
    offset = (old_sz / 8) % 64;
 800154c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800154e:	08db      	lsrs	r3, r3, #3
 8001550:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001554:	66bb      	str	r3, [r7, #104]	@ 0x68
    while(len > 0){
 8001556:	e057      	b.n	8001608 <mavlink_sha256_update+0xf4>
	uint32_t l = 64 - offset;
 8001558:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800155a:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 800155e:	667b      	str	r3, [r7, #100]	@ 0x64
        if (len < l) {
 8001560:	687a      	ldr	r2, [r7, #4]
 8001562:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001564:	429a      	cmp	r2, r3
 8001566:	d201      	bcs.n	800156c <mavlink_sha256_update+0x58>
            l = len;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	667b      	str	r3, [r7, #100]	@ 0x64
        }
	memcpy(m->u.save_bytes + offset, p, l);
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8001572:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001574:	4413      	add	r3, r2
 8001576:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001578:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800157a:	4618      	mov	r0, r3
 800157c:	f00b fe97 	bl	800d2ae <memcpy>
	offset += l;
 8001580:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001582:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001584:	4413      	add	r3, r2
 8001586:	66bb      	str	r3, [r7, #104]	@ 0x68
	p += l;
 8001588:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800158a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800158c:	4413      	add	r3, r2
 800158e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	len -= l;
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	607b      	str	r3, [r7, #4]
	if(offset == 64){
 8001598:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800159a:	2b40      	cmp	r3, #64	@ 0x40
 800159c:	d134      	bne.n	8001608 <mavlink_sha256_update+0xf4>
	    int i;
	    uint32_t current[16];
	    const uint32_t *u = m->u.save_u32;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	3328      	adds	r3, #40	@ 0x28
 80015a2:	65bb      	str	r3, [r7, #88]	@ 0x58
	    for (i = 0; i < 16; i++){
 80015a4:	2300      	movs	r3, #0
 80015a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80015a8:	e023      	b.n	80015f2 <mavlink_sha256_update+0xde>
                const uint8_t *p1 = (const uint8_t *)&u[i];
 80015aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80015b0:	4413      	add	r3, r2
 80015b2:	657b      	str	r3, [r7, #84]	@ 0x54
                uint8_t *p2 = (uint8_t *)&current[i];
 80015b4:	f107 0210 	add.w	r2, r7, #16
 80015b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	4413      	add	r3, r2
 80015be:	653b      	str	r3, [r7, #80]	@ 0x50
                p2[0] = p1[3];
 80015c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015c2:	3303      	adds	r3, #3
 80015c4:	781a      	ldrb	r2, [r3, #0]
 80015c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80015c8:	701a      	strb	r2, [r3, #0]
                p2[1] = p1[2];
 80015ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015cc:	1c9a      	adds	r2, r3, #2
 80015ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80015d0:	3301      	adds	r3, #1
 80015d2:	7812      	ldrb	r2, [r2, #0]
 80015d4:	701a      	strb	r2, [r3, #0]
                p2[2] = p1[1];
 80015d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015d8:	1c5a      	adds	r2, r3, #1
 80015da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80015dc:	3302      	adds	r3, #2
 80015de:	7812      	ldrb	r2, [r2, #0]
 80015e0:	701a      	strb	r2, [r3, #0]
                p2[3] = p1[0];
 80015e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80015e4:	3303      	adds	r3, #3
 80015e6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80015e8:	7812      	ldrb	r2, [r2, #0]
 80015ea:	701a      	strb	r2, [r3, #0]
	    for (i = 0; i < 16; i++){
 80015ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80015ee:	3301      	adds	r3, #1
 80015f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80015f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80015f4:	2b0f      	cmp	r3, #15
 80015f6:	ddd8      	ble.n	80015aa <mavlink_sha256_update+0x96>
	    }
	    mavlink_sha256_calc(m, current);
 80015f8:	f107 0310 	add.w	r3, r7, #16
 80015fc:	4619      	mov	r1, r3
 80015fe:	68f8      	ldr	r0, [r7, #12]
 8001600:	f7ff fda8 	bl	8001154 <mavlink_sha256_calc>
	    offset = 0;
 8001604:	2300      	movs	r3, #0
 8001606:	66bb      	str	r3, [r7, #104]	@ 0x68
    while(len > 0){
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d1a4      	bne.n	8001558 <mavlink_sha256_update+0x44>
	}
    }
}
 800160e:	bf00      	nop
 8001610:	bf00      	nop
 8001612:	3770      	adds	r7, #112	@ 0x70
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}

08001618 <mavlink_sha256_final_48>:

/*
  get first 48 bits of final sha256 hash
 */
MAVLINK_HELPER void mavlink_sha256_final_48(mavlink_sha256_ctx *m, uint8_t result[6])
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b098      	sub	sp, #96	@ 0x60
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
    unsigned char zeros[72];
    unsigned offset = (m->sz[0] / 8) % 64;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	08db      	lsrs	r3, r3, #3
 8001628:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800162c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 800162e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001630:	f1c3 0377 	rsb	r3, r3, #119	@ 0x77
 8001634:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001638:	3301      	adds	r3, #1
 800163a:	65bb      	str	r3, [r7, #88]	@ 0x58
    uint8_t *p = (uint8_t *)&m->counter[0];
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	3308      	adds	r3, #8
 8001640:	657b      	str	r3, [r7, #84]	@ 0x54
    
    *zeros = 0x80;
 8001642:	2380      	movs	r3, #128	@ 0x80
 8001644:	733b      	strb	r3, [r7, #12]
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8001646:	f107 030c 	add.w	r3, r7, #12
 800164a:	3301      	adds	r3, #1
 800164c:	2247      	movs	r2, #71	@ 0x47
 800164e:	2100      	movs	r1, #0
 8001650:	4618      	mov	r0, r3
 8001652:	f00b fd42 	bl	800d0da <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800165c:	3307      	adds	r3, #7
 800165e:	b2d2      	uxtb	r2, r2
 8001660:	3360      	adds	r3, #96	@ 0x60
 8001662:	443b      	add	r3, r7
 8001664:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	0a1a      	lsrs	r2, r3, #8
 800166e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001670:	3306      	adds	r3, #6
 8001672:	b2d2      	uxtb	r2, r2
 8001674:	3360      	adds	r3, #96	@ 0x60
 8001676:	443b      	add	r3, r7
 8001678:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	0c1a      	lsrs	r2, r3, #16
 8001682:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001684:	3305      	adds	r3, #5
 8001686:	b2d2      	uxtb	r2, r2
 8001688:	3360      	adds	r3, #96	@ 0x60
 800168a:	443b      	add	r3, r7
 800168c:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	0e1a      	lsrs	r2, r3, #24
 8001696:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001698:	3304      	adds	r3, #4
 800169a:	b2d2      	uxtb	r2, r2
 800169c:	3360      	adds	r3, #96	@ 0x60
 800169e:	443b      	add	r3, r7
 80016a0:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	685a      	ldr	r2, [r3, #4]
 80016a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80016aa:	3303      	adds	r3, #3
 80016ac:	b2d2      	uxtb	r2, r2
 80016ae:	3360      	adds	r3, #96	@ 0x60
 80016b0:	443b      	add	r3, r7
 80016b2:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	0a1a      	lsrs	r2, r3, #8
 80016bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80016be:	3302      	adds	r3, #2
 80016c0:	b2d2      	uxtb	r2, r2
 80016c2:	3360      	adds	r3, #96	@ 0x60
 80016c4:	443b      	add	r3, r7
 80016c6:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	0c1a      	lsrs	r2, r3, #16
 80016d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80016d2:	3301      	adds	r3, #1
 80016d4:	b2d2      	uxtb	r2, r2
 80016d6:	3360      	adds	r3, #96	@ 0x60
 80016d8:	443b      	add	r3, r7
 80016da:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	0e1b      	lsrs	r3, r3, #24
 80016e4:	b2d9      	uxtb	r1, r3
 80016e6:	f107 020c 	add.w	r2, r7, #12
 80016ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80016ec:	4413      	add	r3, r2
 80016ee:	460a      	mov	r2, r1
 80016f0:	701a      	strb	r2, [r3, #0]

    mavlink_sha256_update(m, zeros, dstart + 8);
 80016f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80016f4:	f103 0208 	add.w	r2, r3, #8
 80016f8:	f107 030c 	add.w	r3, r7, #12
 80016fc:	4619      	mov	r1, r3
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7ff ff08 	bl	8001514 <mavlink_sha256_update>

    // this ordering makes the result consistent with taking the first
    // 6 bytes of more conventional sha256 functions. It assumes
    // little-endian ordering of m->counter
    result[0] = p[3];
 8001704:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001706:	78da      	ldrb	r2, [r3, #3]
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	701a      	strb	r2, [r3, #0]
    result[1] = p[2];
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	3301      	adds	r3, #1
 8001710:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001712:	7892      	ldrb	r2, [r2, #2]
 8001714:	701a      	strb	r2, [r3, #0]
    result[2] = p[1];
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	3302      	adds	r3, #2
 800171a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800171c:	7852      	ldrb	r2, [r2, #1]
 800171e:	701a      	strb	r2, [r3, #0]
    result[3] = p[0];
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	3303      	adds	r3, #3
 8001724:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001726:	7812      	ldrb	r2, [r2, #0]
 8001728:	701a      	strb	r2, [r3, #0]
    result[4] = p[7];
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	3304      	adds	r3, #4
 800172e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001730:	79d2      	ldrb	r2, [r2, #7]
 8001732:	701a      	strb	r2, [r3, #0]
    result[5] = p[6];
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	3305      	adds	r3, #5
 8001738:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800173a:	7992      	ldrb	r2, [r2, #6]
 800173c:	701a      	strb	r2, [r3, #0]
}
 800173e:	bf00      	nop
 8001740:	3760      	adds	r7, #96	@ 0x60
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
	...

08001748 <mavlink_get_channel_status>:
/*
 * Internal function to give access to the channel status for each channel
 */
#ifndef MAVLINK_GET_CHANNEL_STATUS
MAVLINK_HELPER mavlink_status_t* mavlink_get_channel_status(uint8_t chan)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	71fb      	strb	r3, [r7, #7]
	// No m_mavlink_status array defined in function,
	// has to be defined externally
#else
	static mavlink_status_t m_mavlink_status[MAVLINK_COMM_NUM_BUFFERS];
#endif
	return &m_mavlink_status[chan];
 8001752:	79fa      	ldrb	r2, [r7, #7]
 8001754:	4613      	mov	r3, r2
 8001756:	005b      	lsls	r3, r3, #1
 8001758:	4413      	add	r3, r2
 800175a:	00db      	lsls	r3, r3, #3
 800175c:	4a03      	ldr	r2, [pc, #12]	@ (800176c <mavlink_get_channel_status+0x24>)
 800175e:	4413      	add	r3, r2
}
 8001760:	4618      	mov	r0, r3
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	2000053c 	.word	0x2000053c

08001770 <mavlink_sign_packet>:
MAVLINK_HELPER uint8_t mavlink_sign_packet(mavlink_signing_t *signing,
					   uint8_t signature[MAVLINK_SIGNATURE_BLOCK_LEN],
					   const uint8_t *header, uint8_t header_len,
					   const uint8_t *packet, uint8_t packet_len,
					   const uint8_t crc[2])
{
 8001770:	b5b0      	push	{r4, r5, r7, lr}
 8001772:	b0a0      	sub	sp, #128	@ 0x80
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
 800177c:	70fb      	strb	r3, [r7, #3]
	mavlink_sha256_ctx ctx;
	union {
	    uint64_t t64;
	    uint8_t t8[8];
	} tstamp;
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d005      	beq.n	8001790 <mavlink_sign_packet+0x20>
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	f003 0301 	and.w	r3, r3, #1
 800178c:	2b00      	cmp	r3, #0
 800178e:	d101      	bne.n	8001794 <mavlink_sign_packet+0x24>
	    return 0;
 8001790:	2300      	movs	r3, #0
 8001792:	e04f      	b.n	8001834 <mavlink_sign_packet+0xc4>
	}
	signature[0] = signing->link_id;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	785a      	ldrb	r2, [r3, #1]
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	701a      	strb	r2, [r3, #0]
	tstamp.t64 = signing->timestamp;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80017a2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	memcpy(&signature[1], tstamp.t8, 6);
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	3301      	adds	r3, #1
 80017aa:	f107 0110 	add.w	r1, r7, #16
 80017ae:	2206      	movs	r2, #6
 80017b0:	4618      	mov	r0, r3
 80017b2:	f00b fd7c 	bl	800d2ae <memcpy>
	signing->timestamp++;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80017bc:	1c54      	adds	r4, r2, #1
 80017be:	f143 0500 	adc.w	r5, r3, #0
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	e9c3 4502 	strd	r4, r5, [r3, #8]
	
	mavlink_sha256_init(&ctx);
 80017c8:	f107 0318 	add.w	r3, r7, #24
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff fc89 	bl	80010e4 <mavlink_sha256_init>
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	f103 0110 	add.w	r1, r3, #16
 80017d8:	f107 0318 	add.w	r3, r7, #24
 80017dc:	2220      	movs	r2, #32
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff fe98 	bl	8001514 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, header, header_len);
 80017e4:	78fa      	ldrb	r2, [r7, #3]
 80017e6:	f107 0318 	add.w	r3, r7, #24
 80017ea:	6879      	ldr	r1, [r7, #4]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff fe91 	bl	8001514 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 80017f2:	f897 2094 	ldrb.w	r2, [r7, #148]	@ 0x94
 80017f6:	f107 0318 	add.w	r3, r7, #24
 80017fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80017fe:	4618      	mov	r0, r3
 8001800:	f7ff fe88 	bl	8001514 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8001804:	f107 0318 	add.w	r3, r7, #24
 8001808:	2202      	movs	r2, #2
 800180a:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff fe80 	bl	8001514 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8001814:	f107 0318 	add.w	r3, r7, #24
 8001818:	2207      	movs	r2, #7
 800181a:	68b9      	ldr	r1, [r7, #8]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff fe79 	bl	8001514 <mavlink_sha256_update>
	mavlink_sha256_final_48(&ctx, &signature[7]);
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	1dda      	adds	r2, r3, #7
 8001826:	f107 0318 	add.w	r3, r7, #24
 800182a:	4611      	mov	r1, r2
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff fef3 	bl	8001618 <mavlink_sha256_final_48>
	
	return MAVLINK_SIGNATURE_BLOCK_LEN;
 8001832:	230d      	movs	r3, #13
}
 8001834:	4618      	mov	r0, r3
 8001836:	3780      	adds	r7, #128	@ 0x80
 8001838:	46bd      	mov	sp, r7
 800183a:	bdb0      	pop	{r4, r5, r7, pc}

0800183c <_mav_trim_payload>:
 * @param payload Serialised payload buffer.
 * @param length Length of full-width payload buffer.
 * @return Length of payload after zero-filled bytes are trimmed.
 */
MAVLINK_HELPER uint8_t _mav_trim_payload(const char *payload, uint8_t length)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	460b      	mov	r3, r1
 8001846:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 8001848:	e002      	b.n	8001850 <_mav_trim_payload+0x14>
		length--;
 800184a:	78fb      	ldrb	r3, [r7, #3]
 800184c:	3b01      	subs	r3, #1
 800184e:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 8001850:	78fb      	ldrb	r3, [r7, #3]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d906      	bls.n	8001864 <_mav_trim_payload+0x28>
 8001856:	78fb      	ldrb	r3, [r7, #3]
 8001858:	3b01      	subs	r3, #1
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	4413      	add	r3, r2
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d0f2      	beq.n	800184a <_mav_trim_payload+0xe>
	}
	return length;
 8001864:	78fb      	ldrb	r3, [r7, #3]
}
 8001866:	4618      	mov	r0, r3
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr

08001872 <mavlink_finalize_message_buffer>:
 * @param system_id Id of the sending (this) system, 1-127
 * @param length Message length
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message_buffer(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      mavlink_status_t* status, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8001872:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001874:	b08f      	sub	sp, #60	@ 0x3c
 8001876:	af04      	add	r7, sp, #16
 8001878:	60f8      	str	r0, [r7, #12]
 800187a:	607b      	str	r3, [r7, #4]
 800187c:	460b      	mov	r3, r1
 800187e:	72fb      	strb	r3, [r7, #11]
 8001880:	4613      	mov	r3, r2
 8001882:	72bb      	strb	r3, [r7, #10]
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	7b1b      	ldrb	r3, [r3, #12]
 8001888:	f003 0302 	and.w	r3, r3, #2
 800188c:	2b00      	cmp	r3, #0
 800188e:	bf14      	ite	ne
 8001890:	2301      	movne	r3, #1
 8001892:	2300      	moveq	r3, #0
 8001894:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#ifndef MAVLINK_NO_SIGN_PACKET
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8001898:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800189c:	f083 0301 	eor.w	r3, r3, #1
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d00c      	beq.n	80018c0 <mavlink_finalize_message_buffer+0x4e>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d008      	beq.n	80018c0 <mavlink_finalize_message_buffer+0x4e>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	691b      	ldr	r3, [r3, #16]
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <mavlink_finalize_message_buffer+0x4e>
 80018bc:	2301      	movs	r3, #1
 80018be:	e000      	b.n	80018c2 <mavlink_finalize_message_buffer+0x50>
 80018c0:	2300      	movs	r3, #0
 80018c2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80018c6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
#else
	bool signing = false;
#endif
	uint8_t signature_len = signing? MAVLINK_SIGNATURE_BLOCK_LEN : 0;
 80018d2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <mavlink_finalize_message_buffer+0x6c>
 80018da:	230d      	movs	r3, #13
 80018dc:	e000      	b.n	80018e0 <mavlink_finalize_message_buffer+0x6e>
 80018de:	2300      	movs	r3, #0
 80018e0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        uint8_t header_len = MAVLINK_CORE_HEADER_LEN+1;
 80018e4:	230a      	movs	r3, #10
 80018e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t buf[MAVLINK_CORE_HEADER_LEN+1];
	if (mavlink1) {
 80018ea:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d006      	beq.n	8001900 <mavlink_finalize_message_buffer+0x8e>
		msg->magic = MAVLINK_STX_MAVLINK1;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	22fe      	movs	r2, #254	@ 0xfe
 80018f6:	709a      	strb	r2, [r3, #2]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 80018f8:	2306      	movs	r3, #6
 80018fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80018fe:	e002      	b.n	8001906 <mavlink_finalize_message_buffer+0x94>
	} else {
		msg->magic = MAVLINK_STX;
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	22fd      	movs	r2, #253	@ 0xfd
 8001904:	709a      	strb	r2, [r3, #2]
	}
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001906:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800190a:	2b00      	cmp	r3, #0
 800190c:	d10a      	bne.n	8001924 <mavlink_finalize_message_buffer+0xb2>
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	330c      	adds	r3, #12
 8001912:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8001916:	4611      	mov	r1, r2
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff ff8f 	bl	800183c <_mav_trim_payload>
 800191e:	4603      	mov	r3, r0
 8001920:	461a      	mov	r2, r3
 8001922:	e001      	b.n	8001928 <mavlink_finalize_message_buffer+0xb6>
 8001924:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	70da      	strb	r2, [r3, #3]
	msg->sysid = system_id;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	7afa      	ldrb	r2, [r7, #11]
 8001930:	71da      	strb	r2, [r3, #7]
	msg->compid = component_id;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	7aba      	ldrb	r2, [r7, #10]
 8001936:	721a      	strb	r2, [r3, #8]
	msg->incompat_flags = 0;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	2200      	movs	r2, #0
 800193c:	711a      	strb	r2, [r3, #4]
	if (signing) {
 800193e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001942:	2b00      	cmp	r3, #0
 8001944:	d006      	beq.n	8001954 <mavlink_finalize_message_buffer+0xe2>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	791b      	ldrb	r3, [r3, #4]
 800194a:	f043 0301 	orr.w	r3, r3, #1
 800194e:	b2da      	uxtb	r2, r3
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	711a      	strb	r2, [r3, #4]
	}
	msg->compat_flags = 0;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	2200      	movs	r2, #0
 8001958:	715a      	strb	r2, [r3, #5]
	msg->seq = status->current_tx_seq;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	799a      	ldrb	r2, [r3, #6]
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	719a      	strb	r2, [r3, #6]
	status->current_tx_seq = status->current_tx_seq + 1;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	799b      	ldrb	r3, [r3, #6]
 8001966:	3301      	adds	r3, #1
 8001968:	b2da      	uxtb	r2, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	719a      	strb	r2, [r3, #6]

	// form the header as a byte array for the crc
	buf[0] = msg->magic;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	789b      	ldrb	r3, [r3, #2]
 8001972:	763b      	strb	r3, [r7, #24]
	buf[1] = msg->len;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	78db      	ldrb	r3, [r3, #3]
 8001978:	767b      	strb	r3, [r7, #25]
	if (mavlink1) {
 800197a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800197e:	2b00      	cmp	r3, #0
 8001980:	d013      	beq.n	80019aa <mavlink_finalize_message_buffer+0x138>
		buf[2] = msg->seq;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	799b      	ldrb	r3, [r3, #6]
 8001986:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->sysid;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	79db      	ldrb	r3, [r3, #7]
 800198c:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->compid;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	7a1b      	ldrb	r3, [r3, #8]
 8001992:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->msgid & 0xFF;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	7a5a      	ldrb	r2, [r3, #9]
 8001998:	7a99      	ldrb	r1, [r3, #10]
 800199a:	0209      	lsls	r1, r1, #8
 800199c:	430a      	orrs	r2, r1
 800199e:	7adb      	ldrb	r3, [r3, #11]
 80019a0:	041b      	lsls	r3, r3, #16
 80019a2:	4313      	orrs	r3, r2
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	777b      	strb	r3, [r7, #29]
 80019a8:	e030      	b.n	8001a0c <mavlink_finalize_message_buffer+0x19a>
	} else {
		buf[2] = msg->incompat_flags;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	791b      	ldrb	r3, [r3, #4]
 80019ae:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->compat_flags;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	795b      	ldrb	r3, [r3, #5]
 80019b4:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->seq;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	799b      	ldrb	r3, [r3, #6]
 80019ba:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->sysid;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	79db      	ldrb	r3, [r3, #7]
 80019c0:	777b      	strb	r3, [r7, #29]
		buf[6] = msg->compid;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	7a1b      	ldrb	r3, [r3, #8]
 80019c6:	77bb      	strb	r3, [r7, #30]
		buf[7] = msg->msgid & 0xFF;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	7a5a      	ldrb	r2, [r3, #9]
 80019cc:	7a99      	ldrb	r1, [r3, #10]
 80019ce:	0209      	lsls	r1, r1, #8
 80019d0:	430a      	orrs	r2, r1
 80019d2:	7adb      	ldrb	r3, [r3, #11]
 80019d4:	041b      	lsls	r3, r3, #16
 80019d6:	4313      	orrs	r3, r2
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	77fb      	strb	r3, [r7, #31]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	7a5a      	ldrb	r2, [r3, #9]
 80019e0:	7a99      	ldrb	r1, [r3, #10]
 80019e2:	0209      	lsls	r1, r1, #8
 80019e4:	430a      	orrs	r2, r1
 80019e6:	7adb      	ldrb	r3, [r3, #11]
 80019e8:	041b      	lsls	r3, r3, #16
 80019ea:	4313      	orrs	r3, r2
 80019ec:	121b      	asrs	r3, r3, #8
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	f887 3020 	strb.w	r3, [r7, #32]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	7a5a      	ldrb	r2, [r3, #9]
 80019f8:	7a99      	ldrb	r1, [r3, #10]
 80019fa:	0209      	lsls	r1, r1, #8
 80019fc:	430a      	orrs	r2, r1
 80019fe:	7adb      	ldrb	r3, [r3, #11]
 8001a00:	041b      	lsls	r3, r3, #16
 8001a02:	4313      	orrs	r3, r2
 8001a04:	141b      	asrs	r3, r3, #16
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	}
	
	uint16_t checksum = crc_calculate(&buf[1], header_len-1);
 8001a0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001a10:	b29b      	uxth	r3, r3
 8001a12:	3b01      	subs	r3, #1
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	f107 0318 	add.w	r3, r7, #24
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	4611      	mov	r1, r2
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7ff fb23 	bl	800106a <crc_calculate>
 8001a24:	4603      	mov	r3, r0
 8001a26:	82fb      	strh	r3, [r7, #22]
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	f103 010c 	add.w	r1, r3, #12
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	78db      	ldrb	r3, [r3, #3]
 8001a32:	461a      	mov	r2, r3
 8001a34:	f107 0316 	add.w	r3, r7, #22
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff fb36 	bl	80010aa <crc_accumulate_buffer>
	crc_accumulate(crc_extra, &checksum);
 8001a3e:	f107 0216 	add.w	r2, r7, #22
 8001a42:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001a46:	4611      	mov	r1, r2
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff facb 	bl	8000fe4 <crc_accumulate>
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8001a4e:	8af9      	ldrh	r1, [r7, #22]
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	330c      	adds	r3, #12
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	78d2      	ldrb	r2, [r2, #3]
 8001a58:	4413      	add	r3, r2
 8001a5a:	b2ca      	uxtb	r2, r1
 8001a5c:	701a      	strb	r2, [r3, #0]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8001a5e:	8afb      	ldrh	r3, [r7, #22]
 8001a60:	0a1b      	lsrs	r3, r3, #8
 8001a62:	b299      	uxth	r1, r3
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f103 020c 	add.w	r2, r3, #12
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	78db      	ldrb	r3, [r3, #3]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	4413      	add	r3, r2
 8001a72:	b2ca      	uxtb	r2, r1
 8001a74:	701a      	strb	r2, [r3, #0]

	msg->checksum = checksum;
 8001a76:	8afa      	ldrh	r2, [r7, #22]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	801a      	strh	r2, [r3, #0]

#ifndef MAVLINK_NO_SIGN_PACKET
	if (signing) {
 8001a7c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d01a      	beq.n	8001aba <mavlink_finalize_message_buffer+0x248>
		mavlink_sign_packet(status->signing,
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	691c      	ldr	r4, [r3, #16]
				    msg->signature,
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	f503 758b 	add.w	r5, r3, #278	@ 0x116
				    (const uint8_t *)buf, header_len,
				    (const uint8_t *)_MAV_PAYLOAD(msg), msg->len,
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	330c      	adds	r3, #12
		mavlink_sign_packet(status->signing,
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	78d2      	ldrb	r2, [r2, #3]
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 8001a96:	68f9      	ldr	r1, [r7, #12]
 8001a98:	310c      	adds	r1, #12
 8001a9a:	68f8      	ldr	r0, [r7, #12]
 8001a9c:	78c0      	ldrb	r0, [r0, #3]
		mavlink_sign_packet(status->signing,
 8001a9e:	4401      	add	r1, r0
 8001aa0:	f897 6027 	ldrb.w	r6, [r7, #39]	@ 0x27
 8001aa4:	f107 0018 	add.w	r0, r7, #24
 8001aa8:	9102      	str	r1, [sp, #8]
 8001aaa:	9201      	str	r2, [sp, #4]
 8001aac:	9300      	str	r3, [sp, #0]
 8001aae:	4633      	mov	r3, r6
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	4629      	mov	r1, r5
 8001ab4:	4620      	mov	r0, r4
 8001ab6:	f7ff fe5b 	bl	8001770 <mavlink_sign_packet>
	}
#endif

	return msg->len + header_len + 2 + signature_len;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	78db      	ldrb	r3, [r3, #3]
 8001abe:	461a      	mov	r2, r3
 8001ac0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	4413      	add	r3, r2
 8001ac8:	b29a      	uxth	r2, r3
 8001aca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	4413      	add	r3, r2
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	3302      	adds	r3, #2
 8001ad6:	b29b      	uxth	r3, r3
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	372c      	adds	r7, #44	@ 0x2c
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001ae0 <mavlink_finalize_message_chan>:

MAVLINK_HELPER uint16_t mavlink_finalize_message_chan(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      uint8_t chan, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b088      	sub	sp, #32
 8001ae4:	af04      	add	r7, sp, #16
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	4608      	mov	r0, r1
 8001aea:	4611      	mov	r1, r2
 8001aec:	461a      	mov	r2, r3
 8001aee:	4603      	mov	r3, r0
 8001af0:	70fb      	strb	r3, [r7, #3]
 8001af2:	460b      	mov	r3, r1
 8001af4:	70bb      	strb	r3, [r7, #2]
 8001af6:	4613      	mov	r3, r2
 8001af8:	707b      	strb	r3, [r7, #1]
	mavlink_status_t *status = mavlink_get_channel_status(chan);
 8001afa:	787b      	ldrb	r3, [r7, #1]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff fe23 	bl	8001748 <mavlink_get_channel_status>
 8001b02:	60f8      	str	r0, [r7, #12]
	return mavlink_finalize_message_buffer(msg, system_id, component_id, status, min_length, length, crc_extra);
 8001b04:	78ba      	ldrb	r2, [r7, #2]
 8001b06:	78f9      	ldrb	r1, [r7, #3]
 8001b08:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b0c:	9302      	str	r3, [sp, #8]
 8001b0e:	7f3b      	ldrb	r3, [r7, #28]
 8001b10:	9301      	str	r3, [sp, #4]
 8001b12:	7e3b      	ldrb	r3, [r7, #24]
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f7ff feaa 	bl	8001872 <mavlink_finalize_message_buffer>
 8001b1e:	4603      	mov	r3, r0
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3710      	adds	r7, #16
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <mavlink_finalize_message>:
/**
 * @brief Finalize a MAVLink message with MAVLINK_COMM_0 as default channel
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id, 
						 uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af04      	add	r7, sp, #16
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	4608      	mov	r0, r1
 8001b32:	4611      	mov	r1, r2
 8001b34:	461a      	mov	r2, r3
 8001b36:	4603      	mov	r3, r0
 8001b38:	70fb      	strb	r3, [r7, #3]
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	70bb      	strb	r3, [r7, #2]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	707b      	strb	r3, [r7, #1]
    return mavlink_finalize_message_chan(msg, system_id, component_id, MAVLINK_COMM_0, min_length, length, crc_extra);
 8001b42:	78ba      	ldrb	r2, [r7, #2]
 8001b44:	78f9      	ldrb	r1, [r7, #3]
 8001b46:	7d3b      	ldrb	r3, [r7, #20]
 8001b48:	9302      	str	r3, [sp, #8]
 8001b4a:	7c3b      	ldrb	r3, [r7, #16]
 8001b4c:	9301      	str	r3, [sp, #4]
 8001b4e:	787b      	ldrb	r3, [r7, #1]
 8001b50:	9300      	str	r3, [sp, #0]
 8001b52:	2300      	movs	r3, #0
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f7ff ffc3 	bl	8001ae0 <mavlink_finalize_message_chan>
 8001b5a:	4603      	mov	r3, r0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3708      	adds	r7, #8
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <mavlink_msg_to_send_buffer>:

/**
 * @brief Pack a message to send it over a serial byte stream
 */
MAVLINK_HELPER uint16_t mavlink_msg_to_send_buffer(uint8_t *buf, const mavlink_message_t *msg)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
	uint8_t signature_len, header_len;
	uint8_t *ck;
        uint8_t length = msg->len;
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	78db      	ldrb	r3, [r3, #3]
 8001b72:	73fb      	strb	r3, [r7, #15]
        
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	789b      	ldrb	r3, [r3, #2]
 8001b78:	2bfe      	cmp	r3, #254	@ 0xfe
 8001b7a:	d13a      	bne.n	8001bf2 <mavlink_msg_to_send_buffer+0x8e>
		signature_len = 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	75fb      	strb	r3, [r7, #23]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8001b80:	2305      	movs	r3, #5
 8001b82:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	789a      	ldrb	r2, [r3, #2]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	3301      	adds	r3, #1
 8001b90:	7bfa      	ldrb	r2, [r7, #15]
 8001b92:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->seq;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	3302      	adds	r3, #2
 8001b98:	683a      	ldr	r2, [r7, #0]
 8001b9a:	7992      	ldrb	r2, [r2, #6]
 8001b9c:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->sysid;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	3303      	adds	r3, #3
 8001ba2:	683a      	ldr	r2, [r7, #0]
 8001ba4:	79d2      	ldrb	r2, [r2, #7]
 8001ba6:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->compid;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	3304      	adds	r3, #4
 8001bac:	683a      	ldr	r2, [r7, #0]
 8001bae:	7a12      	ldrb	r2, [r2, #8]
 8001bb0:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->msgid & 0xFF;
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	7a5a      	ldrb	r2, [r3, #9]
 8001bb6:	7a99      	ldrb	r1, [r3, #10]
 8001bb8:	0209      	lsls	r1, r1, #8
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	7adb      	ldrb	r3, [r3, #11]
 8001bbe:	041b      	lsls	r3, r3, #16
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	3305      	adds	r3, #5
 8001bc8:	b2d2      	uxtb	r2, r2
 8001bca:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	1d98      	adds	r0, r3, #6
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	f103 010c 	add.w	r1, r3, #12
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	78db      	ldrb	r3, [r3, #3]
 8001bda:	461a      	mov	r2, r3
 8001bdc:	f00b fb67 	bl	800d2ae <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8001be0:	7dbb      	ldrb	r3, [r7, #22]
 8001be2:	683a      	ldr	r2, [r7, #0]
 8001be4:	78d2      	ldrb	r2, [r2, #3]
 8001be6:	4413      	add	r3, r2
 8001be8:	3301      	adds	r3, #1
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	4413      	add	r3, r2
 8001bee:	613b      	str	r3, [r7, #16]
 8001bf0:	e06c      	b.n	8001ccc <mavlink_msg_to_send_buffer+0x168>
	} else {
		length = _mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	330c      	adds	r3, #12
 8001bf6:	7bfa      	ldrb	r2, [r7, #15]
 8001bf8:	4611      	mov	r1, r2
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff fe1e 	bl	800183c <_mav_trim_payload>
 8001c00:	4603      	mov	r3, r0
 8001c02:	73fb      	strb	r3, [r7, #15]
		header_len = MAVLINK_CORE_HEADER_LEN;
 8001c04:	2309      	movs	r3, #9
 8001c06:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	789a      	ldrb	r2, [r3, #2]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	3301      	adds	r3, #1
 8001c14:	7bfa      	ldrb	r2, [r7, #15]
 8001c16:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->incompat_flags;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3302      	adds	r3, #2
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	7912      	ldrb	r2, [r2, #4]
 8001c20:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->compat_flags;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	3303      	adds	r3, #3
 8001c26:	683a      	ldr	r2, [r7, #0]
 8001c28:	7952      	ldrb	r2, [r2, #5]
 8001c2a:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->seq;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	3304      	adds	r3, #4
 8001c30:	683a      	ldr	r2, [r7, #0]
 8001c32:	7992      	ldrb	r2, [r2, #6]
 8001c34:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->sysid;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	3305      	adds	r3, #5
 8001c3a:	683a      	ldr	r2, [r7, #0]
 8001c3c:	79d2      	ldrb	r2, [r2, #7]
 8001c3e:	701a      	strb	r2, [r3, #0]
		buf[6] = msg->compid;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3306      	adds	r3, #6
 8001c44:	683a      	ldr	r2, [r7, #0]
 8001c46:	7a12      	ldrb	r2, [r2, #8]
 8001c48:	701a      	strb	r2, [r3, #0]
		buf[7] = msg->msgid & 0xFF;
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	7a5a      	ldrb	r2, [r3, #9]
 8001c4e:	7a99      	ldrb	r1, [r3, #10]
 8001c50:	0209      	lsls	r1, r1, #8
 8001c52:	430a      	orrs	r2, r1
 8001c54:	7adb      	ldrb	r3, [r3, #11]
 8001c56:	041b      	lsls	r3, r3, #16
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	3307      	adds	r3, #7
 8001c60:	b2d2      	uxtb	r2, r2
 8001c62:	701a      	strb	r2, [r3, #0]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	7a5a      	ldrb	r2, [r3, #9]
 8001c68:	7a99      	ldrb	r1, [r3, #10]
 8001c6a:	0209      	lsls	r1, r1, #8
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	7adb      	ldrb	r3, [r3, #11]
 8001c70:	041b      	lsls	r3, r3, #16
 8001c72:	4313      	orrs	r3, r2
 8001c74:	0a1a      	lsrs	r2, r3, #8
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	3308      	adds	r3, #8
 8001c7a:	b2d2      	uxtb	r2, r2
 8001c7c:	701a      	strb	r2, [r3, #0]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	7a5a      	ldrb	r2, [r3, #9]
 8001c82:	7a99      	ldrb	r1, [r3, #10]
 8001c84:	0209      	lsls	r1, r1, #8
 8001c86:	430a      	orrs	r2, r1
 8001c88:	7adb      	ldrb	r3, [r3, #11]
 8001c8a:	041b      	lsls	r3, r3, #16
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	0c1a      	lsrs	r2, r3, #16
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	3309      	adds	r3, #9
 8001c94:	b2d2      	uxtb	r2, r2
 8001c96:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f103 000a 	add.w	r0, r3, #10
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	330c      	adds	r3, #12
 8001ca2:	7bfa      	ldrb	r2, [r7, #15]
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	f00b fb02 	bl	800d2ae <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 8001caa:	7dba      	ldrb	r2, [r7, #22]
 8001cac:	7bfb      	ldrb	r3, [r7, #15]
 8001cae:	4413      	add	r3, r2
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	613b      	str	r3, [r7, #16]
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	791b      	ldrb	r3, [r3, #4]
 8001cbc:	f003 0301 	and.w	r3, r3, #1
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <mavlink_msg_to_send_buffer+0x164>
 8001cc4:	230d      	movs	r3, #13
 8001cc6:	e000      	b.n	8001cca <mavlink_msg_to_send_buffer+0x166>
 8001cc8:	2300      	movs	r3, #0
 8001cca:	75fb      	strb	r3, [r7, #23]
	}
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	881b      	ldrh	r3, [r3, #0]
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	b2da      	uxtb	r2, r3
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	881b      	ldrh	r3, [r3, #0]
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	0a1b      	lsrs	r3, r3, #8
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	b2d2      	uxtb	r2, r2
 8001ce8:	701a      	strb	r2, [r3, #0]
	if (signature_len > 0) {
 8001cea:	7dfb      	ldrb	r3, [r7, #23]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d008      	beq.n	8001d02 <mavlink_msg_to_send_buffer+0x19e>
		memcpy(&ck[2], msg->signature, signature_len);
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1c98      	adds	r0, r3, #2
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8001cfa:	7dfa      	ldrb	r2, [r7, #23]
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	f00b fad6 	bl	800d2ae <memcpy>
	}

	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8001d02:	7dbb      	ldrb	r3, [r7, #22]
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	7bfb      	ldrb	r3, [r7, #15]
 8001d08:	b29b      	uxth	r3, r3
 8001d0a:	4413      	add	r3, r2
 8001d0c:	b29a      	uxth	r2, r3
 8001d0e:	7dfb      	ldrb	r3, [r7, #23]
 8001d10:	b29b      	uxth	r3, r3
 8001d12:	4413      	add	r3, r2
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	3303      	adds	r3, #3
 8001d18:	b29b      	uxth	r3, r3
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3718      	adds	r7, #24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <mavlink_msg_gps_raw_int_pack>:
 * @param yaw [cdeg] Yaw in earth frame from north. Use 0 if this GPS does not provide yaw. Use UINT16_MAX if this GPS is configured to provide yaw and is currently unable to provide it. Use 36000 for north.
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_gps_raw_int_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint64_t time_usec, uint8_t fix_type, int32_t lat, int32_t lon, int32_t alt, uint16_t eph, uint16_t epv, uint16_t vel, uint16_t cog, uint8_t satellites_visible, int32_t alt_ellipsoid, uint32_t h_acc, uint32_t v_acc, uint32_t vel_acc, uint32_t hdg_acc, uint16_t yaw)
{
 8001d22:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d24:	b093      	sub	sp, #76	@ 0x4c
 8001d26:	af02      	add	r7, sp, #8
 8001d28:	4603      	mov	r3, r0
 8001d2a:	603a      	str	r2, [r7, #0]
 8001d2c:	71fb      	strb	r3, [r7, #7]
 8001d2e:	460b      	mov	r3, r1
 8001d30:	71bb      	strb	r3, [r7, #6]
    _mav_put_uint16_t(buf, 50, yaw);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_GPS_RAW_INT_LEN);
#else
    mavlink_gps_raw_int_t packet;
    packet.time_usec = time_usec;
 8001d32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d34:	60fb      	str	r3, [r7, #12]
 8001d36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d38:	613b      	str	r3, [r7, #16]
    packet.lat = lat;
 8001d3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001d3c:	617b      	str	r3, [r7, #20]
    packet.lon = lon;
 8001d3e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d40:	61bb      	str	r3, [r7, #24]
    packet.alt = alt;
 8001d42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001d44:	61fb      	str	r3, [r7, #28]
    packet.eph = eph;
 8001d46:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8001d4a:	843b      	strh	r3, [r7, #32]
    packet.epv = epv;
 8001d4c:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8001d50:	847b      	strh	r3, [r7, #34]	@ 0x22
    packet.vel = vel;
 8001d52:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8001d56:	84bb      	strh	r3, [r7, #36]	@ 0x24
    packet.cog = cog;
 8001d58:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8001d5c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    packet.fix_type = fix_type;
 8001d5e:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001d62:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    packet.satellites_visible = satellites_visible;
 8001d66:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8001d6a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    packet.alt_ellipsoid = alt_ellipsoid;
 8001d6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d72:	f8c7 302a 	str.w	r3, [r7, #42]	@ 0x2a
    packet.h_acc = h_acc;
 8001d76:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001d7a:	f8c7 302e 	str.w	r3, [r7, #46]	@ 0x2e
    packet.v_acc = v_acc;
 8001d7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001d82:	f8c7 3032 	str.w	r3, [r7, #50]	@ 0x32
    packet.vel_acc = vel_acc;
 8001d86:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001d8a:	f8c7 3036 	str.w	r3, [r7, #54]	@ 0x36
    packet.hdg_acc = hdg_acc;
 8001d8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001d92:	f8c7 303a 	str.w	r3, [r7, #58]	@ 0x3a
    packet.yaw = yaw;
 8001d96:	f8b7 3098 	ldrh.w	r3, [r7, #152]	@ 0x98
 8001d9a:	87fb      	strh	r3, [r7, #62]	@ 0x3e

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_GPS_RAW_INT_LEN);
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	330c      	adds	r3, #12
 8001da0:	f107 040c 	add.w	r4, r7, #12
 8001da4:	469c      	mov	ip, r3
 8001da6:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 8001daa:	4665      	mov	r5, ip
 8001dac:	4626      	mov	r6, r4
 8001dae:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001db0:	6028      	str	r0, [r5, #0]
 8001db2:	6069      	str	r1, [r5, #4]
 8001db4:	60aa      	str	r2, [r5, #8]
 8001db6:	60eb      	str	r3, [r5, #12]
 8001db8:	3410      	adds	r4, #16
 8001dba:	f10c 0c10 	add.w	ip, ip, #16
 8001dbe:	4574      	cmp	r4, lr
 8001dc0:	d1f3      	bne.n	8001daa <mavlink_msg_gps_raw_int_pack+0x88>
 8001dc2:	4663      	mov	r3, ip
 8001dc4:	4622      	mov	r2, r4
 8001dc6:	6810      	ldr	r0, [r2, #0]
 8001dc8:	6018      	str	r0, [r3, #0]
#endif

    msg->msgid = MAVLINK_MSG_ID_GPS_RAW_INT;
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f042 0218 	orr.w	r2, r2, #24
 8001dd2:	725a      	strb	r2, [r3, #9]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	729a      	strb	r2, [r3, #10]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_GPS_RAW_INT_MIN_LEN, MAVLINK_MSG_ID_GPS_RAW_INT_LEN, MAVLINK_MSG_ID_GPS_RAW_INT_CRC);
 8001ddc:	79ba      	ldrb	r2, [r7, #6]
 8001dde:	79f9      	ldrb	r1, [r7, #7]
 8001de0:	2318      	movs	r3, #24
 8001de2:	9301      	str	r3, [sp, #4]
 8001de4:	2334      	movs	r3, #52	@ 0x34
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	231e      	movs	r3, #30
 8001dea:	6838      	ldr	r0, [r7, #0]
 8001dec:	f7ff fe9c 	bl	8001b28 <mavlink_finalize_message>
 8001df0:	4603      	mov	r3, r0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3744      	adds	r7, #68	@ 0x44
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001dfa <mavlink_msg_attitude_pack>:
 * @param yawspeed [rad/s] Yaw angular speed
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_attitude_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint32_t time_boot_ms, float roll, float pitch, float yaw, float rollspeed, float pitchspeed, float yawspeed)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b094      	sub	sp, #80	@ 0x50
 8001dfe:	af02      	add	r7, sp, #8
 8001e00:	623a      	str	r2, [r7, #32]
 8001e02:	61fb      	str	r3, [r7, #28]
 8001e04:	ed87 0a06 	vstr	s0, [r7, #24]
 8001e08:	edc7 0a05 	vstr	s1, [r7, #20]
 8001e0c:	ed87 1a04 	vstr	s2, [r7, #16]
 8001e10:	edc7 1a03 	vstr	s3, [r7, #12]
 8001e14:	ed87 2a02 	vstr	s4, [r7, #8]
 8001e18:	edc7 2a01 	vstr	s5, [r7, #4]
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001e22:	460b      	mov	r3, r1
 8001e24:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    _mav_put_float(buf, 24, yawspeed);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_ATTITUDE_LEN);
#else
    mavlink_attitude_t packet;
    packet.time_boot_ms = time_boot_ms;
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    packet.roll = roll;
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	633b      	str	r3, [r7, #48]	@ 0x30
    packet.pitch = pitch;
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	637b      	str	r3, [r7, #52]	@ 0x34
    packet.yaw = yaw;
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	63bb      	str	r3, [r7, #56]	@ 0x38
    packet.rollspeed = rollspeed;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    packet.pitchspeed = pitchspeed;
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	643b      	str	r3, [r7, #64]	@ 0x40
    packet.yawspeed = yawspeed;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	647b      	str	r3, [r7, #68]	@ 0x44

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_ATTITUDE_LEN);
 8001e44:	6a3b      	ldr	r3, [r7, #32]
 8001e46:	330c      	adds	r3, #12
 8001e48:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001e4c:	221c      	movs	r2, #28
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f00b fa2d 	bl	800d2ae <memcpy>
#endif

    msg->msgid = MAVLINK_MSG_ID_ATTITUDE;
 8001e54:	6a3b      	ldr	r3, [r7, #32]
 8001e56:	2200      	movs	r2, #0
 8001e58:	f042 021e 	orr.w	r2, r2, #30
 8001e5c:	725a      	strb	r2, [r3, #9]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	729a      	strb	r2, [r3, #10]
 8001e62:	2200      	movs	r2, #0
 8001e64:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_ATTITUDE_MIN_LEN, MAVLINK_MSG_ID_ATTITUDE_LEN, MAVLINK_MSG_ID_ATTITUDE_CRC);
 8001e66:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001e6a:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8001e6e:	2327      	movs	r3, #39	@ 0x27
 8001e70:	9301      	str	r3, [sp, #4]
 8001e72:	231c      	movs	r3, #28
 8001e74:	9300      	str	r3, [sp, #0]
 8001e76:	231c      	movs	r3, #28
 8001e78:	6a38      	ldr	r0, [r7, #32]
 8001e7a:	f7ff fe55 	bl	8001b28 <mavlink_finalize_message>
 8001e7e:	4603      	mov	r3, r0
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3748      	adds	r7, #72	@ 0x48
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}

08001e88 <mavlink_msg_global_position_int_pack>:
 * @param hdg [cdeg] Vehicle heading (yaw angle), 0.0..359.99 degrees. If unknown, set to: UINT16_MAX
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_global_position_int_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint32_t time_boot_ms, int32_t lat, int32_t lon, int32_t alt, int32_t relative_alt, int16_t vx, int16_t vy, int16_t vz, uint16_t hdg)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b08e      	sub	sp, #56	@ 0x38
 8001e8c:	af02      	add	r7, sp, #8
 8001e8e:	60ba      	str	r2, [r7, #8]
 8001e90:	607b      	str	r3, [r7, #4]
 8001e92:	4603      	mov	r3, r0
 8001e94:	73fb      	strb	r3, [r7, #15]
 8001e96:	460b      	mov	r3, r1
 8001e98:	73bb      	strb	r3, [r7, #14]
    _mav_put_uint16_t(buf, 26, hdg);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_GLOBAL_POSITION_INT_LEN);
#else
    mavlink_global_position_int_t packet;
    packet.time_boot_ms = time_boot_ms;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	617b      	str	r3, [r7, #20]
    packet.lat = lat;
 8001e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ea0:	61bb      	str	r3, [r7, #24]
    packet.lon = lon;
 8001ea2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ea4:	61fb      	str	r3, [r7, #28]
    packet.alt = alt;
 8001ea6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ea8:	623b      	str	r3, [r7, #32]
    packet.relative_alt = relative_alt;
 8001eaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001eac:	627b      	str	r3, [r7, #36]	@ 0x24
    packet.vx = vx;
 8001eae:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001eb2:	853b      	strh	r3, [r7, #40]	@ 0x28
    packet.vy = vy;
 8001eb4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001eb8:	857b      	strh	r3, [r7, #42]	@ 0x2a
    packet.vz = vz;
 8001eba:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001ebe:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    packet.hdg = hdg;
 8001ec0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001ec4:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_GLOBAL_POSITION_INT_LEN);
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	330c      	adds	r3, #12
 8001eca:	f107 0114 	add.w	r1, r7, #20
 8001ece:	221c      	movs	r2, #28
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f00b f9ec 	bl	800d2ae <memcpy>
#endif

    msg->msgid = MAVLINK_MSG_ID_GLOBAL_POSITION_INT;
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f042 0221 	orr.w	r2, r2, #33	@ 0x21
 8001ede:	725a      	strb	r2, [r3, #9]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	729a      	strb	r2, [r3, #10]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_GLOBAL_POSITION_INT_MIN_LEN, MAVLINK_MSG_ID_GLOBAL_POSITION_INT_LEN, MAVLINK_MSG_ID_GLOBAL_POSITION_INT_CRC);
 8001ee8:	7bba      	ldrb	r2, [r7, #14]
 8001eea:	7bf9      	ldrb	r1, [r7, #15]
 8001eec:	2368      	movs	r3, #104	@ 0x68
 8001eee:	9301      	str	r3, [sp, #4]
 8001ef0:	231c      	movs	r3, #28
 8001ef2:	9300      	str	r3, [sp, #0]
 8001ef4:	231c      	movs	r3, #28
 8001ef6:	68b8      	ldr	r0, [r7, #8]
 8001ef8:	f7ff fe16 	bl	8001b28 <mavlink_finalize_message>
 8001efc:	4603      	mov	r3, r0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3730      	adds	r7, #48	@ 0x30
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}

08001f06 <mavlink_msg_heartbeat_pack>:
 * @param system_status  System status flag.
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_heartbeat_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint8_t type, uint8_t autopilot, uint8_t base_mode, uint32_t custom_mode, uint8_t system_status)
{
 8001f06:	b580      	push	{r7, lr}
 8001f08:	b088      	sub	sp, #32
 8001f0a:	af02      	add	r7, sp, #8
 8001f0c:	603a      	str	r2, [r7, #0]
 8001f0e:	461a      	mov	r2, r3
 8001f10:	4603      	mov	r3, r0
 8001f12:	71fb      	strb	r3, [r7, #7]
 8001f14:	460b      	mov	r3, r1
 8001f16:	71bb      	strb	r3, [r7, #6]
 8001f18:	4613      	mov	r3, r2
 8001f1a:	717b      	strb	r3, [r7, #5]
    _mav_put_uint8_t(buf, 8, 3);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_HEARTBEAT_LEN);
#else
    mavlink_heartbeat_t packet;
    packet.custom_mode = custom_mode;
 8001f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f1e:	60fb      	str	r3, [r7, #12]
    packet.type = type;
 8001f20:	797b      	ldrb	r3, [r7, #5]
 8001f22:	743b      	strb	r3, [r7, #16]
    packet.autopilot = autopilot;
 8001f24:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f28:	747b      	strb	r3, [r7, #17]
    packet.base_mode = base_mode;
 8001f2a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001f2e:	74bb      	strb	r3, [r7, #18]
    packet.system_status = system_status;
 8001f30:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001f34:	74fb      	strb	r3, [r7, #19]
    packet.mavlink_version = 3;
 8001f36:	2303      	movs	r3, #3
 8001f38:	753b      	strb	r3, [r7, #20]

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_HEARTBEAT_LEN);
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	330c      	adds	r3, #12
 8001f3e:	f107 010c 	add.w	r1, r7, #12
 8001f42:	2209      	movs	r2, #9
 8001f44:	4618      	mov	r0, r3
 8001f46:	f00b f9b2 	bl	800d2ae <memcpy>
#endif

    msg->msgid = MAVLINK_MSG_ID_HEARTBEAT;
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	725a      	strb	r2, [r3, #9]
 8001f50:	2200      	movs	r2, #0
 8001f52:	729a      	strb	r2, [r3, #10]
 8001f54:	2200      	movs	r2, #0
 8001f56:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_HEARTBEAT_MIN_LEN, MAVLINK_MSG_ID_HEARTBEAT_LEN, MAVLINK_MSG_ID_HEARTBEAT_CRC);
 8001f58:	79ba      	ldrb	r2, [r7, #6]
 8001f5a:	79f9      	ldrb	r1, [r7, #7]
 8001f5c:	2332      	movs	r3, #50	@ 0x32
 8001f5e:	9301      	str	r3, [sp, #4]
 8001f60:	2309      	movs	r3, #9
 8001f62:	9300      	str	r3, [sp, #0]
 8001f64:	2309      	movs	r3, #9
 8001f66:	6838      	ldr	r0, [r7, #0]
 8001f68:	f7ff fdde 	bl	8001b28 <mavlink_finalize_message>
 8001f6c:	4603      	mov	r3, r0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3718      	adds	r7, #24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
	...

08001f78 <main>:
void Extract_GPGGA(char *sentence);
void Extract_GPRMC(char *sentence);
/* USER CODE END PFP */

int main(void)
{
 8001f78:	b5b0      	push	{r4, r5, r7, lr}
 8001f7a:	f5ad 7d30 	sub.w	sp, sp, #704	@ 0x2c0
 8001f7e:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE BEGIN 1 */
  mavlink_message_t msg;
  uint8_t buf[MAVLINK_MAX_PACKET_LEN];
  uint16_t len;
  uint32_t last_send_time = 0;
 8001f80:	2300      	movs	r3, #0
 8001f82:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
  uint32_t last_heartbeat_time = 0;
 8001f86:	2300      	movs	r3, #0
 8001f88:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
  /* USER CODE END 1 */

  HAL_Init();
 8001f8c:	f001 f92c 	bl	80031e8 <HAL_Init>
  SystemClock_Config();
 8001f90:	f000 fd16 	bl	80029c0 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f94:	f000 fe12 	bl	8002bbc <MX_GPIO_Init>
  MX_I2C1_Init();
 8001f98:	f000 fd7c 	bl	8002a94 <MX_I2C1_Init>
  MX_I2S3_Init();
 8001f9c:	f000 fda8 	bl	8002af0 <MX_I2S3_Init>
  MX_SPI1_Init();
 8001fa0:	f000 fdd6 	bl	8002b50 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001fa4:	f000 fce2 	bl	800296c <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 8001fa8:	f009 fbd0 	bl	800b74c <MX_USB_DEVICE_Init>

  /* USER CODE BEGIN 2 */
  HAL_Delay(100);
 8001fac:	2064      	movs	r0, #100	@ 0x64
 8001fae:	f001 f98d 	bl	80032cc <HAL_Delay>

  // Gyro sensr balatma
  uint8_t id_addr = 0x0F | 0x80;
 8001fb2:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001fb6:	f2a3 2369 	subw	r3, r3, #617	@ 0x269
 8001fba:	228f      	movs	r2, #143	@ 0x8f
 8001fbc:	701a      	strb	r2, [r3, #0]
  uint8_t id_val = 0;
 8001fbe:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001fc2:	f2a3 236a 	subw	r3, r3, #618	@ 0x26a
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8001fca:	2200      	movs	r2, #0
 8001fcc:	2108      	movs	r1, #8
 8001fce:	48e0      	ldr	r0, [pc, #896]	@ (8002350 <main+0x3d8>)
 8001fd0:	f001 fce0 	bl	8003994 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, &id_addr, 1, 50);
 8001fd4:	f107 010f 	add.w	r1, r7, #15
 8001fd8:	2332      	movs	r3, #50	@ 0x32
 8001fda:	2201      	movs	r2, #1
 8001fdc:	48dd      	ldr	r0, [pc, #884]	@ (8002354 <main+0x3dc>)
 8001fde:	f004 fba6 	bl	800672e <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi1, &id_val, 1, 50);
 8001fe2:	f107 010e 	add.w	r1, r7, #14
 8001fe6:	2332      	movs	r3, #50	@ 0x32
 8001fe8:	2201      	movs	r2, #1
 8001fea:	48da      	ldr	r0, [pc, #872]	@ (8002354 <main+0x3dc>)
 8001fec:	f004 fce3 	bl	80069b6 <HAL_SPI_Receive>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	2108      	movs	r1, #8
 8001ff4:	48d6      	ldr	r0, [pc, #856]	@ (8002350 <main+0x3d8>)
 8001ff6:	f001 fccd 	bl	8003994 <HAL_GPIO_WritePin>

  // Gyro sensr konfigrasyonu
  uint8_t reg_addr = 0x20;
 8001ffa:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8001ffe:	f2a3 236b 	subw	r3, r3, #619	@ 0x26b
 8002002:	2220      	movs	r2, #32
 8002004:	701a      	strb	r2, [r3, #0]
  uint8_t reg_val = 0x67;
 8002006:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800200a:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800200e:	2267      	movs	r2, #103	@ 0x67
 8002010:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8002012:	2200      	movs	r2, #0
 8002014:	2108      	movs	r1, #8
 8002016:	48ce      	ldr	r0, [pc, #824]	@ (8002350 <main+0x3d8>)
 8002018:	f001 fcbc 	bl	8003994 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, &reg_addr, 1, 50);
 800201c:	f107 010d 	add.w	r1, r7, #13
 8002020:	2332      	movs	r3, #50	@ 0x32
 8002022:	2201      	movs	r2, #1
 8002024:	48cb      	ldr	r0, [pc, #812]	@ (8002354 <main+0x3dc>)
 8002026:	f004 fb82 	bl	800672e <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, &reg_val, 1, 50);
 800202a:	f107 010c 	add.w	r1, r7, #12
 800202e:	2332      	movs	r3, #50	@ 0x32
 8002030:	2201      	movs	r2, #1
 8002032:	48c8      	ldr	r0, [pc, #800]	@ (8002354 <main+0x3dc>)
 8002034:	f004 fb7b 	bl	800672e <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8002038:	2201      	movs	r2, #1
 800203a:	2108      	movs	r1, #8
 800203c:	48c4      	ldr	r0, [pc, #784]	@ (8002350 <main+0x3d8>)
 800203e:	f001 fca9 	bl	8003994 <HAL_GPIO_WritePin>

  // GPS UART interrupt balat
  HAL_UART_Receive_IT(&huart2, &gps_rx_byte, 1);
 8002042:	2201      	movs	r2, #1
 8002044:	49c4      	ldr	r1, [pc, #784]	@ (8002358 <main+0x3e0>)
 8002046:	48c5      	ldr	r0, [pc, #788]	@ (800235c <main+0x3e4>)
 8002048:	f005 f90a 	bl	8007260 <HAL_UART_Receive_IT>

  HAL_Delay(100);
 800204c:	2064      	movs	r0, #100	@ 0x64
 800204e:	f001 f93d 	bl	80032cc <HAL_Delay>
  /* USER CODE END 2 */

  while (1)
  {
    /* USER CODE BEGIN WHILE */
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12); // LED Toggle
 8002052:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002056:	48c2      	ldr	r0, [pc, #776]	@ (8002360 <main+0x3e8>)
 8002058:	f001 fcb5 	bl	80039c6 <HAL_GPIO_TogglePin>

    // GYRO VERLERN OKU (Sadece X ve Y - MPU9255 gelene kadar)
    uint8_t xl, xh, yl, yh;
    uint8_t addr_xl = 0x28 | 0x80;
 800205c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002060:	f2a3 2371 	subw	r3, r3, #625	@ 0x271
 8002064:	22a8      	movs	r2, #168	@ 0xa8
 8002066:	701a      	strb	r2, [r3, #0]
    uint8_t addr_xh = 0x29 | 0x80;
 8002068:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800206c:	f2a3 2372 	subw	r3, r3, #626	@ 0x272
 8002070:	22a9      	movs	r2, #169	@ 0xa9
 8002072:	701a      	strb	r2, [r3, #0]
    uint8_t addr_yl = 0x2A | 0x80;
 8002074:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002078:	f2a3 2373 	subw	r3, r3, #627	@ 0x273
 800207c:	22aa      	movs	r2, #170	@ 0xaa
 800207e:	701a      	strb	r2, [r3, #0]
    uint8_t addr_yh = 0x2B | 0x80;
 8002080:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002084:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8002088:	22ab      	movs	r2, #171	@ 0xab
 800208a:	701a      	strb	r2, [r3, #0]

    // X axis
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800208c:	2200      	movs	r2, #0
 800208e:	2108      	movs	r1, #8
 8002090:	48af      	ldr	r0, [pc, #700]	@ (8002350 <main+0x3d8>)
 8002092:	f001 fc7f 	bl	8003994 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &addr_xl, 1, 50);
 8002096:	1df9      	adds	r1, r7, #7
 8002098:	2332      	movs	r3, #50	@ 0x32
 800209a:	2201      	movs	r2, #1
 800209c:	48ad      	ldr	r0, [pc, #692]	@ (8002354 <main+0x3dc>)
 800209e:	f004 fb46 	bl	800672e <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, &xl, 1, 50);
 80020a2:	f107 010b 	add.w	r1, r7, #11
 80020a6:	2332      	movs	r3, #50	@ 0x32
 80020a8:	2201      	movs	r2, #1
 80020aa:	48aa      	ldr	r0, [pc, #680]	@ (8002354 <main+0x3dc>)
 80020ac:	f004 fc83 	bl	80069b6 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 80020b0:	2201      	movs	r2, #1
 80020b2:	2108      	movs	r1, #8
 80020b4:	48a6      	ldr	r0, [pc, #664]	@ (8002350 <main+0x3d8>)
 80020b6:	f001 fc6d 	bl	8003994 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 80020ba:	2200      	movs	r2, #0
 80020bc:	2108      	movs	r1, #8
 80020be:	48a4      	ldr	r0, [pc, #656]	@ (8002350 <main+0x3d8>)
 80020c0:	f001 fc68 	bl	8003994 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &addr_xh, 1, 50);
 80020c4:	1db9      	adds	r1, r7, #6
 80020c6:	2332      	movs	r3, #50	@ 0x32
 80020c8:	2201      	movs	r2, #1
 80020ca:	48a2      	ldr	r0, [pc, #648]	@ (8002354 <main+0x3dc>)
 80020cc:	f004 fb2f 	bl	800672e <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, &xh, 1, 50);
 80020d0:	f107 010a 	add.w	r1, r7, #10
 80020d4:	2332      	movs	r3, #50	@ 0x32
 80020d6:	2201      	movs	r2, #1
 80020d8:	489e      	ldr	r0, [pc, #632]	@ (8002354 <main+0x3dc>)
 80020da:	f004 fc6c 	bl	80069b6 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 80020de:	2201      	movs	r2, #1
 80020e0:	2108      	movs	r1, #8
 80020e2:	489b      	ldr	r0, [pc, #620]	@ (8002350 <main+0x3d8>)
 80020e4:	f001 fc56 	bl	8003994 <HAL_GPIO_WritePin>

    // Y axis
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 80020e8:	2200      	movs	r2, #0
 80020ea:	2108      	movs	r1, #8
 80020ec:	4898      	ldr	r0, [pc, #608]	@ (8002350 <main+0x3d8>)
 80020ee:	f001 fc51 	bl	8003994 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &addr_yl, 1, 50);
 80020f2:	1d79      	adds	r1, r7, #5
 80020f4:	2332      	movs	r3, #50	@ 0x32
 80020f6:	2201      	movs	r2, #1
 80020f8:	4896      	ldr	r0, [pc, #600]	@ (8002354 <main+0x3dc>)
 80020fa:	f004 fb18 	bl	800672e <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, &yl, 1, 50);
 80020fe:	f107 0109 	add.w	r1, r7, #9
 8002102:	2332      	movs	r3, #50	@ 0x32
 8002104:	2201      	movs	r2, #1
 8002106:	4893      	ldr	r0, [pc, #588]	@ (8002354 <main+0x3dc>)
 8002108:	f004 fc55 	bl	80069b6 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 800210c:	2201      	movs	r2, #1
 800210e:	2108      	movs	r1, #8
 8002110:	488f      	ldr	r0, [pc, #572]	@ (8002350 <main+0x3d8>)
 8002112:	f001 fc3f 	bl	8003994 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8002116:	2200      	movs	r2, #0
 8002118:	2108      	movs	r1, #8
 800211a:	488d      	ldr	r0, [pc, #564]	@ (8002350 <main+0x3d8>)
 800211c:	f001 fc3a 	bl	8003994 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &addr_yh, 1, 50);
 8002120:	1d39      	adds	r1, r7, #4
 8002122:	2332      	movs	r3, #50	@ 0x32
 8002124:	2201      	movs	r2, #1
 8002126:	488b      	ldr	r0, [pc, #556]	@ (8002354 <main+0x3dc>)
 8002128:	f004 fb01 	bl	800672e <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, &yh, 1, 50);
 800212c:	f107 0108 	add.w	r1, r7, #8
 8002130:	2332      	movs	r3, #50	@ 0x32
 8002132:	2201      	movs	r2, #1
 8002134:	4887      	ldr	r0, [pc, #540]	@ (8002354 <main+0x3dc>)
 8002136:	f004 fc3e 	bl	80069b6 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 800213a:	2201      	movs	r2, #1
 800213c:	2108      	movs	r1, #8
 800213e:	4884      	ldr	r0, [pc, #528]	@ (8002350 <main+0x3d8>)
 8002140:	f001 fc28 	bl	8003994 <HAL_GPIO_WritePin>

    // Gyro verilerini birletir
    int16_t x_raw = (int16_t)((xh << 8) | xl);
 8002144:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002148:	f2a3 236e 	subw	r3, r3, #622	@ 0x26e
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	b21b      	sxth	r3, r3
 8002150:	021b      	lsls	r3, r3, #8
 8002152:	b21a      	sxth	r2, r3
 8002154:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002158:	f2a3 236d 	subw	r3, r3, #621	@ 0x26d
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	b21b      	sxth	r3, r3
 8002160:	4313      	orrs	r3, r2
 8002162:	f8a7 326e 	strh.w	r3, [r7, #622]	@ 0x26e
    int16_t y_raw = (int16_t)((yh << 8) | yl);
 8002166:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800216a:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	b21b      	sxth	r3, r3
 8002172:	021b      	lsls	r3, r3, #8
 8002174:	b21a      	sxth	r2, r3
 8002176:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800217a:	f2a3 236f 	subw	r3, r3, #623	@ 0x26f
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	b21b      	sxth	r3, r3
 8002182:	4313      	orrs	r3, r2
 8002184:	f8a7 326c 	strh.w	r3, [r7, #620]	@ 0x26c
    float roll = (float)x_raw * 0.0001f;
 8002188:	f9b7 326e 	ldrsh.w	r3, [r7, #622]	@ 0x26e
 800218c:	ee07 3a90 	vmov	s15, r3
 8002190:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002194:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8002364 <main+0x3ec>
 8002198:	ee67 7a87 	vmul.f32	s15, s15, s14
 800219c:	edc7 7a9a 	vstr	s15, [r7, #616]	@ 0x268
    float pitch = (float)y_raw * 0.0001f;
 80021a0:	f9b7 326c 	ldrsh.w	r3, [r7, #620]	@ 0x26c
 80021a4:	ee07 3a90 	vmov	s15, r3
 80021a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021ac:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 8002364 <main+0x3ec>
 80021b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021b4:	edc7 7a99 	vstr	s15, [r7, #612]	@ 0x264
    float yaw = 0.0f;  // MPU9255 gelene kadar 0
 80021b8:	f04f 0300 	mov.w	r3, #0
 80021bc:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260

    // HEARTBEAT gnder (1 saniyede bir)
    if (HAL_GetTick() - last_heartbeat_time >= 1000) {
 80021c0:	f001 f878 	bl	80032b4 <HAL_GetTick>
 80021c4:	4602      	mov	r2, r0
 80021c6:	f8d7 3270 	ldr.w	r3, [r7, #624]	@ 0x270
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80021d0:	d32c      	bcc.n	800222c <main+0x2b4>
      last_heartbeat_time = HAL_GetTick();
 80021d2:	f001 f86f 	bl	80032b4 <HAL_GetTick>
 80021d6:	f8c7 0270 	str.w	r0, [r7, #624]	@ 0x270

      mavlink_msg_heartbeat_pack(1, 200, &msg,
 80021da:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 80021de:	2303      	movs	r3, #3
 80021e0:	9303      	str	r3, [sp, #12]
 80021e2:	2300      	movs	r3, #0
 80021e4:	9302      	str	r3, [sp, #8]
 80021e6:	2300      	movs	r3, #0
 80021e8:	9301      	str	r3, [sp, #4]
 80021ea:	2300      	movs	r3, #0
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	2300      	movs	r3, #0
 80021f0:	21c8      	movs	r1, #200	@ 0xc8
 80021f2:	2001      	movs	r0, #1
 80021f4:	f7ff fe87 	bl	8001f06 <mavlink_msg_heartbeat_pack>
                                 MAV_TYPE_GENERIC,      // type
                                 MAV_AUTOPILOT_GENERIC, // autopilot
                                 MAV_MODE_PREFLIGHT,    // base_mode
                                 0,                     // custom_mode
                                 MAV_STATE_STANDBY);    // system_status
      len = mavlink_msg_to_send_buffer(buf, &msg);
 80021f8:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 80021fc:	f107 0310 	add.w	r3, r7, #16
 8002200:	4611      	mov	r1, r2
 8002202:	4618      	mov	r0, r3
 8002204:	f7ff fcae 	bl	8001b64 <mavlink_msg_to_send_buffer>
 8002208:	4603      	mov	r3, r0
 800220a:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
      while (CDC_Transmit_FS(buf, len) == USBD_BUSY);
 800220e:	bf00      	nop
 8002210:	f8b7 225e 	ldrh.w	r2, [r7, #606]	@ 0x25e
 8002214:	f107 0310 	add.w	r3, r7, #16
 8002218:	4611      	mov	r1, r2
 800221a:	4618      	mov	r0, r3
 800221c:	f009 fb54 	bl	800b8c8 <CDC_Transmit_FS>
 8002220:	4603      	mov	r3, r0
 8002222:	2b01      	cmp	r3, #1
 8002224:	d0f4      	beq.n	8002210 <main+0x298>
      HAL_Delay(10);
 8002226:	200a      	movs	r0, #10
 8002228:	f001 f850 	bl	80032cc <HAL_Delay>
    }

    // 100ms'de bir MAVLink gnder
    if (HAL_GetTick() - last_send_time >= 100) {
 800222c:	f001 f842 	bl	80032b4 <HAL_GetTick>
 8002230:	4602      	mov	r2, r0
 8002232:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b63      	cmp	r3, #99	@ 0x63
 800223a:	f240 8124 	bls.w	8002486 <main+0x50e>
      last_send_time = HAL_GetTick();
 800223e:	f001 f839 	bl	80032b4 <HAL_GetTick>
 8002242:	f8c7 0274 	str.w	r0, [r7, #628]	@ 0x274

      // 1. ATTITUDE mesaj gnder (Gyro)
      mavlink_msg_attitude_pack(1, 200, &msg, HAL_GetTick(),
 8002246:	f001 f835 	bl	80032b4 <HAL_GetTick>
 800224a:	4603      	mov	r3, r0
 800224c:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8002250:	eddf 2a45 	vldr	s5, [pc, #276]	@ 8002368 <main+0x3f0>
 8002254:	ed9f 2a44 	vldr	s4, [pc, #272]	@ 8002368 <main+0x3f0>
 8002258:	eddf 1a43 	vldr	s3, [pc, #268]	@ 8002368 <main+0x3f0>
 800225c:	ed97 1a98 	vldr	s2, [r7, #608]	@ 0x260
 8002260:	edd7 0a99 	vldr	s1, [r7, #612]	@ 0x264
 8002264:	ed97 0a9a 	vldr	s0, [r7, #616]	@ 0x268
 8002268:	21c8      	movs	r1, #200	@ 0xc8
 800226a:	2001      	movs	r0, #1
 800226c:	f7ff fdc5 	bl	8001dfa <mavlink_msg_attitude_pack>
                                roll, pitch, yaw, 0, 0, 0);
      len = mavlink_msg_to_send_buffer(buf, &msg);
 8002270:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8002274:	f107 0310 	add.w	r3, r7, #16
 8002278:	4611      	mov	r1, r2
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff fc72 	bl	8001b64 <mavlink_msg_to_send_buffer>
 8002280:	4603      	mov	r3, r0
 8002282:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
      while (CDC_Transmit_FS(buf, len) == USBD_BUSY);
 8002286:	bf00      	nop
 8002288:	f8b7 225e 	ldrh.w	r2, [r7, #606]	@ 0x25e
 800228c:	f107 0310 	add.w	r3, r7, #16
 8002290:	4611      	mov	r1, r2
 8002292:	4618      	mov	r0, r3
 8002294:	f009 fb18 	bl	800b8c8 <CDC_Transmit_FS>
 8002298:	4603      	mov	r3, r0
 800229a:	2b01      	cmp	r3, #1
 800229c:	d0f4      	beq.n	8002288 <main+0x310>

      HAL_Delay(10);
 800229e:	200a      	movs	r0, #10
 80022a0:	f001 f814 	bl	80032cc <HAL_Delay>

      // 2. GPS_RAW_INT mesaj gnder
      int32_t lat = (int32_t)(gps_data.latitude * 1e7);
 80022a4:	4b31      	ldr	r3, [pc, #196]	@ (800236c <main+0x3f4>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7fe f945 	bl	8000538 <__aeabi_f2d>
 80022ae:	a326      	add	r3, pc, #152	@ (adr r3, 8002348 <main+0x3d0>)
 80022b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b4:	f7fe f998 	bl	80005e8 <__aeabi_dmul>
 80022b8:	4602      	mov	r2, r0
 80022ba:	460b      	mov	r3, r1
 80022bc:	4610      	mov	r0, r2
 80022be:	4619      	mov	r1, r3
 80022c0:	f7fe fc2c 	bl	8000b1c <__aeabi_d2iz>
 80022c4:	4603      	mov	r3, r0
 80022c6:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
      int32_t lon = (int32_t)(gps_data.longitude * 1e7);
 80022ca:	4b28      	ldr	r3, [pc, #160]	@ (800236c <main+0x3f4>)
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	4618      	mov	r0, r3
 80022d0:	f7fe f932 	bl	8000538 <__aeabi_f2d>
 80022d4:	a31c      	add	r3, pc, #112	@ (adr r3, 8002348 <main+0x3d0>)
 80022d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022da:	f7fe f985 	bl	80005e8 <__aeabi_dmul>
 80022de:	4602      	mov	r2, r0
 80022e0:	460b      	mov	r3, r1
 80022e2:	4610      	mov	r0, r2
 80022e4:	4619      	mov	r1, r3
 80022e6:	f7fe fc19 	bl	8000b1c <__aeabi_d2iz>
 80022ea:	4603      	mov	r3, r0
 80022ec:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
      int32_t alt = (int32_t)(gps_data.altitude * 1000);
 80022f0:	4b1e      	ldr	r3, [pc, #120]	@ (800236c <main+0x3f4>)
 80022f2:	edd3 7a03 	vldr	s15, [r3, #12]
 80022f6:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002370 <main+0x3f8>
 80022fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002302:	ee17 3a90 	vmov	r3, s15
 8002306:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
      uint16_t vel = (uint16_t)(gps_data.ground_speed * 100);
 800230a:	4b18      	ldr	r3, [pc, #96]	@ (800236c <main+0x3f4>)
 800230c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002310:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002374 <main+0x3fc>
 8002314:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002318:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800231c:	ee17 3a90 	vmov	r3, s15
 8002320:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e
      uint16_t cog = (uint16_t)(gps_data.course * 100);
 8002324:	4b11      	ldr	r3, [pc, #68]	@ (800236c <main+0x3f4>)
 8002326:	edd3 7a05 	vldr	s15, [r3, #20]
 800232a:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8002374 <main+0x3fc>
 800232e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002332:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002336:	ee17 3a90 	vmov	r3, s15
 800233a:	f8a7 324c 	strh.w	r3, [r7, #588]	@ 0x24c

      mavlink_msg_gps_raw_int_pack(1, 200, &msg,
                                   HAL_GetTick() * 1000,  // time_usec
 800233e:	f000 ffb9 	bl	80032b4 <HAL_GetTick>
 8002342:	4603      	mov	r3, r0
 8002344:	e018      	b.n	8002378 <main+0x400>
 8002346:	bf00      	nop
 8002348:	00000000 	.word	0x00000000
 800234c:	416312d0 	.word	0x416312d0
 8002350:	40021000 	.word	0x40021000
 8002354:	2000037c 	.word	0x2000037c
 8002358:	20000539 	.word	0x20000539
 800235c:	200003d4 	.word	0x200003d4
 8002360:	40020c00 	.word	0x40020c00
 8002364:	38d1b717 	.word	0x38d1b717
 8002368:	00000000 	.word	0x00000000
 800236c:	2000041c 	.word	0x2000041c
 8002370:	447a0000 	.word	0x447a0000
 8002374:	42c80000 	.word	0x42c80000
 8002378:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800237c:	fb02 f303 	mul.w	r3, r2, r3
      mavlink_msg_gps_raw_int_pack(1, 200, &msg,
 8002380:	2200      	movs	r2, #0
 8002382:	461c      	mov	r4, r3
 8002384:	4615      	mov	r5, r2
 8002386:	4b42      	ldr	r3, [pc, #264]	@ (8002490 <main+0x518>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	4a41      	ldr	r2, [pc, #260]	@ (8002490 <main+0x518>)
 800238c:	7e12      	ldrb	r2, [r2, #24]
 800238e:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 8002392:	2000      	movs	r0, #0
 8002394:	9010      	str	r0, [sp, #64]	@ 0x40
 8002396:	2000      	movs	r0, #0
 8002398:	900f      	str	r0, [sp, #60]	@ 0x3c
 800239a:	2000      	movs	r0, #0
 800239c:	900e      	str	r0, [sp, #56]	@ 0x38
 800239e:	2000      	movs	r0, #0
 80023a0:	900d      	str	r0, [sp, #52]	@ 0x34
 80023a2:	2000      	movs	r0, #0
 80023a4:	900c      	str	r0, [sp, #48]	@ 0x30
 80023a6:	2000      	movs	r0, #0
 80023a8:	900b      	str	r0, [sp, #44]	@ 0x2c
 80023aa:	920a      	str	r2, [sp, #40]	@ 0x28
 80023ac:	f8b7 224c 	ldrh.w	r2, [r7, #588]	@ 0x24c
 80023b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80023b2:	f8b7 224e 	ldrh.w	r2, [r7, #590]	@ 0x24e
 80023b6:	9208      	str	r2, [sp, #32]
 80023b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023bc:	9207      	str	r2, [sp, #28]
 80023be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023c2:	9206      	str	r2, [sp, #24]
 80023c4:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 80023c8:	9205      	str	r2, [sp, #20]
 80023ca:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 80023ce:	9204      	str	r2, [sp, #16]
 80023d0:	f8d7 2258 	ldr.w	r2, [r7, #600]	@ 0x258
 80023d4:	9203      	str	r2, [sp, #12]
 80023d6:	9302      	str	r3, [sp, #8]
 80023d8:	e9cd 4500 	strd	r4, r5, [sp]
 80023dc:	460a      	mov	r2, r1
 80023de:	21c8      	movs	r1, #200	@ 0xc8
 80023e0:	2001      	movs	r0, #1
 80023e2:	f7ff fc9e 	bl	8001d22 <mavlink_msg_gps_raw_int_pack>
                                   0,                      // h_acc (MAVLink v2)
                                   0,                      // v_acc (MAVLink v2)
                                   0,                      // vel_acc (MAVLink v2)
                                   0,                      // hdg_acc (MAVLink v2)
                                   0);                     // yaw (MAVLink v2)
      len = mavlink_msg_to_send_buffer(buf, &msg);
 80023e6:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 80023ea:	f107 0310 	add.w	r3, r7, #16
 80023ee:	4611      	mov	r1, r2
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff fbb7 	bl	8001b64 <mavlink_msg_to_send_buffer>
 80023f6:	4603      	mov	r3, r0
 80023f8:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
      while (CDC_Transmit_FS(buf, len) == USBD_BUSY);
 80023fc:	bf00      	nop
 80023fe:	f8b7 225e 	ldrh.w	r2, [r7, #606]	@ 0x25e
 8002402:	f107 0310 	add.w	r3, r7, #16
 8002406:	4611      	mov	r1, r2
 8002408:	4618      	mov	r0, r3
 800240a:	f009 fa5d 	bl	800b8c8 <CDC_Transmit_FS>
 800240e:	4603      	mov	r3, r0
 8002410:	2b01      	cmp	r3, #1
 8002412:	d0f4      	beq.n	80023fe <main+0x486>

      HAL_Delay(10);
 8002414:	200a      	movs	r0, #10
 8002416:	f000 ff59 	bl	80032cc <HAL_Delay>

      // 3. GLOBAL_POSITION_INT mesaj gnder
      mavlink_msg_global_position_int_pack(1, 200, &msg,
 800241a:	f000 ff4b 	bl	80032b4 <HAL_GetTick>
 800241e:	4601      	mov	r1, r0
 8002420:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8002424:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002428:	9307      	str	r3, [sp, #28]
 800242a:	2300      	movs	r3, #0
 800242c:	9306      	str	r3, [sp, #24]
 800242e:	2300      	movs	r3, #0
 8002430:	9305      	str	r3, [sp, #20]
 8002432:	2300      	movs	r3, #0
 8002434:	9304      	str	r3, [sp, #16]
 8002436:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800243a:	9303      	str	r3, [sp, #12]
 800243c:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8002440:	9302      	str	r3, [sp, #8]
 8002442:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8002446:	9301      	str	r3, [sp, #4]
 8002448:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 800244c:	9300      	str	r3, [sp, #0]
 800244e:	460b      	mov	r3, r1
 8002450:	21c8      	movs	r1, #200	@ 0xc8
 8002452:	2001      	movs	r0, #1
 8002454:	f7ff fd18 	bl	8001e88 <mavlink_msg_global_position_int_pack>
                                           HAL_GetTick(),
                                           lat, lon, alt, alt,
                                           0, 0, 0,
                                           UINT16_MAX);
      len = mavlink_msg_to_send_buffer(buf, &msg);
 8002458:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 800245c:	f107 0310 	add.w	r3, r7, #16
 8002460:	4611      	mov	r1, r2
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff fb7e 	bl	8001b64 <mavlink_msg_to_send_buffer>
 8002468:	4603      	mov	r3, r0
 800246a:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
      while (CDC_Transmit_FS(buf, len) == USBD_BUSY);
 800246e:	bf00      	nop
 8002470:	f8b7 225e 	ldrh.w	r2, [r7, #606]	@ 0x25e
 8002474:	f107 0310 	add.w	r3, r7, #16
 8002478:	4611      	mov	r1, r2
 800247a:	4618      	mov	r0, r3
 800247c:	f009 fa24 	bl	800b8c8 <CDC_Transmit_FS>
 8002480:	4603      	mov	r3, r0
 8002482:	2b01      	cmp	r3, #1
 8002484:	d0f4      	beq.n	8002470 <main+0x4f8>
    }

    HAL_Delay(10);
 8002486:	200a      	movs	r0, #10
 8002488:	f000 ff20 	bl	80032cc <HAL_Delay>
  {
 800248c:	e5e1      	b.n	8002052 <main+0xda>
 800248e:	bf00      	nop
 8002490:	2000041c 	.word	0x2000041c

08002494 <HAL_UART_MspInit>:

/* USER CODE BEGIN 4 */

// UART MSP Init - GPIO pinlerini USART2'ye ata
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b08a      	sub	sp, #40	@ 0x28
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800249c:	f107 0314 	add.w	r3, r7, #20
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	605a      	str	r2, [r3, #4]
 80024a6:	609a      	str	r2, [r3, #8]
 80024a8:	60da      	str	r2, [r3, #12]
 80024aa:	611a      	str	r2, [r3, #16]

  if(huart->Instance == USART2)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a1d      	ldr	r2, [pc, #116]	@ (8002528 <HAL_UART_MspInit+0x94>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d133      	bne.n	800251e <HAL_UART_MspInit+0x8a>
  {
    // USART2 Clock Enable
    __HAL_RCC_USART2_CLK_ENABLE();
 80024b6:	2300      	movs	r3, #0
 80024b8:	613b      	str	r3, [r7, #16]
 80024ba:	4b1c      	ldr	r3, [pc, #112]	@ (800252c <HAL_UART_MspInit+0x98>)
 80024bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024be:	4a1b      	ldr	r2, [pc, #108]	@ (800252c <HAL_UART_MspInit+0x98>)
 80024c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80024c6:	4b19      	ldr	r3, [pc, #100]	@ (800252c <HAL_UART_MspInit+0x98>)
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ce:	613b      	str	r3, [r7, #16]
 80024d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d2:	2300      	movs	r3, #0
 80024d4:	60fb      	str	r3, [r7, #12]
 80024d6:	4b15      	ldr	r3, [pc, #84]	@ (800252c <HAL_UART_MspInit+0x98>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024da:	4a14      	ldr	r2, [pc, #80]	@ (800252c <HAL_UART_MspInit+0x98>)
 80024dc:	f043 0301 	orr.w	r3, r3, #1
 80024e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024e2:	4b12      	ldr	r3, [pc, #72]	@ (800252c <HAL_UART_MspInit+0x98>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	60fb      	str	r3, [r7, #12]
 80024ec:	68fb      	ldr	r3, [r7, #12]

    // PA2 -> USART2_TX
    // PA3 -> USART2_RX
    GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 80024ee:	230c      	movs	r3, #12
 80024f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f2:	2302      	movs	r3, #2
 80024f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024fa:	2303      	movs	r3, #3
 80024fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024fe:	2307      	movs	r3, #7
 8002500:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002502:	f107 0314 	add.w	r3, r7, #20
 8002506:	4619      	mov	r1, r3
 8002508:	4809      	ldr	r0, [pc, #36]	@ (8002530 <HAL_UART_MspInit+0x9c>)
 800250a:	f001 f8a7 	bl	800365c <HAL_GPIO_Init>

    // USART2 interrupt enable
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800250e:	2200      	movs	r2, #0
 8002510:	2100      	movs	r1, #0
 8002512:	2026      	movs	r0, #38	@ 0x26
 8002514:	f000 ffd9 	bl	80034ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002518:	2026      	movs	r0, #38	@ 0x26
 800251a:	f000 fff2 	bl	8003502 <HAL_NVIC_EnableIRQ>
  }
}
 800251e:	bf00      	nop
 8002520:	3728      	adds	r7, #40	@ 0x28
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	40004400 	.word	0x40004400
 800252c:	40023800 	.word	0x40023800
 8002530:	40020000 	.word	0x40020000

08002534 <HAL_UART_RxCpltCallback>:

// UART Interrupt Callback - GPS verileri iin
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2) {
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a19      	ldr	r2, [pc, #100]	@ (80025a8 <HAL_UART_RxCpltCallback+0x74>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d12b      	bne.n	800259e <HAL_UART_RxCpltCallback+0x6a>
    // DEBUG: Ham GPS verisini USB'ye gnder
    CDC_Transmit_FS(&gps_rx_byte, 1);
 8002546:	2101      	movs	r1, #1
 8002548:	4818      	ldr	r0, [pc, #96]	@ (80025ac <HAL_UART_RxCpltCallback+0x78>)
 800254a:	f009 f9bd 	bl	800b8c8 <CDC_Transmit_FS>

    if (gps_rx_byte == '\n') {
 800254e:	4b17      	ldr	r3, [pc, #92]	@ (80025ac <HAL_UART_RxCpltCallback+0x78>)
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	2b0a      	cmp	r3, #10
 8002554:	d10f      	bne.n	8002576 <HAL_UART_RxCpltCallback+0x42>
      gps_rx_buffer[gps_rx_index] = '\0';
 8002556:	4b16      	ldr	r3, [pc, #88]	@ (80025b0 <HAL_UART_RxCpltCallback+0x7c>)
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	461a      	mov	r2, r3
 800255c:	4b15      	ldr	r3, [pc, #84]	@ (80025b4 <HAL_UART_RxCpltCallback+0x80>)
 800255e:	2100      	movs	r1, #0
 8002560:	5499      	strb	r1, [r3, r2]
      Parse_GPS_NMEA(gps_rx_buffer, gps_rx_index);
 8002562:	4b13      	ldr	r3, [pc, #76]	@ (80025b0 <HAL_UART_RxCpltCallback+0x7c>)
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	4619      	mov	r1, r3
 8002568:	4812      	ldr	r0, [pc, #72]	@ (80025b4 <HAL_UART_RxCpltCallback+0x80>)
 800256a:	f000 f827 	bl	80025bc <Parse_GPS_NMEA>
      gps_rx_index = 0;
 800256e:	4b10      	ldr	r3, [pc, #64]	@ (80025b0 <HAL_UART_RxCpltCallback+0x7c>)
 8002570:	2200      	movs	r2, #0
 8002572:	701a      	strb	r2, [r3, #0]
 8002574:	e00e      	b.n	8002594 <HAL_UART_RxCpltCallback+0x60>
    } else if (gps_rx_index < GPS_BUFFER_SIZE - 1) {
 8002576:	4b0e      	ldr	r3, [pc, #56]	@ (80025b0 <HAL_UART_RxCpltCallback+0x7c>)
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	2bff      	cmp	r3, #255	@ 0xff
 800257c:	d00a      	beq.n	8002594 <HAL_UART_RxCpltCallback+0x60>
      gps_rx_buffer[gps_rx_index++] = gps_rx_byte;
 800257e:	4b0c      	ldr	r3, [pc, #48]	@ (80025b0 <HAL_UART_RxCpltCallback+0x7c>)
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	1c5a      	adds	r2, r3, #1
 8002584:	b2d1      	uxtb	r1, r2
 8002586:	4a0a      	ldr	r2, [pc, #40]	@ (80025b0 <HAL_UART_RxCpltCallback+0x7c>)
 8002588:	7011      	strb	r1, [r2, #0]
 800258a:	461a      	mov	r2, r3
 800258c:	4b07      	ldr	r3, [pc, #28]	@ (80025ac <HAL_UART_RxCpltCallback+0x78>)
 800258e:	7819      	ldrb	r1, [r3, #0]
 8002590:	4b08      	ldr	r3, [pc, #32]	@ (80025b4 <HAL_UART_RxCpltCallback+0x80>)
 8002592:	5499      	strb	r1, [r3, r2]
    }
    HAL_UART_Receive_IT(&huart2, &gps_rx_byte, 1);
 8002594:	2201      	movs	r2, #1
 8002596:	4905      	ldr	r1, [pc, #20]	@ (80025ac <HAL_UART_RxCpltCallback+0x78>)
 8002598:	4807      	ldr	r0, [pc, #28]	@ (80025b8 <HAL_UART_RxCpltCallback+0x84>)
 800259a:	f004 fe61 	bl	8007260 <HAL_UART_Receive_IT>
  }
}
 800259e:	bf00      	nop
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40004400 	.word	0x40004400
 80025ac:	20000539 	.word	0x20000539
 80025b0:	20000538 	.word	0x20000538
 80025b4:	20000438 	.word	0x20000438
 80025b8:	200003d4 	.word	0x200003d4

080025bc <Parse_GPS_NMEA>:

// NMEA cmlelerini parse et
void Parse_GPS_NMEA(uint8_t *buffer, uint16_t len)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	460b      	mov	r3, r1
 80025c6:	807b      	strh	r3, [r7, #2]
  if (len < 6) return;
 80025c8:	887b      	ldrh	r3, [r7, #2]
 80025ca:	2b05      	cmp	r3, #5
 80025cc:	d929      	bls.n	8002622 <Parse_GPS_NMEA+0x66>

  char *sentence = (char *)buffer;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	60fb      	str	r3, [r7, #12]

  if (strncmp(sentence, "$GPGGA", 6) == 0 || strncmp(sentence, "$GNGGA", 6) == 0) {
 80025d2:	2206      	movs	r2, #6
 80025d4:	4915      	ldr	r1, [pc, #84]	@ (800262c <Parse_GPS_NMEA+0x70>)
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f00a fd87 	bl	800d0ea <strncmp>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d007      	beq.n	80025f2 <Parse_GPS_NMEA+0x36>
 80025e2:	2206      	movs	r2, #6
 80025e4:	4912      	ldr	r1, [pc, #72]	@ (8002630 <Parse_GPS_NMEA+0x74>)
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	f00a fd7f 	bl	800d0ea <strncmp>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d103      	bne.n	80025fa <Parse_GPS_NMEA+0x3e>
    Extract_GPGGA(sentence);
 80025f2:	68f8      	ldr	r0, [r7, #12]
 80025f4:	f000 f822 	bl	800263c <Extract_GPGGA>
 80025f8:	e014      	b.n	8002624 <Parse_GPS_NMEA+0x68>
  } else if (strncmp(sentence, "$GPRMC", 6) == 0 || strncmp(sentence, "$GNRMC", 6) == 0) {
 80025fa:	2206      	movs	r2, #6
 80025fc:	490d      	ldr	r1, [pc, #52]	@ (8002634 <Parse_GPS_NMEA+0x78>)
 80025fe:	68f8      	ldr	r0, [r7, #12]
 8002600:	f00a fd73 	bl	800d0ea <strncmp>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d007      	beq.n	800261a <Parse_GPS_NMEA+0x5e>
 800260a:	2206      	movs	r2, #6
 800260c:	490a      	ldr	r1, [pc, #40]	@ (8002638 <Parse_GPS_NMEA+0x7c>)
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f00a fd6b 	bl	800d0ea <strncmp>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d104      	bne.n	8002624 <Parse_GPS_NMEA+0x68>
    Extract_GPRMC(sentence);
 800261a:	68f8      	ldr	r0, [r7, #12]
 800261c:	f000 f934 	bl	8002888 <Extract_GPRMC>
 8002620:	e000      	b.n	8002624 <Parse_GPS_NMEA+0x68>
  if (len < 6) return;
 8002622:	bf00      	nop
  }
}
 8002624:	3710      	adds	r7, #16
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	0800ef60 	.word	0x0800ef60
 8002630:	0800ef68 	.word	0x0800ef68
 8002634:	0800ef70 	.word	0x0800ef70
 8002638:	0800ef78 	.word	0x0800ef78

0800263c <Extract_GPGGA>:

// GPGGA cmlesini parse et (konum, uydu says, altitude)
void Extract_GPGGA(char *sentence)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b08c      	sub	sp, #48	@ 0x30
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  char *token;
  int field = 0;
 8002644:	2300      	movs	r3, #0
 8002646:	62bb      	str	r3, [r7, #40]	@ 0x28

  token = strtok(sentence, ",");
 8002648:	498a      	ldr	r1, [pc, #552]	@ (8002874 <Extract_GPGGA+0x238>)
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f00a fd60 	bl	800d110 <strtok>
 8002650:	62f8      	str	r0, [r7, #44]	@ 0x2c
  while (token != NULL) {
 8002652:	e105      	b.n	8002860 <Extract_GPGGA+0x224>
    field++;
 8002654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002656:	3301      	adds	r3, #1
 8002658:	62bb      	str	r3, [r7, #40]	@ 0x28
    switch (field) {
 800265a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800265c:	3b03      	subs	r3, #3
 800265e:	2b07      	cmp	r3, #7
 8002660:	f200 80f9 	bhi.w	8002856 <Extract_GPGGA+0x21a>
 8002664:	a201      	add	r2, pc, #4	@ (adr r2, 800266c <Extract_GPGGA+0x30>)
 8002666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800266a:	bf00      	nop
 800266c:	0800268d 	.word	0x0800268d
 8002670:	08002709 	.word	0x08002709
 8002674:	08002725 	.word	0x08002725
 8002678:	080027a1 	.word	0x080027a1
 800267c:	080027bb 	.word	0x080027bb
 8002680:	0800281f 	.word	0x0800281f
 8002684:	08002857 	.word	0x08002857
 8002688:	0800282f 	.word	0x0800282f
      case 3: // Latitude
        if (strlen(token) > 0) {
 800268c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	f000 80d9 	beq.w	8002848 <Extract_GPGGA+0x20c>
          float lat_deg = atof(token) / 100.0f;
 8002696:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002698:	f009 fd80 	bl	800c19c <atof>
 800269c:	ec51 0b10 	vmov	r0, r1, d0
 80026a0:	f04f 0200 	mov.w	r2, #0
 80026a4:	4b74      	ldr	r3, [pc, #464]	@ (8002878 <Extract_GPGGA+0x23c>)
 80026a6:	f7fe f8c9 	bl	800083c <__aeabi_ddiv>
 80026aa:	4602      	mov	r2, r0
 80026ac:	460b      	mov	r3, r1
 80026ae:	4610      	mov	r0, r2
 80026b0:	4619      	mov	r1, r3
 80026b2:	f7fe fa7b 	bl	8000bac <__aeabi_d2f>
 80026b6:	4603      	mov	r3, r0
 80026b8:	617b      	str	r3, [r7, #20]
          int deg = (int)lat_deg;
 80026ba:	edd7 7a05 	vldr	s15, [r7, #20]
 80026be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026c2:	ee17 3a90 	vmov	r3, s15
 80026c6:	613b      	str	r3, [r7, #16]
          float min = (lat_deg - deg) * 100.0f;
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	ee07 3a90 	vmov	s15, r3
 80026ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026d2:	ed97 7a05 	vldr	s14, [r7, #20]
 80026d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026da:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800287c <Extract_GPGGA+0x240>
 80026de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026e2:	edc7 7a03 	vstr	s15, [r7, #12]
          gps_data.latitude = deg + (min / 60.0f);
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	ee07 3a90 	vmov	s15, r3
 80026ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026f0:	edd7 6a03 	vldr	s13, [r7, #12]
 80026f4:	ed9f 6a62 	vldr	s12, [pc, #392]	@ 8002880 <Extract_GPGGA+0x244>
 80026f8:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80026fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002700:	4b60      	ldr	r3, [pc, #384]	@ (8002884 <Extract_GPGGA+0x248>)
 8002702:	edc3 7a01 	vstr	s15, [r3, #4]
        }
        break;
 8002706:	e09f      	b.n	8002848 <Extract_GPGGA+0x20c>
      case 4: // N/S
        if (token[0] == 'S') gps_data.latitude = -gps_data.latitude;
 8002708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	2b53      	cmp	r3, #83	@ 0x53
 800270e:	f040 809d 	bne.w	800284c <Extract_GPGGA+0x210>
 8002712:	4b5c      	ldr	r3, [pc, #368]	@ (8002884 <Extract_GPGGA+0x248>)
 8002714:	edd3 7a01 	vldr	s15, [r3, #4]
 8002718:	eef1 7a67 	vneg.f32	s15, s15
 800271c:	4b59      	ldr	r3, [pc, #356]	@ (8002884 <Extract_GPGGA+0x248>)
 800271e:	edc3 7a01 	vstr	s15, [r3, #4]
        break;
 8002722:	e093      	b.n	800284c <Extract_GPGGA+0x210>
      case 5: // Longitude
        if (strlen(token) > 0) {
 8002724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	2b00      	cmp	r3, #0
 800272a:	f000 8091 	beq.w	8002850 <Extract_GPGGA+0x214>
          float lon_deg = atof(token) / 100.0f;
 800272e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002730:	f009 fd34 	bl	800c19c <atof>
 8002734:	ec51 0b10 	vmov	r0, r1, d0
 8002738:	f04f 0200 	mov.w	r2, #0
 800273c:	4b4e      	ldr	r3, [pc, #312]	@ (8002878 <Extract_GPGGA+0x23c>)
 800273e:	f7fe f87d 	bl	800083c <__aeabi_ddiv>
 8002742:	4602      	mov	r2, r0
 8002744:	460b      	mov	r3, r1
 8002746:	4610      	mov	r0, r2
 8002748:	4619      	mov	r1, r3
 800274a:	f7fe fa2f 	bl	8000bac <__aeabi_d2f>
 800274e:	4603      	mov	r3, r0
 8002750:	623b      	str	r3, [r7, #32]
          int deg = (int)lon_deg;
 8002752:	edd7 7a08 	vldr	s15, [r7, #32]
 8002756:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800275a:	ee17 3a90 	vmov	r3, s15
 800275e:	61fb      	str	r3, [r7, #28]
          float min = (lon_deg - deg) * 100.0f;
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	ee07 3a90 	vmov	s15, r3
 8002766:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800276a:	ed97 7a08 	vldr	s14, [r7, #32]
 800276e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002772:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800287c <Extract_GPGGA+0x240>
 8002776:	ee67 7a87 	vmul.f32	s15, s15, s14
 800277a:	edc7 7a06 	vstr	s15, [r7, #24]
          gps_data.longitude = deg + (min / 60.0f);
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	ee07 3a90 	vmov	s15, r3
 8002784:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002788:	edd7 6a06 	vldr	s13, [r7, #24]
 800278c:	ed9f 6a3c 	vldr	s12, [pc, #240]	@ 8002880 <Extract_GPGGA+0x244>
 8002790:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002794:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002798:	4b3a      	ldr	r3, [pc, #232]	@ (8002884 <Extract_GPGGA+0x248>)
 800279a:	edc3 7a02 	vstr	s15, [r3, #8]
        }
        break;
 800279e:	e057      	b.n	8002850 <Extract_GPGGA+0x214>
      case 6: // E/W
        if (token[0] == 'W') gps_data.longitude = -gps_data.longitude;
 80027a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	2b57      	cmp	r3, #87	@ 0x57
 80027a6:	d155      	bne.n	8002854 <Extract_GPGGA+0x218>
 80027a8:	4b36      	ldr	r3, [pc, #216]	@ (8002884 <Extract_GPGGA+0x248>)
 80027aa:	edd3 7a02 	vldr	s15, [r3, #8]
 80027ae:	eef1 7a67 	vneg.f32	s15, s15
 80027b2:	4b34      	ldr	r3, [pc, #208]	@ (8002884 <Extract_GPGGA+0x248>)
 80027b4:	edc3 7a02 	vstr	s15, [r3, #8]
        break;
 80027b8:	e04c      	b.n	8002854 <Extract_GPGGA+0x218>
      case 7: // Fix quality (NMEA -> MAVLink dnm)
        {
          uint8_t nmea_fix = atoi(token);
 80027ba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80027bc:	f009 fcf1 	bl	800c1a2 <atoi>
 80027c0:	4603      	mov	r3, r0
 80027c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          // NMEA: 0=NoFix, 1=GPS, 2=DGPS, 4=RTK, 5=Float
          // MAVLink: 0=NoFix, 1=NoFix, 2=2D, 3=3D, 4=DGPS, 5=Float, 6=RTK
          if (nmea_fix == 0) gps_data.fix_type = 0;      // No Fix
 80027c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d103      	bne.n	80027d6 <Extract_GPGGA+0x19a>
 80027ce:	4b2d      	ldr	r3, [pc, #180]	@ (8002884 <Extract_GPGGA+0x248>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	701a      	strb	r2, [r3, #0]
          else if (nmea_fix == 2) gps_data.fix_type = 4; // DGPS
          else if (nmea_fix == 4) gps_data.fix_type = 6; // RTK Fixed
          else if (nmea_fix == 5) gps_data.fix_type = 5; // RTK Float
          else gps_data.fix_type = 3; // Default: 3D Fix
        }
        break;
 80027d4:	e03f      	b.n	8002856 <Extract_GPGGA+0x21a>
          else if (nmea_fix == 1) gps_data.fix_type = 3; // GPS Fix -> 3D Fix
 80027d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d103      	bne.n	80027e6 <Extract_GPGGA+0x1aa>
 80027de:	4b29      	ldr	r3, [pc, #164]	@ (8002884 <Extract_GPGGA+0x248>)
 80027e0:	2203      	movs	r2, #3
 80027e2:	701a      	strb	r2, [r3, #0]
        break;
 80027e4:	e037      	b.n	8002856 <Extract_GPGGA+0x21a>
          else if (nmea_fix == 2) gps_data.fix_type = 4; // DGPS
 80027e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d103      	bne.n	80027f6 <Extract_GPGGA+0x1ba>
 80027ee:	4b25      	ldr	r3, [pc, #148]	@ (8002884 <Extract_GPGGA+0x248>)
 80027f0:	2204      	movs	r2, #4
 80027f2:	701a      	strb	r2, [r3, #0]
        break;
 80027f4:	e02f      	b.n	8002856 <Extract_GPGGA+0x21a>
          else if (nmea_fix == 4) gps_data.fix_type = 6; // RTK Fixed
 80027f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027fa:	2b04      	cmp	r3, #4
 80027fc:	d103      	bne.n	8002806 <Extract_GPGGA+0x1ca>
 80027fe:	4b21      	ldr	r3, [pc, #132]	@ (8002884 <Extract_GPGGA+0x248>)
 8002800:	2206      	movs	r2, #6
 8002802:	701a      	strb	r2, [r3, #0]
        break;
 8002804:	e027      	b.n	8002856 <Extract_GPGGA+0x21a>
          else if (nmea_fix == 5) gps_data.fix_type = 5; // RTK Float
 8002806:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800280a:	2b05      	cmp	r3, #5
 800280c:	d103      	bne.n	8002816 <Extract_GPGGA+0x1da>
 800280e:	4b1d      	ldr	r3, [pc, #116]	@ (8002884 <Extract_GPGGA+0x248>)
 8002810:	2205      	movs	r2, #5
 8002812:	701a      	strb	r2, [r3, #0]
        break;
 8002814:	e01f      	b.n	8002856 <Extract_GPGGA+0x21a>
          else gps_data.fix_type = 3; // Default: 3D Fix
 8002816:	4b1b      	ldr	r3, [pc, #108]	@ (8002884 <Extract_GPGGA+0x248>)
 8002818:	2203      	movs	r2, #3
 800281a:	701a      	strb	r2, [r3, #0]
        break;
 800281c:	e01b      	b.n	8002856 <Extract_GPGGA+0x21a>
      case 8: // Satellites
        gps_data.satellites = atoi(token);
 800281e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002820:	f009 fcbf 	bl	800c1a2 <atoi>
 8002824:	4603      	mov	r3, r0
 8002826:	b2da      	uxtb	r2, r3
 8002828:	4b16      	ldr	r3, [pc, #88]	@ (8002884 <Extract_GPGGA+0x248>)
 800282a:	761a      	strb	r2, [r3, #24]
        break;
 800282c:	e013      	b.n	8002856 <Extract_GPGGA+0x21a>
      case 10: // Altitude
        gps_data.altitude = atof(token);
 800282e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002830:	f009 fcb4 	bl	800c19c <atof>
 8002834:	ec53 2b10 	vmov	r2, r3, d0
 8002838:	4610      	mov	r0, r2
 800283a:	4619      	mov	r1, r3
 800283c:	f7fe f9b6 	bl	8000bac <__aeabi_d2f>
 8002840:	4603      	mov	r3, r0
 8002842:	4a10      	ldr	r2, [pc, #64]	@ (8002884 <Extract_GPGGA+0x248>)
 8002844:	60d3      	str	r3, [r2, #12]
        break;
 8002846:	e006      	b.n	8002856 <Extract_GPGGA+0x21a>
        break;
 8002848:	bf00      	nop
 800284a:	e004      	b.n	8002856 <Extract_GPGGA+0x21a>
        break;
 800284c:	bf00      	nop
 800284e:	e002      	b.n	8002856 <Extract_GPGGA+0x21a>
        break;
 8002850:	bf00      	nop
 8002852:	e000      	b.n	8002856 <Extract_GPGGA+0x21a>
        break;
 8002854:	bf00      	nop
    }
    token = strtok(NULL, ",");
 8002856:	4907      	ldr	r1, [pc, #28]	@ (8002874 <Extract_GPGGA+0x238>)
 8002858:	2000      	movs	r0, #0
 800285a:	f00a fc59 	bl	800d110 <strtok>
 800285e:	62f8      	str	r0, [r7, #44]	@ 0x2c
  while (token != NULL) {
 8002860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002862:	2b00      	cmp	r3, #0
 8002864:	f47f aef6 	bne.w	8002654 <Extract_GPGGA+0x18>
  }
}
 8002868:	bf00      	nop
 800286a:	bf00      	nop
 800286c:	3730      	adds	r7, #48	@ 0x30
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	0800ef80 	.word	0x0800ef80
 8002878:	40590000 	.word	0x40590000
 800287c:	42c80000 	.word	0x42c80000
 8002880:	42700000 	.word	0x42700000
 8002884:	2000041c 	.word	0x2000041c

08002888 <Extract_GPRMC>:

// GPRMC cmlesini parse et (hz, kurs)
void Extract_GPRMC(char *sentence)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b086      	sub	sp, #24
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  char *token;
  int field = 0;
 8002890:	2300      	movs	r3, #0
 8002892:	613b      	str	r3, [r7, #16]

  token = strtok(sentence, ",");
 8002894:	4932      	ldr	r1, [pc, #200]	@ (8002960 <Extract_GPRMC+0xd8>)
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f00a fc3a 	bl	800d110 <strtok>
 800289c:	6178      	str	r0, [r7, #20]
  while (token != NULL) {
 800289e:	e053      	b.n	8002948 <Extract_GPRMC+0xc0>
    field++;
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	3301      	adds	r3, #1
 80028a4:	613b      	str	r3, [r7, #16]
    switch (field) {
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	2b08      	cmp	r3, #8
 80028aa:	d003      	beq.n	80028b4 <Extract_GPRMC+0x2c>
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	2b09      	cmp	r3, #9
 80028b0:	d014      	beq.n	80028dc <Extract_GPRMC+0x54>
 80028b2:	e044      	b.n	800293e <Extract_GPRMC+0xb6>
      case 8: // Ground speed (knots)
        gps_data.ground_speed = atof(token) * 0.514444f; // knots to m/s
 80028b4:	6978      	ldr	r0, [r7, #20]
 80028b6:	f009 fc71 	bl	800c19c <atof>
 80028ba:	ec51 0b10 	vmov	r0, r1, d0
 80028be:	a326      	add	r3, pc, #152	@ (adr r3, 8002958 <Extract_GPRMC+0xd0>)
 80028c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028c4:	f7fd fe90 	bl	80005e8 <__aeabi_dmul>
 80028c8:	4602      	mov	r2, r0
 80028ca:	460b      	mov	r3, r1
 80028cc:	4610      	mov	r0, r2
 80028ce:	4619      	mov	r1, r3
 80028d0:	f7fe f96c 	bl	8000bac <__aeabi_d2f>
 80028d4:	4603      	mov	r3, r0
 80028d6:	4a23      	ldr	r2, [pc, #140]	@ (8002964 <Extract_GPRMC+0xdc>)
 80028d8:	6113      	str	r3, [r2, #16]
        break;
 80028da:	e030      	b.n	800293e <Extract_GPRMC+0xb6>
      case 9: // Course (0-360 aras)
        {
          float course_raw = atof(token);
 80028dc:	6978      	ldr	r0, [r7, #20]
 80028de:	f009 fc5d 	bl	800c19c <atof>
 80028e2:	ec53 2b10 	vmov	r2, r3, d0
 80028e6:	4610      	mov	r0, r2
 80028e8:	4619      	mov	r1, r3
 80028ea:	f7fe f95f 	bl	8000bac <__aeabi_d2f>
 80028ee:	4603      	mov	r3, r0
 80028f0:	60fb      	str	r3, [r7, #12]
          // 0-360 aralna al
          while (course_raw >= 360.0f) course_raw -= 360.0f;
 80028f2:	e007      	b.n	8002904 <Extract_GPRMC+0x7c>
 80028f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80028f8:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8002968 <Extract_GPRMC+0xe0>
 80028fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002900:	edc7 7a03 	vstr	s15, [r7, #12]
 8002904:	edd7 7a03 	vldr	s15, [r7, #12]
 8002908:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002968 <Extract_GPRMC+0xe0>
 800290c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002914:	daee      	bge.n	80028f4 <Extract_GPRMC+0x6c>
          while (course_raw < 0.0f) course_raw += 360.0f;
 8002916:	e007      	b.n	8002928 <Extract_GPRMC+0xa0>
 8002918:	edd7 7a03 	vldr	s15, [r7, #12]
 800291c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8002968 <Extract_GPRMC+0xe0>
 8002920:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002924:	edc7 7a03 	vstr	s15, [r7, #12]
 8002928:	edd7 7a03 	vldr	s15, [r7, #12]
 800292c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002934:	d4f0      	bmi.n	8002918 <Extract_GPRMC+0x90>
          gps_data.course = course_raw;
 8002936:	4a0b      	ldr	r2, [pc, #44]	@ (8002964 <Extract_GPRMC+0xdc>)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	6153      	str	r3, [r2, #20]
        }
        break;
 800293c:	bf00      	nop
    }
    token = strtok(NULL, ",");
 800293e:	4908      	ldr	r1, [pc, #32]	@ (8002960 <Extract_GPRMC+0xd8>)
 8002940:	2000      	movs	r0, #0
 8002942:	f00a fbe5 	bl	800d110 <strtok>
 8002946:	6178      	str	r0, [r7, #20]
  while (token != NULL) {
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d1a8      	bne.n	80028a0 <Extract_GPRMC+0x18>
  }
}
 800294e:	bf00      	nop
 8002950:	bf00      	nop
 8002952:	3718      	adds	r7, #24
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	40000000 	.word	0x40000000
 800295c:	3fe07653 	.word	0x3fe07653
 8002960:	0800ef80 	.word	0x0800ef80
 8002964:	2000041c 	.word	0x2000041c
 8002968:	43b40000 	.word	0x43b40000

0800296c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function (GPS iin)
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8002970:	4b11      	ldr	r3, [pc, #68]	@ (80029b8 <MX_USART2_UART_Init+0x4c>)
 8002972:	4a12      	ldr	r2, [pc, #72]	@ (80029bc <MX_USART2_UART_Init+0x50>)
 8002974:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;  // M8N default baud rate
 8002976:	4b10      	ldr	r3, [pc, #64]	@ (80029b8 <MX_USART2_UART_Init+0x4c>)
 8002978:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800297c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800297e:	4b0e      	ldr	r3, [pc, #56]	@ (80029b8 <MX_USART2_UART_Init+0x4c>)
 8002980:	2200      	movs	r2, #0
 8002982:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002984:	4b0c      	ldr	r3, [pc, #48]	@ (80029b8 <MX_USART2_UART_Init+0x4c>)
 8002986:	2200      	movs	r2, #0
 8002988:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800298a:	4b0b      	ldr	r3, [pc, #44]	@ (80029b8 <MX_USART2_UART_Init+0x4c>)
 800298c:	2200      	movs	r2, #0
 800298e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002990:	4b09      	ldr	r3, [pc, #36]	@ (80029b8 <MX_USART2_UART_Init+0x4c>)
 8002992:	220c      	movs	r2, #12
 8002994:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002996:	4b08      	ldr	r3, [pc, #32]	@ (80029b8 <MX_USART2_UART_Init+0x4c>)
 8002998:	2200      	movs	r2, #0
 800299a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800299c:	4b06      	ldr	r3, [pc, #24]	@ (80029b8 <MX_USART2_UART_Init+0x4c>)
 800299e:	2200      	movs	r2, #0
 80029a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80029a2:	4805      	ldr	r0, [pc, #20]	@ (80029b8 <MX_USART2_UART_Init+0x4c>)
 80029a4:	f004 fc0c 	bl	80071c0 <HAL_UART_Init>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80029ae:	f000 f997 	bl	8002ce0 <Error_Handler>
  }
}
 80029b2:	bf00      	nop
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	200003d4 	.word	0x200003d4
 80029bc:	40004400 	.word	0x40004400

080029c0 <SystemClock_Config>:

void SystemClock_Config(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b094      	sub	sp, #80	@ 0x50
 80029c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029c6:	f107 0320 	add.w	r3, r7, #32
 80029ca:	2230      	movs	r2, #48	@ 0x30
 80029cc:	2100      	movs	r1, #0
 80029ce:	4618      	mov	r0, r3
 80029d0:	f00a fb83 	bl	800d0da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029d4:	f107 030c 	add.w	r3, r7, #12
 80029d8:	2200      	movs	r2, #0
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	605a      	str	r2, [r3, #4]
 80029de:	609a      	str	r2, [r3, #8]
 80029e0:	60da      	str	r2, [r3, #12]
 80029e2:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 80029e4:	2300      	movs	r3, #0
 80029e6:	60bb      	str	r3, [r7, #8]
 80029e8:	4b28      	ldr	r3, [pc, #160]	@ (8002a8c <SystemClock_Config+0xcc>)
 80029ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ec:	4a27      	ldr	r2, [pc, #156]	@ (8002a8c <SystemClock_Config+0xcc>)
 80029ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80029f4:	4b25      	ldr	r3, [pc, #148]	@ (8002a8c <SystemClock_Config+0xcc>)
 80029f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029fc:	60bb      	str	r3, [r7, #8]
 80029fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a00:	2300      	movs	r3, #0
 8002a02:	607b      	str	r3, [r7, #4]
 8002a04:	4b22      	ldr	r3, [pc, #136]	@ (8002a90 <SystemClock_Config+0xd0>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a21      	ldr	r2, [pc, #132]	@ (8002a90 <SystemClock_Config+0xd0>)
 8002a0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a0e:	6013      	str	r3, [r2, #0]
 8002a10:	4b1f      	ldr	r3, [pc, #124]	@ (8002a90 <SystemClock_Config+0xd0>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a18:	607b      	str	r3, [r7, #4]
 8002a1a:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a24:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a26:	2302      	movs	r3, #2
 8002a28:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a2a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002a30:	2308      	movs	r3, #8
 8002a32:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002a34:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002a38:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002a3e:	2307      	movs	r3, #7
 8002a40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a42:	f107 0320 	add.w	r3, r7, #32
 8002a46:	4618      	mov	r0, r3
 8002a48:	f003 f80e 	bl	8005a68 <HAL_RCC_OscConfig>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002a52:	f000 f945 	bl	8002ce0 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a56:	230f      	movs	r3, #15
 8002a58:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a5a:	2302      	movs	r3, #2
 8002a5c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a62:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002a66:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002a68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a6c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002a6e:	f107 030c 	add.w	r3, r7, #12
 8002a72:	2105      	movs	r1, #5
 8002a74:	4618      	mov	r0, r3
 8002a76:	f003 fa6f 	bl	8005f58 <HAL_RCC_ClockConfig>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002a80:	f000 f92e 	bl	8002ce0 <Error_Handler>
  }
}
 8002a84:	bf00      	nop
 8002a86:	3750      	adds	r7, #80	@ 0x50
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40023800 	.word	0x40023800
 8002a90:	40007000 	.word	0x40007000

08002a94 <MX_I2C1_Init>:

static void MX_I2C1_Init(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8002a98:	4b12      	ldr	r3, [pc, #72]	@ (8002ae4 <MX_I2C1_Init+0x50>)
 8002a9a:	4a13      	ldr	r2, [pc, #76]	@ (8002ae8 <MX_I2C1_Init+0x54>)
 8002a9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002a9e:	4b11      	ldr	r3, [pc, #68]	@ (8002ae4 <MX_I2C1_Init+0x50>)
 8002aa0:	4a12      	ldr	r2, [pc, #72]	@ (8002aec <MX_I2C1_Init+0x58>)
 8002aa2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae4 <MX_I2C1_Init+0x50>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8002ae4 <MX_I2C1_Init+0x50>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae4 <MX_I2C1_Init+0x50>)
 8002ab2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002ab6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ab8:	4b0a      	ldr	r3, [pc, #40]	@ (8002ae4 <MX_I2C1_Init+0x50>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002abe:	4b09      	ldr	r3, [pc, #36]	@ (8002ae4 <MX_I2C1_Init+0x50>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ac4:	4b07      	ldr	r3, [pc, #28]	@ (8002ae4 <MX_I2C1_Init+0x50>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002aca:	4b06      	ldr	r3, [pc, #24]	@ (8002ae4 <MX_I2C1_Init+0x50>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ad0:	4804      	ldr	r0, [pc, #16]	@ (8002ae4 <MX_I2C1_Init+0x50>)
 8002ad2:	f000 ff93 	bl	80039fc <HAL_I2C_Init>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d001      	beq.n	8002ae0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002adc:	f000 f900 	bl	8002ce0 <Error_Handler>
  }
}
 8002ae0:	bf00      	nop
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	200002e0 	.word	0x200002e0
 8002ae8:	40005400 	.word	0x40005400
 8002aec:	000186a0 	.word	0x000186a0

08002af0 <MX_I2S3_Init>:

static void MX_I2S3_Init(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0
  hi2s3.Instance = SPI3;
 8002af4:	4b13      	ldr	r3, [pc, #76]	@ (8002b44 <MX_I2S3_Init+0x54>)
 8002af6:	4a14      	ldr	r2, [pc, #80]	@ (8002b48 <MX_I2S3_Init+0x58>)
 8002af8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8002afa:	4b12      	ldr	r3, [pc, #72]	@ (8002b44 <MX_I2S3_Init+0x54>)
 8002afc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b00:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8002b02:	4b10      	ldr	r3, [pc, #64]	@ (8002b44 <MX_I2S3_Init+0x54>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8002b08:	4b0e      	ldr	r3, [pc, #56]	@ (8002b44 <MX_I2S3_Init+0x54>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8002b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002b44 <MX_I2S3_Init+0x54>)
 8002b10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b14:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8002b16:	4b0b      	ldr	r3, [pc, #44]	@ (8002b44 <MX_I2S3_Init+0x54>)
 8002b18:	4a0c      	ldr	r2, [pc, #48]	@ (8002b4c <MX_I2S3_Init+0x5c>)
 8002b1a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8002b1c:	4b09      	ldr	r3, [pc, #36]	@ (8002b44 <MX_I2S3_Init+0x54>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8002b22:	4b08      	ldr	r3, [pc, #32]	@ (8002b44 <MX_I2S3_Init+0x54>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8002b28:	4b06      	ldr	r3, [pc, #24]	@ (8002b44 <MX_I2S3_Init+0x54>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8002b2e:	4805      	ldr	r0, [pc, #20]	@ (8002b44 <MX_I2S3_Init+0x54>)
 8002b30:	f001 f8a8 	bl	8003c84 <HAL_I2S_Init>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8002b3a:	f000 f8d1 	bl	8002ce0 <Error_Handler>
  }
}
 8002b3e:	bf00      	nop
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	20000334 	.word	0x20000334
 8002b48:	40003c00 	.word	0x40003c00
 8002b4c:	00017700 	.word	0x00017700

08002b50 <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 8002b54:	4b17      	ldr	r3, [pc, #92]	@ (8002bb4 <MX_SPI1_Init+0x64>)
 8002b56:	4a18      	ldr	r2, [pc, #96]	@ (8002bb8 <MX_SPI1_Init+0x68>)
 8002b58:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002b5a:	4b16      	ldr	r3, [pc, #88]	@ (8002bb4 <MX_SPI1_Init+0x64>)
 8002b5c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002b60:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002b62:	4b14      	ldr	r3, [pc, #80]	@ (8002bb4 <MX_SPI1_Init+0x64>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b68:	4b12      	ldr	r3, [pc, #72]	@ (8002bb4 <MX_SPI1_Init+0x64>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002b6e:	4b11      	ldr	r3, [pc, #68]	@ (8002bb4 <MX_SPI1_Init+0x64>)
 8002b70:	2202      	movs	r2, #2
 8002b72:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002b74:	4b0f      	ldr	r3, [pc, #60]	@ (8002bb4 <MX_SPI1_Init+0x64>)
 8002b76:	2201      	movs	r2, #1
 8002b78:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002bb4 <MX_SPI1_Init+0x64>)
 8002b7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b80:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002b82:	4b0c      	ldr	r3, [pc, #48]	@ (8002bb4 <MX_SPI1_Init+0x64>)
 8002b84:	2218      	movs	r2, #24
 8002b86:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b88:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb4 <MX_SPI1_Init+0x64>)
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b8e:	4b09      	ldr	r3, [pc, #36]	@ (8002bb4 <MX_SPI1_Init+0x64>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b94:	4b07      	ldr	r3, [pc, #28]	@ (8002bb4 <MX_SPI1_Init+0x64>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002b9a:	4b06      	ldr	r3, [pc, #24]	@ (8002bb4 <MX_SPI1_Init+0x64>)
 8002b9c:	220a      	movs	r2, #10
 8002b9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002ba0:	4804      	ldr	r0, [pc, #16]	@ (8002bb4 <MX_SPI1_Init+0x64>)
 8002ba2:	f003 fd3b 	bl	800661c <HAL_SPI_Init>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d001      	beq.n	8002bb0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002bac:	f000 f898 	bl	8002ce0 <Error_Handler>
  }
}
 8002bb0:	bf00      	nop
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	2000037c 	.word	0x2000037c
 8002bb8:	40013000 	.word	0x40013000

08002bbc <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b08c      	sub	sp, #48	@ 0x30
 8002bc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc2:	f107 031c 	add.w	r3, r7, #28
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	601a      	str	r2, [r3, #0]
 8002bca:	605a      	str	r2, [r3, #4]
 8002bcc:	609a      	str	r2, [r3, #8]
 8002bce:	60da      	str	r2, [r3, #12]
 8002bd0:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	61bb      	str	r3, [r7, #24]
 8002bd6:	4b3f      	ldr	r3, [pc, #252]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bda:	4a3e      	ldr	r2, [pc, #248]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002bdc:	f043 0310 	orr.w	r3, r3, #16
 8002be0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002be2:	4b3c      	ldr	r3, [pc, #240]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be6:	f003 0310 	and.w	r3, r3, #16
 8002bea:	61bb      	str	r3, [r7, #24]
 8002bec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bee:	2300      	movs	r3, #0
 8002bf0:	617b      	str	r3, [r7, #20]
 8002bf2:	4b38      	ldr	r3, [pc, #224]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf6:	4a37      	ldr	r2, [pc, #220]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002bf8:	f043 0304 	orr.w	r3, r3, #4
 8002bfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bfe:	4b35      	ldr	r3, [pc, #212]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c02:	f003 0304 	and.w	r3, r3, #4
 8002c06:	617b      	str	r3, [r7, #20]
 8002c08:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	613b      	str	r3, [r7, #16]
 8002c0e:	4b31      	ldr	r3, [pc, #196]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c12:	4a30      	ldr	r2, [pc, #192]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002c14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c18:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c1a:	4b2e      	ldr	r3, [pc, #184]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c22:	613b      	str	r3, [r7, #16]
 8002c24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c26:	2300      	movs	r3, #0
 8002c28:	60fb      	str	r3, [r7, #12]
 8002c2a:	4b2a      	ldr	r3, [pc, #168]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2e:	4a29      	ldr	r2, [pc, #164]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002c30:	f043 0301 	orr.w	r3, r3, #1
 8002c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c36:	4b27      	ldr	r3, [pc, #156]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	60fb      	str	r3, [r7, #12]
 8002c40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c42:	2300      	movs	r3, #0
 8002c44:	60bb      	str	r3, [r7, #8]
 8002c46:	4b23      	ldr	r3, [pc, #140]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c4a:	4a22      	ldr	r2, [pc, #136]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002c4c:	f043 0302 	orr.w	r3, r3, #2
 8002c50:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c52:	4b20      	ldr	r3, [pc, #128]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	60bb      	str	r3, [r7, #8]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c5e:	2300      	movs	r3, #0
 8002c60:	607b      	str	r3, [r7, #4]
 8002c62:	4b1c      	ldr	r3, [pc, #112]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c66:	4a1b      	ldr	r2, [pc, #108]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002c68:	f043 0308 	orr.w	r3, r3, #8
 8002c6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c6e:	4b19      	ldr	r3, [pc, #100]	@ (8002cd4 <MX_GPIO_Init+0x118>)
 8002c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c72:	f003 0308 	and.w	r3, r3, #8
 8002c76:	607b      	str	r3, [r7, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]

  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	2108      	movs	r1, #8
 8002c7e:	4816      	ldr	r0, [pc, #88]	@ (8002cd8 <MX_GPIO_Init+0x11c>)
 8002c80:	f000 fe88 	bl	8003994 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8002c84:	2200      	movs	r2, #0
 8002c86:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8002c8a:	4814      	ldr	r0, [pc, #80]	@ (8002cdc <MX_GPIO_Init+0x120>)
 8002c8c:	f000 fe82 	bl	8003994 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002c90:	2308      	movs	r3, #8
 8002c92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c94:	2301      	movs	r3, #1
 8002c96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ca0:	f107 031c 	add.w	r3, r7, #28
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	480c      	ldr	r0, [pc, #48]	@ (8002cd8 <MX_GPIO_Init+0x11c>)
 8002ca8:	f000 fcd8 	bl	800365c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002cac:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8002cb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cbe:	f107 031c 	add.w	r3, r7, #28
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	4805      	ldr	r0, [pc, #20]	@ (8002cdc <MX_GPIO_Init+0x120>)
 8002cc6:	f000 fcc9 	bl	800365c <HAL_GPIO_Init>
}
 8002cca:	bf00      	nop
 8002ccc:	3730      	adds	r7, #48	@ 0x30
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	40023800 	.word	0x40023800
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	40020c00 	.word	0x40020c00

08002ce0 <Error_Handler>:

void Error_Handler(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ce4:	b672      	cpsid	i
}
 8002ce6:	bf00      	nop
  __disable_irq();
  while (1)
 8002ce8:	bf00      	nop
 8002cea:	e7fd      	b.n	8002ce8 <Error_Handler+0x8>

08002cec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	607b      	str	r3, [r7, #4]
 8002cf6:	4b10      	ldr	r3, [pc, #64]	@ (8002d38 <HAL_MspInit+0x4c>)
 8002cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfa:	4a0f      	ldr	r2, [pc, #60]	@ (8002d38 <HAL_MspInit+0x4c>)
 8002cfc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d00:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d02:	4b0d      	ldr	r3, [pc, #52]	@ (8002d38 <HAL_MspInit+0x4c>)
 8002d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d0a:	607b      	str	r3, [r7, #4]
 8002d0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d0e:	2300      	movs	r3, #0
 8002d10:	603b      	str	r3, [r7, #0]
 8002d12:	4b09      	ldr	r3, [pc, #36]	@ (8002d38 <HAL_MspInit+0x4c>)
 8002d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d16:	4a08      	ldr	r2, [pc, #32]	@ (8002d38 <HAL_MspInit+0x4c>)
 8002d18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d1e:	4b06      	ldr	r3, [pc, #24]	@ (8002d38 <HAL_MspInit+0x4c>)
 8002d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d26:	603b      	str	r3, [r7, #0]
 8002d28:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002d2a:	2007      	movs	r0, #7
 8002d2c:	f000 fbc2 	bl	80034b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d30:	bf00      	nop
 8002d32:	3708      	adds	r7, #8
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	40023800 	.word	0x40023800

08002d3c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b08a      	sub	sp, #40	@ 0x28
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d44:	f107 0314 	add.w	r3, r7, #20
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	605a      	str	r2, [r3, #4]
 8002d4e:	609a      	str	r2, [r3, #8]
 8002d50:	60da      	str	r2, [r3, #12]
 8002d52:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a19      	ldr	r2, [pc, #100]	@ (8002dc0 <HAL_I2C_MspInit+0x84>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d12c      	bne.n	8002db8 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d5e:	2300      	movs	r3, #0
 8002d60:	613b      	str	r3, [r7, #16]
 8002d62:	4b18      	ldr	r3, [pc, #96]	@ (8002dc4 <HAL_I2C_MspInit+0x88>)
 8002d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d66:	4a17      	ldr	r2, [pc, #92]	@ (8002dc4 <HAL_I2C_MspInit+0x88>)
 8002d68:	f043 0302 	orr.w	r3, r3, #2
 8002d6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d6e:	4b15      	ldr	r3, [pc, #84]	@ (8002dc4 <HAL_I2C_MspInit+0x88>)
 8002d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	613b      	str	r3, [r7, #16]
 8002d78:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8002d7a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002d7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d80:	2312      	movs	r3, #18
 8002d82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d84:	2301      	movs	r3, #1
 8002d86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d8c:	2304      	movs	r3, #4
 8002d8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d90:	f107 0314 	add.w	r3, r7, #20
 8002d94:	4619      	mov	r1, r3
 8002d96:	480c      	ldr	r0, [pc, #48]	@ (8002dc8 <HAL_I2C_MspInit+0x8c>)
 8002d98:	f000 fc60 	bl	800365c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	60fb      	str	r3, [r7, #12]
 8002da0:	4b08      	ldr	r3, [pc, #32]	@ (8002dc4 <HAL_I2C_MspInit+0x88>)
 8002da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da4:	4a07      	ldr	r2, [pc, #28]	@ (8002dc4 <HAL_I2C_MspInit+0x88>)
 8002da6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002daa:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dac:	4b05      	ldr	r3, [pc, #20]	@ (8002dc4 <HAL_I2C_MspInit+0x88>)
 8002dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002db4:	60fb      	str	r3, [r7, #12]
 8002db6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002db8:	bf00      	nop
 8002dba:	3728      	adds	r7, #40	@ 0x28
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	40005400 	.word	0x40005400
 8002dc4:	40023800 	.word	0x40023800
 8002dc8:	40020400 	.word	0x40020400

08002dcc <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b08e      	sub	sp, #56	@ 0x38
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002dd8:	2200      	movs	r2, #0
 8002dda:	601a      	str	r2, [r3, #0]
 8002ddc:	605a      	str	r2, [r3, #4]
 8002dde:	609a      	str	r2, [r3, #8]
 8002de0:	60da      	str	r2, [r3, #12]
 8002de2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002de4:	f107 0314 	add.w	r3, r7, #20
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	605a      	str	r2, [r3, #4]
 8002dee:	609a      	str	r2, [r3, #8]
 8002df0:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a31      	ldr	r2, [pc, #196]	@ (8002ebc <HAL_I2S_MspInit+0xf0>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d15a      	bne.n	8002eb2 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8002e00:	23c0      	movs	r3, #192	@ 0xc0
 8002e02:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002e04:	2302      	movs	r3, #2
 8002e06:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e08:	f107 0314 	add.w	r3, r7, #20
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f003 fac3 	bl	8006398 <HAL_RCCEx_PeriphCLKConfig>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8002e18:	f7ff ff62 	bl	8002ce0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	613b      	str	r3, [r7, #16]
 8002e20:	4b27      	ldr	r3, [pc, #156]	@ (8002ec0 <HAL_I2S_MspInit+0xf4>)
 8002e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e24:	4a26      	ldr	r2, [pc, #152]	@ (8002ec0 <HAL_I2S_MspInit+0xf4>)
 8002e26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e2c:	4b24      	ldr	r3, [pc, #144]	@ (8002ec0 <HAL_I2S_MspInit+0xf4>)
 8002e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e34:	613b      	str	r3, [r7, #16]
 8002e36:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e38:	2300      	movs	r3, #0
 8002e3a:	60fb      	str	r3, [r7, #12]
 8002e3c:	4b20      	ldr	r3, [pc, #128]	@ (8002ec0 <HAL_I2S_MspInit+0xf4>)
 8002e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e40:	4a1f      	ldr	r2, [pc, #124]	@ (8002ec0 <HAL_I2S_MspInit+0xf4>)
 8002e42:	f043 0301 	orr.w	r3, r3, #1
 8002e46:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e48:	4b1d      	ldr	r3, [pc, #116]	@ (8002ec0 <HAL_I2S_MspInit+0xf4>)
 8002e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	60fb      	str	r3, [r7, #12]
 8002e52:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e54:	2300      	movs	r3, #0
 8002e56:	60bb      	str	r3, [r7, #8]
 8002e58:	4b19      	ldr	r3, [pc, #100]	@ (8002ec0 <HAL_I2S_MspInit+0xf4>)
 8002e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5c:	4a18      	ldr	r2, [pc, #96]	@ (8002ec0 <HAL_I2S_MspInit+0xf4>)
 8002e5e:	f043 0304 	orr.w	r3, r3, #4
 8002e62:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e64:	4b16      	ldr	r3, [pc, #88]	@ (8002ec0 <HAL_I2S_MspInit+0xf4>)
 8002e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e68:	f003 0304 	and.w	r3, r3, #4
 8002e6c:	60bb      	str	r3, [r7, #8]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8002e70:	2310      	movs	r3, #16
 8002e72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e74:	2302      	movs	r3, #2
 8002e76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002e80:	2306      	movs	r3, #6
 8002e82:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8002e84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e88:	4619      	mov	r1, r3
 8002e8a:	480e      	ldr	r0, [pc, #56]	@ (8002ec4 <HAL_I2S_MspInit+0xf8>)
 8002e8c:	f000 fbe6 	bl	800365c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002e90:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8002e94:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e96:	2302      	movs	r3, #2
 8002e98:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002ea2:	2306      	movs	r3, #6
 8002ea4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ea6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4806      	ldr	r0, [pc, #24]	@ (8002ec8 <HAL_I2S_MspInit+0xfc>)
 8002eae:	f000 fbd5 	bl	800365c <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002eb2:	bf00      	nop
 8002eb4:	3738      	adds	r7, #56	@ 0x38
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	40003c00 	.word	0x40003c00
 8002ec0:	40023800 	.word	0x40023800
 8002ec4:	40020000 	.word	0x40020000
 8002ec8:	40020800 	.word	0x40020800

08002ecc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b08a      	sub	sp, #40	@ 0x28
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ed4:	f107 0314 	add.w	r3, r7, #20
 8002ed8:	2200      	movs	r2, #0
 8002eda:	601a      	str	r2, [r3, #0]
 8002edc:	605a      	str	r2, [r3, #4]
 8002ede:	609a      	str	r2, [r3, #8]
 8002ee0:	60da      	str	r2, [r3, #12]
 8002ee2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a19      	ldr	r2, [pc, #100]	@ (8002f50 <HAL_SPI_MspInit+0x84>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d12b      	bne.n	8002f46 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002eee:	2300      	movs	r3, #0
 8002ef0:	613b      	str	r3, [r7, #16]
 8002ef2:	4b18      	ldr	r3, [pc, #96]	@ (8002f54 <HAL_SPI_MspInit+0x88>)
 8002ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef6:	4a17      	ldr	r2, [pc, #92]	@ (8002f54 <HAL_SPI_MspInit+0x88>)
 8002ef8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002efc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002efe:	4b15      	ldr	r3, [pc, #84]	@ (8002f54 <HAL_SPI_MspInit+0x88>)
 8002f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f06:	613b      	str	r3, [r7, #16]
 8002f08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	60fb      	str	r3, [r7, #12]
 8002f0e:	4b11      	ldr	r3, [pc, #68]	@ (8002f54 <HAL_SPI_MspInit+0x88>)
 8002f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f12:	4a10      	ldr	r2, [pc, #64]	@ (8002f54 <HAL_SPI_MspInit+0x88>)
 8002f14:	f043 0301 	orr.w	r3, r3, #1
 8002f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f1a:	4b0e      	ldr	r3, [pc, #56]	@ (8002f54 <HAL_SPI_MspInit+0x88>)
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	60fb      	str	r3, [r7, #12]
 8002f24:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8002f26:	23e0      	movs	r3, #224	@ 0xe0
 8002f28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f32:	2300      	movs	r3, #0
 8002f34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002f36:	2305      	movs	r3, #5
 8002f38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f3a:	f107 0314 	add.w	r3, r7, #20
 8002f3e:	4619      	mov	r1, r3
 8002f40:	4805      	ldr	r0, [pc, #20]	@ (8002f58 <HAL_SPI_MspInit+0x8c>)
 8002f42:	f000 fb8b 	bl	800365c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002f46:	bf00      	nop
 8002f48:	3728      	adds	r7, #40	@ 0x28
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	40013000 	.word	0x40013000
 8002f54:	40023800 	.word	0x40023800
 8002f58:	40020000 	.word	0x40020000

08002f5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f60:	bf00      	nop
 8002f62:	e7fd      	b.n	8002f60 <NMI_Handler+0x4>

08002f64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f64:	b480      	push	{r7}
 8002f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f68:	bf00      	nop
 8002f6a:	e7fd      	b.n	8002f68 <HardFault_Handler+0x4>

08002f6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f70:	bf00      	nop
 8002f72:	e7fd      	b.n	8002f70 <MemManage_Handler+0x4>

08002f74 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f74:	b480      	push	{r7}
 8002f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f78:	bf00      	nop
 8002f7a:	e7fd      	b.n	8002f78 <BusFault_Handler+0x4>

08002f7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f80:	bf00      	nop
 8002f82:	e7fd      	b.n	8002f80 <UsageFault_Handler+0x4>

08002f84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f88:	bf00      	nop
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr

08002f92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f92:	b480      	push	{r7}
 8002f94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f96:	bf00      	nop
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr

08002fa0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fa4:	bf00      	nop
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fb2:	f000 f96b 	bl	800328c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fb6:	bf00      	nop
 8002fb8:	bd80      	pop	{r7, pc}
	...

08002fbc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002fc0:	4802      	ldr	r0, [pc, #8]	@ (8002fcc <USART2_IRQHandler+0x10>)
 8002fc2:	f004 f973 	bl	80072ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002fc6:	bf00      	nop
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	200003d4 	.word	0x200003d4

08002fd0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002fd4:	4802      	ldr	r0, [pc, #8]	@ (8002fe0 <OTG_FS_IRQHandler+0x10>)
 8002fd6:	f001 fc39 	bl	800484c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002fda:	bf00      	nop
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	20001a84 	.word	0x20001a84

08002fe4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
  return 1;
 8002fe8:	2301      	movs	r3, #1
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <_kill>:

int _kill(int pid, int sig)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ffe:	f00a f929 	bl	800d254 <__errno>
 8003002:	4603      	mov	r3, r0
 8003004:	2216      	movs	r2, #22
 8003006:	601a      	str	r2, [r3, #0]
  return -1;
 8003008:	f04f 33ff 	mov.w	r3, #4294967295
}
 800300c:	4618      	mov	r0, r3
 800300e:	3708      	adds	r7, #8
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}

08003014 <_exit>:

void _exit (int status)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800301c:	f04f 31ff 	mov.w	r1, #4294967295
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f7ff ffe7 	bl	8002ff4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003026:	bf00      	nop
 8003028:	e7fd      	b.n	8003026 <_exit+0x12>

0800302a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b086      	sub	sp, #24
 800302e:	af00      	add	r7, sp, #0
 8003030:	60f8      	str	r0, [r7, #12]
 8003032:	60b9      	str	r1, [r7, #8]
 8003034:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003036:	2300      	movs	r3, #0
 8003038:	617b      	str	r3, [r7, #20]
 800303a:	e00a      	b.n	8003052 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800303c:	f3af 8000 	nop.w
 8003040:	4601      	mov	r1, r0
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	1c5a      	adds	r2, r3, #1
 8003046:	60ba      	str	r2, [r7, #8]
 8003048:	b2ca      	uxtb	r2, r1
 800304a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	3301      	adds	r3, #1
 8003050:	617b      	str	r3, [r7, #20]
 8003052:	697a      	ldr	r2, [r7, #20]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	429a      	cmp	r2, r3
 8003058:	dbf0      	blt.n	800303c <_read+0x12>
  }

  return len;
 800305a:	687b      	ldr	r3, [r7, #4]
}
 800305c:	4618      	mov	r0, r3
 800305e:	3718      	adds	r7, #24
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}

08003064 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af00      	add	r7, sp, #0
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	60b9      	str	r1, [r7, #8]
 800306e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003070:	2300      	movs	r3, #0
 8003072:	617b      	str	r3, [r7, #20]
 8003074:	e009      	b.n	800308a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	1c5a      	adds	r2, r3, #1
 800307a:	60ba      	str	r2, [r7, #8]
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	4618      	mov	r0, r3
 8003080:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	3301      	adds	r3, #1
 8003088:	617b      	str	r3, [r7, #20]
 800308a:	697a      	ldr	r2, [r7, #20]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	429a      	cmp	r2, r3
 8003090:	dbf1      	blt.n	8003076 <_write+0x12>
  }
  return len;
 8003092:	687b      	ldr	r3, [r7, #4]
}
 8003094:	4618      	mov	r0, r3
 8003096:	3718      	adds	r7, #24
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <_close>:

int _close(int file)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	370c      	adds	r7, #12
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr

080030b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80030c4:	605a      	str	r2, [r3, #4]
  return 0;
 80030c6:	2300      	movs	r3, #0
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <_isatty>:

int _isatty(int file)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030dc:	2301      	movs	r3, #1
}
 80030de:	4618      	mov	r0, r3
 80030e0:	370c      	adds	r7, #12
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr

080030ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030ea:	b480      	push	{r7}
 80030ec:	b085      	sub	sp, #20
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	60f8      	str	r0, [r7, #12]
 80030f2:	60b9      	str	r1, [r7, #8]
 80030f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3714      	adds	r7, #20
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr

08003104 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800310c:	4a14      	ldr	r2, [pc, #80]	@ (8003160 <_sbrk+0x5c>)
 800310e:	4b15      	ldr	r3, [pc, #84]	@ (8003164 <_sbrk+0x60>)
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003118:	4b13      	ldr	r3, [pc, #76]	@ (8003168 <_sbrk+0x64>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d102      	bne.n	8003126 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003120:	4b11      	ldr	r3, [pc, #68]	@ (8003168 <_sbrk+0x64>)
 8003122:	4a12      	ldr	r2, [pc, #72]	@ (800316c <_sbrk+0x68>)
 8003124:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003126:	4b10      	ldr	r3, [pc, #64]	@ (8003168 <_sbrk+0x64>)
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4413      	add	r3, r2
 800312e:	693a      	ldr	r2, [r7, #16]
 8003130:	429a      	cmp	r2, r3
 8003132:	d207      	bcs.n	8003144 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003134:	f00a f88e 	bl	800d254 <__errno>
 8003138:	4603      	mov	r3, r0
 800313a:	220c      	movs	r2, #12
 800313c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800313e:	f04f 33ff 	mov.w	r3, #4294967295
 8003142:	e009      	b.n	8003158 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003144:	4b08      	ldr	r3, [pc, #32]	@ (8003168 <_sbrk+0x64>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800314a:	4b07      	ldr	r3, [pc, #28]	@ (8003168 <_sbrk+0x64>)
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4413      	add	r3, r2
 8003152:	4a05      	ldr	r2, [pc, #20]	@ (8003168 <_sbrk+0x64>)
 8003154:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003156:	68fb      	ldr	r3, [r7, #12]
}
 8003158:	4618      	mov	r0, r3
 800315a:	3718      	adds	r7, #24
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}
 8003160:	20020000 	.word	0x20020000
 8003164:	00000400 	.word	0x00000400
 8003168:	2000059c 	.word	0x2000059c
 800316c:	200022d8 	.word	0x200022d8

08003170 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003174:	4b06      	ldr	r3, [pc, #24]	@ (8003190 <SystemInit+0x20>)
 8003176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800317a:	4a05      	ldr	r2, [pc, #20]	@ (8003190 <SystemInit+0x20>)
 800317c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003180:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003184:	bf00      	nop
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	e000ed00 	.word	0xe000ed00

08003194 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003194:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80031cc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003198:	f7ff ffea 	bl	8003170 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800319c:	480c      	ldr	r0, [pc, #48]	@ (80031d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800319e:	490d      	ldr	r1, [pc, #52]	@ (80031d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80031a0:	4a0d      	ldr	r2, [pc, #52]	@ (80031d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80031a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031a4:	e002      	b.n	80031ac <LoopCopyDataInit>

080031a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031aa:	3304      	adds	r3, #4

080031ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031b0:	d3f9      	bcc.n	80031a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031b2:	4a0a      	ldr	r2, [pc, #40]	@ (80031dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80031b4:	4c0a      	ldr	r4, [pc, #40]	@ (80031e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80031b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031b8:	e001      	b.n	80031be <LoopFillZerobss>

080031ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031bc:	3204      	adds	r2, #4

080031be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031c0:	d3fb      	bcc.n	80031ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80031c2:	f00a f84d 	bl	800d260 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031c6:	f7fe fed7 	bl	8001f78 <main>
  bx  lr    
 80031ca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80031cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80031d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031d4:	200002c4 	.word	0x200002c4
  ldr r2, =_sidata
 80031d8:	0800f508 	.word	0x0800f508
  ldr r2, =_sbss
 80031dc:	200002c4 	.word	0x200002c4
  ldr r4, =_ebss
 80031e0:	200022d4 	.word	0x200022d4

080031e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031e4:	e7fe      	b.n	80031e4 <ADC_IRQHandler>
	...

080031e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031ec:	4b0e      	ldr	r3, [pc, #56]	@ (8003228 <HAL_Init+0x40>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003228 <HAL_Init+0x40>)
 80031f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80031f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003228 <HAL_Init+0x40>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a0a      	ldr	r2, [pc, #40]	@ (8003228 <HAL_Init+0x40>)
 80031fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003202:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003204:	4b08      	ldr	r3, [pc, #32]	@ (8003228 <HAL_Init+0x40>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a07      	ldr	r2, [pc, #28]	@ (8003228 <HAL_Init+0x40>)
 800320a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800320e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003210:	2003      	movs	r0, #3
 8003212:	f000 f94f 	bl	80034b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003216:	2000      	movs	r0, #0
 8003218:	f000 f808 	bl	800322c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800321c:	f7ff fd66 	bl	8002cec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003220:	2300      	movs	r3, #0
}
 8003222:	4618      	mov	r0, r3
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	40023c00 	.word	0x40023c00

0800322c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003234:	4b12      	ldr	r3, [pc, #72]	@ (8003280 <HAL_InitTick+0x54>)
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	4b12      	ldr	r3, [pc, #72]	@ (8003284 <HAL_InitTick+0x58>)
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	4619      	mov	r1, r3
 800323e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003242:	fbb3 f3f1 	udiv	r3, r3, r1
 8003246:	fbb2 f3f3 	udiv	r3, r2, r3
 800324a:	4618      	mov	r0, r3
 800324c:	f000 f967 	bl	800351e <HAL_SYSTICK_Config>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d001      	beq.n	800325a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e00e      	b.n	8003278 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2b0f      	cmp	r3, #15
 800325e:	d80a      	bhi.n	8003276 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003260:	2200      	movs	r2, #0
 8003262:	6879      	ldr	r1, [r7, #4]
 8003264:	f04f 30ff 	mov.w	r0, #4294967295
 8003268:	f000 f92f 	bl	80034ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800326c:	4a06      	ldr	r2, [pc, #24]	@ (8003288 <HAL_InitTick+0x5c>)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003272:	2300      	movs	r3, #0
 8003274:	e000      	b.n	8003278 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
}
 8003278:	4618      	mov	r0, r3
 800327a:	3708      	adds	r7, #8
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	20000000 	.word	0x20000000
 8003284:	20000008 	.word	0x20000008
 8003288:	20000004 	.word	0x20000004

0800328c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800328c:	b480      	push	{r7}
 800328e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003290:	4b06      	ldr	r3, [pc, #24]	@ (80032ac <HAL_IncTick+0x20>)
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	461a      	mov	r2, r3
 8003296:	4b06      	ldr	r3, [pc, #24]	@ (80032b0 <HAL_IncTick+0x24>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4413      	add	r3, r2
 800329c:	4a04      	ldr	r2, [pc, #16]	@ (80032b0 <HAL_IncTick+0x24>)
 800329e:	6013      	str	r3, [r2, #0]
}
 80032a0:	bf00      	nop
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop
 80032ac:	20000008 	.word	0x20000008
 80032b0:	200005a0 	.word	0x200005a0

080032b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032b4:	b480      	push	{r7}
 80032b6:	af00      	add	r7, sp, #0
  return uwTick;
 80032b8:	4b03      	ldr	r3, [pc, #12]	@ (80032c8 <HAL_GetTick+0x14>)
 80032ba:	681b      	ldr	r3, [r3, #0]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	200005a0 	.word	0x200005a0

080032cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032d4:	f7ff ffee 	bl	80032b4 <HAL_GetTick>
 80032d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032e4:	d005      	beq.n	80032f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003310 <HAL_Delay+0x44>)
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	461a      	mov	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	4413      	add	r3, r2
 80032f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80032f2:	bf00      	nop
 80032f4:	f7ff ffde 	bl	80032b4 <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	68fa      	ldr	r2, [r7, #12]
 8003300:	429a      	cmp	r2, r3
 8003302:	d8f7      	bhi.n	80032f4 <HAL_Delay+0x28>
  {
  }
}
 8003304:	bf00      	nop
 8003306:	bf00      	nop
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	20000008 	.word	0x20000008

08003314 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f003 0307 	and.w	r3, r3, #7
 8003322:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003324:	4b0c      	ldr	r3, [pc, #48]	@ (8003358 <__NVIC_SetPriorityGrouping+0x44>)
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003330:	4013      	ands	r3, r2
 8003332:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800333c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003340:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003344:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003346:	4a04      	ldr	r2, [pc, #16]	@ (8003358 <__NVIC_SetPriorityGrouping+0x44>)
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	60d3      	str	r3, [r2, #12]
}
 800334c:	bf00      	nop
 800334e:	3714      	adds	r7, #20
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr
 8003358:	e000ed00 	.word	0xe000ed00

0800335c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800335c:	b480      	push	{r7}
 800335e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003360:	4b04      	ldr	r3, [pc, #16]	@ (8003374 <__NVIC_GetPriorityGrouping+0x18>)
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	0a1b      	lsrs	r3, r3, #8
 8003366:	f003 0307 	and.w	r3, r3, #7
}
 800336a:	4618      	mov	r0, r3
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr
 8003374:	e000ed00 	.word	0xe000ed00

08003378 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	4603      	mov	r3, r0
 8003380:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003386:	2b00      	cmp	r3, #0
 8003388:	db0b      	blt.n	80033a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800338a:	79fb      	ldrb	r3, [r7, #7]
 800338c:	f003 021f 	and.w	r2, r3, #31
 8003390:	4907      	ldr	r1, [pc, #28]	@ (80033b0 <__NVIC_EnableIRQ+0x38>)
 8003392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003396:	095b      	lsrs	r3, r3, #5
 8003398:	2001      	movs	r0, #1
 800339a:	fa00 f202 	lsl.w	r2, r0, r2
 800339e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80033a2:	bf00      	nop
 80033a4:	370c      	adds	r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	e000e100 	.word	0xe000e100

080033b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	4603      	mov	r3, r0
 80033bc:	6039      	str	r1, [r7, #0]
 80033be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	db0a      	blt.n	80033de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	b2da      	uxtb	r2, r3
 80033cc:	490c      	ldr	r1, [pc, #48]	@ (8003400 <__NVIC_SetPriority+0x4c>)
 80033ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d2:	0112      	lsls	r2, r2, #4
 80033d4:	b2d2      	uxtb	r2, r2
 80033d6:	440b      	add	r3, r1
 80033d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033dc:	e00a      	b.n	80033f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	b2da      	uxtb	r2, r3
 80033e2:	4908      	ldr	r1, [pc, #32]	@ (8003404 <__NVIC_SetPriority+0x50>)
 80033e4:	79fb      	ldrb	r3, [r7, #7]
 80033e6:	f003 030f 	and.w	r3, r3, #15
 80033ea:	3b04      	subs	r3, #4
 80033ec:	0112      	lsls	r2, r2, #4
 80033ee:	b2d2      	uxtb	r2, r2
 80033f0:	440b      	add	r3, r1
 80033f2:	761a      	strb	r2, [r3, #24]
}
 80033f4:	bf00      	nop
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr
 8003400:	e000e100 	.word	0xe000e100
 8003404:	e000ed00 	.word	0xe000ed00

08003408 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003408:	b480      	push	{r7}
 800340a:	b089      	sub	sp, #36	@ 0x24
 800340c:	af00      	add	r7, sp, #0
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f003 0307 	and.w	r3, r3, #7
 800341a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	f1c3 0307 	rsb	r3, r3, #7
 8003422:	2b04      	cmp	r3, #4
 8003424:	bf28      	it	cs
 8003426:	2304      	movcs	r3, #4
 8003428:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	3304      	adds	r3, #4
 800342e:	2b06      	cmp	r3, #6
 8003430:	d902      	bls.n	8003438 <NVIC_EncodePriority+0x30>
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	3b03      	subs	r3, #3
 8003436:	e000      	b.n	800343a <NVIC_EncodePriority+0x32>
 8003438:	2300      	movs	r3, #0
 800343a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800343c:	f04f 32ff 	mov.w	r2, #4294967295
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	fa02 f303 	lsl.w	r3, r2, r3
 8003446:	43da      	mvns	r2, r3
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	401a      	ands	r2, r3
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003450:	f04f 31ff 	mov.w	r1, #4294967295
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	fa01 f303 	lsl.w	r3, r1, r3
 800345a:	43d9      	mvns	r1, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003460:	4313      	orrs	r3, r2
         );
}
 8003462:	4618      	mov	r0, r3
 8003464:	3724      	adds	r7, #36	@ 0x24
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
	...

08003470 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	3b01      	subs	r3, #1
 800347c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003480:	d301      	bcc.n	8003486 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003482:	2301      	movs	r3, #1
 8003484:	e00f      	b.n	80034a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003486:	4a0a      	ldr	r2, [pc, #40]	@ (80034b0 <SysTick_Config+0x40>)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	3b01      	subs	r3, #1
 800348c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800348e:	210f      	movs	r1, #15
 8003490:	f04f 30ff 	mov.w	r0, #4294967295
 8003494:	f7ff ff8e 	bl	80033b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003498:	4b05      	ldr	r3, [pc, #20]	@ (80034b0 <SysTick_Config+0x40>)
 800349a:	2200      	movs	r2, #0
 800349c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800349e:	4b04      	ldr	r3, [pc, #16]	@ (80034b0 <SysTick_Config+0x40>)
 80034a0:	2207      	movs	r2, #7
 80034a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	e000e010 	.word	0xe000e010

080034b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f7ff ff29 	bl	8003314 <__NVIC_SetPriorityGrouping>
}
 80034c2:	bf00      	nop
 80034c4:	3708      	adds	r7, #8
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034ca:	b580      	push	{r7, lr}
 80034cc:	b086      	sub	sp, #24
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	4603      	mov	r3, r0
 80034d2:	60b9      	str	r1, [r7, #8]
 80034d4:	607a      	str	r2, [r7, #4]
 80034d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034d8:	2300      	movs	r3, #0
 80034da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034dc:	f7ff ff3e 	bl	800335c <__NVIC_GetPriorityGrouping>
 80034e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	68b9      	ldr	r1, [r7, #8]
 80034e6:	6978      	ldr	r0, [r7, #20]
 80034e8:	f7ff ff8e 	bl	8003408 <NVIC_EncodePriority>
 80034ec:	4602      	mov	r2, r0
 80034ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034f2:	4611      	mov	r1, r2
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff ff5d 	bl	80033b4 <__NVIC_SetPriority>
}
 80034fa:	bf00      	nop
 80034fc:	3718      	adds	r7, #24
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}

08003502 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003502:	b580      	push	{r7, lr}
 8003504:	b082      	sub	sp, #8
 8003506:	af00      	add	r7, sp, #0
 8003508:	4603      	mov	r3, r0
 800350a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800350c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003510:	4618      	mov	r0, r3
 8003512:	f7ff ff31 	bl	8003378 <__NVIC_EnableIRQ>
}
 8003516:	bf00      	nop
 8003518:	3708      	adds	r7, #8
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}

0800351e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800351e:	b580      	push	{r7, lr}
 8003520:	b082      	sub	sp, #8
 8003522:	af00      	add	r7, sp, #0
 8003524:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f7ff ffa2 	bl	8003470 <SysTick_Config>
 800352c:	4603      	mov	r3, r0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}

08003536 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003536:	b580      	push	{r7, lr}
 8003538:	b084      	sub	sp, #16
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003542:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003544:	f7ff feb6 	bl	80032b4 <HAL_GetTick>
 8003548:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003550:	b2db      	uxtb	r3, r3
 8003552:	2b02      	cmp	r3, #2
 8003554:	d008      	beq.n	8003568 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2280      	movs	r2, #128	@ 0x80
 800355a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2200      	movs	r2, #0
 8003560:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e052      	b.n	800360e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f022 0216 	bic.w	r2, r2, #22
 8003576:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	695a      	ldr	r2, [r3, #20]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003586:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358c:	2b00      	cmp	r3, #0
 800358e:	d103      	bne.n	8003598 <HAL_DMA_Abort+0x62>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003594:	2b00      	cmp	r3, #0
 8003596:	d007      	beq.n	80035a8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f022 0208 	bic.w	r2, r2, #8
 80035a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f022 0201 	bic.w	r2, r2, #1
 80035b6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035b8:	e013      	b.n	80035e2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035ba:	f7ff fe7b 	bl	80032b4 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	2b05      	cmp	r3, #5
 80035c6:	d90c      	bls.n	80035e2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2220      	movs	r2, #32
 80035cc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2203      	movs	r2, #3
 80035d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e015      	b.n	800360e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0301 	and.w	r3, r3, #1
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d1e4      	bne.n	80035ba <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f4:	223f      	movs	r2, #63	@ 0x3f
 80035f6:	409a      	lsls	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003616:	b480      	push	{r7}
 8003618:	b083      	sub	sp, #12
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003624:	b2db      	uxtb	r3, r3
 8003626:	2b02      	cmp	r3, #2
 8003628:	d004      	beq.n	8003634 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2280      	movs	r2, #128	@ 0x80
 800362e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e00c      	b.n	800364e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2205      	movs	r2, #5
 8003638:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f022 0201 	bic.w	r2, r2, #1
 800364a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	370c      	adds	r7, #12
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
	...

0800365c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800365c:	b480      	push	{r7}
 800365e:	b089      	sub	sp, #36	@ 0x24
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003666:	2300      	movs	r3, #0
 8003668:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800366a:	2300      	movs	r3, #0
 800366c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800366e:	2300      	movs	r3, #0
 8003670:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003672:	2300      	movs	r3, #0
 8003674:	61fb      	str	r3, [r7, #28]
 8003676:	e16b      	b.n	8003950 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003678:	2201      	movs	r2, #1
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	fa02 f303 	lsl.w	r3, r2, r3
 8003680:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	4013      	ands	r3, r2
 800368a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	429a      	cmp	r2, r3
 8003692:	f040 815a 	bne.w	800394a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d005      	beq.n	80036ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d130      	bne.n	8003710 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	2203      	movs	r2, #3
 80036ba:	fa02 f303 	lsl.w	r3, r2, r3
 80036be:	43db      	mvns	r3, r3
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	4013      	ands	r3, r2
 80036c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	68da      	ldr	r2, [r3, #12]
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	005b      	lsls	r3, r3, #1
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036e4:	2201      	movs	r2, #1
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ec:	43db      	mvns	r3, r3
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	4013      	ands	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	091b      	lsrs	r3, r3, #4
 80036fa:	f003 0201 	and.w	r2, r3, #1
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	4313      	orrs	r3, r2
 8003708:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f003 0303 	and.w	r3, r3, #3
 8003718:	2b03      	cmp	r3, #3
 800371a:	d017      	beq.n	800374c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	2203      	movs	r2, #3
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	43db      	mvns	r3, r3
 800372e:	69ba      	ldr	r2, [r7, #24]
 8003730:	4013      	ands	r3, r2
 8003732:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	689a      	ldr	r2, [r3, #8]
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	fa02 f303 	lsl.w	r3, r2, r3
 8003740:	69ba      	ldr	r2, [r7, #24]
 8003742:	4313      	orrs	r3, r2
 8003744:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f003 0303 	and.w	r3, r3, #3
 8003754:	2b02      	cmp	r3, #2
 8003756:	d123      	bne.n	80037a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	08da      	lsrs	r2, r3, #3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	3208      	adds	r2, #8
 8003760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003764:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	f003 0307 	and.w	r3, r3, #7
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	220f      	movs	r2, #15
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	43db      	mvns	r3, r3
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4013      	ands	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	691a      	ldr	r2, [r3, #16]
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	f003 0307 	and.w	r3, r3, #7
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	fa02 f303 	lsl.w	r3, r2, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4313      	orrs	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	08da      	lsrs	r2, r3, #3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	3208      	adds	r2, #8
 800379a:	69b9      	ldr	r1, [r7, #24]
 800379c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	2203      	movs	r2, #3
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	43db      	mvns	r3, r3
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	4013      	ands	r3, r2
 80037b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	f003 0203 	and.w	r2, r3, #3
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	69ba      	ldr	r2, [r7, #24]
 80037d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 80b4 	beq.w	800394a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037e2:	2300      	movs	r3, #0
 80037e4:	60fb      	str	r3, [r7, #12]
 80037e6:	4b60      	ldr	r3, [pc, #384]	@ (8003968 <HAL_GPIO_Init+0x30c>)
 80037e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ea:	4a5f      	ldr	r2, [pc, #380]	@ (8003968 <HAL_GPIO_Init+0x30c>)
 80037ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80037f2:	4b5d      	ldr	r3, [pc, #372]	@ (8003968 <HAL_GPIO_Init+0x30c>)
 80037f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037fa:	60fb      	str	r3, [r7, #12]
 80037fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037fe:	4a5b      	ldr	r2, [pc, #364]	@ (800396c <HAL_GPIO_Init+0x310>)
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	089b      	lsrs	r3, r3, #2
 8003804:	3302      	adds	r3, #2
 8003806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800380a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	f003 0303 	and.w	r3, r3, #3
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	220f      	movs	r2, #15
 8003816:	fa02 f303 	lsl.w	r3, r2, r3
 800381a:	43db      	mvns	r3, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4013      	ands	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a52      	ldr	r2, [pc, #328]	@ (8003970 <HAL_GPIO_Init+0x314>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d02b      	beq.n	8003882 <HAL_GPIO_Init+0x226>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a51      	ldr	r2, [pc, #324]	@ (8003974 <HAL_GPIO_Init+0x318>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d025      	beq.n	800387e <HAL_GPIO_Init+0x222>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a50      	ldr	r2, [pc, #320]	@ (8003978 <HAL_GPIO_Init+0x31c>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d01f      	beq.n	800387a <HAL_GPIO_Init+0x21e>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a4f      	ldr	r2, [pc, #316]	@ (800397c <HAL_GPIO_Init+0x320>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d019      	beq.n	8003876 <HAL_GPIO_Init+0x21a>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a4e      	ldr	r2, [pc, #312]	@ (8003980 <HAL_GPIO_Init+0x324>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d013      	beq.n	8003872 <HAL_GPIO_Init+0x216>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a4d      	ldr	r2, [pc, #308]	@ (8003984 <HAL_GPIO_Init+0x328>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d00d      	beq.n	800386e <HAL_GPIO_Init+0x212>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a4c      	ldr	r2, [pc, #304]	@ (8003988 <HAL_GPIO_Init+0x32c>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d007      	beq.n	800386a <HAL_GPIO_Init+0x20e>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a4b      	ldr	r2, [pc, #300]	@ (800398c <HAL_GPIO_Init+0x330>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d101      	bne.n	8003866 <HAL_GPIO_Init+0x20a>
 8003862:	2307      	movs	r3, #7
 8003864:	e00e      	b.n	8003884 <HAL_GPIO_Init+0x228>
 8003866:	2308      	movs	r3, #8
 8003868:	e00c      	b.n	8003884 <HAL_GPIO_Init+0x228>
 800386a:	2306      	movs	r3, #6
 800386c:	e00a      	b.n	8003884 <HAL_GPIO_Init+0x228>
 800386e:	2305      	movs	r3, #5
 8003870:	e008      	b.n	8003884 <HAL_GPIO_Init+0x228>
 8003872:	2304      	movs	r3, #4
 8003874:	e006      	b.n	8003884 <HAL_GPIO_Init+0x228>
 8003876:	2303      	movs	r3, #3
 8003878:	e004      	b.n	8003884 <HAL_GPIO_Init+0x228>
 800387a:	2302      	movs	r3, #2
 800387c:	e002      	b.n	8003884 <HAL_GPIO_Init+0x228>
 800387e:	2301      	movs	r3, #1
 8003880:	e000      	b.n	8003884 <HAL_GPIO_Init+0x228>
 8003882:	2300      	movs	r3, #0
 8003884:	69fa      	ldr	r2, [r7, #28]
 8003886:	f002 0203 	and.w	r2, r2, #3
 800388a:	0092      	lsls	r2, r2, #2
 800388c:	4093      	lsls	r3, r2
 800388e:	69ba      	ldr	r2, [r7, #24]
 8003890:	4313      	orrs	r3, r2
 8003892:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003894:	4935      	ldr	r1, [pc, #212]	@ (800396c <HAL_GPIO_Init+0x310>)
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	089b      	lsrs	r3, r3, #2
 800389a:	3302      	adds	r3, #2
 800389c:	69ba      	ldr	r2, [r7, #24]
 800389e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038a2:	4b3b      	ldr	r3, [pc, #236]	@ (8003990 <HAL_GPIO_Init+0x334>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	43db      	mvns	r3, r3
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	4013      	ands	r3, r2
 80038b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d003      	beq.n	80038c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038c6:	4a32      	ldr	r2, [pc, #200]	@ (8003990 <HAL_GPIO_Init+0x334>)
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038cc:	4b30      	ldr	r3, [pc, #192]	@ (8003990 <HAL_GPIO_Init+0x334>)
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	43db      	mvns	r3, r3
 80038d6:	69ba      	ldr	r2, [r7, #24]
 80038d8:	4013      	ands	r3, r2
 80038da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d003      	beq.n	80038f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038f0:	4a27      	ldr	r2, [pc, #156]	@ (8003990 <HAL_GPIO_Init+0x334>)
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80038f6:	4b26      	ldr	r3, [pc, #152]	@ (8003990 <HAL_GPIO_Init+0x334>)
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	43db      	mvns	r3, r3
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	4013      	ands	r3, r2
 8003904:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d003      	beq.n	800391a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003912:	69ba      	ldr	r2, [r7, #24]
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	4313      	orrs	r3, r2
 8003918:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800391a:	4a1d      	ldr	r2, [pc, #116]	@ (8003990 <HAL_GPIO_Init+0x334>)
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003920:	4b1b      	ldr	r3, [pc, #108]	@ (8003990 <HAL_GPIO_Init+0x334>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	43db      	mvns	r3, r3
 800392a:	69ba      	ldr	r2, [r7, #24]
 800392c:	4013      	ands	r3, r2
 800392e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d003      	beq.n	8003944 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800393c:	69ba      	ldr	r2, [r7, #24]
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	4313      	orrs	r3, r2
 8003942:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003944:	4a12      	ldr	r2, [pc, #72]	@ (8003990 <HAL_GPIO_Init+0x334>)
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	3301      	adds	r3, #1
 800394e:	61fb      	str	r3, [r7, #28]
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	2b0f      	cmp	r3, #15
 8003954:	f67f ae90 	bls.w	8003678 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003958:	bf00      	nop
 800395a:	bf00      	nop
 800395c:	3724      	adds	r7, #36	@ 0x24
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
 8003966:	bf00      	nop
 8003968:	40023800 	.word	0x40023800
 800396c:	40013800 	.word	0x40013800
 8003970:	40020000 	.word	0x40020000
 8003974:	40020400 	.word	0x40020400
 8003978:	40020800 	.word	0x40020800
 800397c:	40020c00 	.word	0x40020c00
 8003980:	40021000 	.word	0x40021000
 8003984:	40021400 	.word	0x40021400
 8003988:	40021800 	.word	0x40021800
 800398c:	40021c00 	.word	0x40021c00
 8003990:	40013c00 	.word	0x40013c00

08003994 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003994:	b480      	push	{r7}
 8003996:	b083      	sub	sp, #12
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	460b      	mov	r3, r1
 800399e:	807b      	strh	r3, [r7, #2]
 80039a0:	4613      	mov	r3, r2
 80039a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039a4:	787b      	ldrb	r3, [r7, #1]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d003      	beq.n	80039b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039aa:	887a      	ldrh	r2, [r7, #2]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039b0:	e003      	b.n	80039ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039b2:	887b      	ldrh	r3, [r7, #2]
 80039b4:	041a      	lsls	r2, r3, #16
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	619a      	str	r2, [r3, #24]
}
 80039ba:	bf00      	nop
 80039bc:	370c      	adds	r7, #12
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr

080039c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039c6:	b480      	push	{r7}
 80039c8:	b085      	sub	sp, #20
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
 80039ce:	460b      	mov	r3, r1
 80039d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80039d8:	887a      	ldrh	r2, [r7, #2]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	4013      	ands	r3, r2
 80039de:	041a      	lsls	r2, r3, #16
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	43d9      	mvns	r1, r3
 80039e4:	887b      	ldrh	r3, [r7, #2]
 80039e6:	400b      	ands	r3, r1
 80039e8:	431a      	orrs	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	619a      	str	r2, [r3, #24]
}
 80039ee:	bf00      	nop
 80039f0:	3714      	adds	r7, #20
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr
	...

080039fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d101      	bne.n	8003a0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e12b      	b.n	8003c66 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d106      	bne.n	8003a28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f7ff f98a 	bl	8002d3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2224      	movs	r2, #36	@ 0x24
 8003a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f022 0201 	bic.w	r2, r2, #1
 8003a3e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a4e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a5e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003a60:	f002 fc72 	bl	8006348 <HAL_RCC_GetPCLK1Freq>
 8003a64:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	4a81      	ldr	r2, [pc, #516]	@ (8003c70 <HAL_I2C_Init+0x274>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d807      	bhi.n	8003a80 <HAL_I2C_Init+0x84>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	4a80      	ldr	r2, [pc, #512]	@ (8003c74 <HAL_I2C_Init+0x278>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	bf94      	ite	ls
 8003a78:	2301      	movls	r3, #1
 8003a7a:	2300      	movhi	r3, #0
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	e006      	b.n	8003a8e <HAL_I2C_Init+0x92>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	4a7d      	ldr	r2, [pc, #500]	@ (8003c78 <HAL_I2C_Init+0x27c>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	bf94      	ite	ls
 8003a88:	2301      	movls	r3, #1
 8003a8a:	2300      	movhi	r3, #0
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d001      	beq.n	8003a96 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e0e7      	b.n	8003c66 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	4a78      	ldr	r2, [pc, #480]	@ (8003c7c <HAL_I2C_Init+0x280>)
 8003a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a9e:	0c9b      	lsrs	r3, r3, #18
 8003aa0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	68ba      	ldr	r2, [r7, #8]
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	6a1b      	ldr	r3, [r3, #32]
 8003abc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	4a6a      	ldr	r2, [pc, #424]	@ (8003c70 <HAL_I2C_Init+0x274>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d802      	bhi.n	8003ad0 <HAL_I2C_Init+0xd4>
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	3301      	adds	r3, #1
 8003ace:	e009      	b.n	8003ae4 <HAL_I2C_Init+0xe8>
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003ad6:	fb02 f303 	mul.w	r3, r2, r3
 8003ada:	4a69      	ldr	r2, [pc, #420]	@ (8003c80 <HAL_I2C_Init+0x284>)
 8003adc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae0:	099b      	lsrs	r3, r3, #6
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	6812      	ldr	r2, [r2, #0]
 8003ae8:	430b      	orrs	r3, r1
 8003aea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003af6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	495c      	ldr	r1, [pc, #368]	@ (8003c70 <HAL_I2C_Init+0x274>)
 8003b00:	428b      	cmp	r3, r1
 8003b02:	d819      	bhi.n	8003b38 <HAL_I2C_Init+0x13c>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	1e59      	subs	r1, r3, #1
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	005b      	lsls	r3, r3, #1
 8003b0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b12:	1c59      	adds	r1, r3, #1
 8003b14:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003b18:	400b      	ands	r3, r1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d00a      	beq.n	8003b34 <HAL_I2C_Init+0x138>
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	1e59      	subs	r1, r3, #1
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	005b      	lsls	r3, r3, #1
 8003b28:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b32:	e051      	b.n	8003bd8 <HAL_I2C_Init+0x1dc>
 8003b34:	2304      	movs	r3, #4
 8003b36:	e04f      	b.n	8003bd8 <HAL_I2C_Init+0x1dc>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d111      	bne.n	8003b64 <HAL_I2C_Init+0x168>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	1e58      	subs	r0, r3, #1
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6859      	ldr	r1, [r3, #4]
 8003b48:	460b      	mov	r3, r1
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	440b      	add	r3, r1
 8003b4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b52:	3301      	adds	r3, #1
 8003b54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	bf0c      	ite	eq
 8003b5c:	2301      	moveq	r3, #1
 8003b5e:	2300      	movne	r3, #0
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	e012      	b.n	8003b8a <HAL_I2C_Init+0x18e>
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	1e58      	subs	r0, r3, #1
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6859      	ldr	r1, [r3, #4]
 8003b6c:	460b      	mov	r3, r1
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	440b      	add	r3, r1
 8003b72:	0099      	lsls	r1, r3, #2
 8003b74:	440b      	add	r3, r1
 8003b76:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	bf0c      	ite	eq
 8003b84:	2301      	moveq	r3, #1
 8003b86:	2300      	movne	r3, #0
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d001      	beq.n	8003b92 <HAL_I2C_Init+0x196>
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e022      	b.n	8003bd8 <HAL_I2C_Init+0x1dc>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d10e      	bne.n	8003bb8 <HAL_I2C_Init+0x1bc>
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	1e58      	subs	r0, r3, #1
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6859      	ldr	r1, [r3, #4]
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	005b      	lsls	r3, r3, #1
 8003ba6:	440b      	add	r3, r1
 8003ba8:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bac:	3301      	adds	r3, #1
 8003bae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003bb6:	e00f      	b.n	8003bd8 <HAL_I2C_Init+0x1dc>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	1e58      	subs	r0, r3, #1
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6859      	ldr	r1, [r3, #4]
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	440b      	add	r3, r1
 8003bc6:	0099      	lsls	r1, r3, #2
 8003bc8:	440b      	add	r3, r1
 8003bca:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bce:	3301      	adds	r3, #1
 8003bd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bd4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003bd8:	6879      	ldr	r1, [r7, #4]
 8003bda:	6809      	ldr	r1, [r1, #0]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	69da      	ldr	r2, [r3, #28]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	431a      	orrs	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	430a      	orrs	r2, r1
 8003bfa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003c06:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	6911      	ldr	r1, [r2, #16]
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	68d2      	ldr	r2, [r2, #12]
 8003c12:	4311      	orrs	r1, r2
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	6812      	ldr	r2, [r2, #0]
 8003c18:	430b      	orrs	r3, r1
 8003c1a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	695a      	ldr	r2, [r3, #20]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	699b      	ldr	r3, [r3, #24]
 8003c2e:	431a      	orrs	r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	430a      	orrs	r2, r1
 8003c36:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 0201 	orr.w	r2, r2, #1
 8003c46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2220      	movs	r2, #32
 8003c52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3710      	adds	r7, #16
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	000186a0 	.word	0x000186a0
 8003c74:	001e847f 	.word	0x001e847f
 8003c78:	003d08ff 	.word	0x003d08ff
 8003c7c:	431bde83 	.word	0x431bde83
 8003c80:	10624dd3 	.word	0x10624dd3

08003c84 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b088      	sub	sp, #32
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e128      	b.n	8003ee8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d109      	bne.n	8003cb6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a90      	ldr	r2, [pc, #576]	@ (8003ef0 <HAL_I2S_Init+0x26c>)
 8003cae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f7ff f88b 	bl	8002dcc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2202      	movs	r2, #2
 8003cba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	69db      	ldr	r3, [r3, #28]
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	6812      	ldr	r2, [r2, #0]
 8003cc8:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003ccc:	f023 030f 	bic.w	r3, r3, #15
 8003cd0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2202      	movs	r2, #2
 8003cd8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d060      	beq.n	8003da4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d102      	bne.n	8003cf0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003cea:	2310      	movs	r3, #16
 8003cec:	617b      	str	r3, [r7, #20]
 8003cee:	e001      	b.n	8003cf4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003cf0:	2320      	movs	r3, #32
 8003cf2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	2b20      	cmp	r3, #32
 8003cfa:	d802      	bhi.n	8003d02 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003d02:	2001      	movs	r0, #1
 8003d04:	f002 fc2a 	bl	800655c <HAL_RCCEx_GetPeriphCLKFreq>
 8003d08:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d12:	d125      	bne.n	8003d60 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d010      	beq.n	8003d3e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d26:	4613      	mov	r3, r2
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	4413      	add	r3, r2
 8003d2c:	005b      	lsls	r3, r3, #1
 8003d2e:	461a      	mov	r2, r3
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	695b      	ldr	r3, [r3, #20]
 8003d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d38:	3305      	adds	r3, #5
 8003d3a:	613b      	str	r3, [r7, #16]
 8003d3c:	e01f      	b.n	8003d7e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	00db      	lsls	r3, r3, #3
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d48:	4613      	mov	r3, r2
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	4413      	add	r3, r2
 8003d4e:	005b      	lsls	r3, r3, #1
 8003d50:	461a      	mov	r2, r3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d5a:	3305      	adds	r3, #5
 8003d5c:	613b      	str	r3, [r7, #16]
 8003d5e:	e00e      	b.n	8003d7e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003d60:	68fa      	ldr	r2, [r7, #12]
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d68:	4613      	mov	r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	4413      	add	r3, r2
 8003d6e:	005b      	lsls	r3, r3, #1
 8003d70:	461a      	mov	r2, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d7a:	3305      	adds	r3, #5
 8003d7c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	4a5c      	ldr	r2, [pc, #368]	@ (8003ef4 <HAL_I2S_Init+0x270>)
 8003d82:	fba2 2303 	umull	r2, r3, r2, r3
 8003d86:	08db      	lsrs	r3, r3, #3
 8003d88:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003d92:	693a      	ldr	r2, [r7, #16]
 8003d94:	69bb      	ldr	r3, [r7, #24]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	085b      	lsrs	r3, r3, #1
 8003d9a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	021b      	lsls	r3, r3, #8
 8003da0:	61bb      	str	r3, [r7, #24]
 8003da2:	e003      	b.n	8003dac <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003da4:	2302      	movs	r3, #2
 8003da6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003da8:	2300      	movs	r3, #0
 8003daa:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d902      	bls.n	8003db8 <HAL_I2S_Init+0x134>
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	2bff      	cmp	r3, #255	@ 0xff
 8003db6:	d907      	bls.n	8003dc8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dbc:	f043 0210 	orr.w	r2, r3, #16
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e08f      	b.n	8003ee8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	691a      	ldr	r2, [r3, #16]
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	ea42 0103 	orr.w	r1, r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	69fa      	ldr	r2, [r7, #28]
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	69db      	ldr	r3, [r3, #28]
 8003de2:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003de6:	f023 030f 	bic.w	r3, r3, #15
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	6851      	ldr	r1, [r2, #4]
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	6892      	ldr	r2, [r2, #8]
 8003df2:	4311      	orrs	r1, r2
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	68d2      	ldr	r2, [r2, #12]
 8003df8:	4311      	orrs	r1, r2
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	6992      	ldr	r2, [r2, #24]
 8003dfe:	430a      	orrs	r2, r1
 8003e00:	431a      	orrs	r2, r3
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e0a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a1b      	ldr	r3, [r3, #32]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d161      	bne.n	8003ed8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	4a38      	ldr	r2, [pc, #224]	@ (8003ef8 <HAL_I2S_Init+0x274>)
 8003e18:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a37      	ldr	r2, [pc, #220]	@ (8003efc <HAL_I2S_Init+0x278>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d101      	bne.n	8003e28 <HAL_I2S_Init+0x1a4>
 8003e24:	4b36      	ldr	r3, [pc, #216]	@ (8003f00 <HAL_I2S_Init+0x27c>)
 8003e26:	e001      	b.n	8003e2c <HAL_I2S_Init+0x1a8>
 8003e28:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e2c:	69db      	ldr	r3, [r3, #28]
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	6812      	ldr	r2, [r2, #0]
 8003e32:	4932      	ldr	r1, [pc, #200]	@ (8003efc <HAL_I2S_Init+0x278>)
 8003e34:	428a      	cmp	r2, r1
 8003e36:	d101      	bne.n	8003e3c <HAL_I2S_Init+0x1b8>
 8003e38:	4a31      	ldr	r2, [pc, #196]	@ (8003f00 <HAL_I2S_Init+0x27c>)
 8003e3a:	e001      	b.n	8003e40 <HAL_I2S_Init+0x1bc>
 8003e3c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003e40:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003e44:	f023 030f 	bic.w	r3, r3, #15
 8003e48:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a2b      	ldr	r2, [pc, #172]	@ (8003efc <HAL_I2S_Init+0x278>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d101      	bne.n	8003e58 <HAL_I2S_Init+0x1d4>
 8003e54:	4b2a      	ldr	r3, [pc, #168]	@ (8003f00 <HAL_I2S_Init+0x27c>)
 8003e56:	e001      	b.n	8003e5c <HAL_I2S_Init+0x1d8>
 8003e58:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e5c:	2202      	movs	r2, #2
 8003e5e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a25      	ldr	r2, [pc, #148]	@ (8003efc <HAL_I2S_Init+0x278>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d101      	bne.n	8003e6e <HAL_I2S_Init+0x1ea>
 8003e6a:	4b25      	ldr	r3, [pc, #148]	@ (8003f00 <HAL_I2S_Init+0x27c>)
 8003e6c:	e001      	b.n	8003e72 <HAL_I2S_Init+0x1ee>
 8003e6e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e72:	69db      	ldr	r3, [r3, #28]
 8003e74:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e7e:	d003      	beq.n	8003e88 <HAL_I2S_Init+0x204>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d103      	bne.n	8003e90 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003e88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003e8c:	613b      	str	r3, [r7, #16]
 8003e8e:	e001      	b.n	8003e94 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003e90:	2300      	movs	r3, #0
 8003e92:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	897b      	ldrh	r3, [r7, #10]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003ec0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a0d      	ldr	r2, [pc, #52]	@ (8003efc <HAL_I2S_Init+0x278>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d101      	bne.n	8003ed0 <HAL_I2S_Init+0x24c>
 8003ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8003f00 <HAL_I2S_Init+0x27c>)
 8003ece:	e001      	b.n	8003ed4 <HAL_I2S_Init+0x250>
 8003ed0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ed4:	897a      	ldrh	r2, [r7, #10]
 8003ed6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003ee6:	2300      	movs	r3, #0
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	3720      	adds	r7, #32
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	08003ffb 	.word	0x08003ffb
 8003ef4:	cccccccd 	.word	0xcccccccd
 8003ef8:	08004111 	.word	0x08004111
 8003efc:	40003800 	.word	0x40003800
 8003f00:	40003400 	.word	0x40003400

08003f04 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003f0c:	bf00      	nop
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003f20:	bf00      	nop
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f4c:	881a      	ldrh	r2, [r3, #0]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f58:	1c9a      	adds	r2, r3, #2
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	3b01      	subs	r3, #1
 8003f66:	b29a      	uxth	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d10e      	bne.n	8003f94 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	685a      	ldr	r2, [r3, #4]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f84:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f7ff ffb8 	bl	8003f04 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003f94:	bf00      	nop
 8003f96:	3708      	adds	r7, #8
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b082      	sub	sp, #8
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	68da      	ldr	r2, [r3, #12]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fae:	b292      	uxth	r2, r2
 8003fb0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb6:	1c9a      	adds	r2, r3, #2
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d10e      	bne.n	8003ff2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	685a      	ldr	r2, [r3, #4]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003fe2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f7ff ff93 	bl	8003f18 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003ff2:	bf00      	nop
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b086      	sub	sp, #24
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004010:	b2db      	uxtb	r3, r3
 8004012:	2b04      	cmp	r3, #4
 8004014:	d13a      	bne.n	800408c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	f003 0301 	and.w	r3, r3, #1
 800401c:	2b01      	cmp	r3, #1
 800401e:	d109      	bne.n	8004034 <I2S_IRQHandler+0x3a>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800402a:	2b40      	cmp	r3, #64	@ 0x40
 800402c:	d102      	bne.n	8004034 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f7ff ffb4 	bl	8003f9c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800403a:	2b40      	cmp	r3, #64	@ 0x40
 800403c:	d126      	bne.n	800408c <I2S_IRQHandler+0x92>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	f003 0320 	and.w	r3, r3, #32
 8004048:	2b20      	cmp	r3, #32
 800404a:	d11f      	bne.n	800408c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	685a      	ldr	r2, [r3, #4]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800405a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800405c:	2300      	movs	r3, #0
 800405e:	613b      	str	r3, [r7, #16]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	613b      	str	r3, [r7, #16]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	613b      	str	r3, [r7, #16]
 8004070:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2201      	movs	r2, #1
 8004076:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800407e:	f043 0202 	orr.w	r2, r3, #2
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f7ff ff50 	bl	8003f2c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004092:	b2db      	uxtb	r3, r3
 8004094:	2b03      	cmp	r3, #3
 8004096:	d136      	bne.n	8004106 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	f003 0302 	and.w	r3, r3, #2
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d109      	bne.n	80040b6 <I2S_IRQHandler+0xbc>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040ac:	2b80      	cmp	r3, #128	@ 0x80
 80040ae:	d102      	bne.n	80040b6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f7ff ff45 	bl	8003f40 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	f003 0308 	and.w	r3, r3, #8
 80040bc:	2b08      	cmp	r3, #8
 80040be:	d122      	bne.n	8004106 <I2S_IRQHandler+0x10c>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f003 0320 	and.w	r3, r3, #32
 80040ca:	2b20      	cmp	r3, #32
 80040cc:	d11b      	bne.n	8004106 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	685a      	ldr	r2, [r3, #4]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040dc:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80040de:	2300      	movs	r3, #0
 80040e0:	60fb      	str	r3, [r7, #12]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	60fb      	str	r3, [r7, #12]
 80040ea:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040f8:	f043 0204 	orr.w	r2, r3, #4
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004100:	6878      	ldr	r0, [r7, #4]
 8004102:	f7ff ff13 	bl	8003f2c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004106:	bf00      	nop
 8004108:	3718      	adds	r7, #24
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
	...

08004110 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b088      	sub	sp, #32
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a92      	ldr	r2, [pc, #584]	@ (8004370 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d101      	bne.n	800412e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800412a:	4b92      	ldr	r3, [pc, #584]	@ (8004374 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800412c:	e001      	b.n	8004132 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800412e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a8b      	ldr	r2, [pc, #556]	@ (8004370 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d101      	bne.n	800414c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004148:	4b8a      	ldr	r3, [pc, #552]	@ (8004374 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800414a:	e001      	b.n	8004150 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800414c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800415c:	d004      	beq.n	8004168 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	2b00      	cmp	r3, #0
 8004164:	f040 8099 	bne.w	800429a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b02      	cmp	r3, #2
 8004170:	d107      	bne.n	8004182 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004178:	2b00      	cmp	r3, #0
 800417a:	d002      	beq.n	8004182 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f000 f925 	bl	80043cc <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	f003 0301 	and.w	r3, r3, #1
 8004188:	2b01      	cmp	r3, #1
 800418a:	d107      	bne.n	800419c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004192:	2b00      	cmp	r3, #0
 8004194:	d002      	beq.n	800419c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 f9c8 	bl	800452c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041a2:	2b40      	cmp	r3, #64	@ 0x40
 80041a4:	d13a      	bne.n	800421c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	f003 0320 	and.w	r3, r3, #32
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d035      	beq.n	800421c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a6e      	ldr	r2, [pc, #440]	@ (8004370 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d101      	bne.n	80041be <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80041ba:	4b6e      	ldr	r3, [pc, #440]	@ (8004374 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041bc:	e001      	b.n	80041c2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80041be:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041c2:	685a      	ldr	r2, [r3, #4]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4969      	ldr	r1, [pc, #420]	@ (8004370 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041ca:	428b      	cmp	r3, r1
 80041cc:	d101      	bne.n	80041d2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80041ce:	4b69      	ldr	r3, [pc, #420]	@ (8004374 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041d0:	e001      	b.n	80041d6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80041d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041d6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80041da:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	685a      	ldr	r2, [r3, #4]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80041ea:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80041ec:	2300      	movs	r3, #0
 80041ee:	60fb      	str	r3, [r7, #12]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	60fb      	str	r3, [r7, #12]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	60fb      	str	r3, [r7, #12]
 8004200:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2201      	movs	r2, #1
 8004206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420e:	f043 0202 	orr.w	r2, r3, #2
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f7ff fe88 	bl	8003f2c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	f003 0308 	and.w	r3, r3, #8
 8004222:	2b08      	cmp	r3, #8
 8004224:	f040 80c3 	bne.w	80043ae <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	f003 0320 	and.w	r3, r3, #32
 800422e:	2b00      	cmp	r3, #0
 8004230:	f000 80bd 	beq.w	80043ae <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	685a      	ldr	r2, [r3, #4]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004242:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a49      	ldr	r2, [pc, #292]	@ (8004370 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d101      	bne.n	8004252 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800424e:	4b49      	ldr	r3, [pc, #292]	@ (8004374 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004250:	e001      	b.n	8004256 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004252:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004256:	685a      	ldr	r2, [r3, #4]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4944      	ldr	r1, [pc, #272]	@ (8004370 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800425e:	428b      	cmp	r3, r1
 8004260:	d101      	bne.n	8004266 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004262:	4b44      	ldr	r3, [pc, #272]	@ (8004374 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004264:	e001      	b.n	800426a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004266:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800426a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800426e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004270:	2300      	movs	r3, #0
 8004272:	60bb      	str	r3, [r7, #8]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	60bb      	str	r3, [r7, #8]
 800427c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800428a:	f043 0204 	orr.w	r2, r3, #4
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f7ff fe4a 	bl	8003f2c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004298:	e089      	b.n	80043ae <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	f003 0302 	and.w	r3, r3, #2
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d107      	bne.n	80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d002      	beq.n	80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f000 f8be 	bl	8004430 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d107      	bne.n	80042ce <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d002      	beq.n	80042ce <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f000 f8fd 	bl	80044c8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042d4:	2b40      	cmp	r3, #64	@ 0x40
 80042d6:	d12f      	bne.n	8004338 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	f003 0320 	and.w	r3, r3, #32
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d02a      	beq.n	8004338 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80042f0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a1e      	ldr	r2, [pc, #120]	@ (8004370 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d101      	bne.n	8004300 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80042fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004374 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80042fe:	e001      	b.n	8004304 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004300:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004304:	685a      	ldr	r2, [r3, #4]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4919      	ldr	r1, [pc, #100]	@ (8004370 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800430c:	428b      	cmp	r3, r1
 800430e:	d101      	bne.n	8004314 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004310:	4b18      	ldr	r3, [pc, #96]	@ (8004374 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004312:	e001      	b.n	8004318 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004314:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004318:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800431c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800432a:	f043 0202 	orr.w	r2, r3, #2
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f7ff fdfa 	bl	8003f2c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	f003 0308 	and.w	r3, r3, #8
 800433e:	2b08      	cmp	r3, #8
 8004340:	d136      	bne.n	80043b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	f003 0320 	and.w	r3, r3, #32
 8004348:	2b00      	cmp	r3, #0
 800434a:	d031      	beq.n	80043b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a07      	ldr	r2, [pc, #28]	@ (8004370 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d101      	bne.n	800435a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004356:	4b07      	ldr	r3, [pc, #28]	@ (8004374 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004358:	e001      	b.n	800435e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800435a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800435e:	685a      	ldr	r2, [r3, #4]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4902      	ldr	r1, [pc, #8]	@ (8004370 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004366:	428b      	cmp	r3, r1
 8004368:	d106      	bne.n	8004378 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800436a:	4b02      	ldr	r3, [pc, #8]	@ (8004374 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800436c:	e006      	b.n	800437c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800436e:	bf00      	nop
 8004370:	40003800 	.word	0x40003800
 8004374:	40003400 	.word	0x40003400
 8004378:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800437c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004380:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004390:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2201      	movs	r2, #1
 8004396:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800439e:	f043 0204 	orr.w	r2, r3, #4
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f7ff fdc0 	bl	8003f2c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043ac:	e000      	b.n	80043b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80043ae:	bf00      	nop
}
 80043b0:	bf00      	nop
 80043b2:	3720      	adds	r7, #32
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b083      	sub	sp, #12
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80043c0:	bf00      	nop
 80043c2:	370c      	adds	r7, #12
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr

080043cc <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d8:	1c99      	adds	r1, r3, #2
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	6251      	str	r1, [r2, #36]	@ 0x24
 80043de:	881a      	ldrh	r2, [r3, #0]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	3b01      	subs	r3, #1
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d113      	bne.n	8004426 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	685a      	ldr	r2, [r3, #4]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800440c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004412:	b29b      	uxth	r3, r3
 8004414:	2b00      	cmp	r3, #0
 8004416:	d106      	bne.n	8004426 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f7ff ffc9 	bl	80043b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004426:	bf00      	nop
 8004428:	3708      	adds	r7, #8
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
	...

08004430 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800443c:	1c99      	adds	r1, r3, #2
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	6251      	str	r1, [r2, #36]	@ 0x24
 8004442:	8819      	ldrh	r1, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a1d      	ldr	r2, [pc, #116]	@ (80044c0 <I2SEx_TxISR_I2SExt+0x90>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d101      	bne.n	8004452 <I2SEx_TxISR_I2SExt+0x22>
 800444e:	4b1d      	ldr	r3, [pc, #116]	@ (80044c4 <I2SEx_TxISR_I2SExt+0x94>)
 8004450:	e001      	b.n	8004456 <I2SEx_TxISR_I2SExt+0x26>
 8004452:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004456:	460a      	mov	r2, r1
 8004458:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800445e:	b29b      	uxth	r3, r3
 8004460:	3b01      	subs	r3, #1
 8004462:	b29a      	uxth	r2, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800446c:	b29b      	uxth	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d121      	bne.n	80044b6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a12      	ldr	r2, [pc, #72]	@ (80044c0 <I2SEx_TxISR_I2SExt+0x90>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d101      	bne.n	8004480 <I2SEx_TxISR_I2SExt+0x50>
 800447c:	4b11      	ldr	r3, [pc, #68]	@ (80044c4 <I2SEx_TxISR_I2SExt+0x94>)
 800447e:	e001      	b.n	8004484 <I2SEx_TxISR_I2SExt+0x54>
 8004480:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004484:	685a      	ldr	r2, [r3, #4]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	490d      	ldr	r1, [pc, #52]	@ (80044c0 <I2SEx_TxISR_I2SExt+0x90>)
 800448c:	428b      	cmp	r3, r1
 800448e:	d101      	bne.n	8004494 <I2SEx_TxISR_I2SExt+0x64>
 8004490:	4b0c      	ldr	r3, [pc, #48]	@ (80044c4 <I2SEx_TxISR_I2SExt+0x94>)
 8004492:	e001      	b.n	8004498 <I2SEx_TxISR_I2SExt+0x68>
 8004494:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004498:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800449c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d106      	bne.n	80044b6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f7ff ff81 	bl	80043b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80044b6:	bf00      	nop
 80044b8:	3708      	adds	r7, #8
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	40003800 	.word	0x40003800
 80044c4:	40003400 	.word	0x40003400

080044c8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	68d8      	ldr	r0, [r3, #12]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044da:	1c99      	adds	r1, r3, #2
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80044e0:	b282      	uxth	r2, r0
 80044e2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	3b01      	subs	r3, #1
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d113      	bne.n	8004524 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	685a      	ldr	r2, [r3, #4]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800450a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004510:	b29b      	uxth	r3, r3
 8004512:	2b00      	cmp	r3, #0
 8004514:	d106      	bne.n	8004524 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2201      	movs	r2, #1
 800451a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f7ff ff4a 	bl	80043b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004524:	bf00      	nop
 8004526:	3708      	adds	r7, #8
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a20      	ldr	r2, [pc, #128]	@ (80045bc <I2SEx_RxISR_I2SExt+0x90>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d101      	bne.n	8004542 <I2SEx_RxISR_I2SExt+0x16>
 800453e:	4b20      	ldr	r3, [pc, #128]	@ (80045c0 <I2SEx_RxISR_I2SExt+0x94>)
 8004540:	e001      	b.n	8004546 <I2SEx_RxISR_I2SExt+0x1a>
 8004542:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004546:	68d8      	ldr	r0, [r3, #12]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800454c:	1c99      	adds	r1, r3, #2
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004552:	b282      	uxth	r2, r0
 8004554:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800455a:	b29b      	uxth	r3, r3
 800455c:	3b01      	subs	r3, #1
 800455e:	b29a      	uxth	r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004568:	b29b      	uxth	r3, r3
 800456a:	2b00      	cmp	r3, #0
 800456c:	d121      	bne.n	80045b2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a12      	ldr	r2, [pc, #72]	@ (80045bc <I2SEx_RxISR_I2SExt+0x90>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d101      	bne.n	800457c <I2SEx_RxISR_I2SExt+0x50>
 8004578:	4b11      	ldr	r3, [pc, #68]	@ (80045c0 <I2SEx_RxISR_I2SExt+0x94>)
 800457a:	e001      	b.n	8004580 <I2SEx_RxISR_I2SExt+0x54>
 800457c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004580:	685a      	ldr	r2, [r3, #4]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	490d      	ldr	r1, [pc, #52]	@ (80045bc <I2SEx_RxISR_I2SExt+0x90>)
 8004588:	428b      	cmp	r3, r1
 800458a:	d101      	bne.n	8004590 <I2SEx_RxISR_I2SExt+0x64>
 800458c:	4b0c      	ldr	r3, [pc, #48]	@ (80045c0 <I2SEx_RxISR_I2SExt+0x94>)
 800458e:	e001      	b.n	8004594 <I2SEx_RxISR_I2SExt+0x68>
 8004590:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004594:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004598:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800459e:	b29b      	uxth	r3, r3
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d106      	bne.n	80045b2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f7ff ff03 	bl	80043b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80045b2:	bf00      	nop
 80045b4:	3708      	adds	r7, #8
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	40003800 	.word	0x40003800
 80045c0:	40003400 	.word	0x40003400

080045c4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b086      	sub	sp, #24
 80045c8:	af02      	add	r7, sp, #8
 80045ca:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e101      	b.n	80047da <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d106      	bne.n	80045f6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f007 fab1 	bl	800bb58 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2203      	movs	r2, #3
 80045fa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004604:	d102      	bne.n	800460c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4618      	mov	r0, r3
 8004612:	f003 fe74 	bl	80082fe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6818      	ldr	r0, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	7c1a      	ldrb	r2, [r3, #16]
 800461e:	f88d 2000 	strb.w	r2, [sp]
 8004622:	3304      	adds	r3, #4
 8004624:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004626:	f003 fd53 	bl	80080d0 <USB_CoreInit>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d005      	beq.n	800463c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2202      	movs	r2, #2
 8004634:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e0ce      	b.n	80047da <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2100      	movs	r1, #0
 8004642:	4618      	mov	r0, r3
 8004644:	f003 fe6c 	bl	8008320 <USB_SetCurrentMode>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d005      	beq.n	800465a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2202      	movs	r2, #2
 8004652:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e0bf      	b.n	80047da <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800465a:	2300      	movs	r3, #0
 800465c:	73fb      	strb	r3, [r7, #15]
 800465e:	e04a      	b.n	80046f6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004660:	7bfa      	ldrb	r2, [r7, #15]
 8004662:	6879      	ldr	r1, [r7, #4]
 8004664:	4613      	mov	r3, r2
 8004666:	00db      	lsls	r3, r3, #3
 8004668:	4413      	add	r3, r2
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	440b      	add	r3, r1
 800466e:	3315      	adds	r3, #21
 8004670:	2201      	movs	r2, #1
 8004672:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004674:	7bfa      	ldrb	r2, [r7, #15]
 8004676:	6879      	ldr	r1, [r7, #4]
 8004678:	4613      	mov	r3, r2
 800467a:	00db      	lsls	r3, r3, #3
 800467c:	4413      	add	r3, r2
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	440b      	add	r3, r1
 8004682:	3314      	adds	r3, #20
 8004684:	7bfa      	ldrb	r2, [r7, #15]
 8004686:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004688:	7bfa      	ldrb	r2, [r7, #15]
 800468a:	7bfb      	ldrb	r3, [r7, #15]
 800468c:	b298      	uxth	r0, r3
 800468e:	6879      	ldr	r1, [r7, #4]
 8004690:	4613      	mov	r3, r2
 8004692:	00db      	lsls	r3, r3, #3
 8004694:	4413      	add	r3, r2
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	440b      	add	r3, r1
 800469a:	332e      	adds	r3, #46	@ 0x2e
 800469c:	4602      	mov	r2, r0
 800469e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80046a0:	7bfa      	ldrb	r2, [r7, #15]
 80046a2:	6879      	ldr	r1, [r7, #4]
 80046a4:	4613      	mov	r3, r2
 80046a6:	00db      	lsls	r3, r3, #3
 80046a8:	4413      	add	r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	440b      	add	r3, r1
 80046ae:	3318      	adds	r3, #24
 80046b0:	2200      	movs	r2, #0
 80046b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80046b4:	7bfa      	ldrb	r2, [r7, #15]
 80046b6:	6879      	ldr	r1, [r7, #4]
 80046b8:	4613      	mov	r3, r2
 80046ba:	00db      	lsls	r3, r3, #3
 80046bc:	4413      	add	r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	440b      	add	r3, r1
 80046c2:	331c      	adds	r3, #28
 80046c4:	2200      	movs	r2, #0
 80046c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80046c8:	7bfa      	ldrb	r2, [r7, #15]
 80046ca:	6879      	ldr	r1, [r7, #4]
 80046cc:	4613      	mov	r3, r2
 80046ce:	00db      	lsls	r3, r3, #3
 80046d0:	4413      	add	r3, r2
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	440b      	add	r3, r1
 80046d6:	3320      	adds	r3, #32
 80046d8:	2200      	movs	r2, #0
 80046da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80046dc:	7bfa      	ldrb	r2, [r7, #15]
 80046de:	6879      	ldr	r1, [r7, #4]
 80046e0:	4613      	mov	r3, r2
 80046e2:	00db      	lsls	r3, r3, #3
 80046e4:	4413      	add	r3, r2
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	440b      	add	r3, r1
 80046ea:	3324      	adds	r3, #36	@ 0x24
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046f0:	7bfb      	ldrb	r3, [r7, #15]
 80046f2:	3301      	adds	r3, #1
 80046f4:	73fb      	strb	r3, [r7, #15]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	791b      	ldrb	r3, [r3, #4]
 80046fa:	7bfa      	ldrb	r2, [r7, #15]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d3af      	bcc.n	8004660 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004700:	2300      	movs	r3, #0
 8004702:	73fb      	strb	r3, [r7, #15]
 8004704:	e044      	b.n	8004790 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004706:	7bfa      	ldrb	r2, [r7, #15]
 8004708:	6879      	ldr	r1, [r7, #4]
 800470a:	4613      	mov	r3, r2
 800470c:	00db      	lsls	r3, r3, #3
 800470e:	4413      	add	r3, r2
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	440b      	add	r3, r1
 8004714:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004718:	2200      	movs	r2, #0
 800471a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800471c:	7bfa      	ldrb	r2, [r7, #15]
 800471e:	6879      	ldr	r1, [r7, #4]
 8004720:	4613      	mov	r3, r2
 8004722:	00db      	lsls	r3, r3, #3
 8004724:	4413      	add	r3, r2
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	440b      	add	r3, r1
 800472a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800472e:	7bfa      	ldrb	r2, [r7, #15]
 8004730:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004732:	7bfa      	ldrb	r2, [r7, #15]
 8004734:	6879      	ldr	r1, [r7, #4]
 8004736:	4613      	mov	r3, r2
 8004738:	00db      	lsls	r3, r3, #3
 800473a:	4413      	add	r3, r2
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	440b      	add	r3, r1
 8004740:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004744:	2200      	movs	r2, #0
 8004746:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004748:	7bfa      	ldrb	r2, [r7, #15]
 800474a:	6879      	ldr	r1, [r7, #4]
 800474c:	4613      	mov	r3, r2
 800474e:	00db      	lsls	r3, r3, #3
 8004750:	4413      	add	r3, r2
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	440b      	add	r3, r1
 8004756:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800475a:	2200      	movs	r2, #0
 800475c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800475e:	7bfa      	ldrb	r2, [r7, #15]
 8004760:	6879      	ldr	r1, [r7, #4]
 8004762:	4613      	mov	r3, r2
 8004764:	00db      	lsls	r3, r3, #3
 8004766:	4413      	add	r3, r2
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	440b      	add	r3, r1
 800476c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004770:	2200      	movs	r2, #0
 8004772:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004774:	7bfa      	ldrb	r2, [r7, #15]
 8004776:	6879      	ldr	r1, [r7, #4]
 8004778:	4613      	mov	r3, r2
 800477a:	00db      	lsls	r3, r3, #3
 800477c:	4413      	add	r3, r2
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	440b      	add	r3, r1
 8004782:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004786:	2200      	movs	r2, #0
 8004788:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800478a:	7bfb      	ldrb	r3, [r7, #15]
 800478c:	3301      	adds	r3, #1
 800478e:	73fb      	strb	r3, [r7, #15]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	791b      	ldrb	r3, [r3, #4]
 8004794:	7bfa      	ldrb	r2, [r7, #15]
 8004796:	429a      	cmp	r2, r3
 8004798:	d3b5      	bcc.n	8004706 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6818      	ldr	r0, [r3, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	7c1a      	ldrb	r2, [r3, #16]
 80047a2:	f88d 2000 	strb.w	r2, [sp]
 80047a6:	3304      	adds	r3, #4
 80047a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80047aa:	f003 fe05 	bl	80083b8 <USB_DevInit>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d005      	beq.n	80047c0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2202      	movs	r2, #2
 80047b8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e00c      	b.n	80047da <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2201      	movs	r2, #1
 80047ca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f004 fe4f 	bl	8009476 <USB_DevDisconnect>

  return HAL_OK;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3710      	adds	r7, #16
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}

080047e2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80047e2:	b580      	push	{r7, lr}
 80047e4:	b084      	sub	sp, #16
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d101      	bne.n	80047fe <HAL_PCD_Start+0x1c>
 80047fa:	2302      	movs	r3, #2
 80047fc:	e022      	b.n	8004844 <HAL_PCD_Start+0x62>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800480e:	2b00      	cmp	r3, #0
 8004810:	d009      	beq.n	8004826 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004816:	2b01      	cmp	r3, #1
 8004818:	d105      	bne.n	8004826 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800481e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4618      	mov	r0, r3
 800482c:	f003 fd56 	bl	80082dc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4618      	mov	r0, r3
 8004836:	f004 fdfd 	bl	8009434 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3710      	adds	r7, #16
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800484c:	b590      	push	{r4, r7, lr}
 800484e:	b08d      	sub	sp, #52	@ 0x34
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800485a:	6a3b      	ldr	r3, [r7, #32]
 800485c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4618      	mov	r0, r3
 8004864:	f004 febb 	bl	80095de <USB_GetMode>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	f040 848c 	bne.w	8005188 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4618      	mov	r0, r3
 8004876:	f004 fe1f 	bl	80094b8 <USB_ReadInterrupts>
 800487a:	4603      	mov	r3, r0
 800487c:	2b00      	cmp	r3, #0
 800487e:	f000 8482 	beq.w	8005186 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	0a1b      	lsrs	r3, r3, #8
 800488c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4618      	mov	r0, r3
 800489c:	f004 fe0c 	bl	80094b8 <USB_ReadInterrupts>
 80048a0:	4603      	mov	r3, r0
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d107      	bne.n	80048ba <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	695a      	ldr	r2, [r3, #20]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f002 0202 	and.w	r2, r2, #2
 80048b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4618      	mov	r0, r3
 80048c0:	f004 fdfa 	bl	80094b8 <USB_ReadInterrupts>
 80048c4:	4603      	mov	r3, r0
 80048c6:	f003 0310 	and.w	r3, r3, #16
 80048ca:	2b10      	cmp	r3, #16
 80048cc:	d161      	bne.n	8004992 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	699a      	ldr	r2, [r3, #24]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f022 0210 	bic.w	r2, r2, #16
 80048dc:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80048de:	6a3b      	ldr	r3, [r7, #32]
 80048e0:	6a1b      	ldr	r3, [r3, #32]
 80048e2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	f003 020f 	and.w	r2, r3, #15
 80048ea:	4613      	mov	r3, r2
 80048ec:	00db      	lsls	r3, r3, #3
 80048ee:	4413      	add	r3, r2
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	4413      	add	r3, r2
 80048fa:	3304      	adds	r3, #4
 80048fc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80048fe:	69bb      	ldr	r3, [r7, #24]
 8004900:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004904:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004908:	d124      	bne.n	8004954 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800490a:	69ba      	ldr	r2, [r7, #24]
 800490c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004910:	4013      	ands	r3, r2
 8004912:	2b00      	cmp	r3, #0
 8004914:	d035      	beq.n	8004982 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	091b      	lsrs	r3, r3, #4
 800491e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004920:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004924:	b29b      	uxth	r3, r3
 8004926:	461a      	mov	r2, r3
 8004928:	6a38      	ldr	r0, [r7, #32]
 800492a:	f004 fc31 	bl	8009190 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	68da      	ldr	r2, [r3, #12]
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	091b      	lsrs	r3, r3, #4
 8004936:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800493a:	441a      	add	r2, r3
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	695a      	ldr	r2, [r3, #20]
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	091b      	lsrs	r3, r3, #4
 8004948:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800494c:	441a      	add	r2, r3
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	615a      	str	r2, [r3, #20]
 8004952:	e016      	b.n	8004982 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800495a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800495e:	d110      	bne.n	8004982 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004966:	2208      	movs	r2, #8
 8004968:	4619      	mov	r1, r3
 800496a:	6a38      	ldr	r0, [r7, #32]
 800496c:	f004 fc10 	bl	8009190 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	695a      	ldr	r2, [r3, #20]
 8004974:	69bb      	ldr	r3, [r7, #24]
 8004976:	091b      	lsrs	r3, r3, #4
 8004978:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800497c:	441a      	add	r2, r3
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	699a      	ldr	r2, [r3, #24]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f042 0210 	orr.w	r2, r2, #16
 8004990:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4618      	mov	r0, r3
 8004998:	f004 fd8e 	bl	80094b8 <USB_ReadInterrupts>
 800499c:	4603      	mov	r3, r0
 800499e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049a2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80049a6:	f040 80a7 	bne.w	8004af8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80049aa:	2300      	movs	r3, #0
 80049ac:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f004 fd93 	bl	80094de <USB_ReadDevAllOutEpInterrupt>
 80049b8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80049ba:	e099      	b.n	8004af0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80049bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049be:	f003 0301 	and.w	r3, r3, #1
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	f000 808e 	beq.w	8004ae4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049ce:	b2d2      	uxtb	r2, r2
 80049d0:	4611      	mov	r1, r2
 80049d2:	4618      	mov	r0, r3
 80049d4:	f004 fdb7 	bl	8009546 <USB_ReadDevOutEPInterrupt>
 80049d8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	f003 0301 	and.w	r3, r3, #1
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d00c      	beq.n	80049fe <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80049e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e6:	015a      	lsls	r2, r3, #5
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	4413      	add	r3, r2
 80049ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049f0:	461a      	mov	r2, r3
 80049f2:	2301      	movs	r3, #1
 80049f4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80049f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f000 fea3 	bl	8005744 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	f003 0308 	and.w	r3, r3, #8
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d00c      	beq.n	8004a22 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0a:	015a      	lsls	r2, r3, #5
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	4413      	add	r3, r2
 8004a10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a14:	461a      	mov	r2, r3
 8004a16:	2308      	movs	r3, #8
 8004a18:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004a1a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f000 ff79 	bl	8005914 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	f003 0310 	and.w	r3, r3, #16
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d008      	beq.n	8004a3e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a2e:	015a      	lsls	r2, r3, #5
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	4413      	add	r3, r2
 8004a34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a38:	461a      	mov	r2, r3
 8004a3a:	2310      	movs	r3, #16
 8004a3c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d030      	beq.n	8004aaa <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004a48:	6a3b      	ldr	r3, [r7, #32]
 8004a4a:	695b      	ldr	r3, [r3, #20]
 8004a4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a50:	2b80      	cmp	r3, #128	@ 0x80
 8004a52:	d109      	bne.n	8004a68 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	69fa      	ldr	r2, [r7, #28]
 8004a5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004a66:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004a68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a6a:	4613      	mov	r3, r2
 8004a6c:	00db      	lsls	r3, r3, #3
 8004a6e:	4413      	add	r3, r2
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a76:	687a      	ldr	r2, [r7, #4]
 8004a78:	4413      	add	r3, r2
 8004a7a:	3304      	adds	r3, #4
 8004a7c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	78db      	ldrb	r3, [r3, #3]
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d108      	bne.n	8004a98 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	4619      	mov	r1, r3
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f007 f974 	bl	800bd80 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a9a:	015a      	lsls	r2, r3, #5
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	4413      	add	r3, r2
 8004aa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	2302      	movs	r3, #2
 8004aa8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	f003 0320 	and.w	r3, r3, #32
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d008      	beq.n	8004ac6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab6:	015a      	lsls	r2, r3, #5
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	4413      	add	r3, r2
 8004abc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ac0:	461a      	mov	r2, r3
 8004ac2:	2320      	movs	r3, #32
 8004ac4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d009      	beq.n	8004ae4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad2:	015a      	lsls	r2, r3, #5
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004adc:	461a      	mov	r2, r3
 8004ade:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004ae2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae6:	3301      	adds	r3, #1
 8004ae8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aec:	085b      	lsrs	r3, r3, #1
 8004aee:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	f47f af62 	bne.w	80049bc <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4618      	mov	r0, r3
 8004afe:	f004 fcdb 	bl	80094b8 <USB_ReadInterrupts>
 8004b02:	4603      	mov	r3, r0
 8004b04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b08:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b0c:	f040 80db 	bne.w	8004cc6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4618      	mov	r0, r3
 8004b16:	f004 fcfc 	bl	8009512 <USB_ReadDevAllInEpInterrupt>
 8004b1a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004b20:	e0cd      	b.n	8004cbe <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b24:	f003 0301 	and.w	r3, r3, #1
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	f000 80c2 	beq.w	8004cb2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b34:	b2d2      	uxtb	r2, r2
 8004b36:	4611      	mov	r1, r2
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f004 fd22 	bl	8009582 <USB_ReadDevInEPInterrupt>
 8004b3e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	f003 0301 	and.w	r3, r3, #1
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d057      	beq.n	8004bfa <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b4c:	f003 030f 	and.w	r3, r3, #15
 8004b50:	2201      	movs	r2, #1
 8004b52:	fa02 f303 	lsl.w	r3, r2, r3
 8004b56:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	43db      	mvns	r3, r3
 8004b64:	69f9      	ldr	r1, [r7, #28]
 8004b66:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b70:	015a      	lsls	r2, r3, #5
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	4413      	add	r3, r2
 8004b76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	799b      	ldrb	r3, [r3, #6]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d132      	bne.n	8004bee <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004b88:	6879      	ldr	r1, [r7, #4]
 8004b8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	00db      	lsls	r3, r3, #3
 8004b90:	4413      	add	r3, r2
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	440b      	add	r3, r1
 8004b96:	3320      	adds	r3, #32
 8004b98:	6819      	ldr	r1, [r3, #0]
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b9e:	4613      	mov	r3, r2
 8004ba0:	00db      	lsls	r3, r3, #3
 8004ba2:	4413      	add	r3, r2
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	4403      	add	r3, r0
 8004ba8:	331c      	adds	r3, #28
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4419      	add	r1, r3
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bb2:	4613      	mov	r3, r2
 8004bb4:	00db      	lsls	r3, r3, #3
 8004bb6:	4413      	add	r3, r2
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	4403      	add	r3, r0
 8004bbc:	3320      	adds	r3, #32
 8004bbe:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d113      	bne.n	8004bee <HAL_PCD_IRQHandler+0x3a2>
 8004bc6:	6879      	ldr	r1, [r7, #4]
 8004bc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bca:	4613      	mov	r3, r2
 8004bcc:	00db      	lsls	r3, r3, #3
 8004bce:	4413      	add	r3, r2
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	440b      	add	r3, r1
 8004bd4:	3324      	adds	r3, #36	@ 0x24
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d108      	bne.n	8004bee <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6818      	ldr	r0, [r3, #0]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004be6:	461a      	mov	r2, r3
 8004be8:	2101      	movs	r1, #1
 8004bea:	f004 fd29 	bl	8009640 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	4619      	mov	r1, r3
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f007 f83e 	bl	800bc76 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	f003 0308 	and.w	r3, r3, #8
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d008      	beq.n	8004c16 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c06:	015a      	lsls	r2, r3, #5
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c10:	461a      	mov	r2, r3
 8004c12:	2308      	movs	r3, #8
 8004c14:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	f003 0310 	and.w	r3, r3, #16
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d008      	beq.n	8004c32 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c22:	015a      	lsls	r2, r3, #5
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	4413      	add	r3, r2
 8004c28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c2c:	461a      	mov	r2, r3
 8004c2e:	2310      	movs	r3, #16
 8004c30:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d008      	beq.n	8004c4e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3e:	015a      	lsls	r2, r3, #5
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	4413      	add	r3, r2
 8004c44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c48:	461a      	mov	r2, r3
 8004c4a:	2340      	movs	r3, #64	@ 0x40
 8004c4c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	f003 0302 	and.w	r3, r3, #2
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d023      	beq.n	8004ca0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004c58:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c5a:	6a38      	ldr	r0, [r7, #32]
 8004c5c:	f003 fd10 	bl	8008680 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004c60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c62:	4613      	mov	r3, r2
 8004c64:	00db      	lsls	r3, r3, #3
 8004c66:	4413      	add	r3, r2
 8004c68:	009b      	lsls	r3, r3, #2
 8004c6a:	3310      	adds	r3, #16
 8004c6c:	687a      	ldr	r2, [r7, #4]
 8004c6e:	4413      	add	r3, r2
 8004c70:	3304      	adds	r3, #4
 8004c72:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	78db      	ldrb	r3, [r3, #3]
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d108      	bne.n	8004c8e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	4619      	mov	r1, r3
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f007 f88b 	bl	800bda4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c90:	015a      	lsls	r2, r3, #5
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	4413      	add	r3, r2
 8004c96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	2302      	movs	r3, #2
 8004c9e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d003      	beq.n	8004cb2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004caa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 fcbd 	bl	800562c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb4:	3301      	adds	r3, #1
 8004cb6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cba:	085b      	lsrs	r3, r3, #1
 8004cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	f47f af2e 	bne.w	8004b22 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f004 fbf4 	bl	80094b8 <USB_ReadInterrupts>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004cd6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004cda:	d122      	bne.n	8004d22 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	69fa      	ldr	r2, [r7, #28]
 8004ce6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cea:	f023 0301 	bic.w	r3, r3, #1
 8004cee:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d108      	bne.n	8004d0c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004d02:	2100      	movs	r1, #0
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f000 fea3 	bl	8005a50 <HAL_PCDEx_LPM_Callback>
 8004d0a:	e002      	b.n	8004d12 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004d0c:	6878      	ldr	r0, [r7, #4]
 8004d0e:	f007 f829 	bl	800bd64 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	695a      	ldr	r2, [r3, #20]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004d20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4618      	mov	r0, r3
 8004d28:	f004 fbc6 	bl	80094b8 <USB_ReadInterrupts>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d36:	d112      	bne.n	8004d5e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	f003 0301 	and.w	r3, r3, #1
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d102      	bne.n	8004d4e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f006 ffe5 	bl	800bd18 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	695a      	ldr	r2, [r3, #20]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004d5c:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4618      	mov	r0, r3
 8004d64:	f004 fba8 	bl	80094b8 <USB_ReadInterrupts>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d72:	f040 80b7 	bne.w	8004ee4 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	69fa      	ldr	r2, [r7, #28]
 8004d80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d84:	f023 0301 	bic.w	r3, r3, #1
 8004d88:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2110      	movs	r1, #16
 8004d90:	4618      	mov	r0, r3
 8004d92:	f003 fc75 	bl	8008680 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d96:	2300      	movs	r3, #0
 8004d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d9a:	e046      	b.n	8004e2a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d9e:	015a      	lsls	r2, r3, #5
 8004da0:	69fb      	ldr	r3, [r7, #28]
 8004da2:	4413      	add	r3, r2
 8004da4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004da8:	461a      	mov	r2, r3
 8004daa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004dae:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004db2:	015a      	lsls	r2, r3, #5
 8004db4:	69fb      	ldr	r3, [r7, #28]
 8004db6:	4413      	add	r3, r2
 8004db8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004dc0:	0151      	lsls	r1, r2, #5
 8004dc2:	69fa      	ldr	r2, [r7, #28]
 8004dc4:	440a      	add	r2, r1
 8004dc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004dca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004dce:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dd2:	015a      	lsls	r2, r3, #5
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	4413      	add	r3, r2
 8004dd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ddc:	461a      	mov	r2, r3
 8004dde:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004de2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004de6:	015a      	lsls	r2, r3, #5
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	4413      	add	r3, r2
 8004dec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004df4:	0151      	lsls	r1, r2, #5
 8004df6:	69fa      	ldr	r2, [r7, #28]
 8004df8:	440a      	add	r2, r1
 8004dfa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dfe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004e02:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e06:	015a      	lsls	r2, r3, #5
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	4413      	add	r3, r2
 8004e0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e14:	0151      	lsls	r1, r2, #5
 8004e16:	69fa      	ldr	r2, [r7, #28]
 8004e18:	440a      	add	r2, r1
 8004e1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e1e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004e22:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e26:	3301      	adds	r3, #1
 8004e28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	791b      	ldrb	r3, [r3, #4]
 8004e2e:	461a      	mov	r2, r3
 8004e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d3b2      	bcc.n	8004d9c <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e3c:	69db      	ldr	r3, [r3, #28]
 8004e3e:	69fa      	ldr	r2, [r7, #28]
 8004e40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e44:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004e48:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	7bdb      	ldrb	r3, [r3, #15]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d016      	beq.n	8004e80 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e5c:	69fa      	ldr	r2, [r7, #28]
 8004e5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e62:	f043 030b 	orr.w	r3, r3, #11
 8004e66:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004e6a:	69fb      	ldr	r3, [r7, #28]
 8004e6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e72:	69fa      	ldr	r2, [r7, #28]
 8004e74:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e78:	f043 030b 	orr.w	r3, r3, #11
 8004e7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e7e:	e015      	b.n	8004eac <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004e80:	69fb      	ldr	r3, [r7, #28]
 8004e82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e86:	695b      	ldr	r3, [r3, #20]
 8004e88:	69fa      	ldr	r2, [r7, #28]
 8004e8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e8e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004e92:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004e96:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e9e:	691b      	ldr	r3, [r3, #16]
 8004ea0:	69fa      	ldr	r2, [r7, #28]
 8004ea2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ea6:	f043 030b 	orr.w	r3, r3, #11
 8004eaa:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004eac:	69fb      	ldr	r3, [r7, #28]
 8004eae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	69fa      	ldr	r2, [r7, #28]
 8004eb6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004eba:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004ebe:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6818      	ldr	r0, [r3, #0]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004ece:	461a      	mov	r2, r3
 8004ed0:	f004 fbb6 	bl	8009640 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	695a      	ldr	r2, [r3, #20]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004ee2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f004 fae5 	bl	80094b8 <USB_ReadInterrupts>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ef4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ef8:	d123      	bne.n	8004f42 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4618      	mov	r0, r3
 8004f00:	f004 fb7b 	bl	80095fa <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f003 fc32 	bl	8008772 <USB_GetDevSpeed>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	461a      	mov	r2, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681c      	ldr	r4, [r3, #0]
 8004f1a:	f001 fa09 	bl	8006330 <HAL_RCC_GetHCLKFreq>
 8004f1e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004f24:	461a      	mov	r2, r3
 8004f26:	4620      	mov	r0, r4
 8004f28:	f003 f936 	bl	8008198 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f006 feca 	bl	800bcc6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	695a      	ldr	r2, [r3, #20]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004f40:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f004 fab6 	bl	80094b8 <USB_ReadInterrupts>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	f003 0308 	and.w	r3, r3, #8
 8004f52:	2b08      	cmp	r3, #8
 8004f54:	d10a      	bne.n	8004f6c <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f006 fea7 	bl	800bcaa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	695a      	ldr	r2, [r3, #20]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f002 0208 	and.w	r2, r2, #8
 8004f6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4618      	mov	r0, r3
 8004f72:	f004 faa1 	bl	80094b8 <USB_ReadInterrupts>
 8004f76:	4603      	mov	r3, r0
 8004f78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f7c:	2b80      	cmp	r3, #128	@ 0x80
 8004f7e:	d123      	bne.n	8004fc8 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004f80:	6a3b      	ldr	r3, [r7, #32]
 8004f82:	699b      	ldr	r3, [r3, #24]
 8004f84:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004f88:	6a3b      	ldr	r3, [r7, #32]
 8004f8a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f90:	e014      	b.n	8004fbc <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004f92:	6879      	ldr	r1, [r7, #4]
 8004f94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f96:	4613      	mov	r3, r2
 8004f98:	00db      	lsls	r3, r3, #3
 8004f9a:	4413      	add	r3, r2
 8004f9c:	009b      	lsls	r3, r3, #2
 8004f9e:	440b      	add	r3, r1
 8004fa0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d105      	bne.n	8004fb6 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	4619      	mov	r1, r3
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f000 fb0a 	bl	80055ca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb8:	3301      	adds	r3, #1
 8004fba:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	791b      	ldrb	r3, [r3, #4]
 8004fc0:	461a      	mov	r2, r3
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d3e4      	bcc.n	8004f92 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f004 fa73 	bl	80094b8 <USB_ReadInterrupts>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004fd8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fdc:	d13c      	bne.n	8005058 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004fde:	2301      	movs	r3, #1
 8004fe0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fe2:	e02b      	b.n	800503c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe6:	015a      	lsls	r2, r3, #5
 8004fe8:	69fb      	ldr	r3, [r7, #28]
 8004fea:	4413      	add	r3, r2
 8004fec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004ff4:	6879      	ldr	r1, [r7, #4]
 8004ff6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	00db      	lsls	r3, r3, #3
 8004ffc:	4413      	add	r3, r2
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	440b      	add	r3, r1
 8005002:	3318      	adds	r3, #24
 8005004:	781b      	ldrb	r3, [r3, #0]
 8005006:	2b01      	cmp	r3, #1
 8005008:	d115      	bne.n	8005036 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800500a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800500c:	2b00      	cmp	r3, #0
 800500e:	da12      	bge.n	8005036 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005010:	6879      	ldr	r1, [r7, #4]
 8005012:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005014:	4613      	mov	r3, r2
 8005016:	00db      	lsls	r3, r3, #3
 8005018:	4413      	add	r3, r2
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	440b      	add	r3, r1
 800501e:	3317      	adds	r3, #23
 8005020:	2201      	movs	r2, #1
 8005022:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005026:	b2db      	uxtb	r3, r3
 8005028:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800502c:	b2db      	uxtb	r3, r3
 800502e:	4619      	mov	r1, r3
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f000 faca 	bl	80055ca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005038:	3301      	adds	r3, #1
 800503a:	627b      	str	r3, [r7, #36]	@ 0x24
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	791b      	ldrb	r3, [r3, #4]
 8005040:	461a      	mov	r2, r3
 8005042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005044:	4293      	cmp	r3, r2
 8005046:	d3cd      	bcc.n	8004fe4 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	695a      	ldr	r2, [r3, #20]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005056:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4618      	mov	r0, r3
 800505e:	f004 fa2b 	bl	80094b8 <USB_ReadInterrupts>
 8005062:	4603      	mov	r3, r0
 8005064:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005068:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800506c:	d156      	bne.n	800511c <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800506e:	2301      	movs	r3, #1
 8005070:	627b      	str	r3, [r7, #36]	@ 0x24
 8005072:	e045      	b.n	8005100 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005076:	015a      	lsls	r2, r3, #5
 8005078:	69fb      	ldr	r3, [r7, #28]
 800507a:	4413      	add	r3, r2
 800507c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005084:	6879      	ldr	r1, [r7, #4]
 8005086:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005088:	4613      	mov	r3, r2
 800508a:	00db      	lsls	r3, r3, #3
 800508c:	4413      	add	r3, r2
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	440b      	add	r3, r1
 8005092:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	2b01      	cmp	r3, #1
 800509a:	d12e      	bne.n	80050fa <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800509c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800509e:	2b00      	cmp	r3, #0
 80050a0:	da2b      	bge.n	80050fa <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	0c1a      	lsrs	r2, r3, #16
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80050ac:	4053      	eors	r3, r2
 80050ae:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d121      	bne.n	80050fa <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80050b6:	6879      	ldr	r1, [r7, #4]
 80050b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050ba:	4613      	mov	r3, r2
 80050bc:	00db      	lsls	r3, r3, #3
 80050be:	4413      	add	r3, r2
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	440b      	add	r3, r1
 80050c4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80050c8:	2201      	movs	r2, #1
 80050ca:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80050cc:	6a3b      	ldr	r3, [r7, #32]
 80050ce:	699b      	ldr	r3, [r3, #24]
 80050d0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80050d4:	6a3b      	ldr	r3, [r7, #32]
 80050d6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80050d8:	6a3b      	ldr	r3, [r7, #32]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d10a      	bne.n	80050fa <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	69fa      	ldr	r2, [r7, #28]
 80050ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80050f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80050f6:	6053      	str	r3, [r2, #4]
            break;
 80050f8:	e008      	b.n	800510c <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80050fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050fc:	3301      	adds	r3, #1
 80050fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	791b      	ldrb	r3, [r3, #4]
 8005104:	461a      	mov	r2, r3
 8005106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005108:	4293      	cmp	r3, r2
 800510a:	d3b3      	bcc.n	8005074 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	695a      	ldr	r2, [r3, #20]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800511a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4618      	mov	r0, r3
 8005122:	f004 f9c9 	bl	80094b8 <USB_ReadInterrupts>
 8005126:	4603      	mov	r3, r0
 8005128:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800512c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005130:	d10a      	bne.n	8005148 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f006 fe48 	bl	800bdc8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	695a      	ldr	r2, [r3, #20]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005146:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4618      	mov	r0, r3
 800514e:	f004 f9b3 	bl	80094b8 <USB_ReadInterrupts>
 8005152:	4603      	mov	r3, r0
 8005154:	f003 0304 	and.w	r3, r3, #4
 8005158:	2b04      	cmp	r3, #4
 800515a:	d115      	bne.n	8005188 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005164:	69bb      	ldr	r3, [r7, #24]
 8005166:	f003 0304 	and.w	r3, r3, #4
 800516a:	2b00      	cmp	r3, #0
 800516c:	d002      	beq.n	8005174 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f006 fe38 	bl	800bde4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	6859      	ldr	r1, [r3, #4]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	69ba      	ldr	r2, [r7, #24]
 8005180:	430a      	orrs	r2, r1
 8005182:	605a      	str	r2, [r3, #4]
 8005184:	e000      	b.n	8005188 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005186:	bf00      	nop
    }
  }
}
 8005188:	3734      	adds	r7, #52	@ 0x34
 800518a:	46bd      	mov	sp, r7
 800518c:	bd90      	pop	{r4, r7, pc}

0800518e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800518e:	b580      	push	{r7, lr}
 8005190:	b082      	sub	sp, #8
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]
 8005196:	460b      	mov	r3, r1
 8005198:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d101      	bne.n	80051a8 <HAL_PCD_SetAddress+0x1a>
 80051a4:	2302      	movs	r3, #2
 80051a6:	e012      	b.n	80051ce <HAL_PCD_SetAddress+0x40>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	78fa      	ldrb	r2, [r7, #3]
 80051b4:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	78fa      	ldrb	r2, [r7, #3]
 80051bc:	4611      	mov	r1, r2
 80051be:	4618      	mov	r0, r3
 80051c0:	f004 f912 	bl	80093e8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80051cc:	2300      	movs	r3, #0
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3708      	adds	r7, #8
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}

080051d6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80051d6:	b580      	push	{r7, lr}
 80051d8:	b084      	sub	sp, #16
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
 80051de:	4608      	mov	r0, r1
 80051e0:	4611      	mov	r1, r2
 80051e2:	461a      	mov	r2, r3
 80051e4:	4603      	mov	r3, r0
 80051e6:	70fb      	strb	r3, [r7, #3]
 80051e8:	460b      	mov	r3, r1
 80051ea:	803b      	strh	r3, [r7, #0]
 80051ec:	4613      	mov	r3, r2
 80051ee:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80051f0:	2300      	movs	r3, #0
 80051f2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80051f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	da0f      	bge.n	800521c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80051fc:	78fb      	ldrb	r3, [r7, #3]
 80051fe:	f003 020f 	and.w	r2, r3, #15
 8005202:	4613      	mov	r3, r2
 8005204:	00db      	lsls	r3, r3, #3
 8005206:	4413      	add	r3, r2
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	3310      	adds	r3, #16
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	4413      	add	r3, r2
 8005210:	3304      	adds	r3, #4
 8005212:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2201      	movs	r2, #1
 8005218:	705a      	strb	r2, [r3, #1]
 800521a:	e00f      	b.n	800523c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800521c:	78fb      	ldrb	r3, [r7, #3]
 800521e:	f003 020f 	and.w	r2, r3, #15
 8005222:	4613      	mov	r3, r2
 8005224:	00db      	lsls	r3, r3, #3
 8005226:	4413      	add	r3, r2
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	4413      	add	r3, r2
 8005232:	3304      	adds	r3, #4
 8005234:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800523c:	78fb      	ldrb	r3, [r7, #3]
 800523e:	f003 030f 	and.w	r3, r3, #15
 8005242:	b2da      	uxtb	r2, r3
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005248:	883b      	ldrh	r3, [r7, #0]
 800524a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	78ba      	ldrb	r2, [r7, #2]
 8005256:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	785b      	ldrb	r3, [r3, #1]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d004      	beq.n	800526a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	461a      	mov	r2, r3
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800526a:	78bb      	ldrb	r3, [r7, #2]
 800526c:	2b02      	cmp	r3, #2
 800526e:	d102      	bne.n	8005276 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2200      	movs	r2, #0
 8005274:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800527c:	2b01      	cmp	r3, #1
 800527e:	d101      	bne.n	8005284 <HAL_PCD_EP_Open+0xae>
 8005280:	2302      	movs	r3, #2
 8005282:	e00e      	b.n	80052a2 <HAL_PCD_EP_Open+0xcc>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	68f9      	ldr	r1, [r7, #12]
 8005292:	4618      	mov	r0, r3
 8005294:	f003 fa92 	bl	80087bc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80052a0:	7afb      	ldrb	r3, [r7, #11]
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3710      	adds	r7, #16
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b084      	sub	sp, #16
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
 80052b2:	460b      	mov	r3, r1
 80052b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80052b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	da0f      	bge.n	80052de <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80052be:	78fb      	ldrb	r3, [r7, #3]
 80052c0:	f003 020f 	and.w	r2, r3, #15
 80052c4:	4613      	mov	r3, r2
 80052c6:	00db      	lsls	r3, r3, #3
 80052c8:	4413      	add	r3, r2
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	3310      	adds	r3, #16
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	4413      	add	r3, r2
 80052d2:	3304      	adds	r3, #4
 80052d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2201      	movs	r2, #1
 80052da:	705a      	strb	r2, [r3, #1]
 80052dc:	e00f      	b.n	80052fe <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80052de:	78fb      	ldrb	r3, [r7, #3]
 80052e0:	f003 020f 	and.w	r2, r3, #15
 80052e4:	4613      	mov	r3, r2
 80052e6:	00db      	lsls	r3, r3, #3
 80052e8:	4413      	add	r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	4413      	add	r3, r2
 80052f4:	3304      	adds	r3, #4
 80052f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80052fe:	78fb      	ldrb	r3, [r7, #3]
 8005300:	f003 030f 	and.w	r3, r3, #15
 8005304:	b2da      	uxtb	r2, r3
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005310:	2b01      	cmp	r3, #1
 8005312:	d101      	bne.n	8005318 <HAL_PCD_EP_Close+0x6e>
 8005314:	2302      	movs	r3, #2
 8005316:	e00e      	b.n	8005336 <HAL_PCD_EP_Close+0x8c>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68f9      	ldr	r1, [r7, #12]
 8005326:	4618      	mov	r0, r3
 8005328:	f003 fad0 	bl	80088cc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005334:	2300      	movs	r3, #0
}
 8005336:	4618      	mov	r0, r3
 8005338:	3710      	adds	r7, #16
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}

0800533e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800533e:	b580      	push	{r7, lr}
 8005340:	b086      	sub	sp, #24
 8005342:	af00      	add	r7, sp, #0
 8005344:	60f8      	str	r0, [r7, #12]
 8005346:	607a      	str	r2, [r7, #4]
 8005348:	603b      	str	r3, [r7, #0]
 800534a:	460b      	mov	r3, r1
 800534c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800534e:	7afb      	ldrb	r3, [r7, #11]
 8005350:	f003 020f 	and.w	r2, r3, #15
 8005354:	4613      	mov	r3, r2
 8005356:	00db      	lsls	r3, r3, #3
 8005358:	4413      	add	r3, r2
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005360:	68fa      	ldr	r2, [r7, #12]
 8005362:	4413      	add	r3, r2
 8005364:	3304      	adds	r3, #4
 8005366:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	687a      	ldr	r2, [r7, #4]
 800536c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	683a      	ldr	r2, [r7, #0]
 8005372:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	2200      	movs	r2, #0
 8005378:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	2200      	movs	r2, #0
 800537e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005380:	7afb      	ldrb	r3, [r7, #11]
 8005382:	f003 030f 	and.w	r3, r3, #15
 8005386:	b2da      	uxtb	r2, r3
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	799b      	ldrb	r3, [r3, #6]
 8005390:	2b01      	cmp	r3, #1
 8005392:	d102      	bne.n	800539a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6818      	ldr	r0, [r3, #0]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	799b      	ldrb	r3, [r3, #6]
 80053a2:	461a      	mov	r2, r3
 80053a4:	6979      	ldr	r1, [r7, #20]
 80053a6:	f003 fb6d 	bl	8008a84 <USB_EPStartXfer>

  return HAL_OK;
 80053aa:	2300      	movs	r3, #0
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3718      	adds	r7, #24
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	460b      	mov	r3, r1
 80053be:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80053c0:	78fb      	ldrb	r3, [r7, #3]
 80053c2:	f003 020f 	and.w	r2, r3, #15
 80053c6:	6879      	ldr	r1, [r7, #4]
 80053c8:	4613      	mov	r3, r2
 80053ca:	00db      	lsls	r3, r3, #3
 80053cc:	4413      	add	r3, r2
 80053ce:	009b      	lsls	r3, r3, #2
 80053d0:	440b      	add	r3, r1
 80053d2:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80053d6:	681b      	ldr	r3, [r3, #0]
}
 80053d8:	4618      	mov	r0, r3
 80053da:	370c      	adds	r7, #12
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr

080053e4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b086      	sub	sp, #24
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	60f8      	str	r0, [r7, #12]
 80053ec:	607a      	str	r2, [r7, #4]
 80053ee:	603b      	str	r3, [r7, #0]
 80053f0:	460b      	mov	r3, r1
 80053f2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053f4:	7afb      	ldrb	r3, [r7, #11]
 80053f6:	f003 020f 	and.w	r2, r3, #15
 80053fa:	4613      	mov	r3, r2
 80053fc:	00db      	lsls	r3, r3, #3
 80053fe:	4413      	add	r3, r2
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	3310      	adds	r3, #16
 8005404:	68fa      	ldr	r2, [r7, #12]
 8005406:	4413      	add	r3, r2
 8005408:	3304      	adds	r3, #4
 800540a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	683a      	ldr	r2, [r7, #0]
 8005416:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	2200      	movs	r2, #0
 800541c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	2201      	movs	r2, #1
 8005422:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005424:	7afb      	ldrb	r3, [r7, #11]
 8005426:	f003 030f 	and.w	r3, r3, #15
 800542a:	b2da      	uxtb	r2, r3
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	799b      	ldrb	r3, [r3, #6]
 8005434:	2b01      	cmp	r3, #1
 8005436:	d102      	bne.n	800543e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6818      	ldr	r0, [r3, #0]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	799b      	ldrb	r3, [r3, #6]
 8005446:	461a      	mov	r2, r3
 8005448:	6979      	ldr	r1, [r7, #20]
 800544a:	f003 fb1b 	bl	8008a84 <USB_EPStartXfer>

  return HAL_OK;
 800544e:	2300      	movs	r3, #0
}
 8005450:	4618      	mov	r0, r3
 8005452:	3718      	adds	r7, #24
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}

08005458 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	460b      	mov	r3, r1
 8005462:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005464:	78fb      	ldrb	r3, [r7, #3]
 8005466:	f003 030f 	and.w	r3, r3, #15
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	7912      	ldrb	r2, [r2, #4]
 800546e:	4293      	cmp	r3, r2
 8005470:	d901      	bls.n	8005476 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e04f      	b.n	8005516 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005476:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800547a:	2b00      	cmp	r3, #0
 800547c:	da0f      	bge.n	800549e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800547e:	78fb      	ldrb	r3, [r7, #3]
 8005480:	f003 020f 	and.w	r2, r3, #15
 8005484:	4613      	mov	r3, r2
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	4413      	add	r3, r2
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	3310      	adds	r3, #16
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	4413      	add	r3, r2
 8005492:	3304      	adds	r3, #4
 8005494:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2201      	movs	r2, #1
 800549a:	705a      	strb	r2, [r3, #1]
 800549c:	e00d      	b.n	80054ba <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800549e:	78fa      	ldrb	r2, [r7, #3]
 80054a0:	4613      	mov	r3, r2
 80054a2:	00db      	lsls	r3, r3, #3
 80054a4:	4413      	add	r3, r2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	4413      	add	r3, r2
 80054b0:	3304      	adds	r3, #4
 80054b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2201      	movs	r2, #1
 80054be:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80054c0:	78fb      	ldrb	r3, [r7, #3]
 80054c2:	f003 030f 	and.w	r3, r3, #15
 80054c6:	b2da      	uxtb	r2, r3
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d101      	bne.n	80054da <HAL_PCD_EP_SetStall+0x82>
 80054d6:	2302      	movs	r3, #2
 80054d8:	e01d      	b.n	8005516 <HAL_PCD_EP_SetStall+0xbe>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2201      	movs	r2, #1
 80054de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	68f9      	ldr	r1, [r7, #12]
 80054e8:	4618      	mov	r0, r3
 80054ea:	f003 fea9 	bl	8009240 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80054ee:	78fb      	ldrb	r3, [r7, #3]
 80054f0:	f003 030f 	and.w	r3, r3, #15
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d109      	bne.n	800550c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6818      	ldr	r0, [r3, #0]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	7999      	ldrb	r1, [r3, #6]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005506:	461a      	mov	r2, r3
 8005508:	f004 f89a 	bl	8009640 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2200      	movs	r2, #0
 8005510:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005514:	2300      	movs	r3, #0
}
 8005516:	4618      	mov	r0, r3
 8005518:	3710      	adds	r7, #16
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}

0800551e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800551e:	b580      	push	{r7, lr}
 8005520:	b084      	sub	sp, #16
 8005522:	af00      	add	r7, sp, #0
 8005524:	6078      	str	r0, [r7, #4]
 8005526:	460b      	mov	r3, r1
 8005528:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800552a:	78fb      	ldrb	r3, [r7, #3]
 800552c:	f003 030f 	and.w	r3, r3, #15
 8005530:	687a      	ldr	r2, [r7, #4]
 8005532:	7912      	ldrb	r2, [r2, #4]
 8005534:	4293      	cmp	r3, r2
 8005536:	d901      	bls.n	800553c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e042      	b.n	80055c2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800553c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005540:	2b00      	cmp	r3, #0
 8005542:	da0f      	bge.n	8005564 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005544:	78fb      	ldrb	r3, [r7, #3]
 8005546:	f003 020f 	and.w	r2, r3, #15
 800554a:	4613      	mov	r3, r2
 800554c:	00db      	lsls	r3, r3, #3
 800554e:	4413      	add	r3, r2
 8005550:	009b      	lsls	r3, r3, #2
 8005552:	3310      	adds	r3, #16
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	4413      	add	r3, r2
 8005558:	3304      	adds	r3, #4
 800555a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2201      	movs	r2, #1
 8005560:	705a      	strb	r2, [r3, #1]
 8005562:	e00f      	b.n	8005584 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005564:	78fb      	ldrb	r3, [r7, #3]
 8005566:	f003 020f 	and.w	r2, r3, #15
 800556a:	4613      	mov	r3, r2
 800556c:	00db      	lsls	r3, r3, #3
 800556e:	4413      	add	r3, r2
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	4413      	add	r3, r2
 800557a:	3304      	adds	r3, #4
 800557c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2200      	movs	r2, #0
 8005588:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800558a:	78fb      	ldrb	r3, [r7, #3]
 800558c:	f003 030f 	and.w	r3, r3, #15
 8005590:	b2da      	uxtb	r2, r3
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800559c:	2b01      	cmp	r3, #1
 800559e:	d101      	bne.n	80055a4 <HAL_PCD_EP_ClrStall+0x86>
 80055a0:	2302      	movs	r3, #2
 80055a2:	e00e      	b.n	80055c2 <HAL_PCD_EP_ClrStall+0xa4>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	68f9      	ldr	r1, [r7, #12]
 80055b2:	4618      	mov	r0, r3
 80055b4:	f003 feb2 	bl	800931c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3710      	adds	r7, #16
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}

080055ca <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80055ca:	b580      	push	{r7, lr}
 80055cc:	b084      	sub	sp, #16
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	6078      	str	r0, [r7, #4]
 80055d2:	460b      	mov	r3, r1
 80055d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80055d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	da0c      	bge.n	80055f8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80055de:	78fb      	ldrb	r3, [r7, #3]
 80055e0:	f003 020f 	and.w	r2, r3, #15
 80055e4:	4613      	mov	r3, r2
 80055e6:	00db      	lsls	r3, r3, #3
 80055e8:	4413      	add	r3, r2
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	3310      	adds	r3, #16
 80055ee:	687a      	ldr	r2, [r7, #4]
 80055f0:	4413      	add	r3, r2
 80055f2:	3304      	adds	r3, #4
 80055f4:	60fb      	str	r3, [r7, #12]
 80055f6:	e00c      	b.n	8005612 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80055f8:	78fb      	ldrb	r3, [r7, #3]
 80055fa:	f003 020f 	and.w	r2, r3, #15
 80055fe:	4613      	mov	r3, r2
 8005600:	00db      	lsls	r3, r3, #3
 8005602:	4413      	add	r3, r2
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800560a:	687a      	ldr	r2, [r7, #4]
 800560c:	4413      	add	r3, r2
 800560e:	3304      	adds	r3, #4
 8005610:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	68f9      	ldr	r1, [r7, #12]
 8005618:	4618      	mov	r0, r3
 800561a:	f003 fcd1 	bl	8008fc0 <USB_EPStopXfer>
 800561e:	4603      	mov	r3, r0
 8005620:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005622:	7afb      	ldrb	r3, [r7, #11]
}
 8005624:	4618      	mov	r0, r3
 8005626:	3710      	adds	r7, #16
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b08a      	sub	sp, #40	@ 0x28
 8005630:	af02      	add	r7, sp, #8
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005640:	683a      	ldr	r2, [r7, #0]
 8005642:	4613      	mov	r3, r2
 8005644:	00db      	lsls	r3, r3, #3
 8005646:	4413      	add	r3, r2
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	3310      	adds	r3, #16
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	4413      	add	r3, r2
 8005650:	3304      	adds	r3, #4
 8005652:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	695a      	ldr	r2, [r3, #20]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	691b      	ldr	r3, [r3, #16]
 800565c:	429a      	cmp	r2, r3
 800565e:	d901      	bls.n	8005664 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	e06b      	b.n	800573c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	691a      	ldr	r2, [r3, #16]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	695b      	ldr	r3, [r3, #20]
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	69fa      	ldr	r2, [r7, #28]
 8005676:	429a      	cmp	r2, r3
 8005678:	d902      	bls.n	8005680 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005680:	69fb      	ldr	r3, [r7, #28]
 8005682:	3303      	adds	r3, #3
 8005684:	089b      	lsrs	r3, r3, #2
 8005686:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005688:	e02a      	b.n	80056e0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	691a      	ldr	r2, [r3, #16]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	1ad3      	subs	r3, r2, r3
 8005694:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	69fa      	ldr	r2, [r7, #28]
 800569c:	429a      	cmp	r2, r3
 800569e:	d902      	bls.n	80056a6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	3303      	adds	r3, #3
 80056aa:	089b      	lsrs	r3, r3, #2
 80056ac:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	68d9      	ldr	r1, [r3, #12]
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	b2da      	uxtb	r2, r3
 80056b6:	69fb      	ldr	r3, [r7, #28]
 80056b8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80056be:	9300      	str	r3, [sp, #0]
 80056c0:	4603      	mov	r3, r0
 80056c2:	6978      	ldr	r0, [r7, #20]
 80056c4:	f003 fd26 	bl	8009114 <USB_WritePacket>

    ep->xfer_buff  += len;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	68da      	ldr	r2, [r3, #12]
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	441a      	add	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	695a      	ldr	r2, [r3, #20]
 80056d8:	69fb      	ldr	r3, [r7, #28]
 80056da:	441a      	add	r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	015a      	lsls	r2, r3, #5
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	4413      	add	r3, r2
 80056e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056ec:	699b      	ldr	r3, [r3, #24]
 80056ee:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80056f0:	69ba      	ldr	r2, [r7, #24]
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d809      	bhi.n	800570a <PCD_WriteEmptyTxFifo+0xde>
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	695a      	ldr	r2, [r3, #20]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80056fe:	429a      	cmp	r2, r3
 8005700:	d203      	bcs.n	800570a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	691b      	ldr	r3, [r3, #16]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1bf      	bne.n	800568a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	691a      	ldr	r2, [r3, #16]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	695b      	ldr	r3, [r3, #20]
 8005712:	429a      	cmp	r2, r3
 8005714:	d811      	bhi.n	800573a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	f003 030f 	and.w	r3, r3, #15
 800571c:	2201      	movs	r2, #1
 800571e:	fa02 f303 	lsl.w	r3, r2, r3
 8005722:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800572a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	43db      	mvns	r3, r3
 8005730:	6939      	ldr	r1, [r7, #16]
 8005732:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005736:	4013      	ands	r3, r2
 8005738:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800573a:	2300      	movs	r3, #0
}
 800573c:	4618      	mov	r0, r3
 800573e:	3720      	adds	r7, #32
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}

08005744 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b088      	sub	sp, #32
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005754:	69fb      	ldr	r3, [r7, #28]
 8005756:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005758:	69fb      	ldr	r3, [r7, #28]
 800575a:	333c      	adds	r3, #60	@ 0x3c
 800575c:	3304      	adds	r3, #4
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	015a      	lsls	r2, r3, #5
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	4413      	add	r3, r2
 800576a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	799b      	ldrb	r3, [r3, #6]
 8005776:	2b01      	cmp	r3, #1
 8005778:	d17b      	bne.n	8005872 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	f003 0308 	and.w	r3, r3, #8
 8005780:	2b00      	cmp	r3, #0
 8005782:	d015      	beq.n	80057b0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	4a61      	ldr	r2, [pc, #388]	@ (800590c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005788:	4293      	cmp	r3, r2
 800578a:	f240 80b9 	bls.w	8005900 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005794:	2b00      	cmp	r3, #0
 8005796:	f000 80b3 	beq.w	8005900 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	015a      	lsls	r2, r3, #5
 800579e:	69bb      	ldr	r3, [r7, #24]
 80057a0:	4413      	add	r3, r2
 80057a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057a6:	461a      	mov	r2, r3
 80057a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057ac:	6093      	str	r3, [r2, #8]
 80057ae:	e0a7      	b.n	8005900 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	f003 0320 	and.w	r3, r3, #32
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d009      	beq.n	80057ce <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	015a      	lsls	r2, r3, #5
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	4413      	add	r3, r2
 80057c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057c6:	461a      	mov	r2, r3
 80057c8:	2320      	movs	r3, #32
 80057ca:	6093      	str	r3, [r2, #8]
 80057cc:	e098      	b.n	8005900 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	f040 8093 	bne.w	8005900 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	4a4b      	ldr	r2, [pc, #300]	@ (800590c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d90f      	bls.n	8005802 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d00a      	beq.n	8005802 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	015a      	lsls	r2, r3, #5
 80057f0:	69bb      	ldr	r3, [r7, #24]
 80057f2:	4413      	add	r3, r2
 80057f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057f8:	461a      	mov	r2, r3
 80057fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057fe:	6093      	str	r3, [r2, #8]
 8005800:	e07e      	b.n	8005900 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005802:	683a      	ldr	r2, [r7, #0]
 8005804:	4613      	mov	r3, r2
 8005806:	00db      	lsls	r3, r3, #3
 8005808:	4413      	add	r3, r2
 800580a:	009b      	lsls	r3, r3, #2
 800580c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	4413      	add	r3, r2
 8005814:	3304      	adds	r3, #4
 8005816:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6a1a      	ldr	r2, [r3, #32]
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	0159      	lsls	r1, r3, #5
 8005820:	69bb      	ldr	r3, [r7, #24]
 8005822:	440b      	add	r3, r1
 8005824:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005828:	691b      	ldr	r3, [r3, #16]
 800582a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800582e:	1ad2      	subs	r2, r2, r3
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d114      	bne.n	8005864 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d109      	bne.n	8005856 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6818      	ldr	r0, [r3, #0]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800584c:	461a      	mov	r2, r3
 800584e:	2101      	movs	r1, #1
 8005850:	f003 fef6 	bl	8009640 <USB_EP0_OutStart>
 8005854:	e006      	b.n	8005864 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	68da      	ldr	r2, [r3, #12]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	695b      	ldr	r3, [r3, #20]
 800585e:	441a      	add	r2, r3
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	b2db      	uxtb	r3, r3
 8005868:	4619      	mov	r1, r3
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f006 f9e8 	bl	800bc40 <HAL_PCD_DataOutStageCallback>
 8005870:	e046      	b.n	8005900 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	4a26      	ldr	r2, [pc, #152]	@ (8005910 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d124      	bne.n	80058c4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005880:	2b00      	cmp	r3, #0
 8005882:	d00a      	beq.n	800589a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	015a      	lsls	r2, r3, #5
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	4413      	add	r3, r2
 800588c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005890:	461a      	mov	r2, r3
 8005892:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005896:	6093      	str	r3, [r2, #8]
 8005898:	e032      	b.n	8005900 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	f003 0320 	and.w	r3, r3, #32
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d008      	beq.n	80058b6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	015a      	lsls	r2, r3, #5
 80058a8:	69bb      	ldr	r3, [r7, #24]
 80058aa:	4413      	add	r3, r2
 80058ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058b0:	461a      	mov	r2, r3
 80058b2:	2320      	movs	r3, #32
 80058b4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	4619      	mov	r1, r3
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f006 f9bf 	bl	800bc40 <HAL_PCD_DataOutStageCallback>
 80058c2:	e01d      	b.n	8005900 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d114      	bne.n	80058f4 <PCD_EP_OutXfrComplete_int+0x1b0>
 80058ca:	6879      	ldr	r1, [r7, #4]
 80058cc:	683a      	ldr	r2, [r7, #0]
 80058ce:	4613      	mov	r3, r2
 80058d0:	00db      	lsls	r3, r3, #3
 80058d2:	4413      	add	r3, r2
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	440b      	add	r3, r1
 80058d8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d108      	bne.n	80058f4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6818      	ldr	r0, [r3, #0]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80058ec:	461a      	mov	r2, r3
 80058ee:	2100      	movs	r1, #0
 80058f0:	f003 fea6 	bl	8009640 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	4619      	mov	r1, r3
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f006 f9a0 	bl	800bc40 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3720      	adds	r7, #32
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	4f54300a 	.word	0x4f54300a
 8005910:	4f54310a 	.word	0x4f54310a

08005914 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b086      	sub	sp, #24
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	333c      	adds	r3, #60	@ 0x3c
 800592c:	3304      	adds	r3, #4
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	015a      	lsls	r2, r3, #5
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	4413      	add	r3, r2
 800593a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	4a15      	ldr	r2, [pc, #84]	@ (800599c <PCD_EP_OutSetupPacket_int+0x88>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d90e      	bls.n	8005968 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005950:	2b00      	cmp	r3, #0
 8005952:	d009      	beq.n	8005968 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	015a      	lsls	r2, r3, #5
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	4413      	add	r3, r2
 800595c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005960:	461a      	mov	r2, r3
 8005962:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005966:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f006 f957 	bl	800bc1c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	4a0a      	ldr	r2, [pc, #40]	@ (800599c <PCD_EP_OutSetupPacket_int+0x88>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d90c      	bls.n	8005990 <PCD_EP_OutSetupPacket_int+0x7c>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	799b      	ldrb	r3, [r3, #6]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d108      	bne.n	8005990 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6818      	ldr	r0, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005988:	461a      	mov	r2, r3
 800598a:	2101      	movs	r1, #1
 800598c:	f003 fe58 	bl	8009640 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3718      	adds	r7, #24
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}
 800599a:	bf00      	nop
 800599c:	4f54300a 	.word	0x4f54300a

080059a0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	460b      	mov	r3, r1
 80059aa:	70fb      	strb	r3, [r7, #3]
 80059ac:	4613      	mov	r3, r2
 80059ae:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059b6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80059b8:	78fb      	ldrb	r3, [r7, #3]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d107      	bne.n	80059ce <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80059be:	883b      	ldrh	r3, [r7, #0]
 80059c0:	0419      	lsls	r1, r3, #16
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	430a      	orrs	r2, r1
 80059ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80059cc:	e028      	b.n	8005a20 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059d4:	0c1b      	lsrs	r3, r3, #16
 80059d6:	68ba      	ldr	r2, [r7, #8]
 80059d8:	4413      	add	r3, r2
 80059da:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80059dc:	2300      	movs	r3, #0
 80059de:	73fb      	strb	r3, [r7, #15]
 80059e0:	e00d      	b.n	80059fe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	7bfb      	ldrb	r3, [r7, #15]
 80059e8:	3340      	adds	r3, #64	@ 0x40
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	4413      	add	r3, r2
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	0c1b      	lsrs	r3, r3, #16
 80059f2:	68ba      	ldr	r2, [r7, #8]
 80059f4:	4413      	add	r3, r2
 80059f6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80059f8:	7bfb      	ldrb	r3, [r7, #15]
 80059fa:	3301      	adds	r3, #1
 80059fc:	73fb      	strb	r3, [r7, #15]
 80059fe:	7bfa      	ldrb	r2, [r7, #15]
 8005a00:	78fb      	ldrb	r3, [r7, #3]
 8005a02:	3b01      	subs	r3, #1
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d3ec      	bcc.n	80059e2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005a08:	883b      	ldrh	r3, [r7, #0]
 8005a0a:	0418      	lsls	r0, r3, #16
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6819      	ldr	r1, [r3, #0]
 8005a10:	78fb      	ldrb	r3, [r7, #3]
 8005a12:	3b01      	subs	r3, #1
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	4302      	orrs	r2, r0
 8005a18:	3340      	adds	r3, #64	@ 0x40
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	440b      	add	r3, r1
 8005a1e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005a20:	2300      	movs	r3, #0
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3714      	adds	r7, #20
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr

08005a2e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005a2e:	b480      	push	{r7}
 8005a30:	b083      	sub	sp, #12
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
 8005a36:	460b      	mov	r3, r1
 8005a38:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	887a      	ldrh	r2, [r7, #2]
 8005a40:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005a42:	2300      	movs	r3, #0
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	370c      	adds	r7, #12
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr

08005a50 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	460b      	mov	r3, r1
 8005a5a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005a5c:	bf00      	nop
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr

08005a68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b086      	sub	sp, #24
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d101      	bne.n	8005a7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e267      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f003 0301 	and.w	r3, r3, #1
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d075      	beq.n	8005b72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005a86:	4b88      	ldr	r3, [pc, #544]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	f003 030c 	and.w	r3, r3, #12
 8005a8e:	2b04      	cmp	r3, #4
 8005a90:	d00c      	beq.n	8005aac <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a92:	4b85      	ldr	r3, [pc, #532]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005a9a:	2b08      	cmp	r3, #8
 8005a9c:	d112      	bne.n	8005ac4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a9e:	4b82      	ldr	r3, [pc, #520]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005aa6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005aaa:	d10b      	bne.n	8005ac4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005aac:	4b7e      	ldr	r3, [pc, #504]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d05b      	beq.n	8005b70 <HAL_RCC_OscConfig+0x108>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d157      	bne.n	8005b70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e242      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005acc:	d106      	bne.n	8005adc <HAL_RCC_OscConfig+0x74>
 8005ace:	4b76      	ldr	r3, [pc, #472]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a75      	ldr	r2, [pc, #468]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005ad4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ad8:	6013      	str	r3, [r2, #0]
 8005ada:	e01d      	b.n	8005b18 <HAL_RCC_OscConfig+0xb0>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ae4:	d10c      	bne.n	8005b00 <HAL_RCC_OscConfig+0x98>
 8005ae6:	4b70      	ldr	r3, [pc, #448]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a6f      	ldr	r2, [pc, #444]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005aec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005af0:	6013      	str	r3, [r2, #0]
 8005af2:	4b6d      	ldr	r3, [pc, #436]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a6c      	ldr	r2, [pc, #432]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005af8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005afc:	6013      	str	r3, [r2, #0]
 8005afe:	e00b      	b.n	8005b18 <HAL_RCC_OscConfig+0xb0>
 8005b00:	4b69      	ldr	r3, [pc, #420]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a68      	ldr	r2, [pc, #416]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005b06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b0a:	6013      	str	r3, [r2, #0]
 8005b0c:	4b66      	ldr	r3, [pc, #408]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a65      	ldr	r2, [pc, #404]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005b12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d013      	beq.n	8005b48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b20:	f7fd fbc8 	bl	80032b4 <HAL_GetTick>
 8005b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b26:	e008      	b.n	8005b3a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b28:	f7fd fbc4 	bl	80032b4 <HAL_GetTick>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	2b64      	cmp	r3, #100	@ 0x64
 8005b34:	d901      	bls.n	8005b3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b36:	2303      	movs	r3, #3
 8005b38:	e207      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b3a:	4b5b      	ldr	r3, [pc, #364]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d0f0      	beq.n	8005b28 <HAL_RCC_OscConfig+0xc0>
 8005b46:	e014      	b.n	8005b72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b48:	f7fd fbb4 	bl	80032b4 <HAL_GetTick>
 8005b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b4e:	e008      	b.n	8005b62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b50:	f7fd fbb0 	bl	80032b4 <HAL_GetTick>
 8005b54:	4602      	mov	r2, r0
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	2b64      	cmp	r3, #100	@ 0x64
 8005b5c:	d901      	bls.n	8005b62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e1f3      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b62:	4b51      	ldr	r3, [pc, #324]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d1f0      	bne.n	8005b50 <HAL_RCC_OscConfig+0xe8>
 8005b6e:	e000      	b.n	8005b72 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 0302 	and.w	r3, r3, #2
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d063      	beq.n	8005c46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005b7e:	4b4a      	ldr	r3, [pc, #296]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	f003 030c 	and.w	r3, r3, #12
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d00b      	beq.n	8005ba2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b8a:	4b47      	ldr	r3, [pc, #284]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005b92:	2b08      	cmp	r3, #8
 8005b94:	d11c      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b96:	4b44      	ldr	r3, [pc, #272]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d116      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ba2:	4b41      	ldr	r3, [pc, #260]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 0302 	and.w	r3, r3, #2
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d005      	beq.n	8005bba <HAL_RCC_OscConfig+0x152>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	68db      	ldr	r3, [r3, #12]
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d001      	beq.n	8005bba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e1c7      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bba:	4b3b      	ldr	r3, [pc, #236]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	00db      	lsls	r3, r3, #3
 8005bc8:	4937      	ldr	r1, [pc, #220]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bce:	e03a      	b.n	8005c46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d020      	beq.n	8005c1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005bd8:	4b34      	ldr	r3, [pc, #208]	@ (8005cac <HAL_RCC_OscConfig+0x244>)
 8005bda:	2201      	movs	r2, #1
 8005bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bde:	f7fd fb69 	bl	80032b4 <HAL_GetTick>
 8005be2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005be4:	e008      	b.n	8005bf8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005be6:	f7fd fb65 	bl	80032b4 <HAL_GetTick>
 8005bea:	4602      	mov	r2, r0
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	2b02      	cmp	r3, #2
 8005bf2:	d901      	bls.n	8005bf8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005bf4:	2303      	movs	r3, #3
 8005bf6:	e1a8      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bf8:	4b2b      	ldr	r3, [pc, #172]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0302 	and.w	r3, r3, #2
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d0f0      	beq.n	8005be6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c04:	4b28      	ldr	r3, [pc, #160]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	00db      	lsls	r3, r3, #3
 8005c12:	4925      	ldr	r1, [pc, #148]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005c14:	4313      	orrs	r3, r2
 8005c16:	600b      	str	r3, [r1, #0]
 8005c18:	e015      	b.n	8005c46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c1a:	4b24      	ldr	r3, [pc, #144]	@ (8005cac <HAL_RCC_OscConfig+0x244>)
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c20:	f7fd fb48 	bl	80032b4 <HAL_GetTick>
 8005c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c26:	e008      	b.n	8005c3a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c28:	f7fd fb44 	bl	80032b4 <HAL_GetTick>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	1ad3      	subs	r3, r2, r3
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d901      	bls.n	8005c3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e187      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 0302 	and.w	r3, r3, #2
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d1f0      	bne.n	8005c28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0308 	and.w	r3, r3, #8
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d036      	beq.n	8005cc0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	695b      	ldr	r3, [r3, #20]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d016      	beq.n	8005c88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c5a:	4b15      	ldr	r3, [pc, #84]	@ (8005cb0 <HAL_RCC_OscConfig+0x248>)
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c60:	f7fd fb28 	bl	80032b4 <HAL_GetTick>
 8005c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c66:	e008      	b.n	8005c7a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c68:	f7fd fb24 	bl	80032b4 <HAL_GetTick>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	1ad3      	subs	r3, r2, r3
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d901      	bls.n	8005c7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c76:	2303      	movs	r3, #3
 8005c78:	e167      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8005ca8 <HAL_RCC_OscConfig+0x240>)
 8005c7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c7e:	f003 0302 	and.w	r3, r3, #2
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d0f0      	beq.n	8005c68 <HAL_RCC_OscConfig+0x200>
 8005c86:	e01b      	b.n	8005cc0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c88:	4b09      	ldr	r3, [pc, #36]	@ (8005cb0 <HAL_RCC_OscConfig+0x248>)
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c8e:	f7fd fb11 	bl	80032b4 <HAL_GetTick>
 8005c92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c94:	e00e      	b.n	8005cb4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c96:	f7fd fb0d 	bl	80032b4 <HAL_GetTick>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	1ad3      	subs	r3, r2, r3
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	d907      	bls.n	8005cb4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005ca4:	2303      	movs	r3, #3
 8005ca6:	e150      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
 8005ca8:	40023800 	.word	0x40023800
 8005cac:	42470000 	.word	0x42470000
 8005cb0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cb4:	4b88      	ldr	r3, [pc, #544]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005cb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cb8:	f003 0302 	and.w	r3, r3, #2
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d1ea      	bne.n	8005c96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 0304 	and.w	r3, r3, #4
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	f000 8097 	beq.w	8005dfc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cd2:	4b81      	ldr	r3, [pc, #516]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d10f      	bne.n	8005cfe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cde:	2300      	movs	r3, #0
 8005ce0:	60bb      	str	r3, [r7, #8]
 8005ce2:	4b7d      	ldr	r3, [pc, #500]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ce6:	4a7c      	ldr	r2, [pc, #496]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005ce8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cec:	6413      	str	r3, [r2, #64]	@ 0x40
 8005cee:	4b7a      	ldr	r3, [pc, #488]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cf6:	60bb      	str	r3, [r7, #8]
 8005cf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cfe:	4b77      	ldr	r3, [pc, #476]	@ (8005edc <HAL_RCC_OscConfig+0x474>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d118      	bne.n	8005d3c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d0a:	4b74      	ldr	r3, [pc, #464]	@ (8005edc <HAL_RCC_OscConfig+0x474>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a73      	ldr	r2, [pc, #460]	@ (8005edc <HAL_RCC_OscConfig+0x474>)
 8005d10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d16:	f7fd facd 	bl	80032b4 <HAL_GetTick>
 8005d1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d1c:	e008      	b.n	8005d30 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d1e:	f7fd fac9 	bl	80032b4 <HAL_GetTick>
 8005d22:	4602      	mov	r2, r0
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	2b02      	cmp	r3, #2
 8005d2a:	d901      	bls.n	8005d30 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	e10c      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d30:	4b6a      	ldr	r3, [pc, #424]	@ (8005edc <HAL_RCC_OscConfig+0x474>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d0f0      	beq.n	8005d1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d106      	bne.n	8005d52 <HAL_RCC_OscConfig+0x2ea>
 8005d44:	4b64      	ldr	r3, [pc, #400]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005d46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d48:	4a63      	ldr	r2, [pc, #396]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005d4a:	f043 0301 	orr.w	r3, r3, #1
 8005d4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d50:	e01c      	b.n	8005d8c <HAL_RCC_OscConfig+0x324>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	2b05      	cmp	r3, #5
 8005d58:	d10c      	bne.n	8005d74 <HAL_RCC_OscConfig+0x30c>
 8005d5a:	4b5f      	ldr	r3, [pc, #380]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d5e:	4a5e      	ldr	r2, [pc, #376]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005d60:	f043 0304 	orr.w	r3, r3, #4
 8005d64:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d66:	4b5c      	ldr	r3, [pc, #368]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005d68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d6a:	4a5b      	ldr	r2, [pc, #364]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005d6c:	f043 0301 	orr.w	r3, r3, #1
 8005d70:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d72:	e00b      	b.n	8005d8c <HAL_RCC_OscConfig+0x324>
 8005d74:	4b58      	ldr	r3, [pc, #352]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005d76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d78:	4a57      	ldr	r2, [pc, #348]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005d7a:	f023 0301 	bic.w	r3, r3, #1
 8005d7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d80:	4b55      	ldr	r3, [pc, #340]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005d82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d84:	4a54      	ldr	r2, [pc, #336]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005d86:	f023 0304 	bic.w	r3, r3, #4
 8005d8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d015      	beq.n	8005dc0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d94:	f7fd fa8e 	bl	80032b4 <HAL_GetTick>
 8005d98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d9a:	e00a      	b.n	8005db2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d9c:	f7fd fa8a 	bl	80032b4 <HAL_GetTick>
 8005da0:	4602      	mov	r2, r0
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d901      	bls.n	8005db2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e0cb      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005db2:	4b49      	ldr	r3, [pc, #292]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005db6:	f003 0302 	and.w	r3, r3, #2
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d0ee      	beq.n	8005d9c <HAL_RCC_OscConfig+0x334>
 8005dbe:	e014      	b.n	8005dea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dc0:	f7fd fa78 	bl	80032b4 <HAL_GetTick>
 8005dc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dc6:	e00a      	b.n	8005dde <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dc8:	f7fd fa74 	bl	80032b4 <HAL_GetTick>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d901      	bls.n	8005dde <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005dda:	2303      	movs	r3, #3
 8005ddc:	e0b5      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dde:	4b3e      	ldr	r3, [pc, #248]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005de0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005de2:	f003 0302 	and.w	r3, r3, #2
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d1ee      	bne.n	8005dc8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005dea:	7dfb      	ldrb	r3, [r7, #23]
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d105      	bne.n	8005dfc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005df0:	4b39      	ldr	r3, [pc, #228]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005df4:	4a38      	ldr	r2, [pc, #224]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005df6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005dfa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	f000 80a1 	beq.w	8005f48 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e06:	4b34      	ldr	r3, [pc, #208]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	f003 030c 	and.w	r3, r3, #12
 8005e0e:	2b08      	cmp	r3, #8
 8005e10:	d05c      	beq.n	8005ecc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	699b      	ldr	r3, [r3, #24]
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	d141      	bne.n	8005e9e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e1a:	4b31      	ldr	r3, [pc, #196]	@ (8005ee0 <HAL_RCC_OscConfig+0x478>)
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e20:	f7fd fa48 	bl	80032b4 <HAL_GetTick>
 8005e24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e26:	e008      	b.n	8005e3a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e28:	f7fd fa44 	bl	80032b4 <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d901      	bls.n	8005e3a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e087      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e3a:	4b27      	ldr	r3, [pc, #156]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d1f0      	bne.n	8005e28 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	69da      	ldr	r2, [r3, #28]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6a1b      	ldr	r3, [r3, #32]
 8005e4e:	431a      	orrs	r2, r3
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e54:	019b      	lsls	r3, r3, #6
 8005e56:	431a      	orrs	r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e5c:	085b      	lsrs	r3, r3, #1
 8005e5e:	3b01      	subs	r3, #1
 8005e60:	041b      	lsls	r3, r3, #16
 8005e62:	431a      	orrs	r2, r3
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e68:	061b      	lsls	r3, r3, #24
 8005e6a:	491b      	ldr	r1, [pc, #108]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e70:	4b1b      	ldr	r3, [pc, #108]	@ (8005ee0 <HAL_RCC_OscConfig+0x478>)
 8005e72:	2201      	movs	r2, #1
 8005e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e76:	f7fd fa1d 	bl	80032b4 <HAL_GetTick>
 8005e7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e7c:	e008      	b.n	8005e90 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e7e:	f7fd fa19 	bl	80032b4 <HAL_GetTick>
 8005e82:	4602      	mov	r2, r0
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	1ad3      	subs	r3, r2, r3
 8005e88:	2b02      	cmp	r3, #2
 8005e8a:	d901      	bls.n	8005e90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e8c:	2303      	movs	r3, #3
 8005e8e:	e05c      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e90:	4b11      	ldr	r3, [pc, #68]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d0f0      	beq.n	8005e7e <HAL_RCC_OscConfig+0x416>
 8005e9c:	e054      	b.n	8005f48 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e9e:	4b10      	ldr	r3, [pc, #64]	@ (8005ee0 <HAL_RCC_OscConfig+0x478>)
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ea4:	f7fd fa06 	bl	80032b4 <HAL_GetTick>
 8005ea8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eaa:	e008      	b.n	8005ebe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005eac:	f7fd fa02 	bl	80032b4 <HAL_GetTick>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	1ad3      	subs	r3, r2, r3
 8005eb6:	2b02      	cmp	r3, #2
 8005eb8:	d901      	bls.n	8005ebe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e045      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ebe:	4b06      	ldr	r3, [pc, #24]	@ (8005ed8 <HAL_RCC_OscConfig+0x470>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d1f0      	bne.n	8005eac <HAL_RCC_OscConfig+0x444>
 8005eca:	e03d      	b.n	8005f48 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	699b      	ldr	r3, [r3, #24]
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	d107      	bne.n	8005ee4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e038      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
 8005ed8:	40023800 	.word	0x40023800
 8005edc:	40007000 	.word	0x40007000
 8005ee0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005ee4:	4b1b      	ldr	r3, [pc, #108]	@ (8005f54 <HAL_RCC_OscConfig+0x4ec>)
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d028      	beq.n	8005f44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d121      	bne.n	8005f44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	d11a      	bne.n	8005f44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f0e:	68fa      	ldr	r2, [r7, #12]
 8005f10:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005f14:	4013      	ands	r3, r2
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005f1a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d111      	bne.n	8005f44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f2a:	085b      	lsrs	r3, r3, #1
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d107      	bne.n	8005f44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f3e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d001      	beq.n	8005f48 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	e000      	b.n	8005f4a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005f48:	2300      	movs	r3, #0
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3718      	adds	r7, #24
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	40023800 	.word	0x40023800

08005f58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d101      	bne.n	8005f6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	e0cc      	b.n	8006106 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f6c:	4b68      	ldr	r3, [pc, #416]	@ (8006110 <HAL_RCC_ClockConfig+0x1b8>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 0307 	and.w	r3, r3, #7
 8005f74:	683a      	ldr	r2, [r7, #0]
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d90c      	bls.n	8005f94 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f7a:	4b65      	ldr	r3, [pc, #404]	@ (8006110 <HAL_RCC_ClockConfig+0x1b8>)
 8005f7c:	683a      	ldr	r2, [r7, #0]
 8005f7e:	b2d2      	uxtb	r2, r2
 8005f80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f82:	4b63      	ldr	r3, [pc, #396]	@ (8006110 <HAL_RCC_ClockConfig+0x1b8>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 0307 	and.w	r3, r3, #7
 8005f8a:	683a      	ldr	r2, [r7, #0]
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	d001      	beq.n	8005f94 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e0b8      	b.n	8006106 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0302 	and.w	r3, r3, #2
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d020      	beq.n	8005fe2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 0304 	and.w	r3, r3, #4
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d005      	beq.n	8005fb8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005fac:	4b59      	ldr	r3, [pc, #356]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	4a58      	ldr	r2, [pc, #352]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 8005fb2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005fb6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 0308 	and.w	r3, r3, #8
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d005      	beq.n	8005fd0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005fc4:	4b53      	ldr	r3, [pc, #332]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	4a52      	ldr	r2, [pc, #328]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 8005fca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005fce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fd0:	4b50      	ldr	r3, [pc, #320]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	494d      	ldr	r1, [pc, #308]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f003 0301 	and.w	r3, r3, #1
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d044      	beq.n	8006078 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d107      	bne.n	8006006 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ff6:	4b47      	ldr	r3, [pc, #284]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d119      	bne.n	8006036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e07f      	b.n	8006106 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	2b02      	cmp	r3, #2
 800600c:	d003      	beq.n	8006016 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006012:	2b03      	cmp	r3, #3
 8006014:	d107      	bne.n	8006026 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006016:	4b3f      	ldr	r3, [pc, #252]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800601e:	2b00      	cmp	r3, #0
 8006020:	d109      	bne.n	8006036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e06f      	b.n	8006106 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006026:	4b3b      	ldr	r3, [pc, #236]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 0302 	and.w	r3, r3, #2
 800602e:	2b00      	cmp	r3, #0
 8006030:	d101      	bne.n	8006036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	e067      	b.n	8006106 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006036:	4b37      	ldr	r3, [pc, #220]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	f023 0203 	bic.w	r2, r3, #3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	4934      	ldr	r1, [pc, #208]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 8006044:	4313      	orrs	r3, r2
 8006046:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006048:	f7fd f934 	bl	80032b4 <HAL_GetTick>
 800604c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800604e:	e00a      	b.n	8006066 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006050:	f7fd f930 	bl	80032b4 <HAL_GetTick>
 8006054:	4602      	mov	r2, r0
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800605e:	4293      	cmp	r3, r2
 8006060:	d901      	bls.n	8006066 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006062:	2303      	movs	r3, #3
 8006064:	e04f      	b.n	8006106 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006066:	4b2b      	ldr	r3, [pc, #172]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	f003 020c 	and.w	r2, r3, #12
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	429a      	cmp	r2, r3
 8006076:	d1eb      	bne.n	8006050 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006078:	4b25      	ldr	r3, [pc, #148]	@ (8006110 <HAL_RCC_ClockConfig+0x1b8>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 0307 	and.w	r3, r3, #7
 8006080:	683a      	ldr	r2, [r7, #0]
 8006082:	429a      	cmp	r2, r3
 8006084:	d20c      	bcs.n	80060a0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006086:	4b22      	ldr	r3, [pc, #136]	@ (8006110 <HAL_RCC_ClockConfig+0x1b8>)
 8006088:	683a      	ldr	r2, [r7, #0]
 800608a:	b2d2      	uxtb	r2, r2
 800608c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800608e:	4b20      	ldr	r3, [pc, #128]	@ (8006110 <HAL_RCC_ClockConfig+0x1b8>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0307 	and.w	r3, r3, #7
 8006096:	683a      	ldr	r2, [r7, #0]
 8006098:	429a      	cmp	r2, r3
 800609a:	d001      	beq.n	80060a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	e032      	b.n	8006106 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 0304 	and.w	r3, r3, #4
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d008      	beq.n	80060be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060ac:	4b19      	ldr	r3, [pc, #100]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	68db      	ldr	r3, [r3, #12]
 80060b8:	4916      	ldr	r1, [pc, #88]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 80060ba:	4313      	orrs	r3, r2
 80060bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 0308 	and.w	r3, r3, #8
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d009      	beq.n	80060de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060ca:	4b12      	ldr	r3, [pc, #72]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	00db      	lsls	r3, r3, #3
 80060d8:	490e      	ldr	r1, [pc, #56]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 80060da:	4313      	orrs	r3, r2
 80060dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80060de:	f000 f821 	bl	8006124 <HAL_RCC_GetSysClockFreq>
 80060e2:	4602      	mov	r2, r0
 80060e4:	4b0b      	ldr	r3, [pc, #44]	@ (8006114 <HAL_RCC_ClockConfig+0x1bc>)
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	091b      	lsrs	r3, r3, #4
 80060ea:	f003 030f 	and.w	r3, r3, #15
 80060ee:	490a      	ldr	r1, [pc, #40]	@ (8006118 <HAL_RCC_ClockConfig+0x1c0>)
 80060f0:	5ccb      	ldrb	r3, [r1, r3]
 80060f2:	fa22 f303 	lsr.w	r3, r2, r3
 80060f6:	4a09      	ldr	r2, [pc, #36]	@ (800611c <HAL_RCC_ClockConfig+0x1c4>)
 80060f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80060fa:	4b09      	ldr	r3, [pc, #36]	@ (8006120 <HAL_RCC_ClockConfig+0x1c8>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4618      	mov	r0, r3
 8006100:	f7fd f894 	bl	800322c <HAL_InitTick>

  return HAL_OK;
 8006104:	2300      	movs	r3, #0
}
 8006106:	4618      	mov	r0, r3
 8006108:	3710      	adds	r7, #16
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
 800610e:	bf00      	nop
 8006110:	40023c00 	.word	0x40023c00
 8006114:	40023800 	.word	0x40023800
 8006118:	0800f0cc 	.word	0x0800f0cc
 800611c:	20000000 	.word	0x20000000
 8006120:	20000004 	.word	0x20000004

08006124 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006124:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006128:	b094      	sub	sp, #80	@ 0x50
 800612a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800612c:	2300      	movs	r3, #0
 800612e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006130:	2300      	movs	r3, #0
 8006132:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006134:	2300      	movs	r3, #0
 8006136:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006138:	2300      	movs	r3, #0
 800613a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800613c:	4b79      	ldr	r3, [pc, #484]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x200>)
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	f003 030c 	and.w	r3, r3, #12
 8006144:	2b08      	cmp	r3, #8
 8006146:	d00d      	beq.n	8006164 <HAL_RCC_GetSysClockFreq+0x40>
 8006148:	2b08      	cmp	r3, #8
 800614a:	f200 80e1 	bhi.w	8006310 <HAL_RCC_GetSysClockFreq+0x1ec>
 800614e:	2b00      	cmp	r3, #0
 8006150:	d002      	beq.n	8006158 <HAL_RCC_GetSysClockFreq+0x34>
 8006152:	2b04      	cmp	r3, #4
 8006154:	d003      	beq.n	800615e <HAL_RCC_GetSysClockFreq+0x3a>
 8006156:	e0db      	b.n	8006310 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006158:	4b73      	ldr	r3, [pc, #460]	@ (8006328 <HAL_RCC_GetSysClockFreq+0x204>)
 800615a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800615c:	e0db      	b.n	8006316 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800615e:	4b73      	ldr	r3, [pc, #460]	@ (800632c <HAL_RCC_GetSysClockFreq+0x208>)
 8006160:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006162:	e0d8      	b.n	8006316 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006164:	4b6f      	ldr	r3, [pc, #444]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x200>)
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800616c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800616e:	4b6d      	ldr	r3, [pc, #436]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x200>)
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006176:	2b00      	cmp	r3, #0
 8006178:	d063      	beq.n	8006242 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800617a:	4b6a      	ldr	r3, [pc, #424]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x200>)
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	099b      	lsrs	r3, r3, #6
 8006180:	2200      	movs	r2, #0
 8006182:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006184:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006188:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800618c:	633b      	str	r3, [r7, #48]	@ 0x30
 800618e:	2300      	movs	r3, #0
 8006190:	637b      	str	r3, [r7, #52]	@ 0x34
 8006192:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006196:	4622      	mov	r2, r4
 8006198:	462b      	mov	r3, r5
 800619a:	f04f 0000 	mov.w	r0, #0
 800619e:	f04f 0100 	mov.w	r1, #0
 80061a2:	0159      	lsls	r1, r3, #5
 80061a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061a8:	0150      	lsls	r0, r2, #5
 80061aa:	4602      	mov	r2, r0
 80061ac:	460b      	mov	r3, r1
 80061ae:	4621      	mov	r1, r4
 80061b0:	1a51      	subs	r1, r2, r1
 80061b2:	6139      	str	r1, [r7, #16]
 80061b4:	4629      	mov	r1, r5
 80061b6:	eb63 0301 	sbc.w	r3, r3, r1
 80061ba:	617b      	str	r3, [r7, #20]
 80061bc:	f04f 0200 	mov.w	r2, #0
 80061c0:	f04f 0300 	mov.w	r3, #0
 80061c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061c8:	4659      	mov	r1, fp
 80061ca:	018b      	lsls	r3, r1, #6
 80061cc:	4651      	mov	r1, sl
 80061ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80061d2:	4651      	mov	r1, sl
 80061d4:	018a      	lsls	r2, r1, #6
 80061d6:	4651      	mov	r1, sl
 80061d8:	ebb2 0801 	subs.w	r8, r2, r1
 80061dc:	4659      	mov	r1, fp
 80061de:	eb63 0901 	sbc.w	r9, r3, r1
 80061e2:	f04f 0200 	mov.w	r2, #0
 80061e6:	f04f 0300 	mov.w	r3, #0
 80061ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80061ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80061f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80061f6:	4690      	mov	r8, r2
 80061f8:	4699      	mov	r9, r3
 80061fa:	4623      	mov	r3, r4
 80061fc:	eb18 0303 	adds.w	r3, r8, r3
 8006200:	60bb      	str	r3, [r7, #8]
 8006202:	462b      	mov	r3, r5
 8006204:	eb49 0303 	adc.w	r3, r9, r3
 8006208:	60fb      	str	r3, [r7, #12]
 800620a:	f04f 0200 	mov.w	r2, #0
 800620e:	f04f 0300 	mov.w	r3, #0
 8006212:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006216:	4629      	mov	r1, r5
 8006218:	024b      	lsls	r3, r1, #9
 800621a:	4621      	mov	r1, r4
 800621c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006220:	4621      	mov	r1, r4
 8006222:	024a      	lsls	r2, r1, #9
 8006224:	4610      	mov	r0, r2
 8006226:	4619      	mov	r1, r3
 8006228:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800622a:	2200      	movs	r2, #0
 800622c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800622e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006230:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006234:	f7fa fd0a 	bl	8000c4c <__aeabi_uldivmod>
 8006238:	4602      	mov	r2, r0
 800623a:	460b      	mov	r3, r1
 800623c:	4613      	mov	r3, r2
 800623e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006240:	e058      	b.n	80062f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006242:	4b38      	ldr	r3, [pc, #224]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x200>)
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	099b      	lsrs	r3, r3, #6
 8006248:	2200      	movs	r2, #0
 800624a:	4618      	mov	r0, r3
 800624c:	4611      	mov	r1, r2
 800624e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006252:	623b      	str	r3, [r7, #32]
 8006254:	2300      	movs	r3, #0
 8006256:	627b      	str	r3, [r7, #36]	@ 0x24
 8006258:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800625c:	4642      	mov	r2, r8
 800625e:	464b      	mov	r3, r9
 8006260:	f04f 0000 	mov.w	r0, #0
 8006264:	f04f 0100 	mov.w	r1, #0
 8006268:	0159      	lsls	r1, r3, #5
 800626a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800626e:	0150      	lsls	r0, r2, #5
 8006270:	4602      	mov	r2, r0
 8006272:	460b      	mov	r3, r1
 8006274:	4641      	mov	r1, r8
 8006276:	ebb2 0a01 	subs.w	sl, r2, r1
 800627a:	4649      	mov	r1, r9
 800627c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006280:	f04f 0200 	mov.w	r2, #0
 8006284:	f04f 0300 	mov.w	r3, #0
 8006288:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800628c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006290:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006294:	ebb2 040a 	subs.w	r4, r2, sl
 8006298:	eb63 050b 	sbc.w	r5, r3, fp
 800629c:	f04f 0200 	mov.w	r2, #0
 80062a0:	f04f 0300 	mov.w	r3, #0
 80062a4:	00eb      	lsls	r3, r5, #3
 80062a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062aa:	00e2      	lsls	r2, r4, #3
 80062ac:	4614      	mov	r4, r2
 80062ae:	461d      	mov	r5, r3
 80062b0:	4643      	mov	r3, r8
 80062b2:	18e3      	adds	r3, r4, r3
 80062b4:	603b      	str	r3, [r7, #0]
 80062b6:	464b      	mov	r3, r9
 80062b8:	eb45 0303 	adc.w	r3, r5, r3
 80062bc:	607b      	str	r3, [r7, #4]
 80062be:	f04f 0200 	mov.w	r2, #0
 80062c2:	f04f 0300 	mov.w	r3, #0
 80062c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80062ca:	4629      	mov	r1, r5
 80062cc:	028b      	lsls	r3, r1, #10
 80062ce:	4621      	mov	r1, r4
 80062d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80062d4:	4621      	mov	r1, r4
 80062d6:	028a      	lsls	r2, r1, #10
 80062d8:	4610      	mov	r0, r2
 80062da:	4619      	mov	r1, r3
 80062dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062de:	2200      	movs	r2, #0
 80062e0:	61bb      	str	r3, [r7, #24]
 80062e2:	61fa      	str	r2, [r7, #28]
 80062e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062e8:	f7fa fcb0 	bl	8000c4c <__aeabi_uldivmod>
 80062ec:	4602      	mov	r2, r0
 80062ee:	460b      	mov	r3, r1
 80062f0:	4613      	mov	r3, r2
 80062f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80062f4:	4b0b      	ldr	r3, [pc, #44]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x200>)
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	0c1b      	lsrs	r3, r3, #16
 80062fa:	f003 0303 	and.w	r3, r3, #3
 80062fe:	3301      	adds	r3, #1
 8006300:	005b      	lsls	r3, r3, #1
 8006302:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006304:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006306:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006308:	fbb2 f3f3 	udiv	r3, r2, r3
 800630c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800630e:	e002      	b.n	8006316 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006310:	4b05      	ldr	r3, [pc, #20]	@ (8006328 <HAL_RCC_GetSysClockFreq+0x204>)
 8006312:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006314:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006316:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006318:	4618      	mov	r0, r3
 800631a:	3750      	adds	r7, #80	@ 0x50
 800631c:	46bd      	mov	sp, r7
 800631e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006322:	bf00      	nop
 8006324:	40023800 	.word	0x40023800
 8006328:	00f42400 	.word	0x00f42400
 800632c:	007a1200 	.word	0x007a1200

08006330 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006330:	b480      	push	{r7}
 8006332:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006334:	4b03      	ldr	r3, [pc, #12]	@ (8006344 <HAL_RCC_GetHCLKFreq+0x14>)
 8006336:	681b      	ldr	r3, [r3, #0]
}
 8006338:	4618      	mov	r0, r3
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr
 8006342:	bf00      	nop
 8006344:	20000000 	.word	0x20000000

08006348 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800634c:	f7ff fff0 	bl	8006330 <HAL_RCC_GetHCLKFreq>
 8006350:	4602      	mov	r2, r0
 8006352:	4b05      	ldr	r3, [pc, #20]	@ (8006368 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	0a9b      	lsrs	r3, r3, #10
 8006358:	f003 0307 	and.w	r3, r3, #7
 800635c:	4903      	ldr	r1, [pc, #12]	@ (800636c <HAL_RCC_GetPCLK1Freq+0x24>)
 800635e:	5ccb      	ldrb	r3, [r1, r3]
 8006360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006364:	4618      	mov	r0, r3
 8006366:	bd80      	pop	{r7, pc}
 8006368:	40023800 	.word	0x40023800
 800636c:	0800f0dc 	.word	0x0800f0dc

08006370 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006374:	f7ff ffdc 	bl	8006330 <HAL_RCC_GetHCLKFreq>
 8006378:	4602      	mov	r2, r0
 800637a:	4b05      	ldr	r3, [pc, #20]	@ (8006390 <HAL_RCC_GetPCLK2Freq+0x20>)
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	0b5b      	lsrs	r3, r3, #13
 8006380:	f003 0307 	and.w	r3, r3, #7
 8006384:	4903      	ldr	r1, [pc, #12]	@ (8006394 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006386:	5ccb      	ldrb	r3, [r1, r3]
 8006388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800638c:	4618      	mov	r0, r3
 800638e:	bd80      	pop	{r7, pc}
 8006390:	40023800 	.word	0x40023800
 8006394:	0800f0dc 	.word	0x0800f0dc

08006398 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b086      	sub	sp, #24
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80063a0:	2300      	movs	r3, #0
 80063a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80063a4:	2300      	movs	r3, #0
 80063a6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 0301 	and.w	r3, r3, #1
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d105      	bne.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d035      	beq.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80063c0:	4b62      	ldr	r3, [pc, #392]	@ (800654c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80063c2:	2200      	movs	r2, #0
 80063c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80063c6:	f7fc ff75 	bl	80032b4 <HAL_GetTick>
 80063ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80063cc:	e008      	b.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80063ce:	f7fc ff71 	bl	80032b4 <HAL_GetTick>
 80063d2:	4602      	mov	r2, r0
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	1ad3      	subs	r3, r2, r3
 80063d8:	2b02      	cmp	r3, #2
 80063da:	d901      	bls.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80063dc:	2303      	movs	r3, #3
 80063de:	e0b0      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80063e0:	4b5b      	ldr	r3, [pc, #364]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d1f0      	bne.n	80063ce <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	019a      	lsls	r2, r3, #6
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	071b      	lsls	r3, r3, #28
 80063f8:	4955      	ldr	r1, [pc, #340]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063fa:	4313      	orrs	r3, r2
 80063fc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006400:	4b52      	ldr	r3, [pc, #328]	@ (800654c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006402:	2201      	movs	r2, #1
 8006404:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006406:	f7fc ff55 	bl	80032b4 <HAL_GetTick>
 800640a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800640c:	e008      	b.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800640e:	f7fc ff51 	bl	80032b4 <HAL_GetTick>
 8006412:	4602      	mov	r2, r0
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	1ad3      	subs	r3, r2, r3
 8006418:	2b02      	cmp	r3, #2
 800641a:	d901      	bls.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800641c:	2303      	movs	r3, #3
 800641e:	e090      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006420:	4b4b      	ldr	r3, [pc, #300]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006428:	2b00      	cmp	r3, #0
 800642a:	d0f0      	beq.n	800640e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f003 0302 	and.w	r3, r3, #2
 8006434:	2b00      	cmp	r3, #0
 8006436:	f000 8083 	beq.w	8006540 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800643a:	2300      	movs	r3, #0
 800643c:	60fb      	str	r3, [r7, #12]
 800643e:	4b44      	ldr	r3, [pc, #272]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006442:	4a43      	ldr	r2, [pc, #268]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006448:	6413      	str	r3, [r2, #64]	@ 0x40
 800644a:	4b41      	ldr	r3, [pc, #260]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800644c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800644e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006452:	60fb      	str	r3, [r7, #12]
 8006454:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006456:	4b3f      	ldr	r3, [pc, #252]	@ (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a3e      	ldr	r2, [pc, #248]	@ (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800645c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006460:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006462:	f7fc ff27 	bl	80032b4 <HAL_GetTick>
 8006466:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006468:	e008      	b.n	800647c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800646a:	f7fc ff23 	bl	80032b4 <HAL_GetTick>
 800646e:	4602      	mov	r2, r0
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	1ad3      	subs	r3, r2, r3
 8006474:	2b02      	cmp	r3, #2
 8006476:	d901      	bls.n	800647c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006478:	2303      	movs	r3, #3
 800647a:	e062      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800647c:	4b35      	ldr	r3, [pc, #212]	@ (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006484:	2b00      	cmp	r3, #0
 8006486:	d0f0      	beq.n	800646a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006488:	4b31      	ldr	r3, [pc, #196]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800648a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800648c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006490:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d02f      	beq.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	68db      	ldr	r3, [r3, #12]
 800649c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064a0:	693a      	ldr	r2, [r7, #16]
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d028      	beq.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80064a6:	4b2a      	ldr	r3, [pc, #168]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064ae:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80064b0:	4b29      	ldr	r3, [pc, #164]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80064b2:	2201      	movs	r2, #1
 80064b4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80064b6:	4b28      	ldr	r3, [pc, #160]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80064b8:	2200      	movs	r2, #0
 80064ba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80064bc:	4a24      	ldr	r2, [pc, #144]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80064c2:	4b23      	ldr	r3, [pc, #140]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064c6:	f003 0301 	and.w	r3, r3, #1
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d114      	bne.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80064ce:	f7fc fef1 	bl	80032b4 <HAL_GetTick>
 80064d2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064d4:	e00a      	b.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064d6:	f7fc feed 	bl	80032b4 <HAL_GetTick>
 80064da:	4602      	mov	r2, r0
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	1ad3      	subs	r3, r2, r3
 80064e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d901      	bls.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80064e8:	2303      	movs	r3, #3
 80064ea:	e02a      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064ec:	4b18      	ldr	r3, [pc, #96]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064f0:	f003 0302 	and.w	r3, r3, #2
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d0ee      	beq.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	68db      	ldr	r3, [r3, #12]
 80064fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006500:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006504:	d10d      	bne.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006506:	4b12      	ldr	r3, [pc, #72]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006516:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800651a:	490d      	ldr	r1, [pc, #52]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800651c:	4313      	orrs	r3, r2
 800651e:	608b      	str	r3, [r1, #8]
 8006520:	e005      	b.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006522:	4b0b      	ldr	r3, [pc, #44]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006524:	689b      	ldr	r3, [r3, #8]
 8006526:	4a0a      	ldr	r2, [pc, #40]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006528:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800652c:	6093      	str	r3, [r2, #8]
 800652e:	4b08      	ldr	r3, [pc, #32]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006530:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800653a:	4905      	ldr	r1, [pc, #20]	@ (8006550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800653c:	4313      	orrs	r3, r2
 800653e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006540:	2300      	movs	r3, #0
}
 8006542:	4618      	mov	r0, r3
 8006544:	3718      	adds	r7, #24
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	42470068 	.word	0x42470068
 8006550:	40023800 	.word	0x40023800
 8006554:	40007000 	.word	0x40007000
 8006558:	42470e40 	.word	0x42470e40

0800655c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800655c:	b480      	push	{r7}
 800655e:	b087      	sub	sp, #28
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006564:	2300      	movs	r3, #0
 8006566:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006568:	2300      	movs	r3, #0
 800656a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800656c:	2300      	movs	r3, #0
 800656e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006570:	2300      	movs	r3, #0
 8006572:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2b01      	cmp	r3, #1
 8006578:	d13f      	bne.n	80065fa <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800657a:	4b24      	ldr	r3, [pc, #144]	@ (800660c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006582:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d006      	beq.n	8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006590:	d12f      	bne.n	80065f2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006592:	4b1f      	ldr	r3, [pc, #124]	@ (8006610 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006594:	617b      	str	r3, [r7, #20]
          break;
 8006596:	e02f      	b.n	80065f8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006598:	4b1c      	ldr	r3, [pc, #112]	@ (800660c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065a4:	d108      	bne.n	80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80065a6:	4b19      	ldr	r3, [pc, #100]	@ (800660c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065ae:	4a19      	ldr	r2, [pc, #100]	@ (8006614 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80065b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80065b4:	613b      	str	r3, [r7, #16]
 80065b6:	e007      	b.n	80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80065b8:	4b14      	ldr	r3, [pc, #80]	@ (800660c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065c0:	4a15      	ldr	r2, [pc, #84]	@ (8006618 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80065c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80065c6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80065c8:	4b10      	ldr	r3, [pc, #64]	@ (800660c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80065ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065ce:	099b      	lsrs	r3, r3, #6
 80065d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	fb02 f303 	mul.w	r3, r2, r3
 80065da:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80065dc:	4b0b      	ldr	r3, [pc, #44]	@ (800660c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80065de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065e2:	0f1b      	lsrs	r3, r3, #28
 80065e4:	f003 0307 	and.w	r3, r3, #7
 80065e8:	68ba      	ldr	r2, [r7, #8]
 80065ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80065ee:	617b      	str	r3, [r7, #20]
          break;
 80065f0:	e002      	b.n	80065f8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80065f2:	2300      	movs	r3, #0
 80065f4:	617b      	str	r3, [r7, #20]
          break;
 80065f6:	bf00      	nop
        }
      }
      break;
 80065f8:	e000      	b.n	80065fc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80065fa:	bf00      	nop
    }
  }
  return frequency;
 80065fc:	697b      	ldr	r3, [r7, #20]
}
 80065fe:	4618      	mov	r0, r3
 8006600:	371c      	adds	r7, #28
 8006602:	46bd      	mov	sp, r7
 8006604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006608:	4770      	bx	lr
 800660a:	bf00      	nop
 800660c:	40023800 	.word	0x40023800
 8006610:	00bb8000 	.word	0x00bb8000
 8006614:	007a1200 	.word	0x007a1200
 8006618:	00f42400 	.word	0x00f42400

0800661c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b082      	sub	sp, #8
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d101      	bne.n	800662e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800662a:	2301      	movs	r3, #1
 800662c:	e07b      	b.n	8006726 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006632:	2b00      	cmp	r3, #0
 8006634:	d108      	bne.n	8006648 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800663e:	d009      	beq.n	8006654 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	61da      	str	r2, [r3, #28]
 8006646:	e005      	b.n	8006654 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2200      	movs	r2, #0
 8006652:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006660:	b2db      	uxtb	r3, r3
 8006662:	2b00      	cmp	r3, #0
 8006664:	d106      	bne.n	8006674 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f7fc fc2c 	bl	8002ecc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2202      	movs	r2, #2
 8006678:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800668a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800669c:	431a      	orrs	r2, r3
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	68db      	ldr	r3, [r3, #12]
 80066a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066a6:	431a      	orrs	r2, r3
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	691b      	ldr	r3, [r3, #16]
 80066ac:	f003 0302 	and.w	r3, r3, #2
 80066b0:	431a      	orrs	r2, r3
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	695b      	ldr	r3, [r3, #20]
 80066b6:	f003 0301 	and.w	r3, r3, #1
 80066ba:	431a      	orrs	r2, r3
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	699b      	ldr	r3, [r3, #24]
 80066c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066c4:	431a      	orrs	r2, r3
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	69db      	ldr	r3, [r3, #28]
 80066ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80066ce:	431a      	orrs	r2, r3
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6a1b      	ldr	r3, [r3, #32]
 80066d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066d8:	ea42 0103 	orr.w	r1, r2, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066e0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	430a      	orrs	r2, r1
 80066ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	699b      	ldr	r3, [r3, #24]
 80066f0:	0c1b      	lsrs	r3, r3, #16
 80066f2:	f003 0104 	and.w	r1, r3, #4
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066fa:	f003 0210 	and.w	r2, r3, #16
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	430a      	orrs	r2, r1
 8006704:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	69da      	ldr	r2, [r3, #28]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006714:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006724:	2300      	movs	r3, #0
}
 8006726:	4618      	mov	r0, r3
 8006728:	3708      	adds	r7, #8
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}

0800672e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800672e:	b580      	push	{r7, lr}
 8006730:	b088      	sub	sp, #32
 8006732:	af00      	add	r7, sp, #0
 8006734:	60f8      	str	r0, [r7, #12]
 8006736:	60b9      	str	r1, [r7, #8]
 8006738:	603b      	str	r3, [r7, #0]
 800673a:	4613      	mov	r3, r2
 800673c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800673e:	f7fc fdb9 	bl	80032b4 <HAL_GetTick>
 8006742:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006744:	88fb      	ldrh	r3, [r7, #6]
 8006746:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800674e:	b2db      	uxtb	r3, r3
 8006750:	2b01      	cmp	r3, #1
 8006752:	d001      	beq.n	8006758 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006754:	2302      	movs	r3, #2
 8006756:	e12a      	b.n	80069ae <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d002      	beq.n	8006764 <HAL_SPI_Transmit+0x36>
 800675e:	88fb      	ldrh	r3, [r7, #6]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d101      	bne.n	8006768 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	e122      	b.n	80069ae <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800676e:	2b01      	cmp	r3, #1
 8006770:	d101      	bne.n	8006776 <HAL_SPI_Transmit+0x48>
 8006772:	2302      	movs	r3, #2
 8006774:	e11b      	b.n	80069ae <HAL_SPI_Transmit+0x280>
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2201      	movs	r2, #1
 800677a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2203      	movs	r2, #3
 8006782:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2200      	movs	r2, #0
 800678a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	68ba      	ldr	r2, [r7, #8]
 8006790:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	88fa      	ldrh	r2, [r7, #6]
 8006796:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	88fa      	ldrh	r2, [r7, #6]
 800679c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2200      	movs	r2, #0
 80067a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2200      	movs	r2, #0
 80067a8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2200      	movs	r2, #0
 80067ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2200      	movs	r2, #0
 80067b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2200      	movs	r2, #0
 80067ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067c4:	d10f      	bne.n	80067e6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80067e4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067f0:	2b40      	cmp	r3, #64	@ 0x40
 80067f2:	d007      	beq.n	8006804 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006802:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	68db      	ldr	r3, [r3, #12]
 8006808:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800680c:	d152      	bne.n	80068b4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d002      	beq.n	800681c <HAL_SPI_Transmit+0xee>
 8006816:	8b7b      	ldrh	r3, [r7, #26]
 8006818:	2b01      	cmp	r3, #1
 800681a:	d145      	bne.n	80068a8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006820:	881a      	ldrh	r2, [r3, #0]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800682c:	1c9a      	adds	r2, r3, #2
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006836:	b29b      	uxth	r3, r3
 8006838:	3b01      	subs	r3, #1
 800683a:	b29a      	uxth	r2, r3
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006840:	e032      	b.n	80068a8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	f003 0302 	and.w	r3, r3, #2
 800684c:	2b02      	cmp	r3, #2
 800684e:	d112      	bne.n	8006876 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006854:	881a      	ldrh	r2, [r3, #0]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006860:	1c9a      	adds	r2, r3, #2
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800686a:	b29b      	uxth	r3, r3
 800686c:	3b01      	subs	r3, #1
 800686e:	b29a      	uxth	r2, r3
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006874:	e018      	b.n	80068a8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006876:	f7fc fd1d 	bl	80032b4 <HAL_GetTick>
 800687a:	4602      	mov	r2, r0
 800687c:	69fb      	ldr	r3, [r7, #28]
 800687e:	1ad3      	subs	r3, r2, r3
 8006880:	683a      	ldr	r2, [r7, #0]
 8006882:	429a      	cmp	r2, r3
 8006884:	d803      	bhi.n	800688e <HAL_SPI_Transmit+0x160>
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800688c:	d102      	bne.n	8006894 <HAL_SPI_Transmit+0x166>
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d109      	bne.n	80068a8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2200      	movs	r2, #0
 80068a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80068a4:	2303      	movs	r3, #3
 80068a6:	e082      	b.n	80069ae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068ac:	b29b      	uxth	r3, r3
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1c7      	bne.n	8006842 <HAL_SPI_Transmit+0x114>
 80068b2:	e053      	b.n	800695c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d002      	beq.n	80068c2 <HAL_SPI_Transmit+0x194>
 80068bc:	8b7b      	ldrh	r3, [r7, #26]
 80068be:	2b01      	cmp	r3, #1
 80068c0:	d147      	bne.n	8006952 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	330c      	adds	r3, #12
 80068cc:	7812      	ldrb	r2, [r2, #0]
 80068ce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068d4:	1c5a      	adds	r2, r3, #1
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068de:	b29b      	uxth	r3, r3
 80068e0:	3b01      	subs	r3, #1
 80068e2:	b29a      	uxth	r2, r3
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80068e8:	e033      	b.n	8006952 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	f003 0302 	and.w	r3, r3, #2
 80068f4:	2b02      	cmp	r3, #2
 80068f6:	d113      	bne.n	8006920 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	330c      	adds	r3, #12
 8006902:	7812      	ldrb	r2, [r2, #0]
 8006904:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800690a:	1c5a      	adds	r2, r3, #1
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006914:	b29b      	uxth	r3, r3
 8006916:	3b01      	subs	r3, #1
 8006918:	b29a      	uxth	r2, r3
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800691e:	e018      	b.n	8006952 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006920:	f7fc fcc8 	bl	80032b4 <HAL_GetTick>
 8006924:	4602      	mov	r2, r0
 8006926:	69fb      	ldr	r3, [r7, #28]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	683a      	ldr	r2, [r7, #0]
 800692c:	429a      	cmp	r2, r3
 800692e:	d803      	bhi.n	8006938 <HAL_SPI_Transmit+0x20a>
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006936:	d102      	bne.n	800693e <HAL_SPI_Transmit+0x210>
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d109      	bne.n	8006952 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2201      	movs	r2, #1
 8006942:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2200      	movs	r2, #0
 800694a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800694e:	2303      	movs	r3, #3
 8006950:	e02d      	b.n	80069ae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006956:	b29b      	uxth	r3, r3
 8006958:	2b00      	cmp	r3, #0
 800695a:	d1c6      	bne.n	80068ea <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800695c:	69fa      	ldr	r2, [r7, #28]
 800695e:	6839      	ldr	r1, [r7, #0]
 8006960:	68f8      	ldr	r0, [r7, #12]
 8006962:	f000 fbd9 	bl	8007118 <SPI_EndRxTxTransaction>
 8006966:	4603      	mov	r3, r0
 8006968:	2b00      	cmp	r3, #0
 800696a:	d002      	beq.n	8006972 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2220      	movs	r2, #32
 8006970:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d10a      	bne.n	8006990 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800697a:	2300      	movs	r3, #0
 800697c:	617b      	str	r3, [r7, #20]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	617b      	str	r3, [r7, #20]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	617b      	str	r3, [r7, #20]
 800698e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2201      	movs	r2, #1
 8006994:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2200      	movs	r2, #0
 800699c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d001      	beq.n	80069ac <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	e000      	b.n	80069ae <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80069ac:	2300      	movs	r3, #0
  }
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3720      	adds	r7, #32
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069b6:	b580      	push	{r7, lr}
 80069b8:	b088      	sub	sp, #32
 80069ba:	af02      	add	r7, sp, #8
 80069bc:	60f8      	str	r0, [r7, #12]
 80069be:	60b9      	str	r1, [r7, #8]
 80069c0:	603b      	str	r3, [r7, #0]
 80069c2:	4613      	mov	r3, r2
 80069c4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80069cc:	b2db      	uxtb	r3, r3
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d001      	beq.n	80069d6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80069d2:	2302      	movs	r3, #2
 80069d4:	e104      	b.n	8006be0 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d002      	beq.n	80069e2 <HAL_SPI_Receive+0x2c>
 80069dc:	88fb      	ldrh	r3, [r7, #6]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d101      	bne.n	80069e6 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	e0fc      	b.n	8006be0 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80069ee:	d112      	bne.n	8006a16 <HAL_SPI_Receive+0x60>
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d10e      	bne.n	8006a16 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2204      	movs	r2, #4
 80069fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006a00:	88fa      	ldrh	r2, [r7, #6]
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	9300      	str	r3, [sp, #0]
 8006a06:	4613      	mov	r3, r2
 8006a08:	68ba      	ldr	r2, [r7, #8]
 8006a0a:	68b9      	ldr	r1, [r7, #8]
 8006a0c:	68f8      	ldr	r0, [r7, #12]
 8006a0e:	f000 f8eb 	bl	8006be8 <HAL_SPI_TransmitReceive>
 8006a12:	4603      	mov	r3, r0
 8006a14:	e0e4      	b.n	8006be0 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a16:	f7fc fc4d 	bl	80032b4 <HAL_GetTick>
 8006a1a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d101      	bne.n	8006a2a <HAL_SPI_Receive+0x74>
 8006a26:	2302      	movs	r3, #2
 8006a28:	e0da      	b.n	8006be0 <HAL_SPI_Receive+0x22a>
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2204      	movs	r2, #4
 8006a36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	68ba      	ldr	r2, [r7, #8]
 8006a44:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	88fa      	ldrh	r2, [r7, #6]
 8006a4a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	88fa      	ldrh	r2, [r7, #6]
 8006a50:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2200      	movs	r2, #0
 8006a56:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2200      	movs	r2, #0
 8006a62:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2200      	movs	r2, #0
 8006a68:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a78:	d10f      	bne.n	8006a9a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a88:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	681a      	ldr	r2, [r3, #0]
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006a98:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aa4:	2b40      	cmp	r3, #64	@ 0x40
 8006aa6:	d007      	beq.n	8006ab8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ab6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	68db      	ldr	r3, [r3, #12]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d170      	bne.n	8006ba2 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006ac0:	e035      	b.n	8006b2e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	f003 0301 	and.w	r3, r3, #1
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d115      	bne.n	8006afc <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f103 020c 	add.w	r2, r3, #12
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006adc:	7812      	ldrb	r2, [r2, #0]
 8006ade:	b2d2      	uxtb	r2, r2
 8006ae0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae6:	1c5a      	adds	r2, r3, #1
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	3b01      	subs	r3, #1
 8006af4:	b29a      	uxth	r2, r3
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006afa:	e018      	b.n	8006b2e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006afc:	f7fc fbda 	bl	80032b4 <HAL_GetTick>
 8006b00:	4602      	mov	r2, r0
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	1ad3      	subs	r3, r2, r3
 8006b06:	683a      	ldr	r2, [r7, #0]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d803      	bhi.n	8006b14 <HAL_SPI_Receive+0x15e>
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b12:	d102      	bne.n	8006b1a <HAL_SPI_Receive+0x164>
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d109      	bne.n	8006b2e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	e058      	b.n	8006be0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d1c4      	bne.n	8006ac2 <HAL_SPI_Receive+0x10c>
 8006b38:	e038      	b.n	8006bac <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	f003 0301 	and.w	r3, r3, #1
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d113      	bne.n	8006b70 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	68da      	ldr	r2, [r3, #12]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b52:	b292      	uxth	r2, r2
 8006b54:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b5a:	1c9a      	adds	r2, r3, #2
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	3b01      	subs	r3, #1
 8006b68:	b29a      	uxth	r2, r3
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b6e:	e018      	b.n	8006ba2 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b70:	f7fc fba0 	bl	80032b4 <HAL_GetTick>
 8006b74:	4602      	mov	r2, r0
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	1ad3      	subs	r3, r2, r3
 8006b7a:	683a      	ldr	r2, [r7, #0]
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d803      	bhi.n	8006b88 <HAL_SPI_Receive+0x1d2>
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b86:	d102      	bne.n	8006b8e <HAL_SPI_Receive+0x1d8>
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d109      	bne.n	8006ba2 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2201      	movs	r2, #1
 8006b92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006b9e:	2303      	movs	r3, #3
 8006ba0:	e01e      	b.n	8006be0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ba6:	b29b      	uxth	r3, r3
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d1c6      	bne.n	8006b3a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006bac:	697a      	ldr	r2, [r7, #20]
 8006bae:	6839      	ldr	r1, [r7, #0]
 8006bb0:	68f8      	ldr	r0, [r7, #12]
 8006bb2:	f000 fa4b 	bl	800704c <SPI_EndRxTransaction>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d002      	beq.n	8006bc2 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2220      	movs	r2, #32
 8006bc0:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d001      	beq.n	8006bde <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e000      	b.n	8006be0 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006bde:	2300      	movs	r3, #0
  }
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3718      	adds	r7, #24
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}

08006be8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b08a      	sub	sp, #40	@ 0x28
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	60f8      	str	r0, [r7, #12]
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	607a      	str	r2, [r7, #4]
 8006bf4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006bfa:	f7fc fb5b 	bl	80032b4 <HAL_GetTick>
 8006bfe:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006c06:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006c0e:	887b      	ldrh	r3, [r7, #2]
 8006c10:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006c12:	7ffb      	ldrb	r3, [r7, #31]
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d00c      	beq.n	8006c32 <HAL_SPI_TransmitReceive+0x4a>
 8006c18:	69bb      	ldr	r3, [r7, #24]
 8006c1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c1e:	d106      	bne.n	8006c2e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d102      	bne.n	8006c2e <HAL_SPI_TransmitReceive+0x46>
 8006c28:	7ffb      	ldrb	r3, [r7, #31]
 8006c2a:	2b04      	cmp	r3, #4
 8006c2c:	d001      	beq.n	8006c32 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006c2e:	2302      	movs	r3, #2
 8006c30:	e17f      	b.n	8006f32 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d005      	beq.n	8006c44 <HAL_SPI_TransmitReceive+0x5c>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d002      	beq.n	8006c44 <HAL_SPI_TransmitReceive+0x5c>
 8006c3e:	887b      	ldrh	r3, [r7, #2]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d101      	bne.n	8006c48 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	e174      	b.n	8006f32 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d101      	bne.n	8006c56 <HAL_SPI_TransmitReceive+0x6e>
 8006c52:	2302      	movs	r3, #2
 8006c54:	e16d      	b.n	8006f32 <HAL_SPI_TransmitReceive+0x34a>
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	2b04      	cmp	r3, #4
 8006c68:	d003      	beq.n	8006c72 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2205      	movs	r2, #5
 8006c6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2200      	movs	r2, #0
 8006c76:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	887a      	ldrh	r2, [r7, #2]
 8006c82:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	887a      	ldrh	r2, [r7, #2]
 8006c88:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	68ba      	ldr	r2, [r7, #8]
 8006c8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	887a      	ldrh	r2, [r7, #2]
 8006c94:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	887a      	ldrh	r2, [r7, #2]
 8006c9a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cb2:	2b40      	cmp	r3, #64	@ 0x40
 8006cb4:	d007      	beq.n	8006cc6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006cc4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cce:	d17e      	bne.n	8006dce <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d002      	beq.n	8006cde <HAL_SPI_TransmitReceive+0xf6>
 8006cd8:	8afb      	ldrh	r3, [r7, #22]
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	d16c      	bne.n	8006db8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ce2:	881a      	ldrh	r2, [r3, #0]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cee:	1c9a      	adds	r2, r3, #2
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006cf8:	b29b      	uxth	r3, r3
 8006cfa:	3b01      	subs	r3, #1
 8006cfc:	b29a      	uxth	r2, r3
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d02:	e059      	b.n	8006db8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	f003 0302 	and.w	r3, r3, #2
 8006d0e:	2b02      	cmp	r3, #2
 8006d10:	d11b      	bne.n	8006d4a <HAL_SPI_TransmitReceive+0x162>
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d016      	beq.n	8006d4a <HAL_SPI_TransmitReceive+0x162>
 8006d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d113      	bne.n	8006d4a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d26:	881a      	ldrh	r2, [r3, #0]
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d32:	1c9a      	adds	r2, r3, #2
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	3b01      	subs	r3, #1
 8006d40:	b29a      	uxth	r2, r3
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006d46:	2300      	movs	r3, #0
 8006d48:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	f003 0301 	and.w	r3, r3, #1
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	d119      	bne.n	8006d8c <HAL_SPI_TransmitReceive+0x1a4>
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d5c:	b29b      	uxth	r3, r3
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d014      	beq.n	8006d8c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	68da      	ldr	r2, [r3, #12]
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d6c:	b292      	uxth	r2, r2
 8006d6e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d74:	1c9a      	adds	r2, r3, #2
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d7e:	b29b      	uxth	r3, r3
 8006d80:	3b01      	subs	r3, #1
 8006d82:	b29a      	uxth	r2, r3
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006d8c:	f7fc fa92 	bl	80032b4 <HAL_GetTick>
 8006d90:	4602      	mov	r2, r0
 8006d92:	6a3b      	ldr	r3, [r7, #32]
 8006d94:	1ad3      	subs	r3, r2, r3
 8006d96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d80d      	bhi.n	8006db8 <HAL_SPI_TransmitReceive+0x1d0>
 8006d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006da2:	d009      	beq.n	8006db8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2201      	movs	r2, #1
 8006da8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2200      	movs	r2, #0
 8006db0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006db4:	2303      	movs	r3, #3
 8006db6:	e0bc      	b.n	8006f32 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d1a0      	bne.n	8006d04 <HAL_SPI_TransmitReceive+0x11c>
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d19b      	bne.n	8006d04 <HAL_SPI_TransmitReceive+0x11c>
 8006dcc:	e082      	b.n	8006ed4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d002      	beq.n	8006ddc <HAL_SPI_TransmitReceive+0x1f4>
 8006dd6:	8afb      	ldrh	r3, [r7, #22]
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d171      	bne.n	8006ec0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	330c      	adds	r3, #12
 8006de6:	7812      	ldrb	r2, [r2, #0]
 8006de8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dee:	1c5a      	adds	r2, r3, #1
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	3b01      	subs	r3, #1
 8006dfc:	b29a      	uxth	r2, r3
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e02:	e05d      	b.n	8006ec0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	f003 0302 	and.w	r3, r3, #2
 8006e0e:	2b02      	cmp	r3, #2
 8006e10:	d11c      	bne.n	8006e4c <HAL_SPI_TransmitReceive+0x264>
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d017      	beq.n	8006e4c <HAL_SPI_TransmitReceive+0x264>
 8006e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1e:	2b01      	cmp	r3, #1
 8006e20:	d114      	bne.n	8006e4c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	330c      	adds	r3, #12
 8006e2c:	7812      	ldrb	r2, [r2, #0]
 8006e2e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e34:	1c5a      	adds	r2, r3, #1
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	3b01      	subs	r3, #1
 8006e42:	b29a      	uxth	r2, r3
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	689b      	ldr	r3, [r3, #8]
 8006e52:	f003 0301 	and.w	r3, r3, #1
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d119      	bne.n	8006e8e <HAL_SPI_TransmitReceive+0x2a6>
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d014      	beq.n	8006e8e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68da      	ldr	r2, [r3, #12]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e6e:	b2d2      	uxtb	r2, r2
 8006e70:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e76:	1c5a      	adds	r2, r3, #1
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	3b01      	subs	r3, #1
 8006e84:	b29a      	uxth	r2, r3
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006e8e:	f7fc fa11 	bl	80032b4 <HAL_GetTick>
 8006e92:	4602      	mov	r2, r0
 8006e94:	6a3b      	ldr	r3, [r7, #32]
 8006e96:	1ad3      	subs	r3, r2, r3
 8006e98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d803      	bhi.n	8006ea6 <HAL_SPI_TransmitReceive+0x2be>
 8006e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ea4:	d102      	bne.n	8006eac <HAL_SPI_TransmitReceive+0x2c4>
 8006ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d109      	bne.n	8006ec0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	e038      	b.n	8006f32 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d19c      	bne.n	8006e04 <HAL_SPI_TransmitReceive+0x21c>
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d197      	bne.n	8006e04 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ed4:	6a3a      	ldr	r2, [r7, #32]
 8006ed6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006ed8:	68f8      	ldr	r0, [r7, #12]
 8006eda:	f000 f91d 	bl	8007118 <SPI_EndRxTxTransaction>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d008      	beq.n	8006ef6 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2220      	movs	r2, #32
 8006ee8:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2200      	movs	r2, #0
 8006eee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e01d      	b.n	8006f32 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d10a      	bne.n	8006f14 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006efe:	2300      	movs	r3, #0
 8006f00:	613b      	str	r3, [r7, #16]
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	68db      	ldr	r3, [r3, #12]
 8006f08:	613b      	str	r3, [r7, #16]
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	613b      	str	r3, [r7, #16]
 8006f12:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d001      	beq.n	8006f30 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e000      	b.n	8006f32 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006f30:	2300      	movs	r3, #0
  }
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3728      	adds	r7, #40	@ 0x28
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}
	...

08006f3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b088      	sub	sp, #32
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	60f8      	str	r0, [r7, #12]
 8006f44:	60b9      	str	r1, [r7, #8]
 8006f46:	603b      	str	r3, [r7, #0]
 8006f48:	4613      	mov	r3, r2
 8006f4a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006f4c:	f7fc f9b2 	bl	80032b4 <HAL_GetTick>
 8006f50:	4602      	mov	r2, r0
 8006f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f54:	1a9b      	subs	r3, r3, r2
 8006f56:	683a      	ldr	r2, [r7, #0]
 8006f58:	4413      	add	r3, r2
 8006f5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006f5c:	f7fc f9aa 	bl	80032b4 <HAL_GetTick>
 8006f60:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006f62:	4b39      	ldr	r3, [pc, #228]	@ (8007048 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	015b      	lsls	r3, r3, #5
 8006f68:	0d1b      	lsrs	r3, r3, #20
 8006f6a:	69fa      	ldr	r2, [r7, #28]
 8006f6c:	fb02 f303 	mul.w	r3, r2, r3
 8006f70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f72:	e055      	b.n	8007020 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f7a:	d051      	beq.n	8007020 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006f7c:	f7fc f99a 	bl	80032b4 <HAL_GetTick>
 8006f80:	4602      	mov	r2, r0
 8006f82:	69bb      	ldr	r3, [r7, #24]
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	69fa      	ldr	r2, [r7, #28]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d902      	bls.n	8006f92 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d13d      	bne.n	800700e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	685a      	ldr	r2, [r3, #4]
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006fa0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006faa:	d111      	bne.n	8006fd0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fb4:	d004      	beq.n	8006fc0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fbe:	d107      	bne.n	8006fd0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006fd8:	d10f      	bne.n	8006ffa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	681a      	ldr	r2, [r3, #0]
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006fe8:	601a      	str	r2, [r3, #0]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006ff8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2200      	movs	r2, #0
 8007006:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800700a:	2303      	movs	r3, #3
 800700c:	e018      	b.n	8007040 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d102      	bne.n	800701a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007014:	2300      	movs	r3, #0
 8007016:	61fb      	str	r3, [r7, #28]
 8007018:	e002      	b.n	8007020 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	3b01      	subs	r3, #1
 800701e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	689a      	ldr	r2, [r3, #8]
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	4013      	ands	r3, r2
 800702a:	68ba      	ldr	r2, [r7, #8]
 800702c:	429a      	cmp	r2, r3
 800702e:	bf0c      	ite	eq
 8007030:	2301      	moveq	r3, #1
 8007032:	2300      	movne	r3, #0
 8007034:	b2db      	uxtb	r3, r3
 8007036:	461a      	mov	r2, r3
 8007038:	79fb      	ldrb	r3, [r7, #7]
 800703a:	429a      	cmp	r2, r3
 800703c:	d19a      	bne.n	8006f74 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800703e:	2300      	movs	r3, #0
}
 8007040:	4618      	mov	r0, r3
 8007042:	3720      	adds	r7, #32
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}
 8007048:	20000000 	.word	0x20000000

0800704c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b086      	sub	sp, #24
 8007050:	af02      	add	r7, sp, #8
 8007052:	60f8      	str	r0, [r7, #12]
 8007054:	60b9      	str	r1, [r7, #8]
 8007056:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007060:	d111      	bne.n	8007086 <SPI_EndRxTransaction+0x3a>
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800706a:	d004      	beq.n	8007076 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007074:	d107      	bne.n	8007086 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	681a      	ldr	r2, [r3, #0]
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007084:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800708e:	d12a      	bne.n	80070e6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007098:	d012      	beq.n	80070c0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	9300      	str	r3, [sp, #0]
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	2200      	movs	r2, #0
 80070a2:	2180      	movs	r1, #128	@ 0x80
 80070a4:	68f8      	ldr	r0, [r7, #12]
 80070a6:	f7ff ff49 	bl	8006f3c <SPI_WaitFlagStateUntilTimeout>
 80070aa:	4603      	mov	r3, r0
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d02d      	beq.n	800710c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070b4:	f043 0220 	orr.w	r2, r3, #32
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80070bc:	2303      	movs	r3, #3
 80070be:	e026      	b.n	800710e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	9300      	str	r3, [sp, #0]
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	2200      	movs	r2, #0
 80070c8:	2101      	movs	r1, #1
 80070ca:	68f8      	ldr	r0, [r7, #12]
 80070cc:	f7ff ff36 	bl	8006f3c <SPI_WaitFlagStateUntilTimeout>
 80070d0:	4603      	mov	r3, r0
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d01a      	beq.n	800710c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070da:	f043 0220 	orr.w	r2, r3, #32
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80070e2:	2303      	movs	r3, #3
 80070e4:	e013      	b.n	800710e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	9300      	str	r3, [sp, #0]
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	2200      	movs	r2, #0
 80070ee:	2101      	movs	r1, #1
 80070f0:	68f8      	ldr	r0, [r7, #12]
 80070f2:	f7ff ff23 	bl	8006f3c <SPI_WaitFlagStateUntilTimeout>
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d007      	beq.n	800710c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007100:	f043 0220 	orr.w	r2, r3, #32
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007108:	2303      	movs	r3, #3
 800710a:	e000      	b.n	800710e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800710c:	2300      	movs	r3, #0
}
 800710e:	4618      	mov	r0, r3
 8007110:	3710      	adds	r7, #16
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}
	...

08007118 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b088      	sub	sp, #32
 800711c:	af02      	add	r7, sp, #8
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	68bb      	ldr	r3, [r7, #8]
 800712a:	2201      	movs	r2, #1
 800712c:	2102      	movs	r1, #2
 800712e:	68f8      	ldr	r0, [r7, #12]
 8007130:	f7ff ff04 	bl	8006f3c <SPI_WaitFlagStateUntilTimeout>
 8007134:	4603      	mov	r3, r0
 8007136:	2b00      	cmp	r3, #0
 8007138:	d007      	beq.n	800714a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800713e:	f043 0220 	orr.w	r2, r3, #32
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007146:	2303      	movs	r3, #3
 8007148:	e032      	b.n	80071b0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800714a:	4b1b      	ldr	r3, [pc, #108]	@ (80071b8 <SPI_EndRxTxTransaction+0xa0>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a1b      	ldr	r2, [pc, #108]	@ (80071bc <SPI_EndRxTxTransaction+0xa4>)
 8007150:	fba2 2303 	umull	r2, r3, r2, r3
 8007154:	0d5b      	lsrs	r3, r3, #21
 8007156:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800715a:	fb02 f303 	mul.w	r3, r2, r3
 800715e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007168:	d112      	bne.n	8007190 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	9300      	str	r3, [sp, #0]
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	2200      	movs	r2, #0
 8007172:	2180      	movs	r1, #128	@ 0x80
 8007174:	68f8      	ldr	r0, [r7, #12]
 8007176:	f7ff fee1 	bl	8006f3c <SPI_WaitFlagStateUntilTimeout>
 800717a:	4603      	mov	r3, r0
 800717c:	2b00      	cmp	r3, #0
 800717e:	d016      	beq.n	80071ae <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007184:	f043 0220 	orr.w	r2, r3, #32
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800718c:	2303      	movs	r3, #3
 800718e:	e00f      	b.n	80071b0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00a      	beq.n	80071ac <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	3b01      	subs	r3, #1
 800719a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071a6:	2b80      	cmp	r3, #128	@ 0x80
 80071a8:	d0f2      	beq.n	8007190 <SPI_EndRxTxTransaction+0x78>
 80071aa:	e000      	b.n	80071ae <SPI_EndRxTxTransaction+0x96>
        break;
 80071ac:	bf00      	nop
  }

  return HAL_OK;
 80071ae:	2300      	movs	r3, #0
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3718      	adds	r7, #24
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}
 80071b8:	20000000 	.word	0x20000000
 80071bc:	165e9f81 	.word	0x165e9f81

080071c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b082      	sub	sp, #8
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d101      	bne.n	80071d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	e042      	b.n	8007258 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071d8:	b2db      	uxtb	r3, r3
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d106      	bne.n	80071ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2200      	movs	r2, #0
 80071e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f7fb f954 	bl	8002494 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2224      	movs	r2, #36	@ 0x24
 80071f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	68da      	ldr	r2, [r3, #12]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007202:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 fcef 	bl	8007be8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	691a      	ldr	r2, [r3, #16]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007218:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	695a      	ldr	r2, [r3, #20]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007228:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	68da      	ldr	r2, [r3, #12]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007238:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2220      	movs	r2, #32
 8007244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2220      	movs	r2, #32
 800724c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2200      	movs	r2, #0
 8007254:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007256:	2300      	movs	r3, #0
}
 8007258:	4618      	mov	r0, r3
 800725a:	3708      	adds	r7, #8
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}

08007260 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b084      	sub	sp, #16
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	4613      	mov	r3, r2
 800726c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007274:	b2db      	uxtb	r3, r3
 8007276:	2b20      	cmp	r3, #32
 8007278:	d112      	bne.n	80072a0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d002      	beq.n	8007286 <HAL_UART_Receive_IT+0x26>
 8007280:	88fb      	ldrh	r3, [r7, #6]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d101      	bne.n	800728a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	e00b      	b.n	80072a2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2200      	movs	r2, #0
 800728e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007290:	88fb      	ldrh	r3, [r7, #6]
 8007292:	461a      	mov	r2, r3
 8007294:	68b9      	ldr	r1, [r7, #8]
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	f000 fad2 	bl	8007840 <UART_Start_Receive_IT>
 800729c:	4603      	mov	r3, r0
 800729e:	e000      	b.n	80072a2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80072a0:	2302      	movs	r3, #2
  }
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3710      	adds	r7, #16
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
	...

080072ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b0ba      	sub	sp, #232	@ 0xe8
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	68db      	ldr	r3, [r3, #12]
 80072c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	695b      	ldr	r3, [r3, #20]
 80072ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80072d2:	2300      	movs	r3, #0
 80072d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80072d8:	2300      	movs	r3, #0
 80072da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80072de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072e2:	f003 030f 	and.w	r3, r3, #15
 80072e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80072ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d10f      	bne.n	8007312 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072f6:	f003 0320 	and.w	r3, r3, #32
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d009      	beq.n	8007312 <HAL_UART_IRQHandler+0x66>
 80072fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007302:	f003 0320 	and.w	r3, r3, #32
 8007306:	2b00      	cmp	r3, #0
 8007308:	d003      	beq.n	8007312 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f000 fbae 	bl	8007a6c <UART_Receive_IT>
      return;
 8007310:	e273      	b.n	80077fa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007312:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007316:	2b00      	cmp	r3, #0
 8007318:	f000 80de 	beq.w	80074d8 <HAL_UART_IRQHandler+0x22c>
 800731c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007320:	f003 0301 	and.w	r3, r3, #1
 8007324:	2b00      	cmp	r3, #0
 8007326:	d106      	bne.n	8007336 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800732c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007330:	2b00      	cmp	r3, #0
 8007332:	f000 80d1 	beq.w	80074d8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800733a:	f003 0301 	and.w	r3, r3, #1
 800733e:	2b00      	cmp	r3, #0
 8007340:	d00b      	beq.n	800735a <HAL_UART_IRQHandler+0xae>
 8007342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007346:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800734a:	2b00      	cmp	r3, #0
 800734c:	d005      	beq.n	800735a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007352:	f043 0201 	orr.w	r2, r3, #1
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800735a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800735e:	f003 0304 	and.w	r3, r3, #4
 8007362:	2b00      	cmp	r3, #0
 8007364:	d00b      	beq.n	800737e <HAL_UART_IRQHandler+0xd2>
 8007366:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800736a:	f003 0301 	and.w	r3, r3, #1
 800736e:	2b00      	cmp	r3, #0
 8007370:	d005      	beq.n	800737e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007376:	f043 0202 	orr.w	r2, r3, #2
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800737e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007382:	f003 0302 	and.w	r3, r3, #2
 8007386:	2b00      	cmp	r3, #0
 8007388:	d00b      	beq.n	80073a2 <HAL_UART_IRQHandler+0xf6>
 800738a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800738e:	f003 0301 	and.w	r3, r3, #1
 8007392:	2b00      	cmp	r3, #0
 8007394:	d005      	beq.n	80073a2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800739a:	f043 0204 	orr.w	r2, r3, #4
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80073a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073a6:	f003 0308 	and.w	r3, r3, #8
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d011      	beq.n	80073d2 <HAL_UART_IRQHandler+0x126>
 80073ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073b2:	f003 0320 	and.w	r3, r3, #32
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d105      	bne.n	80073c6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80073ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073be:	f003 0301 	and.w	r3, r3, #1
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d005      	beq.n	80073d2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073ca:	f043 0208 	orr.w	r2, r3, #8
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	f000 820a 	beq.w	80077f0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80073dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073e0:	f003 0320 	and.w	r3, r3, #32
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d008      	beq.n	80073fa <HAL_UART_IRQHandler+0x14e>
 80073e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073ec:	f003 0320 	and.w	r3, r3, #32
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d002      	beq.n	80073fa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f000 fb39 	bl	8007a6c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	695b      	ldr	r3, [r3, #20]
 8007400:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007404:	2b40      	cmp	r3, #64	@ 0x40
 8007406:	bf0c      	ite	eq
 8007408:	2301      	moveq	r3, #1
 800740a:	2300      	movne	r3, #0
 800740c:	b2db      	uxtb	r3, r3
 800740e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007416:	f003 0308 	and.w	r3, r3, #8
 800741a:	2b00      	cmp	r3, #0
 800741c:	d103      	bne.n	8007426 <HAL_UART_IRQHandler+0x17a>
 800741e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007422:	2b00      	cmp	r3, #0
 8007424:	d04f      	beq.n	80074c6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 fa44 	bl	80078b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	695b      	ldr	r3, [r3, #20]
 8007432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007436:	2b40      	cmp	r3, #64	@ 0x40
 8007438:	d141      	bne.n	80074be <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	3314      	adds	r3, #20
 8007440:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007444:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007448:	e853 3f00 	ldrex	r3, [r3]
 800744c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007450:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007454:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007458:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	3314      	adds	r3, #20
 8007462:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007466:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800746a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800746e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007472:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007476:	e841 2300 	strex	r3, r2, [r1]
 800747a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800747e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007482:	2b00      	cmp	r3, #0
 8007484:	d1d9      	bne.n	800743a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800748a:	2b00      	cmp	r3, #0
 800748c:	d013      	beq.n	80074b6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007492:	4a8a      	ldr	r2, [pc, #552]	@ (80076bc <HAL_UART_IRQHandler+0x410>)
 8007494:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800749a:	4618      	mov	r0, r3
 800749c:	f7fc f8bb 	bl	8003616 <HAL_DMA_Abort_IT>
 80074a0:	4603      	mov	r3, r0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d016      	beq.n	80074d4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074ac:	687a      	ldr	r2, [r7, #4]
 80074ae:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80074b0:	4610      	mov	r0, r2
 80074b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074b4:	e00e      	b.n	80074d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f000 f9ac 	bl	8007814 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074bc:	e00a      	b.n	80074d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f000 f9a8 	bl	8007814 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074c4:	e006      	b.n	80074d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f000 f9a4 	bl	8007814 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2200      	movs	r2, #0
 80074d0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80074d2:	e18d      	b.n	80077f0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074d4:	bf00      	nop
    return;
 80074d6:	e18b      	b.n	80077f0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074dc:	2b01      	cmp	r3, #1
 80074de:	f040 8167 	bne.w	80077b0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80074e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074e6:	f003 0310 	and.w	r3, r3, #16
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	f000 8160 	beq.w	80077b0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80074f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074f4:	f003 0310 	and.w	r3, r3, #16
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	f000 8159 	beq.w	80077b0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80074fe:	2300      	movs	r3, #0
 8007500:	60bb      	str	r3, [r7, #8]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	60bb      	str	r3, [r7, #8]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	60bb      	str	r3, [r7, #8]
 8007512:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	695b      	ldr	r3, [r3, #20]
 800751a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800751e:	2b40      	cmp	r3, #64	@ 0x40
 8007520:	f040 80ce 	bne.w	80076c0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007530:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007534:	2b00      	cmp	r3, #0
 8007536:	f000 80a9 	beq.w	800768c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800753e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007542:	429a      	cmp	r2, r3
 8007544:	f080 80a2 	bcs.w	800768c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800754e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007554:	69db      	ldr	r3, [r3, #28]
 8007556:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800755a:	f000 8088 	beq.w	800766e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	330c      	adds	r3, #12
 8007564:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007568:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800756c:	e853 3f00 	ldrex	r3, [r3]
 8007570:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007574:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007578:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800757c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	330c      	adds	r3, #12
 8007586:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800758a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800758e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007592:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007596:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800759a:	e841 2300 	strex	r3, r2, [r1]
 800759e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80075a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1d9      	bne.n	800755e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	3314      	adds	r3, #20
 80075b0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075b4:	e853 3f00 	ldrex	r3, [r3]
 80075b8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80075ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075bc:	f023 0301 	bic.w	r3, r3, #1
 80075c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	3314      	adds	r3, #20
 80075ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80075ce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80075d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80075d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80075da:	e841 2300 	strex	r3, r2, [r1]
 80075de:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80075e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d1e1      	bne.n	80075aa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	3314      	adds	r3, #20
 80075ec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075f0:	e853 3f00 	ldrex	r3, [r3]
 80075f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80075f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	3314      	adds	r3, #20
 8007606:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800760a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800760c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800760e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007610:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007612:	e841 2300 	strex	r3, r2, [r1]
 8007616:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007618:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800761a:	2b00      	cmp	r3, #0
 800761c:	d1e3      	bne.n	80075e6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2220      	movs	r2, #32
 8007622:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2200      	movs	r2, #0
 800762a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	330c      	adds	r3, #12
 8007632:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007634:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007636:	e853 3f00 	ldrex	r3, [r3]
 800763a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800763c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800763e:	f023 0310 	bic.w	r3, r3, #16
 8007642:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	330c      	adds	r3, #12
 800764c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007650:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007652:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007654:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007656:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007658:	e841 2300 	strex	r3, r2, [r1]
 800765c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800765e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007660:	2b00      	cmp	r3, #0
 8007662:	d1e3      	bne.n	800762c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007668:	4618      	mov	r0, r3
 800766a:	f7fb ff64 	bl	8003536 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2202      	movs	r2, #2
 8007672:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800767c:	b29b      	uxth	r3, r3
 800767e:	1ad3      	subs	r3, r2, r3
 8007680:	b29b      	uxth	r3, r3
 8007682:	4619      	mov	r1, r3
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f000 f8cf 	bl	8007828 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800768a:	e0b3      	b.n	80077f4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007690:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007694:	429a      	cmp	r2, r3
 8007696:	f040 80ad 	bne.w	80077f4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800769e:	69db      	ldr	r3, [r3, #28]
 80076a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076a4:	f040 80a6 	bne.w	80077f4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2202      	movs	r2, #2
 80076ac:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80076b2:	4619      	mov	r1, r3
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f000 f8b7 	bl	8007828 <HAL_UARTEx_RxEventCallback>
      return;
 80076ba:	e09b      	b.n	80077f4 <HAL_UART_IRQHandler+0x548>
 80076bc:	0800797b 	.word	0x0800797b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80076c8:	b29b      	uxth	r3, r3
 80076ca:	1ad3      	subs	r3, r2, r3
 80076cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	f000 808e 	beq.w	80077f8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80076dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	f000 8089 	beq.w	80077f8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	330c      	adds	r3, #12
 80076ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076f0:	e853 3f00 	ldrex	r3, [r3]
 80076f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	330c      	adds	r3, #12
 8007706:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800770a:	647a      	str	r2, [r7, #68]	@ 0x44
 800770c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007710:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007712:	e841 2300 	strex	r3, r2, [r1]
 8007716:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007718:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1e3      	bne.n	80076e6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	3314      	adds	r3, #20
 8007724:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007728:	e853 3f00 	ldrex	r3, [r3]
 800772c:	623b      	str	r3, [r7, #32]
   return(result);
 800772e:	6a3b      	ldr	r3, [r7, #32]
 8007730:	f023 0301 	bic.w	r3, r3, #1
 8007734:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	3314      	adds	r3, #20
 800773e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007742:	633a      	str	r2, [r7, #48]	@ 0x30
 8007744:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007746:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007748:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800774a:	e841 2300 	strex	r3, r2, [r1]
 800774e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007752:	2b00      	cmp	r3, #0
 8007754:	d1e3      	bne.n	800771e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2220      	movs	r2, #32
 800775a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	330c      	adds	r3, #12
 800776a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	e853 3f00 	ldrex	r3, [r3]
 8007772:	60fb      	str	r3, [r7, #12]
   return(result);
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	f023 0310 	bic.w	r3, r3, #16
 800777a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	330c      	adds	r3, #12
 8007784:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007788:	61fa      	str	r2, [r7, #28]
 800778a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778c:	69b9      	ldr	r1, [r7, #24]
 800778e:	69fa      	ldr	r2, [r7, #28]
 8007790:	e841 2300 	strex	r3, r2, [r1]
 8007794:	617b      	str	r3, [r7, #20]
   return(result);
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d1e3      	bne.n	8007764 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2202      	movs	r2, #2
 80077a0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80077a2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80077a6:	4619      	mov	r1, r3
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f000 f83d 	bl	8007828 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80077ae:	e023      	b.n	80077f8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80077b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d009      	beq.n	80077d0 <HAL_UART_IRQHandler+0x524>
 80077bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d003      	beq.n	80077d0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f000 f8e7 	bl	800799c <UART_Transmit_IT>
    return;
 80077ce:	e014      	b.n	80077fa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80077d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d00e      	beq.n	80077fa <HAL_UART_IRQHandler+0x54e>
 80077dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d008      	beq.n	80077fa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 f927 	bl	8007a3c <UART_EndTransmit_IT>
    return;
 80077ee:	e004      	b.n	80077fa <HAL_UART_IRQHandler+0x54e>
    return;
 80077f0:	bf00      	nop
 80077f2:	e002      	b.n	80077fa <HAL_UART_IRQHandler+0x54e>
      return;
 80077f4:	bf00      	nop
 80077f6:	e000      	b.n	80077fa <HAL_UART_IRQHandler+0x54e>
      return;
 80077f8:	bf00      	nop
  }
}
 80077fa:	37e8      	adds	r7, #232	@ 0xe8
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}

08007800 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007800:	b480      	push	{r7}
 8007802:	b083      	sub	sp, #12
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007808:	bf00      	nop
 800780a:	370c      	adds	r7, #12
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr

08007814 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007814:	b480      	push	{r7}
 8007816:	b083      	sub	sp, #12
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800781c:	bf00      	nop
 800781e:	370c      	adds	r7, #12
 8007820:	46bd      	mov	sp, r7
 8007822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007826:	4770      	bx	lr

08007828 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007828:	b480      	push	{r7}
 800782a:	b083      	sub	sp, #12
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	460b      	mov	r3, r1
 8007832:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007834:	bf00      	nop
 8007836:	370c      	adds	r7, #12
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr

08007840 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007840:	b480      	push	{r7}
 8007842:	b085      	sub	sp, #20
 8007844:	af00      	add	r7, sp, #0
 8007846:	60f8      	str	r0, [r7, #12]
 8007848:	60b9      	str	r1, [r7, #8]
 800784a:	4613      	mov	r3, r2
 800784c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	68ba      	ldr	r2, [r7, #8]
 8007852:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	88fa      	ldrh	r2, [r7, #6]
 8007858:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	88fa      	ldrh	r2, [r7, #6]
 800785e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2200      	movs	r2, #0
 8007864:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2222      	movs	r2, #34	@ 0x22
 800786a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	691b      	ldr	r3, [r3, #16]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d007      	beq.n	8007886 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	68da      	ldr	r2, [r3, #12]
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007884:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	695a      	ldr	r2, [r3, #20]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f042 0201 	orr.w	r2, r2, #1
 8007894:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	68da      	ldr	r2, [r3, #12]
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f042 0220 	orr.w	r2, r2, #32
 80078a4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80078a6:	2300      	movs	r3, #0
}
 80078a8:	4618      	mov	r0, r3
 80078aa:	3714      	adds	r7, #20
 80078ac:	46bd      	mov	sp, r7
 80078ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b2:	4770      	bx	lr

080078b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b095      	sub	sp, #84	@ 0x54
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	330c      	adds	r3, #12
 80078c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078c6:	e853 3f00 	ldrex	r3, [r3]
 80078ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	330c      	adds	r3, #12
 80078da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80078dc:	643a      	str	r2, [r7, #64]	@ 0x40
 80078de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078e4:	e841 2300 	strex	r3, r2, [r1]
 80078e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d1e5      	bne.n	80078bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	3314      	adds	r3, #20
 80078f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f8:	6a3b      	ldr	r3, [r7, #32]
 80078fa:	e853 3f00 	ldrex	r3, [r3]
 80078fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8007900:	69fb      	ldr	r3, [r7, #28]
 8007902:	f023 0301 	bic.w	r3, r3, #1
 8007906:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	3314      	adds	r3, #20
 800790e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007910:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007912:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007914:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007916:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007918:	e841 2300 	strex	r3, r2, [r1]
 800791c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800791e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007920:	2b00      	cmp	r3, #0
 8007922:	d1e5      	bne.n	80078f0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007928:	2b01      	cmp	r3, #1
 800792a:	d119      	bne.n	8007960 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	330c      	adds	r3, #12
 8007932:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	e853 3f00 	ldrex	r3, [r3]
 800793a:	60bb      	str	r3, [r7, #8]
   return(result);
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	f023 0310 	bic.w	r3, r3, #16
 8007942:	647b      	str	r3, [r7, #68]	@ 0x44
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	330c      	adds	r3, #12
 800794a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800794c:	61ba      	str	r2, [r7, #24]
 800794e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007950:	6979      	ldr	r1, [r7, #20]
 8007952:	69ba      	ldr	r2, [r7, #24]
 8007954:	e841 2300 	strex	r3, r2, [r1]
 8007958:	613b      	str	r3, [r7, #16]
   return(result);
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d1e5      	bne.n	800792c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2220      	movs	r2, #32
 8007964:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800796e:	bf00      	nop
 8007970:	3754      	adds	r7, #84	@ 0x54
 8007972:	46bd      	mov	sp, r7
 8007974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007978:	4770      	bx	lr

0800797a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800797a:	b580      	push	{r7, lr}
 800797c:	b084      	sub	sp, #16
 800797e:	af00      	add	r7, sp, #0
 8007980:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007986:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2200      	movs	r2, #0
 800798c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800798e:	68f8      	ldr	r0, [r7, #12]
 8007990:	f7ff ff40 	bl	8007814 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007994:	bf00      	nop
 8007996:	3710      	adds	r7, #16
 8007998:	46bd      	mov	sp, r7
 800799a:	bd80      	pop	{r7, pc}

0800799c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800799c:	b480      	push	{r7}
 800799e:	b085      	sub	sp, #20
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	2b21      	cmp	r3, #33	@ 0x21
 80079ae:	d13e      	bne.n	8007a2e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079b8:	d114      	bne.n	80079e4 <UART_Transmit_IT+0x48>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	691b      	ldr	r3, [r3, #16]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d110      	bne.n	80079e4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6a1b      	ldr	r3, [r3, #32]
 80079c6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	881b      	ldrh	r3, [r3, #0]
 80079cc:	461a      	mov	r2, r3
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079d6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6a1b      	ldr	r3, [r3, #32]
 80079dc:	1c9a      	adds	r2, r3, #2
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	621a      	str	r2, [r3, #32]
 80079e2:	e008      	b.n	80079f6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6a1b      	ldr	r3, [r3, #32]
 80079e8:	1c59      	adds	r1, r3, #1
 80079ea:	687a      	ldr	r2, [r7, #4]
 80079ec:	6211      	str	r1, [r2, #32]
 80079ee:	781a      	ldrb	r2, [r3, #0]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80079fa:	b29b      	uxth	r3, r3
 80079fc:	3b01      	subs	r3, #1
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	687a      	ldr	r2, [r7, #4]
 8007a02:	4619      	mov	r1, r3
 8007a04:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d10f      	bne.n	8007a2a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	68da      	ldr	r2, [r3, #12]
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007a18:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	68da      	ldr	r2, [r3, #12]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a28:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	e000      	b.n	8007a30 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007a2e:	2302      	movs	r3, #2
  }
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3714      	adds	r7, #20
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr

08007a3c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b082      	sub	sp, #8
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	68da      	ldr	r2, [r3, #12]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a52:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2220      	movs	r2, #32
 8007a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f7ff fecf 	bl	8007800 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007a62:	2300      	movs	r3, #0
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3708      	adds	r7, #8
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b08c      	sub	sp, #48	@ 0x30
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007a74:	2300      	movs	r3, #0
 8007a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a82:	b2db      	uxtb	r3, r3
 8007a84:	2b22      	cmp	r3, #34	@ 0x22
 8007a86:	f040 80aa 	bne.w	8007bde <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a92:	d115      	bne.n	8007ac0 <UART_Receive_IT+0x54>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	691b      	ldr	r3, [r3, #16]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d111      	bne.n	8007ac0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	b29b      	uxth	r3, r3
 8007aaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007aae:	b29a      	uxth	r2, r3
 8007ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ab8:	1c9a      	adds	r2, r3, #2
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	629a      	str	r2, [r3, #40]	@ 0x28
 8007abe:	e024      	b.n	8007b0a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	689b      	ldr	r3, [r3, #8]
 8007aca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ace:	d007      	beq.n	8007ae0 <UART_Receive_IT+0x74>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	689b      	ldr	r3, [r3, #8]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d10a      	bne.n	8007aee <UART_Receive_IT+0x82>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	691b      	ldr	r3, [r3, #16]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d106      	bne.n	8007aee <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	b2da      	uxtb	r2, r3
 8007ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aea:	701a      	strb	r2, [r3, #0]
 8007aec:	e008      	b.n	8007b00 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007afa:	b2da      	uxtb	r2, r3
 8007afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007afe:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b04:	1c5a      	adds	r2, r3, #1
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	3b01      	subs	r3, #1
 8007b12:	b29b      	uxth	r3, r3
 8007b14:	687a      	ldr	r2, [r7, #4]
 8007b16:	4619      	mov	r1, r3
 8007b18:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d15d      	bne.n	8007bda <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	68da      	ldr	r2, [r3, #12]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f022 0220 	bic.w	r2, r2, #32
 8007b2c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	68da      	ldr	r2, [r3, #12]
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b3c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	695a      	ldr	r2, [r3, #20]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f022 0201 	bic.w	r2, r2, #1
 8007b4c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2220      	movs	r2, #32
 8007b52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d135      	bne.n	8007bd0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	330c      	adds	r3, #12
 8007b70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	e853 3f00 	ldrex	r3, [r3]
 8007b78:	613b      	str	r3, [r7, #16]
   return(result);
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	f023 0310 	bic.w	r3, r3, #16
 8007b80:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	330c      	adds	r3, #12
 8007b88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b8a:	623a      	str	r2, [r7, #32]
 8007b8c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8e:	69f9      	ldr	r1, [r7, #28]
 8007b90:	6a3a      	ldr	r2, [r7, #32]
 8007b92:	e841 2300 	strex	r3, r2, [r1]
 8007b96:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b98:	69bb      	ldr	r3, [r7, #24]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d1e5      	bne.n	8007b6a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f003 0310 	and.w	r3, r3, #16
 8007ba8:	2b10      	cmp	r3, #16
 8007baa:	d10a      	bne.n	8007bc2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007bac:	2300      	movs	r3, #0
 8007bae:	60fb      	str	r3, [r7, #12]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	60fb      	str	r3, [r7, #12]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	685b      	ldr	r3, [r3, #4]
 8007bbe:	60fb      	str	r3, [r7, #12]
 8007bc0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f7ff fe2d 	bl	8007828 <HAL_UARTEx_RxEventCallback>
 8007bce:	e002      	b.n	8007bd6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f7fa fcaf 	bl	8002534 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	e002      	b.n	8007be0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	e000      	b.n	8007be0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007bde:	2302      	movs	r3, #2
  }
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3730      	adds	r7, #48	@ 0x30
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007be8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007bec:	b0c0      	sub	sp, #256	@ 0x100
 8007bee:	af00      	add	r7, sp, #0
 8007bf0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	691b      	ldr	r3, [r3, #16]
 8007bfc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c04:	68d9      	ldr	r1, [r3, #12]
 8007c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c0a:	681a      	ldr	r2, [r3, #0]
 8007c0c:	ea40 0301 	orr.w	r3, r0, r1
 8007c10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c16:	689a      	ldr	r2, [r3, #8]
 8007c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c1c:	691b      	ldr	r3, [r3, #16]
 8007c1e:	431a      	orrs	r2, r3
 8007c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c24:	695b      	ldr	r3, [r3, #20]
 8007c26:	431a      	orrs	r2, r3
 8007c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c2c:	69db      	ldr	r3, [r3, #28]
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	68db      	ldr	r3, [r3, #12]
 8007c3c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007c40:	f021 010c 	bic.w	r1, r1, #12
 8007c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c48:	681a      	ldr	r2, [r3, #0]
 8007c4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007c4e:	430b      	orrs	r3, r1
 8007c50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	695b      	ldr	r3, [r3, #20]
 8007c5a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c62:	6999      	ldr	r1, [r3, #24]
 8007c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c68:	681a      	ldr	r2, [r3, #0]
 8007c6a:	ea40 0301 	orr.w	r3, r0, r1
 8007c6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	4b8f      	ldr	r3, [pc, #572]	@ (8007eb4 <UART_SetConfig+0x2cc>)
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	d005      	beq.n	8007c88 <UART_SetConfig+0xa0>
 8007c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c80:	681a      	ldr	r2, [r3, #0]
 8007c82:	4b8d      	ldr	r3, [pc, #564]	@ (8007eb8 <UART_SetConfig+0x2d0>)
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d104      	bne.n	8007c92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007c88:	f7fe fb72 	bl	8006370 <HAL_RCC_GetPCLK2Freq>
 8007c8c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007c90:	e003      	b.n	8007c9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007c92:	f7fe fb59 	bl	8006348 <HAL_RCC_GetPCLK1Freq>
 8007c96:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c9e:	69db      	ldr	r3, [r3, #28]
 8007ca0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ca4:	f040 810c 	bne.w	8007ec0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007ca8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007cac:	2200      	movs	r2, #0
 8007cae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007cb2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007cb6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007cba:	4622      	mov	r2, r4
 8007cbc:	462b      	mov	r3, r5
 8007cbe:	1891      	adds	r1, r2, r2
 8007cc0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007cc2:	415b      	adcs	r3, r3
 8007cc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007cc6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007cca:	4621      	mov	r1, r4
 8007ccc:	eb12 0801 	adds.w	r8, r2, r1
 8007cd0:	4629      	mov	r1, r5
 8007cd2:	eb43 0901 	adc.w	r9, r3, r1
 8007cd6:	f04f 0200 	mov.w	r2, #0
 8007cda:	f04f 0300 	mov.w	r3, #0
 8007cde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007ce2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007ce6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007cea:	4690      	mov	r8, r2
 8007cec:	4699      	mov	r9, r3
 8007cee:	4623      	mov	r3, r4
 8007cf0:	eb18 0303 	adds.w	r3, r8, r3
 8007cf4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007cf8:	462b      	mov	r3, r5
 8007cfa:	eb49 0303 	adc.w	r3, r9, r3
 8007cfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007d0e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007d12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007d16:	460b      	mov	r3, r1
 8007d18:	18db      	adds	r3, r3, r3
 8007d1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d1c:	4613      	mov	r3, r2
 8007d1e:	eb42 0303 	adc.w	r3, r2, r3
 8007d22:	657b      	str	r3, [r7, #84]	@ 0x54
 8007d24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007d28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007d2c:	f7f8 ff8e 	bl	8000c4c <__aeabi_uldivmod>
 8007d30:	4602      	mov	r2, r0
 8007d32:	460b      	mov	r3, r1
 8007d34:	4b61      	ldr	r3, [pc, #388]	@ (8007ebc <UART_SetConfig+0x2d4>)
 8007d36:	fba3 2302 	umull	r2, r3, r3, r2
 8007d3a:	095b      	lsrs	r3, r3, #5
 8007d3c:	011c      	lsls	r4, r3, #4
 8007d3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d42:	2200      	movs	r2, #0
 8007d44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007d48:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007d4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007d50:	4642      	mov	r2, r8
 8007d52:	464b      	mov	r3, r9
 8007d54:	1891      	adds	r1, r2, r2
 8007d56:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007d58:	415b      	adcs	r3, r3
 8007d5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007d60:	4641      	mov	r1, r8
 8007d62:	eb12 0a01 	adds.w	sl, r2, r1
 8007d66:	4649      	mov	r1, r9
 8007d68:	eb43 0b01 	adc.w	fp, r3, r1
 8007d6c:	f04f 0200 	mov.w	r2, #0
 8007d70:	f04f 0300 	mov.w	r3, #0
 8007d74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007d78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007d7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d80:	4692      	mov	sl, r2
 8007d82:	469b      	mov	fp, r3
 8007d84:	4643      	mov	r3, r8
 8007d86:	eb1a 0303 	adds.w	r3, sl, r3
 8007d8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007d8e:	464b      	mov	r3, r9
 8007d90:	eb4b 0303 	adc.w	r3, fp, r3
 8007d94:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007da4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007da8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007dac:	460b      	mov	r3, r1
 8007dae:	18db      	adds	r3, r3, r3
 8007db0:	643b      	str	r3, [r7, #64]	@ 0x40
 8007db2:	4613      	mov	r3, r2
 8007db4:	eb42 0303 	adc.w	r3, r2, r3
 8007db8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007dbe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007dc2:	f7f8 ff43 	bl	8000c4c <__aeabi_uldivmod>
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	460b      	mov	r3, r1
 8007dca:	4611      	mov	r1, r2
 8007dcc:	4b3b      	ldr	r3, [pc, #236]	@ (8007ebc <UART_SetConfig+0x2d4>)
 8007dce:	fba3 2301 	umull	r2, r3, r3, r1
 8007dd2:	095b      	lsrs	r3, r3, #5
 8007dd4:	2264      	movs	r2, #100	@ 0x64
 8007dd6:	fb02 f303 	mul.w	r3, r2, r3
 8007dda:	1acb      	subs	r3, r1, r3
 8007ddc:	00db      	lsls	r3, r3, #3
 8007dde:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007de2:	4b36      	ldr	r3, [pc, #216]	@ (8007ebc <UART_SetConfig+0x2d4>)
 8007de4:	fba3 2302 	umull	r2, r3, r3, r2
 8007de8:	095b      	lsrs	r3, r3, #5
 8007dea:	005b      	lsls	r3, r3, #1
 8007dec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007df0:	441c      	add	r4, r3
 8007df2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007df6:	2200      	movs	r2, #0
 8007df8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007dfc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007e00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007e04:	4642      	mov	r2, r8
 8007e06:	464b      	mov	r3, r9
 8007e08:	1891      	adds	r1, r2, r2
 8007e0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007e0c:	415b      	adcs	r3, r3
 8007e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007e14:	4641      	mov	r1, r8
 8007e16:	1851      	adds	r1, r2, r1
 8007e18:	6339      	str	r1, [r7, #48]	@ 0x30
 8007e1a:	4649      	mov	r1, r9
 8007e1c:	414b      	adcs	r3, r1
 8007e1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e20:	f04f 0200 	mov.w	r2, #0
 8007e24:	f04f 0300 	mov.w	r3, #0
 8007e28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007e2c:	4659      	mov	r1, fp
 8007e2e:	00cb      	lsls	r3, r1, #3
 8007e30:	4651      	mov	r1, sl
 8007e32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e36:	4651      	mov	r1, sl
 8007e38:	00ca      	lsls	r2, r1, #3
 8007e3a:	4610      	mov	r0, r2
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	4603      	mov	r3, r0
 8007e40:	4642      	mov	r2, r8
 8007e42:	189b      	adds	r3, r3, r2
 8007e44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007e48:	464b      	mov	r3, r9
 8007e4a:	460a      	mov	r2, r1
 8007e4c:	eb42 0303 	adc.w	r3, r2, r3
 8007e50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007e60:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007e64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007e68:	460b      	mov	r3, r1
 8007e6a:	18db      	adds	r3, r3, r3
 8007e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e6e:	4613      	mov	r3, r2
 8007e70:	eb42 0303 	adc.w	r3, r2, r3
 8007e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007e7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007e7e:	f7f8 fee5 	bl	8000c4c <__aeabi_uldivmod>
 8007e82:	4602      	mov	r2, r0
 8007e84:	460b      	mov	r3, r1
 8007e86:	4b0d      	ldr	r3, [pc, #52]	@ (8007ebc <UART_SetConfig+0x2d4>)
 8007e88:	fba3 1302 	umull	r1, r3, r3, r2
 8007e8c:	095b      	lsrs	r3, r3, #5
 8007e8e:	2164      	movs	r1, #100	@ 0x64
 8007e90:	fb01 f303 	mul.w	r3, r1, r3
 8007e94:	1ad3      	subs	r3, r2, r3
 8007e96:	00db      	lsls	r3, r3, #3
 8007e98:	3332      	adds	r3, #50	@ 0x32
 8007e9a:	4a08      	ldr	r2, [pc, #32]	@ (8007ebc <UART_SetConfig+0x2d4>)
 8007e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8007ea0:	095b      	lsrs	r3, r3, #5
 8007ea2:	f003 0207 	and.w	r2, r3, #7
 8007ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4422      	add	r2, r4
 8007eae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007eb0:	e106      	b.n	80080c0 <UART_SetConfig+0x4d8>
 8007eb2:	bf00      	nop
 8007eb4:	40011000 	.word	0x40011000
 8007eb8:	40011400 	.word	0x40011400
 8007ebc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007ec0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007eca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007ece:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007ed2:	4642      	mov	r2, r8
 8007ed4:	464b      	mov	r3, r9
 8007ed6:	1891      	adds	r1, r2, r2
 8007ed8:	6239      	str	r1, [r7, #32]
 8007eda:	415b      	adcs	r3, r3
 8007edc:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ede:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007ee2:	4641      	mov	r1, r8
 8007ee4:	1854      	adds	r4, r2, r1
 8007ee6:	4649      	mov	r1, r9
 8007ee8:	eb43 0501 	adc.w	r5, r3, r1
 8007eec:	f04f 0200 	mov.w	r2, #0
 8007ef0:	f04f 0300 	mov.w	r3, #0
 8007ef4:	00eb      	lsls	r3, r5, #3
 8007ef6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007efa:	00e2      	lsls	r2, r4, #3
 8007efc:	4614      	mov	r4, r2
 8007efe:	461d      	mov	r5, r3
 8007f00:	4643      	mov	r3, r8
 8007f02:	18e3      	adds	r3, r4, r3
 8007f04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f08:	464b      	mov	r3, r9
 8007f0a:	eb45 0303 	adc.w	r3, r5, r3
 8007f0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007f1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007f22:	f04f 0200 	mov.w	r2, #0
 8007f26:	f04f 0300 	mov.w	r3, #0
 8007f2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007f2e:	4629      	mov	r1, r5
 8007f30:	008b      	lsls	r3, r1, #2
 8007f32:	4621      	mov	r1, r4
 8007f34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f38:	4621      	mov	r1, r4
 8007f3a:	008a      	lsls	r2, r1, #2
 8007f3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007f40:	f7f8 fe84 	bl	8000c4c <__aeabi_uldivmod>
 8007f44:	4602      	mov	r2, r0
 8007f46:	460b      	mov	r3, r1
 8007f48:	4b60      	ldr	r3, [pc, #384]	@ (80080cc <UART_SetConfig+0x4e4>)
 8007f4a:	fba3 2302 	umull	r2, r3, r3, r2
 8007f4e:	095b      	lsrs	r3, r3, #5
 8007f50:	011c      	lsls	r4, r3, #4
 8007f52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f56:	2200      	movs	r2, #0
 8007f58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007f5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007f60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007f64:	4642      	mov	r2, r8
 8007f66:	464b      	mov	r3, r9
 8007f68:	1891      	adds	r1, r2, r2
 8007f6a:	61b9      	str	r1, [r7, #24]
 8007f6c:	415b      	adcs	r3, r3
 8007f6e:	61fb      	str	r3, [r7, #28]
 8007f70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f74:	4641      	mov	r1, r8
 8007f76:	1851      	adds	r1, r2, r1
 8007f78:	6139      	str	r1, [r7, #16]
 8007f7a:	4649      	mov	r1, r9
 8007f7c:	414b      	adcs	r3, r1
 8007f7e:	617b      	str	r3, [r7, #20]
 8007f80:	f04f 0200 	mov.w	r2, #0
 8007f84:	f04f 0300 	mov.w	r3, #0
 8007f88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007f8c:	4659      	mov	r1, fp
 8007f8e:	00cb      	lsls	r3, r1, #3
 8007f90:	4651      	mov	r1, sl
 8007f92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f96:	4651      	mov	r1, sl
 8007f98:	00ca      	lsls	r2, r1, #3
 8007f9a:	4610      	mov	r0, r2
 8007f9c:	4619      	mov	r1, r3
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	4642      	mov	r2, r8
 8007fa2:	189b      	adds	r3, r3, r2
 8007fa4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007fa8:	464b      	mov	r3, r9
 8007faa:	460a      	mov	r2, r1
 8007fac:	eb42 0303 	adc.w	r3, r2, r3
 8007fb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007fbe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007fc0:	f04f 0200 	mov.w	r2, #0
 8007fc4:	f04f 0300 	mov.w	r3, #0
 8007fc8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007fcc:	4649      	mov	r1, r9
 8007fce:	008b      	lsls	r3, r1, #2
 8007fd0:	4641      	mov	r1, r8
 8007fd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007fd6:	4641      	mov	r1, r8
 8007fd8:	008a      	lsls	r2, r1, #2
 8007fda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007fde:	f7f8 fe35 	bl	8000c4c <__aeabi_uldivmod>
 8007fe2:	4602      	mov	r2, r0
 8007fe4:	460b      	mov	r3, r1
 8007fe6:	4611      	mov	r1, r2
 8007fe8:	4b38      	ldr	r3, [pc, #224]	@ (80080cc <UART_SetConfig+0x4e4>)
 8007fea:	fba3 2301 	umull	r2, r3, r3, r1
 8007fee:	095b      	lsrs	r3, r3, #5
 8007ff0:	2264      	movs	r2, #100	@ 0x64
 8007ff2:	fb02 f303 	mul.w	r3, r2, r3
 8007ff6:	1acb      	subs	r3, r1, r3
 8007ff8:	011b      	lsls	r3, r3, #4
 8007ffa:	3332      	adds	r3, #50	@ 0x32
 8007ffc:	4a33      	ldr	r2, [pc, #204]	@ (80080cc <UART_SetConfig+0x4e4>)
 8007ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8008002:	095b      	lsrs	r3, r3, #5
 8008004:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008008:	441c      	add	r4, r3
 800800a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800800e:	2200      	movs	r2, #0
 8008010:	673b      	str	r3, [r7, #112]	@ 0x70
 8008012:	677a      	str	r2, [r7, #116]	@ 0x74
 8008014:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008018:	4642      	mov	r2, r8
 800801a:	464b      	mov	r3, r9
 800801c:	1891      	adds	r1, r2, r2
 800801e:	60b9      	str	r1, [r7, #8]
 8008020:	415b      	adcs	r3, r3
 8008022:	60fb      	str	r3, [r7, #12]
 8008024:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008028:	4641      	mov	r1, r8
 800802a:	1851      	adds	r1, r2, r1
 800802c:	6039      	str	r1, [r7, #0]
 800802e:	4649      	mov	r1, r9
 8008030:	414b      	adcs	r3, r1
 8008032:	607b      	str	r3, [r7, #4]
 8008034:	f04f 0200 	mov.w	r2, #0
 8008038:	f04f 0300 	mov.w	r3, #0
 800803c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008040:	4659      	mov	r1, fp
 8008042:	00cb      	lsls	r3, r1, #3
 8008044:	4651      	mov	r1, sl
 8008046:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800804a:	4651      	mov	r1, sl
 800804c:	00ca      	lsls	r2, r1, #3
 800804e:	4610      	mov	r0, r2
 8008050:	4619      	mov	r1, r3
 8008052:	4603      	mov	r3, r0
 8008054:	4642      	mov	r2, r8
 8008056:	189b      	adds	r3, r3, r2
 8008058:	66bb      	str	r3, [r7, #104]	@ 0x68
 800805a:	464b      	mov	r3, r9
 800805c:	460a      	mov	r2, r1
 800805e:	eb42 0303 	adc.w	r3, r2, r3
 8008062:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008068:	685b      	ldr	r3, [r3, #4]
 800806a:	2200      	movs	r2, #0
 800806c:	663b      	str	r3, [r7, #96]	@ 0x60
 800806e:	667a      	str	r2, [r7, #100]	@ 0x64
 8008070:	f04f 0200 	mov.w	r2, #0
 8008074:	f04f 0300 	mov.w	r3, #0
 8008078:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800807c:	4649      	mov	r1, r9
 800807e:	008b      	lsls	r3, r1, #2
 8008080:	4641      	mov	r1, r8
 8008082:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008086:	4641      	mov	r1, r8
 8008088:	008a      	lsls	r2, r1, #2
 800808a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800808e:	f7f8 fddd 	bl	8000c4c <__aeabi_uldivmod>
 8008092:	4602      	mov	r2, r0
 8008094:	460b      	mov	r3, r1
 8008096:	4b0d      	ldr	r3, [pc, #52]	@ (80080cc <UART_SetConfig+0x4e4>)
 8008098:	fba3 1302 	umull	r1, r3, r3, r2
 800809c:	095b      	lsrs	r3, r3, #5
 800809e:	2164      	movs	r1, #100	@ 0x64
 80080a0:	fb01 f303 	mul.w	r3, r1, r3
 80080a4:	1ad3      	subs	r3, r2, r3
 80080a6:	011b      	lsls	r3, r3, #4
 80080a8:	3332      	adds	r3, #50	@ 0x32
 80080aa:	4a08      	ldr	r2, [pc, #32]	@ (80080cc <UART_SetConfig+0x4e4>)
 80080ac:	fba2 2303 	umull	r2, r3, r2, r3
 80080b0:	095b      	lsrs	r3, r3, #5
 80080b2:	f003 020f 	and.w	r2, r3, #15
 80080b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4422      	add	r2, r4
 80080be:	609a      	str	r2, [r3, #8]
}
 80080c0:	bf00      	nop
 80080c2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80080c6:	46bd      	mov	sp, r7
 80080c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80080cc:	51eb851f 	.word	0x51eb851f

080080d0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80080d0:	b084      	sub	sp, #16
 80080d2:	b580      	push	{r7, lr}
 80080d4:	b084      	sub	sp, #16
 80080d6:	af00      	add	r7, sp, #0
 80080d8:	6078      	str	r0, [r7, #4]
 80080da:	f107 001c 	add.w	r0, r7, #28
 80080de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80080e2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d123      	bne.n	8008132 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ee:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80080fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	68db      	ldr	r3, [r3, #12]
 800810a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008112:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008116:	2b01      	cmp	r3, #1
 8008118:	d105      	bne.n	8008126 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	68db      	ldr	r3, [r3, #12]
 800811e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f001 fae8 	bl	80096fc <USB_CoreReset>
 800812c:	4603      	mov	r3, r0
 800812e:	73fb      	strb	r3, [r7, #15]
 8008130:	e01b      	b.n	800816a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	68db      	ldr	r3, [r3, #12]
 8008136:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f001 fadc 	bl	80096fc <USB_CoreReset>
 8008144:	4603      	mov	r3, r0
 8008146:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008148:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800814c:	2b00      	cmp	r3, #0
 800814e:	d106      	bne.n	800815e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008154:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	639a      	str	r2, [r3, #56]	@ 0x38
 800815c:	e005      	b.n	800816a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008162:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800816a:	7fbb      	ldrb	r3, [r7, #30]
 800816c:	2b01      	cmp	r3, #1
 800816e:	d10b      	bne.n	8008188 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	f043 0206 	orr.w	r2, r3, #6
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	f043 0220 	orr.w	r2, r3, #32
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008188:	7bfb      	ldrb	r3, [r7, #15]
}
 800818a:	4618      	mov	r0, r3
 800818c:	3710      	adds	r7, #16
 800818e:	46bd      	mov	sp, r7
 8008190:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008194:	b004      	add	sp, #16
 8008196:	4770      	bx	lr

08008198 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008198:	b480      	push	{r7}
 800819a:	b087      	sub	sp, #28
 800819c:	af00      	add	r7, sp, #0
 800819e:	60f8      	str	r0, [r7, #12]
 80081a0:	60b9      	str	r1, [r7, #8]
 80081a2:	4613      	mov	r3, r2
 80081a4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80081a6:	79fb      	ldrb	r3, [r7, #7]
 80081a8:	2b02      	cmp	r3, #2
 80081aa:	d165      	bne.n	8008278 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	4a41      	ldr	r2, [pc, #260]	@ (80082b4 <USB_SetTurnaroundTime+0x11c>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d906      	bls.n	80081c2 <USB_SetTurnaroundTime+0x2a>
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	4a40      	ldr	r2, [pc, #256]	@ (80082b8 <USB_SetTurnaroundTime+0x120>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d202      	bcs.n	80081c2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80081bc:	230f      	movs	r3, #15
 80081be:	617b      	str	r3, [r7, #20]
 80081c0:	e062      	b.n	8008288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	4a3c      	ldr	r2, [pc, #240]	@ (80082b8 <USB_SetTurnaroundTime+0x120>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d306      	bcc.n	80081d8 <USB_SetTurnaroundTime+0x40>
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	4a3b      	ldr	r2, [pc, #236]	@ (80082bc <USB_SetTurnaroundTime+0x124>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d202      	bcs.n	80081d8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80081d2:	230e      	movs	r3, #14
 80081d4:	617b      	str	r3, [r7, #20]
 80081d6:	e057      	b.n	8008288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	4a38      	ldr	r2, [pc, #224]	@ (80082bc <USB_SetTurnaroundTime+0x124>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d306      	bcc.n	80081ee <USB_SetTurnaroundTime+0x56>
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	4a37      	ldr	r2, [pc, #220]	@ (80082c0 <USB_SetTurnaroundTime+0x128>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d202      	bcs.n	80081ee <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80081e8:	230d      	movs	r3, #13
 80081ea:	617b      	str	r3, [r7, #20]
 80081ec:	e04c      	b.n	8008288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	4a33      	ldr	r2, [pc, #204]	@ (80082c0 <USB_SetTurnaroundTime+0x128>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d306      	bcc.n	8008204 <USB_SetTurnaroundTime+0x6c>
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	4a32      	ldr	r2, [pc, #200]	@ (80082c4 <USB_SetTurnaroundTime+0x12c>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d802      	bhi.n	8008204 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80081fe:	230c      	movs	r3, #12
 8008200:	617b      	str	r3, [r7, #20]
 8008202:	e041      	b.n	8008288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	4a2f      	ldr	r2, [pc, #188]	@ (80082c4 <USB_SetTurnaroundTime+0x12c>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d906      	bls.n	800821a <USB_SetTurnaroundTime+0x82>
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	4a2e      	ldr	r2, [pc, #184]	@ (80082c8 <USB_SetTurnaroundTime+0x130>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d802      	bhi.n	800821a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008214:	230b      	movs	r3, #11
 8008216:	617b      	str	r3, [r7, #20]
 8008218:	e036      	b.n	8008288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	4a2a      	ldr	r2, [pc, #168]	@ (80082c8 <USB_SetTurnaroundTime+0x130>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d906      	bls.n	8008230 <USB_SetTurnaroundTime+0x98>
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	4a29      	ldr	r2, [pc, #164]	@ (80082cc <USB_SetTurnaroundTime+0x134>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d802      	bhi.n	8008230 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800822a:	230a      	movs	r3, #10
 800822c:	617b      	str	r3, [r7, #20]
 800822e:	e02b      	b.n	8008288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	4a26      	ldr	r2, [pc, #152]	@ (80082cc <USB_SetTurnaroundTime+0x134>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d906      	bls.n	8008246 <USB_SetTurnaroundTime+0xae>
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	4a25      	ldr	r2, [pc, #148]	@ (80082d0 <USB_SetTurnaroundTime+0x138>)
 800823c:	4293      	cmp	r3, r2
 800823e:	d202      	bcs.n	8008246 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008240:	2309      	movs	r3, #9
 8008242:	617b      	str	r3, [r7, #20]
 8008244:	e020      	b.n	8008288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	4a21      	ldr	r2, [pc, #132]	@ (80082d0 <USB_SetTurnaroundTime+0x138>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d306      	bcc.n	800825c <USB_SetTurnaroundTime+0xc4>
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	4a20      	ldr	r2, [pc, #128]	@ (80082d4 <USB_SetTurnaroundTime+0x13c>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d802      	bhi.n	800825c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008256:	2308      	movs	r3, #8
 8008258:	617b      	str	r3, [r7, #20]
 800825a:	e015      	b.n	8008288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	4a1d      	ldr	r2, [pc, #116]	@ (80082d4 <USB_SetTurnaroundTime+0x13c>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d906      	bls.n	8008272 <USB_SetTurnaroundTime+0xda>
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	4a1c      	ldr	r2, [pc, #112]	@ (80082d8 <USB_SetTurnaroundTime+0x140>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d202      	bcs.n	8008272 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800826c:	2307      	movs	r3, #7
 800826e:	617b      	str	r3, [r7, #20]
 8008270:	e00a      	b.n	8008288 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008272:	2306      	movs	r3, #6
 8008274:	617b      	str	r3, [r7, #20]
 8008276:	e007      	b.n	8008288 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008278:	79fb      	ldrb	r3, [r7, #7]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d102      	bne.n	8008284 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800827e:	2309      	movs	r3, #9
 8008280:	617b      	str	r3, [r7, #20]
 8008282:	e001      	b.n	8008288 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008284:	2309      	movs	r3, #9
 8008286:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	68db      	ldr	r3, [r3, #12]
 800828c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	68da      	ldr	r2, [r3, #12]
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	029b      	lsls	r3, r3, #10
 800829c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80082a0:	431a      	orrs	r2, r3
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80082a6:	2300      	movs	r3, #0
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	371c      	adds	r7, #28
 80082ac:	46bd      	mov	sp, r7
 80082ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b2:	4770      	bx	lr
 80082b4:	00d8acbf 	.word	0x00d8acbf
 80082b8:	00e4e1c0 	.word	0x00e4e1c0
 80082bc:	00f42400 	.word	0x00f42400
 80082c0:	01067380 	.word	0x01067380
 80082c4:	011a499f 	.word	0x011a499f
 80082c8:	01312cff 	.word	0x01312cff
 80082cc:	014ca43f 	.word	0x014ca43f
 80082d0:	016e3600 	.word	0x016e3600
 80082d4:	01a6ab1f 	.word	0x01a6ab1f
 80082d8:	01e84800 	.word	0x01e84800

080082dc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80082dc:	b480      	push	{r7}
 80082de:	b083      	sub	sp, #12
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	f043 0201 	orr.w	r2, r3, #1
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80082f0:	2300      	movs	r3, #0
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	370c      	adds	r7, #12
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr

080082fe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80082fe:	b480      	push	{r7}
 8008300:	b083      	sub	sp, #12
 8008302:	af00      	add	r7, sp, #0
 8008304:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	f023 0201 	bic.w	r2, r3, #1
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008312:	2300      	movs	r3, #0
}
 8008314:	4618      	mov	r0, r3
 8008316:	370c      	adds	r7, #12
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr

08008320 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b084      	sub	sp, #16
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	460b      	mov	r3, r1
 800832a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800832c:	2300      	movs	r3, #0
 800832e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800833c:	78fb      	ldrb	r3, [r7, #3]
 800833e:	2b01      	cmp	r3, #1
 8008340:	d115      	bne.n	800836e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	68db      	ldr	r3, [r3, #12]
 8008346:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800834e:	200a      	movs	r0, #10
 8008350:	f7fa ffbc 	bl	80032cc <HAL_Delay>
      ms += 10U;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	330a      	adds	r3, #10
 8008358:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f001 f93f 	bl	80095de <USB_GetMode>
 8008360:	4603      	mov	r3, r0
 8008362:	2b01      	cmp	r3, #1
 8008364:	d01e      	beq.n	80083a4 <USB_SetCurrentMode+0x84>
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2bc7      	cmp	r3, #199	@ 0xc7
 800836a:	d9f0      	bls.n	800834e <USB_SetCurrentMode+0x2e>
 800836c:	e01a      	b.n	80083a4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800836e:	78fb      	ldrb	r3, [r7, #3]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d115      	bne.n	80083a0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	68db      	ldr	r3, [r3, #12]
 8008378:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008380:	200a      	movs	r0, #10
 8008382:	f7fa ffa3 	bl	80032cc <HAL_Delay>
      ms += 10U;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	330a      	adds	r3, #10
 800838a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800838c:	6878      	ldr	r0, [r7, #4]
 800838e:	f001 f926 	bl	80095de <USB_GetMode>
 8008392:	4603      	mov	r3, r0
 8008394:	2b00      	cmp	r3, #0
 8008396:	d005      	beq.n	80083a4 <USB_SetCurrentMode+0x84>
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2bc7      	cmp	r3, #199	@ 0xc7
 800839c:	d9f0      	bls.n	8008380 <USB_SetCurrentMode+0x60>
 800839e:	e001      	b.n	80083a4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80083a0:	2301      	movs	r3, #1
 80083a2:	e005      	b.n	80083b0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2bc8      	cmp	r3, #200	@ 0xc8
 80083a8:	d101      	bne.n	80083ae <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80083aa:	2301      	movs	r3, #1
 80083ac:	e000      	b.n	80083b0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80083ae:	2300      	movs	r3, #0
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3710      	adds	r7, #16
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80083b8:	b084      	sub	sp, #16
 80083ba:	b580      	push	{r7, lr}
 80083bc:	b086      	sub	sp, #24
 80083be:	af00      	add	r7, sp, #0
 80083c0:	6078      	str	r0, [r7, #4]
 80083c2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80083c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80083ca:	2300      	movs	r3, #0
 80083cc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80083d2:	2300      	movs	r3, #0
 80083d4:	613b      	str	r3, [r7, #16]
 80083d6:	e009      	b.n	80083ec <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80083d8:	687a      	ldr	r2, [r7, #4]
 80083da:	693b      	ldr	r3, [r7, #16]
 80083dc:	3340      	adds	r3, #64	@ 0x40
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	4413      	add	r3, r2
 80083e2:	2200      	movs	r2, #0
 80083e4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	3301      	adds	r3, #1
 80083ea:	613b      	str	r3, [r7, #16]
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	2b0e      	cmp	r3, #14
 80083f0:	d9f2      	bls.n	80083d8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80083f2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d11c      	bne.n	8008434 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	68fa      	ldr	r2, [r7, #12]
 8008404:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008408:	f043 0302 	orr.w	r3, r3, #2
 800840c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008412:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800841e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800842a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	639a      	str	r2, [r3, #56]	@ 0x38
 8008432:	e00b      	b.n	800844c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008438:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008444:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008452:	461a      	mov	r2, r3
 8008454:	2300      	movs	r3, #0
 8008456:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008458:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800845c:	2b01      	cmp	r3, #1
 800845e:	d10d      	bne.n	800847c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008460:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008464:	2b00      	cmp	r3, #0
 8008466:	d104      	bne.n	8008472 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008468:	2100      	movs	r1, #0
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 f968 	bl	8008740 <USB_SetDevSpeed>
 8008470:	e008      	b.n	8008484 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008472:	2101      	movs	r1, #1
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f000 f963 	bl	8008740 <USB_SetDevSpeed>
 800847a:	e003      	b.n	8008484 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800847c:	2103      	movs	r1, #3
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 f95e 	bl	8008740 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008484:	2110      	movs	r1, #16
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f000 f8fa 	bl	8008680 <USB_FlushTxFifo>
 800848c:	4603      	mov	r3, r0
 800848e:	2b00      	cmp	r3, #0
 8008490:	d001      	beq.n	8008496 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008492:	2301      	movs	r3, #1
 8008494:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 f924 	bl	80086e4 <USB_FlushRxFifo>
 800849c:	4603      	mov	r3, r0
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d001      	beq.n	80084a6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80084a2:	2301      	movs	r3, #1
 80084a4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084ac:	461a      	mov	r2, r3
 80084ae:	2300      	movs	r3, #0
 80084b0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084b8:	461a      	mov	r2, r3
 80084ba:	2300      	movs	r3, #0
 80084bc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084c4:	461a      	mov	r2, r3
 80084c6:	2300      	movs	r3, #0
 80084c8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084ca:	2300      	movs	r3, #0
 80084cc:	613b      	str	r3, [r7, #16]
 80084ce:	e043      	b.n	8008558 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	015a      	lsls	r2, r3, #5
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	4413      	add	r3, r2
 80084d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084e6:	d118      	bne.n	800851a <USB_DevInit+0x162>
    {
      if (i == 0U)
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d10a      	bne.n	8008504 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	015a      	lsls	r2, r3, #5
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	4413      	add	r3, r2
 80084f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084fa:	461a      	mov	r2, r3
 80084fc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008500:	6013      	str	r3, [r2, #0]
 8008502:	e013      	b.n	800852c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	015a      	lsls	r2, r3, #5
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	4413      	add	r3, r2
 800850c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008510:	461a      	mov	r2, r3
 8008512:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008516:	6013      	str	r3, [r2, #0]
 8008518:	e008      	b.n	800852c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	015a      	lsls	r2, r3, #5
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	4413      	add	r3, r2
 8008522:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008526:	461a      	mov	r2, r3
 8008528:	2300      	movs	r3, #0
 800852a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800852c:	693b      	ldr	r3, [r7, #16]
 800852e:	015a      	lsls	r2, r3, #5
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	4413      	add	r3, r2
 8008534:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008538:	461a      	mov	r2, r3
 800853a:	2300      	movs	r3, #0
 800853c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	015a      	lsls	r2, r3, #5
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	4413      	add	r3, r2
 8008546:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800854a:	461a      	mov	r2, r3
 800854c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008550:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	3301      	adds	r3, #1
 8008556:	613b      	str	r3, [r7, #16]
 8008558:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800855c:	461a      	mov	r2, r3
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	4293      	cmp	r3, r2
 8008562:	d3b5      	bcc.n	80084d0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008564:	2300      	movs	r3, #0
 8008566:	613b      	str	r3, [r7, #16]
 8008568:	e043      	b.n	80085f2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	015a      	lsls	r2, r3, #5
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	4413      	add	r3, r2
 8008572:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800857c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008580:	d118      	bne.n	80085b4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d10a      	bne.n	800859e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	015a      	lsls	r2, r3, #5
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	4413      	add	r3, r2
 8008590:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008594:	461a      	mov	r2, r3
 8008596:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800859a:	6013      	str	r3, [r2, #0]
 800859c:	e013      	b.n	80085c6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	015a      	lsls	r2, r3, #5
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	4413      	add	r3, r2
 80085a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085aa:	461a      	mov	r2, r3
 80085ac:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80085b0:	6013      	str	r3, [r2, #0]
 80085b2:	e008      	b.n	80085c6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80085b4:	693b      	ldr	r3, [r7, #16]
 80085b6:	015a      	lsls	r2, r3, #5
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	4413      	add	r3, r2
 80085bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085c0:	461a      	mov	r2, r3
 80085c2:	2300      	movs	r3, #0
 80085c4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	015a      	lsls	r2, r3, #5
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	4413      	add	r3, r2
 80085ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085d2:	461a      	mov	r2, r3
 80085d4:	2300      	movs	r3, #0
 80085d6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80085d8:	693b      	ldr	r3, [r7, #16]
 80085da:	015a      	lsls	r2, r3, #5
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	4413      	add	r3, r2
 80085e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085e4:	461a      	mov	r2, r3
 80085e6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80085ea:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	3301      	adds	r3, #1
 80085f0:	613b      	str	r3, [r7, #16]
 80085f2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80085f6:	461a      	mov	r2, r3
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d3b5      	bcc.n	800856a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008604:	691b      	ldr	r3, [r3, #16]
 8008606:	68fa      	ldr	r2, [r7, #12]
 8008608:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800860c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008610:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2200      	movs	r2, #0
 8008616:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800861e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008620:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008624:	2b00      	cmp	r3, #0
 8008626:	d105      	bne.n	8008634 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	699b      	ldr	r3, [r3, #24]
 800862c:	f043 0210 	orr.w	r2, r3, #16
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	699a      	ldr	r2, [r3, #24]
 8008638:	4b10      	ldr	r3, [pc, #64]	@ (800867c <USB_DevInit+0x2c4>)
 800863a:	4313      	orrs	r3, r2
 800863c:	687a      	ldr	r2, [r7, #4]
 800863e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008640:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008644:	2b00      	cmp	r3, #0
 8008646:	d005      	beq.n	8008654 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	699b      	ldr	r3, [r3, #24]
 800864c:	f043 0208 	orr.w	r2, r3, #8
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008654:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008658:	2b01      	cmp	r3, #1
 800865a:	d107      	bne.n	800866c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	699b      	ldr	r3, [r3, #24]
 8008660:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008664:	f043 0304 	orr.w	r3, r3, #4
 8008668:	687a      	ldr	r2, [r7, #4]
 800866a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800866c:	7dfb      	ldrb	r3, [r7, #23]
}
 800866e:	4618      	mov	r0, r3
 8008670:	3718      	adds	r7, #24
 8008672:	46bd      	mov	sp, r7
 8008674:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008678:	b004      	add	sp, #16
 800867a:	4770      	bx	lr
 800867c:	803c3800 	.word	0x803c3800

08008680 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008680:	b480      	push	{r7}
 8008682:	b085      	sub	sp, #20
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
 8008688:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800868a:	2300      	movs	r3, #0
 800868c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	3301      	adds	r3, #1
 8008692:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800869a:	d901      	bls.n	80086a0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800869c:	2303      	movs	r3, #3
 800869e:	e01b      	b.n	80086d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	691b      	ldr	r3, [r3, #16]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	daf2      	bge.n	800868e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80086a8:	2300      	movs	r3, #0
 80086aa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	019b      	lsls	r3, r3, #6
 80086b0:	f043 0220 	orr.w	r2, r3, #32
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	3301      	adds	r3, #1
 80086bc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086c4:	d901      	bls.n	80086ca <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80086c6:	2303      	movs	r3, #3
 80086c8:	e006      	b.n	80086d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	691b      	ldr	r3, [r3, #16]
 80086ce:	f003 0320 	and.w	r3, r3, #32
 80086d2:	2b20      	cmp	r3, #32
 80086d4:	d0f0      	beq.n	80086b8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80086d6:	2300      	movs	r3, #0
}
 80086d8:	4618      	mov	r0, r3
 80086da:	3714      	adds	r7, #20
 80086dc:	46bd      	mov	sp, r7
 80086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e2:	4770      	bx	lr

080086e4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b085      	sub	sp, #20
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086ec:	2300      	movs	r3, #0
 80086ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	3301      	adds	r3, #1
 80086f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086fc:	d901      	bls.n	8008702 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80086fe:	2303      	movs	r3, #3
 8008700:	e018      	b.n	8008734 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	691b      	ldr	r3, [r3, #16]
 8008706:	2b00      	cmp	r3, #0
 8008708:	daf2      	bge.n	80086f0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800870a:	2300      	movs	r3, #0
 800870c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2210      	movs	r2, #16
 8008712:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	3301      	adds	r3, #1
 8008718:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008720:	d901      	bls.n	8008726 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008722:	2303      	movs	r3, #3
 8008724:	e006      	b.n	8008734 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	691b      	ldr	r3, [r3, #16]
 800872a:	f003 0310 	and.w	r3, r3, #16
 800872e:	2b10      	cmp	r3, #16
 8008730:	d0f0      	beq.n	8008714 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008732:	2300      	movs	r3, #0
}
 8008734:	4618      	mov	r0, r3
 8008736:	3714      	adds	r7, #20
 8008738:	46bd      	mov	sp, r7
 800873a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873e:	4770      	bx	lr

08008740 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008740:	b480      	push	{r7}
 8008742:	b085      	sub	sp, #20
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
 8008748:	460b      	mov	r3, r1
 800874a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	78fb      	ldrb	r3, [r7, #3]
 800875a:	68f9      	ldr	r1, [r7, #12]
 800875c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008760:	4313      	orrs	r3, r2
 8008762:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008764:	2300      	movs	r3, #0
}
 8008766:	4618      	mov	r0, r3
 8008768:	3714      	adds	r7, #20
 800876a:	46bd      	mov	sp, r7
 800876c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008770:	4770      	bx	lr

08008772 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008772:	b480      	push	{r7}
 8008774:	b087      	sub	sp, #28
 8008776:	af00      	add	r7, sp, #0
 8008778:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008784:	689b      	ldr	r3, [r3, #8]
 8008786:	f003 0306 	and.w	r3, r3, #6
 800878a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d102      	bne.n	8008798 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008792:	2300      	movs	r3, #0
 8008794:	75fb      	strb	r3, [r7, #23]
 8008796:	e00a      	b.n	80087ae <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2b02      	cmp	r3, #2
 800879c:	d002      	beq.n	80087a4 <USB_GetDevSpeed+0x32>
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2b06      	cmp	r3, #6
 80087a2:	d102      	bne.n	80087aa <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80087a4:	2302      	movs	r3, #2
 80087a6:	75fb      	strb	r3, [r7, #23]
 80087a8:	e001      	b.n	80087ae <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80087aa:	230f      	movs	r3, #15
 80087ac:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80087ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	371c      	adds	r7, #28
 80087b4:	46bd      	mov	sp, r7
 80087b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ba:	4770      	bx	lr

080087bc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80087bc:	b480      	push	{r7}
 80087be:	b085      	sub	sp, #20
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
 80087c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	781b      	ldrb	r3, [r3, #0]
 80087ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	785b      	ldrb	r3, [r3, #1]
 80087d4:	2b01      	cmp	r3, #1
 80087d6:	d13a      	bne.n	800884e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087de:	69da      	ldr	r2, [r3, #28]
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	f003 030f 	and.w	r3, r3, #15
 80087e8:	2101      	movs	r1, #1
 80087ea:	fa01 f303 	lsl.w	r3, r1, r3
 80087ee:	b29b      	uxth	r3, r3
 80087f0:	68f9      	ldr	r1, [r7, #12]
 80087f2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80087f6:	4313      	orrs	r3, r2
 80087f8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	015a      	lsls	r2, r3, #5
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	4413      	add	r3, r2
 8008802:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800880c:	2b00      	cmp	r3, #0
 800880e:	d155      	bne.n	80088bc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	015a      	lsls	r2, r3, #5
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	4413      	add	r3, r2
 8008818:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	689b      	ldr	r3, [r3, #8]
 8008822:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	791b      	ldrb	r3, [r3, #4]
 800882a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800882c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	059b      	lsls	r3, r3, #22
 8008832:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008834:	4313      	orrs	r3, r2
 8008836:	68ba      	ldr	r2, [r7, #8]
 8008838:	0151      	lsls	r1, r2, #5
 800883a:	68fa      	ldr	r2, [r7, #12]
 800883c:	440a      	add	r2, r1
 800883e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008842:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008846:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800884a:	6013      	str	r3, [r2, #0]
 800884c:	e036      	b.n	80088bc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008854:	69da      	ldr	r2, [r3, #28]
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	781b      	ldrb	r3, [r3, #0]
 800885a:	f003 030f 	and.w	r3, r3, #15
 800885e:	2101      	movs	r1, #1
 8008860:	fa01 f303 	lsl.w	r3, r1, r3
 8008864:	041b      	lsls	r3, r3, #16
 8008866:	68f9      	ldr	r1, [r7, #12]
 8008868:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800886c:	4313      	orrs	r3, r2
 800886e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	015a      	lsls	r2, r3, #5
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	4413      	add	r3, r2
 8008878:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008882:	2b00      	cmp	r3, #0
 8008884:	d11a      	bne.n	80088bc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	015a      	lsls	r2, r3, #5
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	4413      	add	r3, r2
 800888e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	791b      	ldrb	r3, [r3, #4]
 80088a0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80088a2:	430b      	orrs	r3, r1
 80088a4:	4313      	orrs	r3, r2
 80088a6:	68ba      	ldr	r2, [r7, #8]
 80088a8:	0151      	lsls	r1, r2, #5
 80088aa:	68fa      	ldr	r2, [r7, #12]
 80088ac:	440a      	add	r2, r1
 80088ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80088b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80088b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80088ba:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80088bc:	2300      	movs	r3, #0
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3714      	adds	r7, #20
 80088c2:	46bd      	mov	sp, r7
 80088c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c8:	4770      	bx	lr
	...

080088cc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b085      	sub	sp, #20
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
 80088d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	781b      	ldrb	r3, [r3, #0]
 80088de:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	785b      	ldrb	r3, [r3, #1]
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d161      	bne.n	80089ac <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	015a      	lsls	r2, r3, #5
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	4413      	add	r3, r2
 80088f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80088fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80088fe:	d11f      	bne.n	8008940 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	015a      	lsls	r2, r3, #5
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	4413      	add	r3, r2
 8008908:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	68ba      	ldr	r2, [r7, #8]
 8008910:	0151      	lsls	r1, r2, #5
 8008912:	68fa      	ldr	r2, [r7, #12]
 8008914:	440a      	add	r2, r1
 8008916:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800891a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800891e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	015a      	lsls	r2, r3, #5
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	4413      	add	r3, r2
 8008928:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	68ba      	ldr	r2, [r7, #8]
 8008930:	0151      	lsls	r1, r2, #5
 8008932:	68fa      	ldr	r2, [r7, #12]
 8008934:	440a      	add	r2, r1
 8008936:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800893a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800893e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008946:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	781b      	ldrb	r3, [r3, #0]
 800894c:	f003 030f 	and.w	r3, r3, #15
 8008950:	2101      	movs	r1, #1
 8008952:	fa01 f303 	lsl.w	r3, r1, r3
 8008956:	b29b      	uxth	r3, r3
 8008958:	43db      	mvns	r3, r3
 800895a:	68f9      	ldr	r1, [r7, #12]
 800895c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008960:	4013      	ands	r3, r2
 8008962:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800896a:	69da      	ldr	r2, [r3, #28]
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	781b      	ldrb	r3, [r3, #0]
 8008970:	f003 030f 	and.w	r3, r3, #15
 8008974:	2101      	movs	r1, #1
 8008976:	fa01 f303 	lsl.w	r3, r1, r3
 800897a:	b29b      	uxth	r3, r3
 800897c:	43db      	mvns	r3, r3
 800897e:	68f9      	ldr	r1, [r7, #12]
 8008980:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008984:	4013      	ands	r3, r2
 8008986:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	015a      	lsls	r2, r3, #5
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	4413      	add	r3, r2
 8008990:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008994:	681a      	ldr	r2, [r3, #0]
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	0159      	lsls	r1, r3, #5
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	440b      	add	r3, r1
 800899e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089a2:	4619      	mov	r1, r3
 80089a4:	4b35      	ldr	r3, [pc, #212]	@ (8008a7c <USB_DeactivateEndpoint+0x1b0>)
 80089a6:	4013      	ands	r3, r2
 80089a8:	600b      	str	r3, [r1, #0]
 80089aa:	e060      	b.n	8008a6e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	015a      	lsls	r2, r3, #5
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	4413      	add	r3, r2
 80089b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80089be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80089c2:	d11f      	bne.n	8008a04 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	015a      	lsls	r2, r3, #5
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	4413      	add	r3, r2
 80089cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	68ba      	ldr	r2, [r7, #8]
 80089d4:	0151      	lsls	r1, r2, #5
 80089d6:	68fa      	ldr	r2, [r7, #12]
 80089d8:	440a      	add	r2, r1
 80089da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089de:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80089e2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	015a      	lsls	r2, r3, #5
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	4413      	add	r3, r2
 80089ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	68ba      	ldr	r2, [r7, #8]
 80089f4:	0151      	lsls	r1, r2, #5
 80089f6:	68fa      	ldr	r2, [r7, #12]
 80089f8:	440a      	add	r2, r1
 80089fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008a02:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	781b      	ldrb	r3, [r3, #0]
 8008a10:	f003 030f 	and.w	r3, r3, #15
 8008a14:	2101      	movs	r1, #1
 8008a16:	fa01 f303 	lsl.w	r3, r1, r3
 8008a1a:	041b      	lsls	r3, r3, #16
 8008a1c:	43db      	mvns	r3, r3
 8008a1e:	68f9      	ldr	r1, [r7, #12]
 8008a20:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008a24:	4013      	ands	r3, r2
 8008a26:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a2e:	69da      	ldr	r2, [r3, #28]
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	781b      	ldrb	r3, [r3, #0]
 8008a34:	f003 030f 	and.w	r3, r3, #15
 8008a38:	2101      	movs	r1, #1
 8008a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8008a3e:	041b      	lsls	r3, r3, #16
 8008a40:	43db      	mvns	r3, r3
 8008a42:	68f9      	ldr	r1, [r7, #12]
 8008a44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008a48:	4013      	ands	r3, r2
 8008a4a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	015a      	lsls	r2, r3, #5
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	4413      	add	r3, r2
 8008a54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a58:	681a      	ldr	r2, [r3, #0]
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	0159      	lsls	r1, r3, #5
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	440b      	add	r3, r1
 8008a62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a66:	4619      	mov	r1, r3
 8008a68:	4b05      	ldr	r3, [pc, #20]	@ (8008a80 <USB_DeactivateEndpoint+0x1b4>)
 8008a6a:	4013      	ands	r3, r2
 8008a6c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008a6e:	2300      	movs	r3, #0
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3714      	adds	r7, #20
 8008a74:	46bd      	mov	sp, r7
 8008a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7a:	4770      	bx	lr
 8008a7c:	ec337800 	.word	0xec337800
 8008a80:	eff37800 	.word	0xeff37800

08008a84 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b08a      	sub	sp, #40	@ 0x28
 8008a88:	af02      	add	r7, sp, #8
 8008a8a:	60f8      	str	r0, [r7, #12]
 8008a8c:	60b9      	str	r1, [r7, #8]
 8008a8e:	4613      	mov	r3, r2
 8008a90:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	781b      	ldrb	r3, [r3, #0]
 8008a9a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	785b      	ldrb	r3, [r3, #1]
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	f040 817f 	bne.w	8008da4 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	691b      	ldr	r3, [r3, #16]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d132      	bne.n	8008b14 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008aae:	69bb      	ldr	r3, [r7, #24]
 8008ab0:	015a      	lsls	r2, r3, #5
 8008ab2:	69fb      	ldr	r3, [r7, #28]
 8008ab4:	4413      	add	r3, r2
 8008ab6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008aba:	691b      	ldr	r3, [r3, #16]
 8008abc:	69ba      	ldr	r2, [r7, #24]
 8008abe:	0151      	lsls	r1, r2, #5
 8008ac0:	69fa      	ldr	r2, [r7, #28]
 8008ac2:	440a      	add	r2, r1
 8008ac4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ac8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008acc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008ad0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008ad2:	69bb      	ldr	r3, [r7, #24]
 8008ad4:	015a      	lsls	r2, r3, #5
 8008ad6:	69fb      	ldr	r3, [r7, #28]
 8008ad8:	4413      	add	r3, r2
 8008ada:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ade:	691b      	ldr	r3, [r3, #16]
 8008ae0:	69ba      	ldr	r2, [r7, #24]
 8008ae2:	0151      	lsls	r1, r2, #5
 8008ae4:	69fa      	ldr	r2, [r7, #28]
 8008ae6:	440a      	add	r2, r1
 8008ae8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008aec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008af0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008af2:	69bb      	ldr	r3, [r7, #24]
 8008af4:	015a      	lsls	r2, r3, #5
 8008af6:	69fb      	ldr	r3, [r7, #28]
 8008af8:	4413      	add	r3, r2
 8008afa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008afe:	691b      	ldr	r3, [r3, #16]
 8008b00:	69ba      	ldr	r2, [r7, #24]
 8008b02:	0151      	lsls	r1, r2, #5
 8008b04:	69fa      	ldr	r2, [r7, #28]
 8008b06:	440a      	add	r2, r1
 8008b08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b0c:	0cdb      	lsrs	r3, r3, #19
 8008b0e:	04db      	lsls	r3, r3, #19
 8008b10:	6113      	str	r3, [r2, #16]
 8008b12:	e097      	b.n	8008c44 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008b14:	69bb      	ldr	r3, [r7, #24]
 8008b16:	015a      	lsls	r2, r3, #5
 8008b18:	69fb      	ldr	r3, [r7, #28]
 8008b1a:	4413      	add	r3, r2
 8008b1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b20:	691b      	ldr	r3, [r3, #16]
 8008b22:	69ba      	ldr	r2, [r7, #24]
 8008b24:	0151      	lsls	r1, r2, #5
 8008b26:	69fa      	ldr	r2, [r7, #28]
 8008b28:	440a      	add	r2, r1
 8008b2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b2e:	0cdb      	lsrs	r3, r3, #19
 8008b30:	04db      	lsls	r3, r3, #19
 8008b32:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008b34:	69bb      	ldr	r3, [r7, #24]
 8008b36:	015a      	lsls	r2, r3, #5
 8008b38:	69fb      	ldr	r3, [r7, #28]
 8008b3a:	4413      	add	r3, r2
 8008b3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b40:	691b      	ldr	r3, [r3, #16]
 8008b42:	69ba      	ldr	r2, [r7, #24]
 8008b44:	0151      	lsls	r1, r2, #5
 8008b46:	69fa      	ldr	r2, [r7, #28]
 8008b48:	440a      	add	r2, r1
 8008b4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b4e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008b52:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008b56:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008b58:	69bb      	ldr	r3, [r7, #24]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d11a      	bne.n	8008b94 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	691a      	ldr	r2, [r3, #16]
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	689b      	ldr	r3, [r3, #8]
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d903      	bls.n	8008b72 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	689a      	ldr	r2, [r3, #8]
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008b72:	69bb      	ldr	r3, [r7, #24]
 8008b74:	015a      	lsls	r2, r3, #5
 8008b76:	69fb      	ldr	r3, [r7, #28]
 8008b78:	4413      	add	r3, r2
 8008b7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b7e:	691b      	ldr	r3, [r3, #16]
 8008b80:	69ba      	ldr	r2, [r7, #24]
 8008b82:	0151      	lsls	r1, r2, #5
 8008b84:	69fa      	ldr	r2, [r7, #28]
 8008b86:	440a      	add	r2, r1
 8008b88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b8c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008b90:	6113      	str	r3, [r2, #16]
 8008b92:	e044      	b.n	8008c1e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	691a      	ldr	r2, [r3, #16]
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	4413      	add	r3, r2
 8008b9e:	1e5a      	subs	r2, r3, #1
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ba8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8008baa:	69bb      	ldr	r3, [r7, #24]
 8008bac:	015a      	lsls	r2, r3, #5
 8008bae:	69fb      	ldr	r3, [r7, #28]
 8008bb0:	4413      	add	r3, r2
 8008bb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bb6:	691a      	ldr	r2, [r3, #16]
 8008bb8:	8afb      	ldrh	r3, [r7, #22]
 8008bba:	04d9      	lsls	r1, r3, #19
 8008bbc:	4ba4      	ldr	r3, [pc, #656]	@ (8008e50 <USB_EPStartXfer+0x3cc>)
 8008bbe:	400b      	ands	r3, r1
 8008bc0:	69b9      	ldr	r1, [r7, #24]
 8008bc2:	0148      	lsls	r0, r1, #5
 8008bc4:	69f9      	ldr	r1, [r7, #28]
 8008bc6:	4401      	add	r1, r0
 8008bc8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008bcc:	4313      	orrs	r3, r2
 8008bce:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	791b      	ldrb	r3, [r3, #4]
 8008bd4:	2b01      	cmp	r3, #1
 8008bd6:	d122      	bne.n	8008c1e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008bd8:	69bb      	ldr	r3, [r7, #24]
 8008bda:	015a      	lsls	r2, r3, #5
 8008bdc:	69fb      	ldr	r3, [r7, #28]
 8008bde:	4413      	add	r3, r2
 8008be0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008be4:	691b      	ldr	r3, [r3, #16]
 8008be6:	69ba      	ldr	r2, [r7, #24]
 8008be8:	0151      	lsls	r1, r2, #5
 8008bea:	69fa      	ldr	r2, [r7, #28]
 8008bec:	440a      	add	r2, r1
 8008bee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008bf2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008bf6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008bf8:	69bb      	ldr	r3, [r7, #24]
 8008bfa:	015a      	lsls	r2, r3, #5
 8008bfc:	69fb      	ldr	r3, [r7, #28]
 8008bfe:	4413      	add	r3, r2
 8008c00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c04:	691a      	ldr	r2, [r3, #16]
 8008c06:	8afb      	ldrh	r3, [r7, #22]
 8008c08:	075b      	lsls	r3, r3, #29
 8008c0a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8008c0e:	69b9      	ldr	r1, [r7, #24]
 8008c10:	0148      	lsls	r0, r1, #5
 8008c12:	69f9      	ldr	r1, [r7, #28]
 8008c14:	4401      	add	r1, r0
 8008c16:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008c1e:	69bb      	ldr	r3, [r7, #24]
 8008c20:	015a      	lsls	r2, r3, #5
 8008c22:	69fb      	ldr	r3, [r7, #28]
 8008c24:	4413      	add	r3, r2
 8008c26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c2a:	691a      	ldr	r2, [r3, #16]
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	691b      	ldr	r3, [r3, #16]
 8008c30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c34:	69b9      	ldr	r1, [r7, #24]
 8008c36:	0148      	lsls	r0, r1, #5
 8008c38:	69f9      	ldr	r1, [r7, #28]
 8008c3a:	4401      	add	r1, r0
 8008c3c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008c40:	4313      	orrs	r3, r2
 8008c42:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008c44:	79fb      	ldrb	r3, [r7, #7]
 8008c46:	2b01      	cmp	r3, #1
 8008c48:	d14b      	bne.n	8008ce2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	69db      	ldr	r3, [r3, #28]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d009      	beq.n	8008c66 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008c52:	69bb      	ldr	r3, [r7, #24]
 8008c54:	015a      	lsls	r2, r3, #5
 8008c56:	69fb      	ldr	r3, [r7, #28]
 8008c58:	4413      	add	r3, r2
 8008c5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c5e:	461a      	mov	r2, r3
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	69db      	ldr	r3, [r3, #28]
 8008c64:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	791b      	ldrb	r3, [r3, #4]
 8008c6a:	2b01      	cmp	r3, #1
 8008c6c:	d128      	bne.n	8008cc0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008c6e:	69fb      	ldr	r3, [r7, #28]
 8008c70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c74:	689b      	ldr	r3, [r3, #8]
 8008c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d110      	bne.n	8008ca0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008c7e:	69bb      	ldr	r3, [r7, #24]
 8008c80:	015a      	lsls	r2, r3, #5
 8008c82:	69fb      	ldr	r3, [r7, #28]
 8008c84:	4413      	add	r3, r2
 8008c86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	69ba      	ldr	r2, [r7, #24]
 8008c8e:	0151      	lsls	r1, r2, #5
 8008c90:	69fa      	ldr	r2, [r7, #28]
 8008c92:	440a      	add	r2, r1
 8008c94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c98:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008c9c:	6013      	str	r3, [r2, #0]
 8008c9e:	e00f      	b.n	8008cc0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008ca0:	69bb      	ldr	r3, [r7, #24]
 8008ca2:	015a      	lsls	r2, r3, #5
 8008ca4:	69fb      	ldr	r3, [r7, #28]
 8008ca6:	4413      	add	r3, r2
 8008ca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	69ba      	ldr	r2, [r7, #24]
 8008cb0:	0151      	lsls	r1, r2, #5
 8008cb2:	69fa      	ldr	r2, [r7, #28]
 8008cb4:	440a      	add	r2, r1
 8008cb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008cba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008cbe:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008cc0:	69bb      	ldr	r3, [r7, #24]
 8008cc2:	015a      	lsls	r2, r3, #5
 8008cc4:	69fb      	ldr	r3, [r7, #28]
 8008cc6:	4413      	add	r3, r2
 8008cc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	69ba      	ldr	r2, [r7, #24]
 8008cd0:	0151      	lsls	r1, r2, #5
 8008cd2:	69fa      	ldr	r2, [r7, #28]
 8008cd4:	440a      	add	r2, r1
 8008cd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008cda:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008cde:	6013      	str	r3, [r2, #0]
 8008ce0:	e166      	b.n	8008fb0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008ce2:	69bb      	ldr	r3, [r7, #24]
 8008ce4:	015a      	lsls	r2, r3, #5
 8008ce6:	69fb      	ldr	r3, [r7, #28]
 8008ce8:	4413      	add	r3, r2
 8008cea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	69ba      	ldr	r2, [r7, #24]
 8008cf2:	0151      	lsls	r1, r2, #5
 8008cf4:	69fa      	ldr	r2, [r7, #28]
 8008cf6:	440a      	add	r2, r1
 8008cf8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008cfc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008d00:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	791b      	ldrb	r3, [r3, #4]
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	d015      	beq.n	8008d36 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	691b      	ldr	r3, [r3, #16]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	f000 814e 	beq.w	8008fb0 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008d14:	69fb      	ldr	r3, [r7, #28]
 8008d16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	781b      	ldrb	r3, [r3, #0]
 8008d20:	f003 030f 	and.w	r3, r3, #15
 8008d24:	2101      	movs	r1, #1
 8008d26:	fa01 f303 	lsl.w	r3, r1, r3
 8008d2a:	69f9      	ldr	r1, [r7, #28]
 8008d2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008d30:	4313      	orrs	r3, r2
 8008d32:	634b      	str	r3, [r1, #52]	@ 0x34
 8008d34:	e13c      	b.n	8008fb0 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008d36:	69fb      	ldr	r3, [r7, #28]
 8008d38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d3c:	689b      	ldr	r3, [r3, #8]
 8008d3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d110      	bne.n	8008d68 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008d46:	69bb      	ldr	r3, [r7, #24]
 8008d48:	015a      	lsls	r2, r3, #5
 8008d4a:	69fb      	ldr	r3, [r7, #28]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	69ba      	ldr	r2, [r7, #24]
 8008d56:	0151      	lsls	r1, r2, #5
 8008d58:	69fa      	ldr	r2, [r7, #28]
 8008d5a:	440a      	add	r2, r1
 8008d5c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d60:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008d64:	6013      	str	r3, [r2, #0]
 8008d66:	e00f      	b.n	8008d88 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008d68:	69bb      	ldr	r3, [r7, #24]
 8008d6a:	015a      	lsls	r2, r3, #5
 8008d6c:	69fb      	ldr	r3, [r7, #28]
 8008d6e:	4413      	add	r3, r2
 8008d70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	69ba      	ldr	r2, [r7, #24]
 8008d78:	0151      	lsls	r1, r2, #5
 8008d7a:	69fa      	ldr	r2, [r7, #28]
 8008d7c:	440a      	add	r2, r1
 8008d7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d86:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	68d9      	ldr	r1, [r3, #12]
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	781a      	ldrb	r2, [r3, #0]
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	691b      	ldr	r3, [r3, #16]
 8008d94:	b298      	uxth	r0, r3
 8008d96:	79fb      	ldrb	r3, [r7, #7]
 8008d98:	9300      	str	r3, [sp, #0]
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	68f8      	ldr	r0, [r7, #12]
 8008d9e:	f000 f9b9 	bl	8009114 <USB_WritePacket>
 8008da2:	e105      	b.n	8008fb0 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008da4:	69bb      	ldr	r3, [r7, #24]
 8008da6:	015a      	lsls	r2, r3, #5
 8008da8:	69fb      	ldr	r3, [r7, #28]
 8008daa:	4413      	add	r3, r2
 8008dac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008db0:	691b      	ldr	r3, [r3, #16]
 8008db2:	69ba      	ldr	r2, [r7, #24]
 8008db4:	0151      	lsls	r1, r2, #5
 8008db6:	69fa      	ldr	r2, [r7, #28]
 8008db8:	440a      	add	r2, r1
 8008dba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008dbe:	0cdb      	lsrs	r3, r3, #19
 8008dc0:	04db      	lsls	r3, r3, #19
 8008dc2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008dc4:	69bb      	ldr	r3, [r7, #24]
 8008dc6:	015a      	lsls	r2, r3, #5
 8008dc8:	69fb      	ldr	r3, [r7, #28]
 8008dca:	4413      	add	r3, r2
 8008dcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dd0:	691b      	ldr	r3, [r3, #16]
 8008dd2:	69ba      	ldr	r2, [r7, #24]
 8008dd4:	0151      	lsls	r1, r2, #5
 8008dd6:	69fa      	ldr	r2, [r7, #28]
 8008dd8:	440a      	add	r2, r1
 8008dda:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008dde:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008de2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008de6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008de8:	69bb      	ldr	r3, [r7, #24]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d132      	bne.n	8008e54 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	691b      	ldr	r3, [r3, #16]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d003      	beq.n	8008dfe <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	689a      	ldr	r2, [r3, #8]
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	689a      	ldr	r2, [r3, #8]
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008e06:	69bb      	ldr	r3, [r7, #24]
 8008e08:	015a      	lsls	r2, r3, #5
 8008e0a:	69fb      	ldr	r3, [r7, #28]
 8008e0c:	4413      	add	r3, r2
 8008e0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e12:	691a      	ldr	r2, [r3, #16]
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	6a1b      	ldr	r3, [r3, #32]
 8008e18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e1c:	69b9      	ldr	r1, [r7, #24]
 8008e1e:	0148      	lsls	r0, r1, #5
 8008e20:	69f9      	ldr	r1, [r7, #28]
 8008e22:	4401      	add	r1, r0
 8008e24:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008e28:	4313      	orrs	r3, r2
 8008e2a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008e2c:	69bb      	ldr	r3, [r7, #24]
 8008e2e:	015a      	lsls	r2, r3, #5
 8008e30:	69fb      	ldr	r3, [r7, #28]
 8008e32:	4413      	add	r3, r2
 8008e34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e38:	691b      	ldr	r3, [r3, #16]
 8008e3a:	69ba      	ldr	r2, [r7, #24]
 8008e3c:	0151      	lsls	r1, r2, #5
 8008e3e:	69fa      	ldr	r2, [r7, #28]
 8008e40:	440a      	add	r2, r1
 8008e42:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e46:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008e4a:	6113      	str	r3, [r2, #16]
 8008e4c:	e062      	b.n	8008f14 <USB_EPStartXfer+0x490>
 8008e4e:	bf00      	nop
 8008e50:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	691b      	ldr	r3, [r3, #16]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d123      	bne.n	8008ea4 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008e5c:	69bb      	ldr	r3, [r7, #24]
 8008e5e:	015a      	lsls	r2, r3, #5
 8008e60:	69fb      	ldr	r3, [r7, #28]
 8008e62:	4413      	add	r3, r2
 8008e64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e68:	691a      	ldr	r2, [r3, #16]
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e72:	69b9      	ldr	r1, [r7, #24]
 8008e74:	0148      	lsls	r0, r1, #5
 8008e76:	69f9      	ldr	r1, [r7, #28]
 8008e78:	4401      	add	r1, r0
 8008e7a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008e82:	69bb      	ldr	r3, [r7, #24]
 8008e84:	015a      	lsls	r2, r3, #5
 8008e86:	69fb      	ldr	r3, [r7, #28]
 8008e88:	4413      	add	r3, r2
 8008e8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e8e:	691b      	ldr	r3, [r3, #16]
 8008e90:	69ba      	ldr	r2, [r7, #24]
 8008e92:	0151      	lsls	r1, r2, #5
 8008e94:	69fa      	ldr	r2, [r7, #28]
 8008e96:	440a      	add	r2, r1
 8008e98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e9c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008ea0:	6113      	str	r3, [r2, #16]
 8008ea2:	e037      	b.n	8008f14 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	691a      	ldr	r2, [r3, #16]
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	689b      	ldr	r3, [r3, #8]
 8008eac:	4413      	add	r3, r2
 8008eae:	1e5a      	subs	r2, r3, #1
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	689b      	ldr	r3, [r3, #8]
 8008eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008eb8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	689b      	ldr	r3, [r3, #8]
 8008ebe:	8afa      	ldrh	r2, [r7, #22]
 8008ec0:	fb03 f202 	mul.w	r2, r3, r2
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008ec8:	69bb      	ldr	r3, [r7, #24]
 8008eca:	015a      	lsls	r2, r3, #5
 8008ecc:	69fb      	ldr	r3, [r7, #28]
 8008ece:	4413      	add	r3, r2
 8008ed0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ed4:	691a      	ldr	r2, [r3, #16]
 8008ed6:	8afb      	ldrh	r3, [r7, #22]
 8008ed8:	04d9      	lsls	r1, r3, #19
 8008eda:	4b38      	ldr	r3, [pc, #224]	@ (8008fbc <USB_EPStartXfer+0x538>)
 8008edc:	400b      	ands	r3, r1
 8008ede:	69b9      	ldr	r1, [r7, #24]
 8008ee0:	0148      	lsls	r0, r1, #5
 8008ee2:	69f9      	ldr	r1, [r7, #28]
 8008ee4:	4401      	add	r1, r0
 8008ee6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008eea:	4313      	orrs	r3, r2
 8008eec:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008eee:	69bb      	ldr	r3, [r7, #24]
 8008ef0:	015a      	lsls	r2, r3, #5
 8008ef2:	69fb      	ldr	r3, [r7, #28]
 8008ef4:	4413      	add	r3, r2
 8008ef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008efa:	691a      	ldr	r2, [r3, #16]
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	6a1b      	ldr	r3, [r3, #32]
 8008f00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f04:	69b9      	ldr	r1, [r7, #24]
 8008f06:	0148      	lsls	r0, r1, #5
 8008f08:	69f9      	ldr	r1, [r7, #28]
 8008f0a:	4401      	add	r1, r0
 8008f0c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008f10:	4313      	orrs	r3, r2
 8008f12:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008f14:	79fb      	ldrb	r3, [r7, #7]
 8008f16:	2b01      	cmp	r3, #1
 8008f18:	d10d      	bne.n	8008f36 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	68db      	ldr	r3, [r3, #12]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d009      	beq.n	8008f36 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	68d9      	ldr	r1, [r3, #12]
 8008f26:	69bb      	ldr	r3, [r7, #24]
 8008f28:	015a      	lsls	r2, r3, #5
 8008f2a:	69fb      	ldr	r3, [r7, #28]
 8008f2c:	4413      	add	r3, r2
 8008f2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f32:	460a      	mov	r2, r1
 8008f34:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	791b      	ldrb	r3, [r3, #4]
 8008f3a:	2b01      	cmp	r3, #1
 8008f3c:	d128      	bne.n	8008f90 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008f3e:	69fb      	ldr	r3, [r7, #28]
 8008f40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f44:	689b      	ldr	r3, [r3, #8]
 8008f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d110      	bne.n	8008f70 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008f4e:	69bb      	ldr	r3, [r7, #24]
 8008f50:	015a      	lsls	r2, r3, #5
 8008f52:	69fb      	ldr	r3, [r7, #28]
 8008f54:	4413      	add	r3, r2
 8008f56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	69ba      	ldr	r2, [r7, #24]
 8008f5e:	0151      	lsls	r1, r2, #5
 8008f60:	69fa      	ldr	r2, [r7, #28]
 8008f62:	440a      	add	r2, r1
 8008f64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f68:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008f6c:	6013      	str	r3, [r2, #0]
 8008f6e:	e00f      	b.n	8008f90 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008f70:	69bb      	ldr	r3, [r7, #24]
 8008f72:	015a      	lsls	r2, r3, #5
 8008f74:	69fb      	ldr	r3, [r7, #28]
 8008f76:	4413      	add	r3, r2
 8008f78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	69ba      	ldr	r2, [r7, #24]
 8008f80:	0151      	lsls	r1, r2, #5
 8008f82:	69fa      	ldr	r2, [r7, #28]
 8008f84:	440a      	add	r2, r1
 8008f86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f8e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008f90:	69bb      	ldr	r3, [r7, #24]
 8008f92:	015a      	lsls	r2, r3, #5
 8008f94:	69fb      	ldr	r3, [r7, #28]
 8008f96:	4413      	add	r3, r2
 8008f98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	69ba      	ldr	r2, [r7, #24]
 8008fa0:	0151      	lsls	r1, r2, #5
 8008fa2:	69fa      	ldr	r2, [r7, #28]
 8008fa4:	440a      	add	r2, r1
 8008fa6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008faa:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008fae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008fb0:	2300      	movs	r3, #0
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3720      	adds	r7, #32
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}
 8008fba:	bf00      	nop
 8008fbc:	1ff80000 	.word	0x1ff80000

08008fc0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008fc0:	b480      	push	{r7}
 8008fc2:	b087      	sub	sp, #28
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
 8008fc8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	785b      	ldrb	r3, [r3, #1]
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d14a      	bne.n	8009074 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	781b      	ldrb	r3, [r3, #0]
 8008fe2:	015a      	lsls	r2, r3, #5
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	4413      	add	r3, r2
 8008fe8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ff2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ff6:	f040 8086 	bne.w	8009106 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	781b      	ldrb	r3, [r3, #0]
 8008ffe:	015a      	lsls	r2, r3, #5
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	4413      	add	r3, r2
 8009004:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	683a      	ldr	r2, [r7, #0]
 800900c:	7812      	ldrb	r2, [r2, #0]
 800900e:	0151      	lsls	r1, r2, #5
 8009010:	693a      	ldr	r2, [r7, #16]
 8009012:	440a      	add	r2, r1
 8009014:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009018:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800901c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	781b      	ldrb	r3, [r3, #0]
 8009022:	015a      	lsls	r2, r3, #5
 8009024:	693b      	ldr	r3, [r7, #16]
 8009026:	4413      	add	r3, r2
 8009028:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	683a      	ldr	r2, [r7, #0]
 8009030:	7812      	ldrb	r2, [r2, #0]
 8009032:	0151      	lsls	r1, r2, #5
 8009034:	693a      	ldr	r2, [r7, #16]
 8009036:	440a      	add	r2, r1
 8009038:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800903c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009040:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	3301      	adds	r3, #1
 8009046:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800904e:	4293      	cmp	r3, r2
 8009050:	d902      	bls.n	8009058 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009052:	2301      	movs	r3, #1
 8009054:	75fb      	strb	r3, [r7, #23]
          break;
 8009056:	e056      	b.n	8009106 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	781b      	ldrb	r3, [r3, #0]
 800905c:	015a      	lsls	r2, r3, #5
 800905e:	693b      	ldr	r3, [r7, #16]
 8009060:	4413      	add	r3, r2
 8009062:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800906c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009070:	d0e7      	beq.n	8009042 <USB_EPStopXfer+0x82>
 8009072:	e048      	b.n	8009106 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	015a      	lsls	r2, r3, #5
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	4413      	add	r3, r2
 800907e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009088:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800908c:	d13b      	bne.n	8009106 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	781b      	ldrb	r3, [r3, #0]
 8009092:	015a      	lsls	r2, r3, #5
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	4413      	add	r3, r2
 8009098:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	683a      	ldr	r2, [r7, #0]
 80090a0:	7812      	ldrb	r2, [r2, #0]
 80090a2:	0151      	lsls	r1, r2, #5
 80090a4:	693a      	ldr	r2, [r7, #16]
 80090a6:	440a      	add	r2, r1
 80090a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090ac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80090b0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	781b      	ldrb	r3, [r3, #0]
 80090b6:	015a      	lsls	r2, r3, #5
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	4413      	add	r3, r2
 80090bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	683a      	ldr	r2, [r7, #0]
 80090c4:	7812      	ldrb	r2, [r2, #0]
 80090c6:	0151      	lsls	r1, r2, #5
 80090c8:	693a      	ldr	r2, [r7, #16]
 80090ca:	440a      	add	r2, r1
 80090cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80090d4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	3301      	adds	r3, #1
 80090da:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f242 7210 	movw	r2, #10000	@ 0x2710
 80090e2:	4293      	cmp	r3, r2
 80090e4:	d902      	bls.n	80090ec <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	75fb      	strb	r3, [r7, #23]
          break;
 80090ea:	e00c      	b.n	8009106 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	781b      	ldrb	r3, [r3, #0]
 80090f0:	015a      	lsls	r2, r3, #5
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	4413      	add	r3, r2
 80090f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009100:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009104:	d0e7      	beq.n	80090d6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009106:	7dfb      	ldrb	r3, [r7, #23]
}
 8009108:	4618      	mov	r0, r3
 800910a:	371c      	adds	r7, #28
 800910c:	46bd      	mov	sp, r7
 800910e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009112:	4770      	bx	lr

08009114 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009114:	b480      	push	{r7}
 8009116:	b089      	sub	sp, #36	@ 0x24
 8009118:	af00      	add	r7, sp, #0
 800911a:	60f8      	str	r0, [r7, #12]
 800911c:	60b9      	str	r1, [r7, #8]
 800911e:	4611      	mov	r1, r2
 8009120:	461a      	mov	r2, r3
 8009122:	460b      	mov	r3, r1
 8009124:	71fb      	strb	r3, [r7, #7]
 8009126:	4613      	mov	r3, r2
 8009128:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800912e:	68bb      	ldr	r3, [r7, #8]
 8009130:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009132:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009136:	2b00      	cmp	r3, #0
 8009138:	d123      	bne.n	8009182 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800913a:	88bb      	ldrh	r3, [r7, #4]
 800913c:	3303      	adds	r3, #3
 800913e:	089b      	lsrs	r3, r3, #2
 8009140:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009142:	2300      	movs	r3, #0
 8009144:	61bb      	str	r3, [r7, #24]
 8009146:	e018      	b.n	800917a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009148:	79fb      	ldrb	r3, [r7, #7]
 800914a:	031a      	lsls	r2, r3, #12
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	4413      	add	r3, r2
 8009150:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009154:	461a      	mov	r2, r3
 8009156:	69fb      	ldr	r3, [r7, #28]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800915c:	69fb      	ldr	r3, [r7, #28]
 800915e:	3301      	adds	r3, #1
 8009160:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009162:	69fb      	ldr	r3, [r7, #28]
 8009164:	3301      	adds	r3, #1
 8009166:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009168:	69fb      	ldr	r3, [r7, #28]
 800916a:	3301      	adds	r3, #1
 800916c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800916e:	69fb      	ldr	r3, [r7, #28]
 8009170:	3301      	adds	r3, #1
 8009172:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009174:	69bb      	ldr	r3, [r7, #24]
 8009176:	3301      	adds	r3, #1
 8009178:	61bb      	str	r3, [r7, #24]
 800917a:	69ba      	ldr	r2, [r7, #24]
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	429a      	cmp	r2, r3
 8009180:	d3e2      	bcc.n	8009148 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009182:	2300      	movs	r3, #0
}
 8009184:	4618      	mov	r0, r3
 8009186:	3724      	adds	r7, #36	@ 0x24
 8009188:	46bd      	mov	sp, r7
 800918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918e:	4770      	bx	lr

08009190 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009190:	b480      	push	{r7}
 8009192:	b08b      	sub	sp, #44	@ 0x2c
 8009194:	af00      	add	r7, sp, #0
 8009196:	60f8      	str	r0, [r7, #12]
 8009198:	60b9      	str	r1, [r7, #8]
 800919a:	4613      	mov	r3, r2
 800919c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80091a6:	88fb      	ldrh	r3, [r7, #6]
 80091a8:	089b      	lsrs	r3, r3, #2
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80091ae:	88fb      	ldrh	r3, [r7, #6]
 80091b0:	f003 0303 	and.w	r3, r3, #3
 80091b4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80091b6:	2300      	movs	r3, #0
 80091b8:	623b      	str	r3, [r7, #32]
 80091ba:	e014      	b.n	80091e6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80091bc:	69bb      	ldr	r3, [r7, #24]
 80091be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091c2:	681a      	ldr	r2, [r3, #0]
 80091c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c6:	601a      	str	r2, [r3, #0]
    pDest++;
 80091c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ca:	3301      	adds	r3, #1
 80091cc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80091ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d0:	3301      	adds	r3, #1
 80091d2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80091d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d6:	3301      	adds	r3, #1
 80091d8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80091da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091dc:	3301      	adds	r3, #1
 80091de:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80091e0:	6a3b      	ldr	r3, [r7, #32]
 80091e2:	3301      	adds	r3, #1
 80091e4:	623b      	str	r3, [r7, #32]
 80091e6:	6a3a      	ldr	r2, [r7, #32]
 80091e8:	697b      	ldr	r3, [r7, #20]
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d3e6      	bcc.n	80091bc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80091ee:	8bfb      	ldrh	r3, [r7, #30]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d01e      	beq.n	8009232 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80091f4:	2300      	movs	r3, #0
 80091f6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80091f8:	69bb      	ldr	r3, [r7, #24]
 80091fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091fe:	461a      	mov	r2, r3
 8009200:	f107 0310 	add.w	r3, r7, #16
 8009204:	6812      	ldr	r2, [r2, #0]
 8009206:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009208:	693a      	ldr	r2, [r7, #16]
 800920a:	6a3b      	ldr	r3, [r7, #32]
 800920c:	b2db      	uxtb	r3, r3
 800920e:	00db      	lsls	r3, r3, #3
 8009210:	fa22 f303 	lsr.w	r3, r2, r3
 8009214:	b2da      	uxtb	r2, r3
 8009216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009218:	701a      	strb	r2, [r3, #0]
      i++;
 800921a:	6a3b      	ldr	r3, [r7, #32]
 800921c:	3301      	adds	r3, #1
 800921e:	623b      	str	r3, [r7, #32]
      pDest++;
 8009220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009222:	3301      	adds	r3, #1
 8009224:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009226:	8bfb      	ldrh	r3, [r7, #30]
 8009228:	3b01      	subs	r3, #1
 800922a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800922c:	8bfb      	ldrh	r3, [r7, #30]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d1ea      	bne.n	8009208 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009234:	4618      	mov	r0, r3
 8009236:	372c      	adds	r7, #44	@ 0x2c
 8009238:	46bd      	mov	sp, r7
 800923a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923e:	4770      	bx	lr

08009240 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009240:	b480      	push	{r7}
 8009242:	b085      	sub	sp, #20
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	781b      	ldrb	r3, [r3, #0]
 8009252:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	785b      	ldrb	r3, [r3, #1]
 8009258:	2b01      	cmp	r3, #1
 800925a:	d12c      	bne.n	80092b6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800925c:	68bb      	ldr	r3, [r7, #8]
 800925e:	015a      	lsls	r2, r3, #5
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	4413      	add	r3, r2
 8009264:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	2b00      	cmp	r3, #0
 800926c:	db12      	blt.n	8009294 <USB_EPSetStall+0x54>
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d00f      	beq.n	8009294 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	015a      	lsls	r2, r3, #5
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	4413      	add	r3, r2
 800927c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	68ba      	ldr	r2, [r7, #8]
 8009284:	0151      	lsls	r1, r2, #5
 8009286:	68fa      	ldr	r2, [r7, #12]
 8009288:	440a      	add	r2, r1
 800928a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800928e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009292:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	015a      	lsls	r2, r3, #5
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	4413      	add	r3, r2
 800929c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	68ba      	ldr	r2, [r7, #8]
 80092a4:	0151      	lsls	r1, r2, #5
 80092a6:	68fa      	ldr	r2, [r7, #12]
 80092a8:	440a      	add	r2, r1
 80092aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092ae:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80092b2:	6013      	str	r3, [r2, #0]
 80092b4:	e02b      	b.n	800930e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	015a      	lsls	r2, r3, #5
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	4413      	add	r3, r2
 80092be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	db12      	blt.n	80092ee <USB_EPSetStall+0xae>
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d00f      	beq.n	80092ee <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	015a      	lsls	r2, r3, #5
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	4413      	add	r3, r2
 80092d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	68ba      	ldr	r2, [r7, #8]
 80092de:	0151      	lsls	r1, r2, #5
 80092e0:	68fa      	ldr	r2, [r7, #12]
 80092e2:	440a      	add	r2, r1
 80092e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092e8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80092ec:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	015a      	lsls	r2, r3, #5
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	4413      	add	r3, r2
 80092f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	68ba      	ldr	r2, [r7, #8]
 80092fe:	0151      	lsls	r1, r2, #5
 8009300:	68fa      	ldr	r2, [r7, #12]
 8009302:	440a      	add	r2, r1
 8009304:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009308:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800930c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800930e:	2300      	movs	r3, #0
}
 8009310:	4618      	mov	r0, r3
 8009312:	3714      	adds	r7, #20
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	4770      	bx	lr

0800931c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800931c:	b480      	push	{r7}
 800931e:	b085      	sub	sp, #20
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
 8009324:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	781b      	ldrb	r3, [r3, #0]
 800932e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	785b      	ldrb	r3, [r3, #1]
 8009334:	2b01      	cmp	r3, #1
 8009336:	d128      	bne.n	800938a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	015a      	lsls	r2, r3, #5
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	4413      	add	r3, r2
 8009340:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	68ba      	ldr	r2, [r7, #8]
 8009348:	0151      	lsls	r1, r2, #5
 800934a:	68fa      	ldr	r2, [r7, #12]
 800934c:	440a      	add	r2, r1
 800934e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009352:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009356:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	791b      	ldrb	r3, [r3, #4]
 800935c:	2b03      	cmp	r3, #3
 800935e:	d003      	beq.n	8009368 <USB_EPClearStall+0x4c>
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	791b      	ldrb	r3, [r3, #4]
 8009364:	2b02      	cmp	r3, #2
 8009366:	d138      	bne.n	80093da <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	015a      	lsls	r2, r3, #5
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	4413      	add	r3, r2
 8009370:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	68ba      	ldr	r2, [r7, #8]
 8009378:	0151      	lsls	r1, r2, #5
 800937a:	68fa      	ldr	r2, [r7, #12]
 800937c:	440a      	add	r2, r1
 800937e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009382:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009386:	6013      	str	r3, [r2, #0]
 8009388:	e027      	b.n	80093da <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	015a      	lsls	r2, r3, #5
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	4413      	add	r3, r2
 8009392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	68ba      	ldr	r2, [r7, #8]
 800939a:	0151      	lsls	r1, r2, #5
 800939c:	68fa      	ldr	r2, [r7, #12]
 800939e:	440a      	add	r2, r1
 80093a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093a4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80093a8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	791b      	ldrb	r3, [r3, #4]
 80093ae:	2b03      	cmp	r3, #3
 80093b0:	d003      	beq.n	80093ba <USB_EPClearStall+0x9e>
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	791b      	ldrb	r3, [r3, #4]
 80093b6:	2b02      	cmp	r3, #2
 80093b8:	d10f      	bne.n	80093da <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	015a      	lsls	r2, r3, #5
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	4413      	add	r3, r2
 80093c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	68ba      	ldr	r2, [r7, #8]
 80093ca:	0151      	lsls	r1, r2, #5
 80093cc:	68fa      	ldr	r2, [r7, #12]
 80093ce:	440a      	add	r2, r1
 80093d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80093d8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80093da:	2300      	movs	r3, #0
}
 80093dc:	4618      	mov	r0, r3
 80093de:	3714      	adds	r7, #20
 80093e0:	46bd      	mov	sp, r7
 80093e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e6:	4770      	bx	lr

080093e8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b085      	sub	sp, #20
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
 80093f0:	460b      	mov	r3, r1
 80093f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	68fa      	ldr	r2, [r7, #12]
 8009402:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009406:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800940a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009412:	681a      	ldr	r2, [r3, #0]
 8009414:	78fb      	ldrb	r3, [r7, #3]
 8009416:	011b      	lsls	r3, r3, #4
 8009418:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800941c:	68f9      	ldr	r1, [r7, #12]
 800941e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009422:	4313      	orrs	r3, r2
 8009424:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009426:	2300      	movs	r3, #0
}
 8009428:	4618      	mov	r0, r3
 800942a:	3714      	adds	r7, #20
 800942c:	46bd      	mov	sp, r7
 800942e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009432:	4770      	bx	lr

08009434 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009434:	b480      	push	{r7}
 8009436:	b085      	sub	sp, #20
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	68fa      	ldr	r2, [r7, #12]
 800944a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800944e:	f023 0303 	bic.w	r3, r3, #3
 8009452:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	68fa      	ldr	r2, [r7, #12]
 800945e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009462:	f023 0302 	bic.w	r3, r3, #2
 8009466:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009468:	2300      	movs	r3, #0
}
 800946a:	4618      	mov	r0, r3
 800946c:	3714      	adds	r7, #20
 800946e:	46bd      	mov	sp, r7
 8009470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009474:	4770      	bx	lr

08009476 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009476:	b480      	push	{r7}
 8009478:	b085      	sub	sp, #20
 800947a:	af00      	add	r7, sp, #0
 800947c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	68fa      	ldr	r2, [r7, #12]
 800948c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009490:	f023 0303 	bic.w	r3, r3, #3
 8009494:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	68fa      	ldr	r2, [r7, #12]
 80094a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80094a4:	f043 0302 	orr.w	r3, r3, #2
 80094a8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80094aa:	2300      	movs	r3, #0
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3714      	adds	r7, #20
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr

080094b8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b085      	sub	sp, #20
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	695b      	ldr	r3, [r3, #20]
 80094c4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	699b      	ldr	r3, [r3, #24]
 80094ca:	68fa      	ldr	r2, [r7, #12]
 80094cc:	4013      	ands	r3, r2
 80094ce:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80094d0:	68fb      	ldr	r3, [r7, #12]
}
 80094d2:	4618      	mov	r0, r3
 80094d4:	3714      	adds	r7, #20
 80094d6:	46bd      	mov	sp, r7
 80094d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094dc:	4770      	bx	lr

080094de <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80094de:	b480      	push	{r7}
 80094e0:	b085      	sub	sp, #20
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094f0:	699b      	ldr	r3, [r3, #24]
 80094f2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094fa:	69db      	ldr	r3, [r3, #28]
 80094fc:	68ba      	ldr	r2, [r7, #8]
 80094fe:	4013      	ands	r3, r2
 8009500:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009502:	68bb      	ldr	r3, [r7, #8]
 8009504:	0c1b      	lsrs	r3, r3, #16
}
 8009506:	4618      	mov	r0, r3
 8009508:	3714      	adds	r7, #20
 800950a:	46bd      	mov	sp, r7
 800950c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009510:	4770      	bx	lr

08009512 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009512:	b480      	push	{r7}
 8009514:	b085      	sub	sp, #20
 8009516:	af00      	add	r7, sp, #0
 8009518:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009524:	699b      	ldr	r3, [r3, #24]
 8009526:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800952e:	69db      	ldr	r3, [r3, #28]
 8009530:	68ba      	ldr	r2, [r7, #8]
 8009532:	4013      	ands	r3, r2
 8009534:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	b29b      	uxth	r3, r3
}
 800953a:	4618      	mov	r0, r3
 800953c:	3714      	adds	r7, #20
 800953e:	46bd      	mov	sp, r7
 8009540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009544:	4770      	bx	lr

08009546 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009546:	b480      	push	{r7}
 8009548:	b085      	sub	sp, #20
 800954a:	af00      	add	r7, sp, #0
 800954c:	6078      	str	r0, [r7, #4]
 800954e:	460b      	mov	r3, r1
 8009550:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009556:	78fb      	ldrb	r3, [r7, #3]
 8009558:	015a      	lsls	r2, r3, #5
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	4413      	add	r3, r2
 800955e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009562:	689b      	ldr	r3, [r3, #8]
 8009564:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800956c:	695b      	ldr	r3, [r3, #20]
 800956e:	68ba      	ldr	r2, [r7, #8]
 8009570:	4013      	ands	r3, r2
 8009572:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009574:	68bb      	ldr	r3, [r7, #8]
}
 8009576:	4618      	mov	r0, r3
 8009578:	3714      	adds	r7, #20
 800957a:	46bd      	mov	sp, r7
 800957c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009580:	4770      	bx	lr

08009582 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009582:	b480      	push	{r7}
 8009584:	b087      	sub	sp, #28
 8009586:	af00      	add	r7, sp, #0
 8009588:	6078      	str	r0, [r7, #4]
 800958a:	460b      	mov	r3, r1
 800958c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009598:	691b      	ldr	r3, [r3, #16]
 800959a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800959c:	697b      	ldr	r3, [r7, #20]
 800959e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095a4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80095a6:	78fb      	ldrb	r3, [r7, #3]
 80095a8:	f003 030f 	and.w	r3, r3, #15
 80095ac:	68fa      	ldr	r2, [r7, #12]
 80095ae:	fa22 f303 	lsr.w	r3, r2, r3
 80095b2:	01db      	lsls	r3, r3, #7
 80095b4:	b2db      	uxtb	r3, r3
 80095b6:	693a      	ldr	r2, [r7, #16]
 80095b8:	4313      	orrs	r3, r2
 80095ba:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80095bc:	78fb      	ldrb	r3, [r7, #3]
 80095be:	015a      	lsls	r2, r3, #5
 80095c0:	697b      	ldr	r3, [r7, #20]
 80095c2:	4413      	add	r3, r2
 80095c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	693a      	ldr	r2, [r7, #16]
 80095cc:	4013      	ands	r3, r2
 80095ce:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80095d0:	68bb      	ldr	r3, [r7, #8]
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	371c      	adds	r7, #28
 80095d6:	46bd      	mov	sp, r7
 80095d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095dc:	4770      	bx	lr

080095de <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80095de:	b480      	push	{r7}
 80095e0:	b083      	sub	sp, #12
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	695b      	ldr	r3, [r3, #20]
 80095ea:	f003 0301 	and.w	r3, r3, #1
}
 80095ee:	4618      	mov	r0, r3
 80095f0:	370c      	adds	r7, #12
 80095f2:	46bd      	mov	sp, r7
 80095f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f8:	4770      	bx	lr

080095fa <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80095fa:	b480      	push	{r7}
 80095fc:	b085      	sub	sp, #20
 80095fe:	af00      	add	r7, sp, #0
 8009600:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	68fa      	ldr	r2, [r7, #12]
 8009610:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009614:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009618:	f023 0307 	bic.w	r3, r3, #7
 800961c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009624:	685b      	ldr	r3, [r3, #4]
 8009626:	68fa      	ldr	r2, [r7, #12]
 8009628:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800962c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009630:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009632:	2300      	movs	r3, #0
}
 8009634:	4618      	mov	r0, r3
 8009636:	3714      	adds	r7, #20
 8009638:	46bd      	mov	sp, r7
 800963a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963e:	4770      	bx	lr

08009640 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009640:	b480      	push	{r7}
 8009642:	b087      	sub	sp, #28
 8009644:	af00      	add	r7, sp, #0
 8009646:	60f8      	str	r0, [r7, #12]
 8009648:	460b      	mov	r3, r1
 800964a:	607a      	str	r2, [r7, #4]
 800964c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	333c      	adds	r3, #60	@ 0x3c
 8009656:	3304      	adds	r3, #4
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800965c:	693b      	ldr	r3, [r7, #16]
 800965e:	4a26      	ldr	r2, [pc, #152]	@ (80096f8 <USB_EP0_OutStart+0xb8>)
 8009660:	4293      	cmp	r3, r2
 8009662:	d90a      	bls.n	800967a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009670:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009674:	d101      	bne.n	800967a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009676:	2300      	movs	r3, #0
 8009678:	e037      	b.n	80096ea <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009680:	461a      	mov	r2, r3
 8009682:	2300      	movs	r3, #0
 8009684:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800968c:	691b      	ldr	r3, [r3, #16]
 800968e:	697a      	ldr	r2, [r7, #20]
 8009690:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009694:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009698:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800969a:	697b      	ldr	r3, [r7, #20]
 800969c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096a0:	691b      	ldr	r3, [r3, #16]
 80096a2:	697a      	ldr	r2, [r7, #20]
 80096a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096a8:	f043 0318 	orr.w	r3, r3, #24
 80096ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096b4:	691b      	ldr	r3, [r3, #16]
 80096b6:	697a      	ldr	r2, [r7, #20]
 80096b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096bc:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80096c0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80096c2:	7afb      	ldrb	r3, [r7, #11]
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d10f      	bne.n	80096e8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096ce:	461a      	mov	r2, r3
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	697a      	ldr	r2, [r7, #20]
 80096de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096e2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80096e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80096e8:	2300      	movs	r3, #0
}
 80096ea:	4618      	mov	r0, r3
 80096ec:	371c      	adds	r7, #28
 80096ee:	46bd      	mov	sp, r7
 80096f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f4:	4770      	bx	lr
 80096f6:	bf00      	nop
 80096f8:	4f54300a 	.word	0x4f54300a

080096fc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b085      	sub	sp, #20
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009704:	2300      	movs	r3, #0
 8009706:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	3301      	adds	r3, #1
 800970c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009714:	d901      	bls.n	800971a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009716:	2303      	movs	r3, #3
 8009718:	e022      	b.n	8009760 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	691b      	ldr	r3, [r3, #16]
 800971e:	2b00      	cmp	r3, #0
 8009720:	daf2      	bge.n	8009708 <USB_CoreReset+0xc>

  count = 10U;
 8009722:	230a      	movs	r3, #10
 8009724:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009726:	e002      	b.n	800972e <USB_CoreReset+0x32>
  {
    count--;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	3b01      	subs	r3, #1
 800972c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d1f9      	bne.n	8009728 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	691b      	ldr	r3, [r3, #16]
 8009738:	f043 0201 	orr.w	r2, r3, #1
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	3301      	adds	r3, #1
 8009744:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800974c:	d901      	bls.n	8009752 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800974e:	2303      	movs	r3, #3
 8009750:	e006      	b.n	8009760 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	691b      	ldr	r3, [r3, #16]
 8009756:	f003 0301 	and.w	r3, r3, #1
 800975a:	2b01      	cmp	r3, #1
 800975c:	d0f0      	beq.n	8009740 <USB_CoreReset+0x44>

  return HAL_OK;
 800975e:	2300      	movs	r3, #0
}
 8009760:	4618      	mov	r0, r3
 8009762:	3714      	adds	r7, #20
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr

0800976c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b084      	sub	sp, #16
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	460b      	mov	r3, r1
 8009776:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009778:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800977c:	f002 fcca 	bl	800c114 <USBD_static_malloc>
 8009780:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d109      	bne.n	800979c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	32b0      	adds	r2, #176	@ 0xb0
 8009792:	2100      	movs	r1, #0
 8009794:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009798:	2302      	movs	r3, #2
 800979a:	e0d4      	b.n	8009946 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800979c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80097a0:	2100      	movs	r1, #0
 80097a2:	68f8      	ldr	r0, [r7, #12]
 80097a4:	f003 fc99 	bl	800d0da <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	32b0      	adds	r2, #176	@ 0xb0
 80097b2:	68f9      	ldr	r1, [r7, #12]
 80097b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	32b0      	adds	r2, #176	@ 0xb0
 80097c2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	7c1b      	ldrb	r3, [r3, #16]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d138      	bne.n	8009846 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80097d4:	4b5e      	ldr	r3, [pc, #376]	@ (8009950 <USBD_CDC_Init+0x1e4>)
 80097d6:	7819      	ldrb	r1, [r3, #0]
 80097d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80097dc:	2202      	movs	r2, #2
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	f002 fb75 	bl	800bece <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80097e4:	4b5a      	ldr	r3, [pc, #360]	@ (8009950 <USBD_CDC_Init+0x1e4>)
 80097e6:	781b      	ldrb	r3, [r3, #0]
 80097e8:	f003 020f 	and.w	r2, r3, #15
 80097ec:	6879      	ldr	r1, [r7, #4]
 80097ee:	4613      	mov	r3, r2
 80097f0:	009b      	lsls	r3, r3, #2
 80097f2:	4413      	add	r3, r2
 80097f4:	009b      	lsls	r3, r3, #2
 80097f6:	440b      	add	r3, r1
 80097f8:	3323      	adds	r3, #35	@ 0x23
 80097fa:	2201      	movs	r2, #1
 80097fc:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80097fe:	4b55      	ldr	r3, [pc, #340]	@ (8009954 <USBD_CDC_Init+0x1e8>)
 8009800:	7819      	ldrb	r1, [r3, #0]
 8009802:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009806:	2202      	movs	r2, #2
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f002 fb60 	bl	800bece <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800980e:	4b51      	ldr	r3, [pc, #324]	@ (8009954 <USBD_CDC_Init+0x1e8>)
 8009810:	781b      	ldrb	r3, [r3, #0]
 8009812:	f003 020f 	and.w	r2, r3, #15
 8009816:	6879      	ldr	r1, [r7, #4]
 8009818:	4613      	mov	r3, r2
 800981a:	009b      	lsls	r3, r3, #2
 800981c:	4413      	add	r3, r2
 800981e:	009b      	lsls	r3, r3, #2
 8009820:	440b      	add	r3, r1
 8009822:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009826:	2201      	movs	r2, #1
 8009828:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800982a:	4b4b      	ldr	r3, [pc, #300]	@ (8009958 <USBD_CDC_Init+0x1ec>)
 800982c:	781b      	ldrb	r3, [r3, #0]
 800982e:	f003 020f 	and.w	r2, r3, #15
 8009832:	6879      	ldr	r1, [r7, #4]
 8009834:	4613      	mov	r3, r2
 8009836:	009b      	lsls	r3, r3, #2
 8009838:	4413      	add	r3, r2
 800983a:	009b      	lsls	r3, r3, #2
 800983c:	440b      	add	r3, r1
 800983e:	331c      	adds	r3, #28
 8009840:	2210      	movs	r2, #16
 8009842:	601a      	str	r2, [r3, #0]
 8009844:	e035      	b.n	80098b2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009846:	4b42      	ldr	r3, [pc, #264]	@ (8009950 <USBD_CDC_Init+0x1e4>)
 8009848:	7819      	ldrb	r1, [r3, #0]
 800984a:	2340      	movs	r3, #64	@ 0x40
 800984c:	2202      	movs	r2, #2
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	f002 fb3d 	bl	800bece <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009854:	4b3e      	ldr	r3, [pc, #248]	@ (8009950 <USBD_CDC_Init+0x1e4>)
 8009856:	781b      	ldrb	r3, [r3, #0]
 8009858:	f003 020f 	and.w	r2, r3, #15
 800985c:	6879      	ldr	r1, [r7, #4]
 800985e:	4613      	mov	r3, r2
 8009860:	009b      	lsls	r3, r3, #2
 8009862:	4413      	add	r3, r2
 8009864:	009b      	lsls	r3, r3, #2
 8009866:	440b      	add	r3, r1
 8009868:	3323      	adds	r3, #35	@ 0x23
 800986a:	2201      	movs	r2, #1
 800986c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800986e:	4b39      	ldr	r3, [pc, #228]	@ (8009954 <USBD_CDC_Init+0x1e8>)
 8009870:	7819      	ldrb	r1, [r3, #0]
 8009872:	2340      	movs	r3, #64	@ 0x40
 8009874:	2202      	movs	r2, #2
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f002 fb29 	bl	800bece <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800987c:	4b35      	ldr	r3, [pc, #212]	@ (8009954 <USBD_CDC_Init+0x1e8>)
 800987e:	781b      	ldrb	r3, [r3, #0]
 8009880:	f003 020f 	and.w	r2, r3, #15
 8009884:	6879      	ldr	r1, [r7, #4]
 8009886:	4613      	mov	r3, r2
 8009888:	009b      	lsls	r3, r3, #2
 800988a:	4413      	add	r3, r2
 800988c:	009b      	lsls	r3, r3, #2
 800988e:	440b      	add	r3, r1
 8009890:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009894:	2201      	movs	r2, #1
 8009896:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009898:	4b2f      	ldr	r3, [pc, #188]	@ (8009958 <USBD_CDC_Init+0x1ec>)
 800989a:	781b      	ldrb	r3, [r3, #0]
 800989c:	f003 020f 	and.w	r2, r3, #15
 80098a0:	6879      	ldr	r1, [r7, #4]
 80098a2:	4613      	mov	r3, r2
 80098a4:	009b      	lsls	r3, r3, #2
 80098a6:	4413      	add	r3, r2
 80098a8:	009b      	lsls	r3, r3, #2
 80098aa:	440b      	add	r3, r1
 80098ac:	331c      	adds	r3, #28
 80098ae:	2210      	movs	r2, #16
 80098b0:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80098b2:	4b29      	ldr	r3, [pc, #164]	@ (8009958 <USBD_CDC_Init+0x1ec>)
 80098b4:	7819      	ldrb	r1, [r3, #0]
 80098b6:	2308      	movs	r3, #8
 80098b8:	2203      	movs	r2, #3
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f002 fb07 	bl	800bece <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80098c0:	4b25      	ldr	r3, [pc, #148]	@ (8009958 <USBD_CDC_Init+0x1ec>)
 80098c2:	781b      	ldrb	r3, [r3, #0]
 80098c4:	f003 020f 	and.w	r2, r3, #15
 80098c8:	6879      	ldr	r1, [r7, #4]
 80098ca:	4613      	mov	r3, r2
 80098cc:	009b      	lsls	r3, r3, #2
 80098ce:	4413      	add	r3, r2
 80098d0:	009b      	lsls	r3, r3, #2
 80098d2:	440b      	add	r3, r1
 80098d4:	3323      	adds	r3, #35	@ 0x23
 80098d6:	2201      	movs	r2, #1
 80098d8:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	2200      	movs	r2, #0
 80098de:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80098e8:	687a      	ldr	r2, [r7, #4]
 80098ea:	33b0      	adds	r3, #176	@ 0xb0
 80098ec:	009b      	lsls	r3, r3, #2
 80098ee:	4413      	add	r3, r2
 80098f0:	685b      	ldr	r3, [r3, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	2200      	movs	r2, #0
 80098fa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	2200      	movs	r2, #0
 8009902:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800990c:	2b00      	cmp	r3, #0
 800990e:	d101      	bne.n	8009914 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009910:	2302      	movs	r3, #2
 8009912:	e018      	b.n	8009946 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	7c1b      	ldrb	r3, [r3, #16]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d10a      	bne.n	8009932 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800991c:	4b0d      	ldr	r3, [pc, #52]	@ (8009954 <USBD_CDC_Init+0x1e8>)
 800991e:	7819      	ldrb	r1, [r3, #0]
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009926:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f002 fbbe 	bl	800c0ac <USBD_LL_PrepareReceive>
 8009930:	e008      	b.n	8009944 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009932:	4b08      	ldr	r3, [pc, #32]	@ (8009954 <USBD_CDC_Init+0x1e8>)
 8009934:	7819      	ldrb	r1, [r3, #0]
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800993c:	2340      	movs	r3, #64	@ 0x40
 800993e:	6878      	ldr	r0, [r7, #4]
 8009940:	f002 fbb4 	bl	800c0ac <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009944:	2300      	movs	r3, #0
}
 8009946:	4618      	mov	r0, r3
 8009948:	3710      	adds	r7, #16
 800994a:	46bd      	mov	sp, r7
 800994c:	bd80      	pop	{r7, pc}
 800994e:	bf00      	nop
 8009950:	20000093 	.word	0x20000093
 8009954:	20000094 	.word	0x20000094
 8009958:	20000095 	.word	0x20000095

0800995c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b082      	sub	sp, #8
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
 8009964:	460b      	mov	r3, r1
 8009966:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009968:	4b3a      	ldr	r3, [pc, #232]	@ (8009a54 <USBD_CDC_DeInit+0xf8>)
 800996a:	781b      	ldrb	r3, [r3, #0]
 800996c:	4619      	mov	r1, r3
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	f002 fad3 	bl	800bf1a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009974:	4b37      	ldr	r3, [pc, #220]	@ (8009a54 <USBD_CDC_DeInit+0xf8>)
 8009976:	781b      	ldrb	r3, [r3, #0]
 8009978:	f003 020f 	and.w	r2, r3, #15
 800997c:	6879      	ldr	r1, [r7, #4]
 800997e:	4613      	mov	r3, r2
 8009980:	009b      	lsls	r3, r3, #2
 8009982:	4413      	add	r3, r2
 8009984:	009b      	lsls	r3, r3, #2
 8009986:	440b      	add	r3, r1
 8009988:	3323      	adds	r3, #35	@ 0x23
 800998a:	2200      	movs	r2, #0
 800998c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800998e:	4b32      	ldr	r3, [pc, #200]	@ (8009a58 <USBD_CDC_DeInit+0xfc>)
 8009990:	781b      	ldrb	r3, [r3, #0]
 8009992:	4619      	mov	r1, r3
 8009994:	6878      	ldr	r0, [r7, #4]
 8009996:	f002 fac0 	bl	800bf1a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800999a:	4b2f      	ldr	r3, [pc, #188]	@ (8009a58 <USBD_CDC_DeInit+0xfc>)
 800999c:	781b      	ldrb	r3, [r3, #0]
 800999e:	f003 020f 	and.w	r2, r3, #15
 80099a2:	6879      	ldr	r1, [r7, #4]
 80099a4:	4613      	mov	r3, r2
 80099a6:	009b      	lsls	r3, r3, #2
 80099a8:	4413      	add	r3, r2
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	440b      	add	r3, r1
 80099ae:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80099b2:	2200      	movs	r2, #0
 80099b4:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80099b6:	4b29      	ldr	r3, [pc, #164]	@ (8009a5c <USBD_CDC_DeInit+0x100>)
 80099b8:	781b      	ldrb	r3, [r3, #0]
 80099ba:	4619      	mov	r1, r3
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f002 faac 	bl	800bf1a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80099c2:	4b26      	ldr	r3, [pc, #152]	@ (8009a5c <USBD_CDC_DeInit+0x100>)
 80099c4:	781b      	ldrb	r3, [r3, #0]
 80099c6:	f003 020f 	and.w	r2, r3, #15
 80099ca:	6879      	ldr	r1, [r7, #4]
 80099cc:	4613      	mov	r3, r2
 80099ce:	009b      	lsls	r3, r3, #2
 80099d0:	4413      	add	r3, r2
 80099d2:	009b      	lsls	r3, r3, #2
 80099d4:	440b      	add	r3, r1
 80099d6:	3323      	adds	r3, #35	@ 0x23
 80099d8:	2200      	movs	r2, #0
 80099da:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80099dc:	4b1f      	ldr	r3, [pc, #124]	@ (8009a5c <USBD_CDC_DeInit+0x100>)
 80099de:	781b      	ldrb	r3, [r3, #0]
 80099e0:	f003 020f 	and.w	r2, r3, #15
 80099e4:	6879      	ldr	r1, [r7, #4]
 80099e6:	4613      	mov	r3, r2
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	4413      	add	r3, r2
 80099ec:	009b      	lsls	r3, r3, #2
 80099ee:	440b      	add	r3, r1
 80099f0:	331c      	adds	r3, #28
 80099f2:	2200      	movs	r2, #0
 80099f4:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	32b0      	adds	r2, #176	@ 0xb0
 8009a00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d01f      	beq.n	8009a48 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009a0e:	687a      	ldr	r2, [r7, #4]
 8009a10:	33b0      	adds	r3, #176	@ 0xb0
 8009a12:	009b      	lsls	r3, r3, #2
 8009a14:	4413      	add	r3, r2
 8009a16:	685b      	ldr	r3, [r3, #4]
 8009a18:	685b      	ldr	r3, [r3, #4]
 8009a1a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	32b0      	adds	r2, #176	@ 0xb0
 8009a26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	f002 fb80 	bl	800c130 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	32b0      	adds	r2, #176	@ 0xb0
 8009a3a:	2100      	movs	r1, #0
 8009a3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2200      	movs	r2, #0
 8009a44:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009a48:	2300      	movs	r3, #0
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	3708      	adds	r7, #8
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bd80      	pop	{r7, pc}
 8009a52:	bf00      	nop
 8009a54:	20000093 	.word	0x20000093
 8009a58:	20000094 	.word	0x20000094
 8009a5c:	20000095 	.word	0x20000095

08009a60 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b086      	sub	sp, #24
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
 8009a68:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	32b0      	adds	r2, #176	@ 0xb0
 8009a74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a78:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a82:	2300      	movs	r3, #0
 8009a84:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009a86:	693b      	ldr	r3, [r7, #16]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d101      	bne.n	8009a90 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009a8c:	2303      	movs	r3, #3
 8009a8e:	e0bf      	b.n	8009c10 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	781b      	ldrb	r3, [r3, #0]
 8009a94:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d050      	beq.n	8009b3e <USBD_CDC_Setup+0xde>
 8009a9c:	2b20      	cmp	r3, #32
 8009a9e:	f040 80af 	bne.w	8009c00 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	88db      	ldrh	r3, [r3, #6]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d03a      	beq.n	8009b20 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	781b      	ldrb	r3, [r3, #0]
 8009aae:	b25b      	sxtb	r3, r3
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	da1b      	bge.n	8009aec <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009aba:	687a      	ldr	r2, [r7, #4]
 8009abc:	33b0      	adds	r3, #176	@ 0xb0
 8009abe:	009b      	lsls	r3, r3, #2
 8009ac0:	4413      	add	r3, r2
 8009ac2:	685b      	ldr	r3, [r3, #4]
 8009ac4:	689b      	ldr	r3, [r3, #8]
 8009ac6:	683a      	ldr	r2, [r7, #0]
 8009ac8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009aca:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009acc:	683a      	ldr	r2, [r7, #0]
 8009ace:	88d2      	ldrh	r2, [r2, #6]
 8009ad0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	88db      	ldrh	r3, [r3, #6]
 8009ad6:	2b07      	cmp	r3, #7
 8009ad8:	bf28      	it	cs
 8009ada:	2307      	movcs	r3, #7
 8009adc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009ade:	693b      	ldr	r3, [r7, #16]
 8009ae0:	89fa      	ldrh	r2, [r7, #14]
 8009ae2:	4619      	mov	r1, r3
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	f001 fda9 	bl	800b63c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009aea:	e090      	b.n	8009c0e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	785a      	ldrb	r2, [r3, #1]
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009af6:	683b      	ldr	r3, [r7, #0]
 8009af8:	88db      	ldrh	r3, [r3, #6]
 8009afa:	2b3f      	cmp	r3, #63	@ 0x3f
 8009afc:	d803      	bhi.n	8009b06 <USBD_CDC_Setup+0xa6>
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	88db      	ldrh	r3, [r3, #6]
 8009b02:	b2da      	uxtb	r2, r3
 8009b04:	e000      	b.n	8009b08 <USBD_CDC_Setup+0xa8>
 8009b06:	2240      	movs	r2, #64	@ 0x40
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009b0e:	6939      	ldr	r1, [r7, #16]
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8009b16:	461a      	mov	r2, r3
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f001 fdbe 	bl	800b69a <USBD_CtlPrepareRx>
      break;
 8009b1e:	e076      	b.n	8009c0e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009b26:	687a      	ldr	r2, [r7, #4]
 8009b28:	33b0      	adds	r3, #176	@ 0xb0
 8009b2a:	009b      	lsls	r3, r3, #2
 8009b2c:	4413      	add	r3, r2
 8009b2e:	685b      	ldr	r3, [r3, #4]
 8009b30:	689b      	ldr	r3, [r3, #8]
 8009b32:	683a      	ldr	r2, [r7, #0]
 8009b34:	7850      	ldrb	r0, [r2, #1]
 8009b36:	2200      	movs	r2, #0
 8009b38:	6839      	ldr	r1, [r7, #0]
 8009b3a:	4798      	blx	r3
      break;
 8009b3c:	e067      	b.n	8009c0e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	785b      	ldrb	r3, [r3, #1]
 8009b42:	2b0b      	cmp	r3, #11
 8009b44:	d851      	bhi.n	8009bea <USBD_CDC_Setup+0x18a>
 8009b46:	a201      	add	r2, pc, #4	@ (adr r2, 8009b4c <USBD_CDC_Setup+0xec>)
 8009b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b4c:	08009b7d 	.word	0x08009b7d
 8009b50:	08009bf9 	.word	0x08009bf9
 8009b54:	08009beb 	.word	0x08009beb
 8009b58:	08009beb 	.word	0x08009beb
 8009b5c:	08009beb 	.word	0x08009beb
 8009b60:	08009beb 	.word	0x08009beb
 8009b64:	08009beb 	.word	0x08009beb
 8009b68:	08009beb 	.word	0x08009beb
 8009b6c:	08009beb 	.word	0x08009beb
 8009b70:	08009beb 	.word	0x08009beb
 8009b74:	08009ba7 	.word	0x08009ba7
 8009b78:	08009bd1 	.word	0x08009bd1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b82:	b2db      	uxtb	r3, r3
 8009b84:	2b03      	cmp	r3, #3
 8009b86:	d107      	bne.n	8009b98 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009b88:	f107 030a 	add.w	r3, r7, #10
 8009b8c:	2202      	movs	r2, #2
 8009b8e:	4619      	mov	r1, r3
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f001 fd53 	bl	800b63c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009b96:	e032      	b.n	8009bfe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009b98:	6839      	ldr	r1, [r7, #0]
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f001 fcd1 	bl	800b542 <USBD_CtlError>
            ret = USBD_FAIL;
 8009ba0:	2303      	movs	r3, #3
 8009ba2:	75fb      	strb	r3, [r7, #23]
          break;
 8009ba4:	e02b      	b.n	8009bfe <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bac:	b2db      	uxtb	r3, r3
 8009bae:	2b03      	cmp	r3, #3
 8009bb0:	d107      	bne.n	8009bc2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009bb2:	f107 030d 	add.w	r3, r7, #13
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	4619      	mov	r1, r3
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f001 fd3e 	bl	800b63c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009bc0:	e01d      	b.n	8009bfe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009bc2:	6839      	ldr	r1, [r7, #0]
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	f001 fcbc 	bl	800b542 <USBD_CtlError>
            ret = USBD_FAIL;
 8009bca:	2303      	movs	r3, #3
 8009bcc:	75fb      	strb	r3, [r7, #23]
          break;
 8009bce:	e016      	b.n	8009bfe <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bd6:	b2db      	uxtb	r3, r3
 8009bd8:	2b03      	cmp	r3, #3
 8009bda:	d00f      	beq.n	8009bfc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009bdc:	6839      	ldr	r1, [r7, #0]
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f001 fcaf 	bl	800b542 <USBD_CtlError>
            ret = USBD_FAIL;
 8009be4:	2303      	movs	r3, #3
 8009be6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009be8:	e008      	b.n	8009bfc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009bea:	6839      	ldr	r1, [r7, #0]
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f001 fca8 	bl	800b542 <USBD_CtlError>
          ret = USBD_FAIL;
 8009bf2:	2303      	movs	r3, #3
 8009bf4:	75fb      	strb	r3, [r7, #23]
          break;
 8009bf6:	e002      	b.n	8009bfe <USBD_CDC_Setup+0x19e>
          break;
 8009bf8:	bf00      	nop
 8009bfa:	e008      	b.n	8009c0e <USBD_CDC_Setup+0x1ae>
          break;
 8009bfc:	bf00      	nop
      }
      break;
 8009bfe:	e006      	b.n	8009c0e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009c00:	6839      	ldr	r1, [r7, #0]
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f001 fc9d 	bl	800b542 <USBD_CtlError>
      ret = USBD_FAIL;
 8009c08:	2303      	movs	r3, #3
 8009c0a:	75fb      	strb	r3, [r7, #23]
      break;
 8009c0c:	bf00      	nop
  }

  return (uint8_t)ret;
 8009c0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c10:	4618      	mov	r0, r3
 8009c12:	3718      	adds	r7, #24
 8009c14:	46bd      	mov	sp, r7
 8009c16:	bd80      	pop	{r7, pc}

08009c18 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b084      	sub	sp, #16
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
 8009c20:	460b      	mov	r3, r1
 8009c22:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009c2a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	32b0      	adds	r2, #176	@ 0xb0
 8009c36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d101      	bne.n	8009c42 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009c3e:	2303      	movs	r3, #3
 8009c40:	e065      	b.n	8009d0e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	32b0      	adds	r2, #176	@ 0xb0
 8009c4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c50:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009c52:	78fb      	ldrb	r3, [r7, #3]
 8009c54:	f003 020f 	and.w	r2, r3, #15
 8009c58:	6879      	ldr	r1, [r7, #4]
 8009c5a:	4613      	mov	r3, r2
 8009c5c:	009b      	lsls	r3, r3, #2
 8009c5e:	4413      	add	r3, r2
 8009c60:	009b      	lsls	r3, r3, #2
 8009c62:	440b      	add	r3, r1
 8009c64:	3314      	adds	r3, #20
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d02f      	beq.n	8009ccc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009c6c:	78fb      	ldrb	r3, [r7, #3]
 8009c6e:	f003 020f 	and.w	r2, r3, #15
 8009c72:	6879      	ldr	r1, [r7, #4]
 8009c74:	4613      	mov	r3, r2
 8009c76:	009b      	lsls	r3, r3, #2
 8009c78:	4413      	add	r3, r2
 8009c7a:	009b      	lsls	r3, r3, #2
 8009c7c:	440b      	add	r3, r1
 8009c7e:	3314      	adds	r3, #20
 8009c80:	681a      	ldr	r2, [r3, #0]
 8009c82:	78fb      	ldrb	r3, [r7, #3]
 8009c84:	f003 010f 	and.w	r1, r3, #15
 8009c88:	68f8      	ldr	r0, [r7, #12]
 8009c8a:	460b      	mov	r3, r1
 8009c8c:	00db      	lsls	r3, r3, #3
 8009c8e:	440b      	add	r3, r1
 8009c90:	009b      	lsls	r3, r3, #2
 8009c92:	4403      	add	r3, r0
 8009c94:	331c      	adds	r3, #28
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	fbb2 f1f3 	udiv	r1, r2, r3
 8009c9c:	fb01 f303 	mul.w	r3, r1, r3
 8009ca0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d112      	bne.n	8009ccc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009ca6:	78fb      	ldrb	r3, [r7, #3]
 8009ca8:	f003 020f 	and.w	r2, r3, #15
 8009cac:	6879      	ldr	r1, [r7, #4]
 8009cae:	4613      	mov	r3, r2
 8009cb0:	009b      	lsls	r3, r3, #2
 8009cb2:	4413      	add	r3, r2
 8009cb4:	009b      	lsls	r3, r3, #2
 8009cb6:	440b      	add	r3, r1
 8009cb8:	3314      	adds	r3, #20
 8009cba:	2200      	movs	r2, #0
 8009cbc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009cbe:	78f9      	ldrb	r1, [r7, #3]
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f002 f9d0 	bl	800c06a <USBD_LL_Transmit>
 8009cca:	e01f      	b.n	8009d0c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009cda:	687a      	ldr	r2, [r7, #4]
 8009cdc:	33b0      	adds	r3, #176	@ 0xb0
 8009cde:	009b      	lsls	r3, r3, #2
 8009ce0:	4413      	add	r3, r2
 8009ce2:	685b      	ldr	r3, [r3, #4]
 8009ce4:	691b      	ldr	r3, [r3, #16]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d010      	beq.n	8009d0c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009cf0:	687a      	ldr	r2, [r7, #4]
 8009cf2:	33b0      	adds	r3, #176	@ 0xb0
 8009cf4:	009b      	lsls	r3, r3, #2
 8009cf6:	4413      	add	r3, r2
 8009cf8:	685b      	ldr	r3, [r3, #4]
 8009cfa:	691b      	ldr	r3, [r3, #16]
 8009cfc:	68ba      	ldr	r2, [r7, #8]
 8009cfe:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8009d02:	68ba      	ldr	r2, [r7, #8]
 8009d04:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009d08:	78fa      	ldrb	r2, [r7, #3]
 8009d0a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009d0c:	2300      	movs	r3, #0
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	3710      	adds	r7, #16
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}

08009d16 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009d16:	b580      	push	{r7, lr}
 8009d18:	b084      	sub	sp, #16
 8009d1a:	af00      	add	r7, sp, #0
 8009d1c:	6078      	str	r0, [r7, #4]
 8009d1e:	460b      	mov	r3, r1
 8009d20:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	32b0      	adds	r2, #176	@ 0xb0
 8009d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d30:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	32b0      	adds	r2, #176	@ 0xb0
 8009d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d101      	bne.n	8009d48 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009d44:	2303      	movs	r3, #3
 8009d46:	e01a      	b.n	8009d7e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009d48:	78fb      	ldrb	r3, [r7, #3]
 8009d4a:	4619      	mov	r1, r3
 8009d4c:	6878      	ldr	r0, [r7, #4]
 8009d4e:	f002 f9ce 	bl	800c0ee <USBD_LL_GetRxDataSize>
 8009d52:	4602      	mov	r2, r0
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009d60:	687a      	ldr	r2, [r7, #4]
 8009d62:	33b0      	adds	r3, #176	@ 0xb0
 8009d64:	009b      	lsls	r3, r3, #2
 8009d66:	4413      	add	r3, r2
 8009d68:	685b      	ldr	r3, [r3, #4]
 8009d6a:	68db      	ldr	r3, [r3, #12]
 8009d6c:	68fa      	ldr	r2, [r7, #12]
 8009d6e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009d72:	68fa      	ldr	r2, [r7, #12]
 8009d74:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009d78:	4611      	mov	r1, r2
 8009d7a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009d7c:	2300      	movs	r3, #0
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	3710      	adds	r7, #16
 8009d82:	46bd      	mov	sp, r7
 8009d84:	bd80      	pop	{r7, pc}

08009d86 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009d86:	b580      	push	{r7, lr}
 8009d88:	b084      	sub	sp, #16
 8009d8a:	af00      	add	r7, sp, #0
 8009d8c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	32b0      	adds	r2, #176	@ 0xb0
 8009d98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d9c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d101      	bne.n	8009da8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009da4:	2303      	movs	r3, #3
 8009da6:	e024      	b.n	8009df2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009dae:	687a      	ldr	r2, [r7, #4]
 8009db0:	33b0      	adds	r3, #176	@ 0xb0
 8009db2:	009b      	lsls	r3, r3, #2
 8009db4:	4413      	add	r3, r2
 8009db6:	685b      	ldr	r3, [r3, #4]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d019      	beq.n	8009df0 <USBD_CDC_EP0_RxReady+0x6a>
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009dc2:	2bff      	cmp	r3, #255	@ 0xff
 8009dc4:	d014      	beq.n	8009df0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009dcc:	687a      	ldr	r2, [r7, #4]
 8009dce:	33b0      	adds	r3, #176	@ 0xb0
 8009dd0:	009b      	lsls	r3, r3, #2
 8009dd2:	4413      	add	r3, r2
 8009dd4:	685b      	ldr	r3, [r3, #4]
 8009dd6:	689b      	ldr	r3, [r3, #8]
 8009dd8:	68fa      	ldr	r2, [r7, #12]
 8009dda:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009dde:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009de0:	68fa      	ldr	r2, [r7, #12]
 8009de2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009de6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	22ff      	movs	r2, #255	@ 0xff
 8009dec:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009df0:	2300      	movs	r3, #0
}
 8009df2:	4618      	mov	r0, r3
 8009df4:	3710      	adds	r7, #16
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd80      	pop	{r7, pc}
	...

08009dfc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b086      	sub	sp, #24
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009e04:	2182      	movs	r1, #130	@ 0x82
 8009e06:	4818      	ldr	r0, [pc, #96]	@ (8009e68 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009e08:	f000 fd62 	bl	800a8d0 <USBD_GetEpDesc>
 8009e0c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009e0e:	2101      	movs	r1, #1
 8009e10:	4815      	ldr	r0, [pc, #84]	@ (8009e68 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009e12:	f000 fd5d 	bl	800a8d0 <USBD_GetEpDesc>
 8009e16:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009e18:	2181      	movs	r1, #129	@ 0x81
 8009e1a:	4813      	ldr	r0, [pc, #76]	@ (8009e68 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009e1c:	f000 fd58 	bl	800a8d0 <USBD_GetEpDesc>
 8009e20:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009e22:	697b      	ldr	r3, [r7, #20]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d002      	beq.n	8009e2e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009e28:	697b      	ldr	r3, [r7, #20]
 8009e2a:	2210      	movs	r2, #16
 8009e2c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009e2e:	693b      	ldr	r3, [r7, #16]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d006      	beq.n	8009e42 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	2200      	movs	r2, #0
 8009e38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e3c:	711a      	strb	r2, [r3, #4]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d006      	beq.n	8009e56 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e50:	711a      	strb	r2, [r3, #4]
 8009e52:	2200      	movs	r2, #0
 8009e54:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2243      	movs	r2, #67	@ 0x43
 8009e5a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009e5c:	4b02      	ldr	r3, [pc, #8]	@ (8009e68 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009e5e:	4618      	mov	r0, r3
 8009e60:	3718      	adds	r7, #24
 8009e62:	46bd      	mov	sp, r7
 8009e64:	bd80      	pop	{r7, pc}
 8009e66:	bf00      	nop
 8009e68:	20000050 	.word	0x20000050

08009e6c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b086      	sub	sp, #24
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009e74:	2182      	movs	r1, #130	@ 0x82
 8009e76:	4818      	ldr	r0, [pc, #96]	@ (8009ed8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009e78:	f000 fd2a 	bl	800a8d0 <USBD_GetEpDesc>
 8009e7c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009e7e:	2101      	movs	r1, #1
 8009e80:	4815      	ldr	r0, [pc, #84]	@ (8009ed8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009e82:	f000 fd25 	bl	800a8d0 <USBD_GetEpDesc>
 8009e86:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009e88:	2181      	movs	r1, #129	@ 0x81
 8009e8a:	4813      	ldr	r0, [pc, #76]	@ (8009ed8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009e8c:	f000 fd20 	bl	800a8d0 <USBD_GetEpDesc>
 8009e90:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009e92:	697b      	ldr	r3, [r7, #20]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d002      	beq.n	8009e9e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009e98:	697b      	ldr	r3, [r7, #20]
 8009e9a:	2210      	movs	r2, #16
 8009e9c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009e9e:	693b      	ldr	r3, [r7, #16]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d006      	beq.n	8009eb2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009ea4:	693b      	ldr	r3, [r7, #16]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	711a      	strb	r2, [r3, #4]
 8009eaa:	2200      	movs	r2, #0
 8009eac:	f042 0202 	orr.w	r2, r2, #2
 8009eb0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d006      	beq.n	8009ec6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	711a      	strb	r2, [r3, #4]
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	f042 0202 	orr.w	r2, r2, #2
 8009ec4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2243      	movs	r2, #67	@ 0x43
 8009eca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009ecc:	4b02      	ldr	r3, [pc, #8]	@ (8009ed8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3718      	adds	r7, #24
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd80      	pop	{r7, pc}
 8009ed6:	bf00      	nop
 8009ed8:	20000050 	.word	0x20000050

08009edc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b086      	sub	sp, #24
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009ee4:	2182      	movs	r1, #130	@ 0x82
 8009ee6:	4818      	ldr	r0, [pc, #96]	@ (8009f48 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ee8:	f000 fcf2 	bl	800a8d0 <USBD_GetEpDesc>
 8009eec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009eee:	2101      	movs	r1, #1
 8009ef0:	4815      	ldr	r0, [pc, #84]	@ (8009f48 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ef2:	f000 fced 	bl	800a8d0 <USBD_GetEpDesc>
 8009ef6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009ef8:	2181      	movs	r1, #129	@ 0x81
 8009efa:	4813      	ldr	r0, [pc, #76]	@ (8009f48 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009efc:	f000 fce8 	bl	800a8d0 <USBD_GetEpDesc>
 8009f00:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d002      	beq.n	8009f0e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009f08:	697b      	ldr	r3, [r7, #20]
 8009f0a:	2210      	movs	r2, #16
 8009f0c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d006      	beq.n	8009f22 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	2200      	movs	r2, #0
 8009f18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009f1c:	711a      	strb	r2, [r3, #4]
 8009f1e:	2200      	movs	r2, #0
 8009f20:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d006      	beq.n	8009f36 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009f30:	711a      	strb	r2, [r3, #4]
 8009f32:	2200      	movs	r2, #0
 8009f34:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2243      	movs	r2, #67	@ 0x43
 8009f3a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009f3c:	4b02      	ldr	r3, [pc, #8]	@ (8009f48 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	3718      	adds	r7, #24
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bd80      	pop	{r7, pc}
 8009f46:	bf00      	nop
 8009f48:	20000050 	.word	0x20000050

08009f4c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	b083      	sub	sp, #12
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	220a      	movs	r2, #10
 8009f58:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009f5a:	4b03      	ldr	r3, [pc, #12]	@ (8009f68 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	370c      	adds	r7, #12
 8009f60:	46bd      	mov	sp, r7
 8009f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f66:	4770      	bx	lr
 8009f68:	2000000c 	.word	0x2000000c

08009f6c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	b083      	sub	sp, #12
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
 8009f74:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d101      	bne.n	8009f80 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009f7c:	2303      	movs	r3, #3
 8009f7e:	e009      	b.n	8009f94 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009f86:	687a      	ldr	r2, [r7, #4]
 8009f88:	33b0      	adds	r3, #176	@ 0xb0
 8009f8a:	009b      	lsls	r3, r3, #2
 8009f8c:	4413      	add	r3, r2
 8009f8e:	683a      	ldr	r2, [r7, #0]
 8009f90:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009f92:	2300      	movs	r3, #0
}
 8009f94:	4618      	mov	r0, r3
 8009f96:	370c      	adds	r7, #12
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9e:	4770      	bx	lr

08009fa0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b087      	sub	sp, #28
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	60f8      	str	r0, [r7, #12]
 8009fa8:	60b9      	str	r1, [r7, #8]
 8009faa:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	32b0      	adds	r2, #176	@ 0xb0
 8009fb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fba:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009fbc:	697b      	ldr	r3, [r7, #20]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d101      	bne.n	8009fc6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009fc2:	2303      	movs	r3, #3
 8009fc4:	e008      	b.n	8009fd8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009fc6:	697b      	ldr	r3, [r7, #20]
 8009fc8:	68ba      	ldr	r2, [r7, #8]
 8009fca:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009fce:	697b      	ldr	r3, [r7, #20]
 8009fd0:	687a      	ldr	r2, [r7, #4]
 8009fd2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009fd6:	2300      	movs	r3, #0
}
 8009fd8:	4618      	mov	r0, r3
 8009fda:	371c      	adds	r7, #28
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe2:	4770      	bx	lr

08009fe4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b085      	sub	sp, #20
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
 8009fec:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	32b0      	adds	r2, #176	@ 0xb0
 8009ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ffc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d101      	bne.n	800a008 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a004:	2303      	movs	r3, #3
 800a006:	e004      	b.n	800a012 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	683a      	ldr	r2, [r7, #0]
 800a00c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a010:	2300      	movs	r3, #0
}
 800a012:	4618      	mov	r0, r3
 800a014:	3714      	adds	r7, #20
 800a016:	46bd      	mov	sp, r7
 800a018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01c:	4770      	bx	lr
	...

0800a020 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b084      	sub	sp, #16
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	32b0      	adds	r2, #176	@ 0xb0
 800a032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a036:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a038:	2301      	movs	r3, #1
 800a03a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d101      	bne.n	800a046 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a042:	2303      	movs	r3, #3
 800a044:	e025      	b.n	800a092 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d11f      	bne.n	800a090 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	2201      	movs	r2, #1
 800a054:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a058:	4b10      	ldr	r3, [pc, #64]	@ (800a09c <USBD_CDC_TransmitPacket+0x7c>)
 800a05a:	781b      	ldrb	r3, [r3, #0]
 800a05c:	f003 020f 	and.w	r2, r3, #15
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	4613      	mov	r3, r2
 800a06a:	009b      	lsls	r3, r3, #2
 800a06c:	4413      	add	r3, r2
 800a06e:	009b      	lsls	r3, r3, #2
 800a070:	4403      	add	r3, r0
 800a072:	3314      	adds	r3, #20
 800a074:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a076:	4b09      	ldr	r3, [pc, #36]	@ (800a09c <USBD_CDC_TransmitPacket+0x7c>)
 800a078:	7819      	ldrb	r1, [r3, #0]
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800a086:	6878      	ldr	r0, [r7, #4]
 800a088:	f001 ffef 	bl	800c06a <USBD_LL_Transmit>

    ret = USBD_OK;
 800a08c:	2300      	movs	r3, #0
 800a08e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a090:	7bfb      	ldrb	r3, [r7, #15]
}
 800a092:	4618      	mov	r0, r3
 800a094:	3710      	adds	r7, #16
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}
 800a09a:	bf00      	nop
 800a09c:	20000093 	.word	0x20000093

0800a0a0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b084      	sub	sp, #16
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	32b0      	adds	r2, #176	@ 0xb0
 800a0b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0b6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	32b0      	adds	r2, #176	@ 0xb0
 800a0c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d101      	bne.n	800a0ce <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a0ca:	2303      	movs	r3, #3
 800a0cc:	e018      	b.n	800a100 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	7c1b      	ldrb	r3, [r3, #16]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d10a      	bne.n	800a0ec <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a0d6:	4b0c      	ldr	r3, [pc, #48]	@ (800a108 <USBD_CDC_ReceivePacket+0x68>)
 800a0d8:	7819      	ldrb	r1, [r3, #0]
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a0e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f001 ffe1 	bl	800c0ac <USBD_LL_PrepareReceive>
 800a0ea:	e008      	b.n	800a0fe <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a0ec:	4b06      	ldr	r3, [pc, #24]	@ (800a108 <USBD_CDC_ReceivePacket+0x68>)
 800a0ee:	7819      	ldrb	r1, [r3, #0]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a0f6:	2340      	movs	r3, #64	@ 0x40
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f001 ffd7 	bl	800c0ac <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a0fe:	2300      	movs	r3, #0
}
 800a100:	4618      	mov	r0, r3
 800a102:	3710      	adds	r7, #16
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}
 800a108:	20000094 	.word	0x20000094

0800a10c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b086      	sub	sp, #24
 800a110:	af00      	add	r7, sp, #0
 800a112:	60f8      	str	r0, [r7, #12]
 800a114:	60b9      	str	r1, [r7, #8]
 800a116:	4613      	mov	r3, r2
 800a118:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d101      	bne.n	800a124 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a120:	2303      	movs	r3, #3
 800a122:	e01f      	b.n	800a164 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	2200      	movs	r2, #0
 800a128:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	2200      	movs	r2, #0
 800a130:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	2200      	movs	r2, #0
 800a138:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d003      	beq.n	800a14a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	68ba      	ldr	r2, [r7, #8]
 800a146:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	2201      	movs	r2, #1
 800a14e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	79fa      	ldrb	r2, [r7, #7]
 800a156:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a158:	68f8      	ldr	r0, [r7, #12]
 800a15a:	f001 fe51 	bl	800be00 <USBD_LL_Init>
 800a15e:	4603      	mov	r3, r0
 800a160:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a162:	7dfb      	ldrb	r3, [r7, #23]
}
 800a164:	4618      	mov	r0, r3
 800a166:	3718      	adds	r7, #24
 800a168:	46bd      	mov	sp, r7
 800a16a:	bd80      	pop	{r7, pc}

0800a16c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b084      	sub	sp, #16
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
 800a174:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a176:	2300      	movs	r3, #0
 800a178:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d101      	bne.n	800a184 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a180:	2303      	movs	r3, #3
 800a182:	e025      	b.n	800a1d0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	683a      	ldr	r2, [r7, #0]
 800a188:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	32ae      	adds	r2, #174	@ 0xae
 800a196:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a19a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d00f      	beq.n	800a1c0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	32ae      	adds	r2, #174	@ 0xae
 800a1aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1b0:	f107 020e 	add.w	r2, r7, #14
 800a1b4:	4610      	mov	r0, r2
 800a1b6:	4798      	blx	r3
 800a1b8:	4602      	mov	r2, r0
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a1c6:	1c5a      	adds	r2, r3, #1
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a1ce:	2300      	movs	r3, #0
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	3710      	adds	r7, #16
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bd80      	pop	{r7, pc}

0800a1d8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b082      	sub	sp, #8
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a1e0:	6878      	ldr	r0, [r7, #4]
 800a1e2:	f001 fe59 	bl	800be98 <USBD_LL_Start>
 800a1e6:	4603      	mov	r3, r0
}
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	3708      	adds	r7, #8
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}

0800a1f0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b083      	sub	sp, #12
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a1f8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	370c      	adds	r7, #12
 800a1fe:	46bd      	mov	sp, r7
 800a200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a204:	4770      	bx	lr

0800a206 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a206:	b580      	push	{r7, lr}
 800a208:	b084      	sub	sp, #16
 800a20a:	af00      	add	r7, sp, #0
 800a20c:	6078      	str	r0, [r7, #4]
 800a20e:	460b      	mov	r3, r1
 800a210:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a212:	2300      	movs	r3, #0
 800a214:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d009      	beq.n	800a234 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	78fa      	ldrb	r2, [r7, #3]
 800a22a:	4611      	mov	r1, r2
 800a22c:	6878      	ldr	r0, [r7, #4]
 800a22e:	4798      	blx	r3
 800a230:	4603      	mov	r3, r0
 800a232:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a234:	7bfb      	ldrb	r3, [r7, #15]
}
 800a236:	4618      	mov	r0, r3
 800a238:	3710      	adds	r7, #16
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}

0800a23e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a23e:	b580      	push	{r7, lr}
 800a240:	b084      	sub	sp, #16
 800a242:	af00      	add	r7, sp, #0
 800a244:	6078      	str	r0, [r7, #4]
 800a246:	460b      	mov	r3, r1
 800a248:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a24a:	2300      	movs	r3, #0
 800a24c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a254:	685b      	ldr	r3, [r3, #4]
 800a256:	78fa      	ldrb	r2, [r7, #3]
 800a258:	4611      	mov	r1, r2
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	4798      	blx	r3
 800a25e:	4603      	mov	r3, r0
 800a260:	2b00      	cmp	r3, #0
 800a262:	d001      	beq.n	800a268 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a264:	2303      	movs	r3, #3
 800a266:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a268:	7bfb      	ldrb	r3, [r7, #15]
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3710      	adds	r7, #16
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}

0800a272 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a272:	b580      	push	{r7, lr}
 800a274:	b084      	sub	sp, #16
 800a276:	af00      	add	r7, sp, #0
 800a278:	6078      	str	r0, [r7, #4]
 800a27a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a282:	6839      	ldr	r1, [r7, #0]
 800a284:	4618      	mov	r0, r3
 800a286:	f001 f922 	bl	800b4ce <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2201      	movs	r2, #1
 800a28e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a298:	461a      	mov	r2, r3
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a2a6:	f003 031f 	and.w	r3, r3, #31
 800a2aa:	2b02      	cmp	r3, #2
 800a2ac:	d01a      	beq.n	800a2e4 <USBD_LL_SetupStage+0x72>
 800a2ae:	2b02      	cmp	r3, #2
 800a2b0:	d822      	bhi.n	800a2f8 <USBD_LL_SetupStage+0x86>
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d002      	beq.n	800a2bc <USBD_LL_SetupStage+0x4a>
 800a2b6:	2b01      	cmp	r3, #1
 800a2b8:	d00a      	beq.n	800a2d0 <USBD_LL_SetupStage+0x5e>
 800a2ba:	e01d      	b.n	800a2f8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a2c2:	4619      	mov	r1, r3
 800a2c4:	6878      	ldr	r0, [r7, #4]
 800a2c6:	f000 fb77 	bl	800a9b8 <USBD_StdDevReq>
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	73fb      	strb	r3, [r7, #15]
      break;
 800a2ce:	e020      	b.n	800a312 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a2d6:	4619      	mov	r1, r3
 800a2d8:	6878      	ldr	r0, [r7, #4]
 800a2da:	f000 fbdf 	bl	800aa9c <USBD_StdItfReq>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	73fb      	strb	r3, [r7, #15]
      break;
 800a2e2:	e016      	b.n	800a312 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a2ea:	4619      	mov	r1, r3
 800a2ec:	6878      	ldr	r0, [r7, #4]
 800a2ee:	f000 fc41 	bl	800ab74 <USBD_StdEPReq>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	73fb      	strb	r3, [r7, #15]
      break;
 800a2f6:	e00c      	b.n	800a312 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a2fe:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a302:	b2db      	uxtb	r3, r3
 800a304:	4619      	mov	r1, r3
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f001 fe26 	bl	800bf58 <USBD_LL_StallEP>
 800a30c:	4603      	mov	r3, r0
 800a30e:	73fb      	strb	r3, [r7, #15]
      break;
 800a310:	bf00      	nop
  }

  return ret;
 800a312:	7bfb      	ldrb	r3, [r7, #15]
}
 800a314:	4618      	mov	r0, r3
 800a316:	3710      	adds	r7, #16
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}

0800a31c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b086      	sub	sp, #24
 800a320:	af00      	add	r7, sp, #0
 800a322:	60f8      	str	r0, [r7, #12]
 800a324:	460b      	mov	r3, r1
 800a326:	607a      	str	r2, [r7, #4]
 800a328:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a32a:	2300      	movs	r3, #0
 800a32c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a32e:	7afb      	ldrb	r3, [r7, #11]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d177      	bne.n	800a424 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a33a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a342:	2b03      	cmp	r3, #3
 800a344:	f040 80a1 	bne.w	800a48a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800a348:	693b      	ldr	r3, [r7, #16]
 800a34a:	685b      	ldr	r3, [r3, #4]
 800a34c:	693a      	ldr	r2, [r7, #16]
 800a34e:	8992      	ldrh	r2, [r2, #12]
 800a350:	4293      	cmp	r3, r2
 800a352:	d91c      	bls.n	800a38e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800a354:	693b      	ldr	r3, [r7, #16]
 800a356:	685b      	ldr	r3, [r3, #4]
 800a358:	693a      	ldr	r2, [r7, #16]
 800a35a:	8992      	ldrh	r2, [r2, #12]
 800a35c:	1a9a      	subs	r2, r3, r2
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a362:	693b      	ldr	r3, [r7, #16]
 800a364:	691b      	ldr	r3, [r3, #16]
 800a366:	693a      	ldr	r2, [r7, #16]
 800a368:	8992      	ldrh	r2, [r2, #12]
 800a36a:	441a      	add	r2, r3
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800a370:	693b      	ldr	r3, [r7, #16]
 800a372:	6919      	ldr	r1, [r3, #16]
 800a374:	693b      	ldr	r3, [r7, #16]
 800a376:	899b      	ldrh	r3, [r3, #12]
 800a378:	461a      	mov	r2, r3
 800a37a:	693b      	ldr	r3, [r7, #16]
 800a37c:	685b      	ldr	r3, [r3, #4]
 800a37e:	4293      	cmp	r3, r2
 800a380:	bf38      	it	cc
 800a382:	4613      	movcc	r3, r2
 800a384:	461a      	mov	r2, r3
 800a386:	68f8      	ldr	r0, [r7, #12]
 800a388:	f001 f9a8 	bl	800b6dc <USBD_CtlContinueRx>
 800a38c:	e07d      	b.n	800a48a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a394:	f003 031f 	and.w	r3, r3, #31
 800a398:	2b02      	cmp	r3, #2
 800a39a:	d014      	beq.n	800a3c6 <USBD_LL_DataOutStage+0xaa>
 800a39c:	2b02      	cmp	r3, #2
 800a39e:	d81d      	bhi.n	800a3dc <USBD_LL_DataOutStage+0xc0>
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d002      	beq.n	800a3aa <USBD_LL_DataOutStage+0x8e>
 800a3a4:	2b01      	cmp	r3, #1
 800a3a6:	d003      	beq.n	800a3b0 <USBD_LL_DataOutStage+0x94>
 800a3a8:	e018      	b.n	800a3dc <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	75bb      	strb	r3, [r7, #22]
            break;
 800a3ae:	e018      	b.n	800a3e2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a3b6:	b2db      	uxtb	r3, r3
 800a3b8:	4619      	mov	r1, r3
 800a3ba:	68f8      	ldr	r0, [r7, #12]
 800a3bc:	f000 fa6e 	bl	800a89c <USBD_CoreFindIF>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	75bb      	strb	r3, [r7, #22]
            break;
 800a3c4:	e00d      	b.n	800a3e2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a3cc:	b2db      	uxtb	r3, r3
 800a3ce:	4619      	mov	r1, r3
 800a3d0:	68f8      	ldr	r0, [r7, #12]
 800a3d2:	f000 fa70 	bl	800a8b6 <USBD_CoreFindEP>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	75bb      	strb	r3, [r7, #22]
            break;
 800a3da:	e002      	b.n	800a3e2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a3dc:	2300      	movs	r3, #0
 800a3de:	75bb      	strb	r3, [r7, #22]
            break;
 800a3e0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a3e2:	7dbb      	ldrb	r3, [r7, #22]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d119      	bne.n	800a41c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3ee:	b2db      	uxtb	r3, r3
 800a3f0:	2b03      	cmp	r3, #3
 800a3f2:	d113      	bne.n	800a41c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a3f4:	7dba      	ldrb	r2, [r7, #22]
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	32ae      	adds	r2, #174	@ 0xae
 800a3fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3fe:	691b      	ldr	r3, [r3, #16]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d00b      	beq.n	800a41c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800a404:	7dba      	ldrb	r2, [r7, #22]
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a40c:	7dba      	ldrb	r2, [r7, #22]
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	32ae      	adds	r2, #174	@ 0xae
 800a412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a416:	691b      	ldr	r3, [r3, #16]
 800a418:	68f8      	ldr	r0, [r7, #12]
 800a41a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a41c:	68f8      	ldr	r0, [r7, #12]
 800a41e:	f001 f96e 	bl	800b6fe <USBD_CtlSendStatus>
 800a422:	e032      	b.n	800a48a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a424:	7afb      	ldrb	r3, [r7, #11]
 800a426:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a42a:	b2db      	uxtb	r3, r3
 800a42c:	4619      	mov	r1, r3
 800a42e:	68f8      	ldr	r0, [r7, #12]
 800a430:	f000 fa41 	bl	800a8b6 <USBD_CoreFindEP>
 800a434:	4603      	mov	r3, r0
 800a436:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a438:	7dbb      	ldrb	r3, [r7, #22]
 800a43a:	2bff      	cmp	r3, #255	@ 0xff
 800a43c:	d025      	beq.n	800a48a <USBD_LL_DataOutStage+0x16e>
 800a43e:	7dbb      	ldrb	r3, [r7, #22]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d122      	bne.n	800a48a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a44a:	b2db      	uxtb	r3, r3
 800a44c:	2b03      	cmp	r3, #3
 800a44e:	d117      	bne.n	800a480 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a450:	7dba      	ldrb	r2, [r7, #22]
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	32ae      	adds	r2, #174	@ 0xae
 800a456:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a45a:	699b      	ldr	r3, [r3, #24]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d00f      	beq.n	800a480 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800a460:	7dba      	ldrb	r2, [r7, #22]
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a468:	7dba      	ldrb	r2, [r7, #22]
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	32ae      	adds	r2, #174	@ 0xae
 800a46e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a472:	699b      	ldr	r3, [r3, #24]
 800a474:	7afa      	ldrb	r2, [r7, #11]
 800a476:	4611      	mov	r1, r2
 800a478:	68f8      	ldr	r0, [r7, #12]
 800a47a:	4798      	blx	r3
 800a47c:	4603      	mov	r3, r0
 800a47e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a480:	7dfb      	ldrb	r3, [r7, #23]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d001      	beq.n	800a48a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800a486:	7dfb      	ldrb	r3, [r7, #23]
 800a488:	e000      	b.n	800a48c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800a48a:	2300      	movs	r3, #0
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	3718      	adds	r7, #24
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}

0800a494 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b086      	sub	sp, #24
 800a498:	af00      	add	r7, sp, #0
 800a49a:	60f8      	str	r0, [r7, #12]
 800a49c:	460b      	mov	r3, r1
 800a49e:	607a      	str	r2, [r7, #4]
 800a4a0:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a4a2:	7afb      	ldrb	r3, [r7, #11]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d178      	bne.n	800a59a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	3314      	adds	r3, #20
 800a4ac:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a4b4:	2b02      	cmp	r3, #2
 800a4b6:	d163      	bne.n	800a580 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800a4b8:	693b      	ldr	r3, [r7, #16]
 800a4ba:	685b      	ldr	r3, [r3, #4]
 800a4bc:	693a      	ldr	r2, [r7, #16]
 800a4be:	8992      	ldrh	r2, [r2, #12]
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d91c      	bls.n	800a4fe <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	685b      	ldr	r3, [r3, #4]
 800a4c8:	693a      	ldr	r2, [r7, #16]
 800a4ca:	8992      	ldrh	r2, [r2, #12]
 800a4cc:	1a9a      	subs	r2, r3, r2
 800a4ce:	693b      	ldr	r3, [r7, #16]
 800a4d0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a4d2:	693b      	ldr	r3, [r7, #16]
 800a4d4:	691b      	ldr	r3, [r3, #16]
 800a4d6:	693a      	ldr	r2, [r7, #16]
 800a4d8:	8992      	ldrh	r2, [r2, #12]
 800a4da:	441a      	add	r2, r3
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	6919      	ldr	r1, [r3, #16]
 800a4e4:	693b      	ldr	r3, [r7, #16]
 800a4e6:	685b      	ldr	r3, [r3, #4]
 800a4e8:	461a      	mov	r2, r3
 800a4ea:	68f8      	ldr	r0, [r7, #12]
 800a4ec:	f001 f8c4 	bl	800b678 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	2100      	movs	r1, #0
 800a4f6:	68f8      	ldr	r0, [r7, #12]
 800a4f8:	f001 fdd8 	bl	800c0ac <USBD_LL_PrepareReceive>
 800a4fc:	e040      	b.n	800a580 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a4fe:	693b      	ldr	r3, [r7, #16]
 800a500:	899b      	ldrh	r3, [r3, #12]
 800a502:	461a      	mov	r2, r3
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	685b      	ldr	r3, [r3, #4]
 800a508:	429a      	cmp	r2, r3
 800a50a:	d11c      	bne.n	800a546 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800a50c:	693b      	ldr	r3, [r7, #16]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	693a      	ldr	r2, [r7, #16]
 800a512:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a514:	4293      	cmp	r3, r2
 800a516:	d316      	bcc.n	800a546 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	681a      	ldr	r2, [r3, #0]
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a522:	429a      	cmp	r2, r3
 800a524:	d20f      	bcs.n	800a546 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a526:	2200      	movs	r2, #0
 800a528:	2100      	movs	r1, #0
 800a52a:	68f8      	ldr	r0, [r7, #12]
 800a52c:	f001 f8a4 	bl	800b678 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	2200      	movs	r2, #0
 800a534:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a538:	2300      	movs	r3, #0
 800a53a:	2200      	movs	r2, #0
 800a53c:	2100      	movs	r1, #0
 800a53e:	68f8      	ldr	r0, [r7, #12]
 800a540:	f001 fdb4 	bl	800c0ac <USBD_LL_PrepareReceive>
 800a544:	e01c      	b.n	800a580 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a54c:	b2db      	uxtb	r3, r3
 800a54e:	2b03      	cmp	r3, #3
 800a550:	d10f      	bne.n	800a572 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a558:	68db      	ldr	r3, [r3, #12]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d009      	beq.n	800a572 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	2200      	movs	r2, #0
 800a562:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a56c:	68db      	ldr	r3, [r3, #12]
 800a56e:	68f8      	ldr	r0, [r7, #12]
 800a570:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a572:	2180      	movs	r1, #128	@ 0x80
 800a574:	68f8      	ldr	r0, [r7, #12]
 800a576:	f001 fcef 	bl	800bf58 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a57a:	68f8      	ldr	r0, [r7, #12]
 800a57c:	f001 f8d2 	bl	800b724 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a586:	2b00      	cmp	r3, #0
 800a588:	d03a      	beq.n	800a600 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800a58a:	68f8      	ldr	r0, [r7, #12]
 800a58c:	f7ff fe30 	bl	800a1f0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	2200      	movs	r2, #0
 800a594:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a598:	e032      	b.n	800a600 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a59a:	7afb      	ldrb	r3, [r7, #11]
 800a59c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a5a0:	b2db      	uxtb	r3, r3
 800a5a2:	4619      	mov	r1, r3
 800a5a4:	68f8      	ldr	r0, [r7, #12]
 800a5a6:	f000 f986 	bl	800a8b6 <USBD_CoreFindEP>
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a5ae:	7dfb      	ldrb	r3, [r7, #23]
 800a5b0:	2bff      	cmp	r3, #255	@ 0xff
 800a5b2:	d025      	beq.n	800a600 <USBD_LL_DataInStage+0x16c>
 800a5b4:	7dfb      	ldrb	r3, [r7, #23]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d122      	bne.n	800a600 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5c0:	b2db      	uxtb	r3, r3
 800a5c2:	2b03      	cmp	r3, #3
 800a5c4:	d11c      	bne.n	800a600 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a5c6:	7dfa      	ldrb	r2, [r7, #23]
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	32ae      	adds	r2, #174	@ 0xae
 800a5cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5d0:	695b      	ldr	r3, [r3, #20]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d014      	beq.n	800a600 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800a5d6:	7dfa      	ldrb	r2, [r7, #23]
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a5de:	7dfa      	ldrb	r2, [r7, #23]
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	32ae      	adds	r2, #174	@ 0xae
 800a5e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5e8:	695b      	ldr	r3, [r3, #20]
 800a5ea:	7afa      	ldrb	r2, [r7, #11]
 800a5ec:	4611      	mov	r1, r2
 800a5ee:	68f8      	ldr	r0, [r7, #12]
 800a5f0:	4798      	blx	r3
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a5f6:	7dbb      	ldrb	r3, [r7, #22]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d001      	beq.n	800a600 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800a5fc:	7dbb      	ldrb	r3, [r7, #22]
 800a5fe:	e000      	b.n	800a602 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800a600:	2300      	movs	r3, #0
}
 800a602:	4618      	mov	r0, r3
 800a604:	3718      	adds	r7, #24
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}

0800a60a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a60a:	b580      	push	{r7, lr}
 800a60c:	b084      	sub	sp, #16
 800a60e:	af00      	add	r7, sp, #0
 800a610:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a612:	2300      	movs	r3, #0
 800a614:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2201      	movs	r2, #1
 800a61a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2200      	movs	r2, #0
 800a622:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2200      	movs	r2, #0
 800a62a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2200      	movs	r2, #0
 800a630:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2200      	movs	r2, #0
 800a638:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a642:	2b00      	cmp	r3, #0
 800a644:	d014      	beq.n	800a670 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a64c:	685b      	ldr	r3, [r3, #4]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d00e      	beq.n	800a670 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a658:	685b      	ldr	r3, [r3, #4]
 800a65a:	687a      	ldr	r2, [r7, #4]
 800a65c:	6852      	ldr	r2, [r2, #4]
 800a65e:	b2d2      	uxtb	r2, r2
 800a660:	4611      	mov	r1, r2
 800a662:	6878      	ldr	r0, [r7, #4]
 800a664:	4798      	blx	r3
 800a666:	4603      	mov	r3, r0
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d001      	beq.n	800a670 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a66c:	2303      	movs	r3, #3
 800a66e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a670:	2340      	movs	r3, #64	@ 0x40
 800a672:	2200      	movs	r2, #0
 800a674:	2100      	movs	r1, #0
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f001 fc29 	bl	800bece <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2201      	movs	r2, #1
 800a680:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2240      	movs	r2, #64	@ 0x40
 800a688:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a68c:	2340      	movs	r3, #64	@ 0x40
 800a68e:	2200      	movs	r2, #0
 800a690:	2180      	movs	r1, #128	@ 0x80
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f001 fc1b 	bl	800bece <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2201      	movs	r2, #1
 800a69c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2240      	movs	r2, #64	@ 0x40
 800a6a4:	841a      	strh	r2, [r3, #32]

  return ret;
 800a6a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	3710      	adds	r7, #16
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	bd80      	pop	{r7, pc}

0800a6b0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	b083      	sub	sp, #12
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
 800a6b8:	460b      	mov	r3, r1
 800a6ba:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	78fa      	ldrb	r2, [r7, #3]
 800a6c0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a6c2:	2300      	movs	r3, #0
}
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	370c      	adds	r7, #12
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ce:	4770      	bx	lr

0800a6d0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a6d0:	b480      	push	{r7}
 800a6d2:	b083      	sub	sp, #12
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6de:	b2db      	uxtb	r3, r3
 800a6e0:	2b04      	cmp	r3, #4
 800a6e2:	d006      	beq.n	800a6f2 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6ea:	b2da      	uxtb	r2, r3
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2204      	movs	r2, #4
 800a6f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a6fa:	2300      	movs	r3, #0
}
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	370c      	adds	r7, #12
 800a700:	46bd      	mov	sp, r7
 800a702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a706:	4770      	bx	lr

0800a708 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a708:	b480      	push	{r7}
 800a70a:	b083      	sub	sp, #12
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a716:	b2db      	uxtb	r3, r3
 800a718:	2b04      	cmp	r3, #4
 800a71a:	d106      	bne.n	800a72a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a722:	b2da      	uxtb	r2, r3
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a72a:	2300      	movs	r3, #0
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	370c      	adds	r7, #12
 800a730:	46bd      	mov	sp, r7
 800a732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a736:	4770      	bx	lr

0800a738 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b082      	sub	sp, #8
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a746:	b2db      	uxtb	r3, r3
 800a748:	2b03      	cmp	r3, #3
 800a74a:	d110      	bne.n	800a76e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a752:	2b00      	cmp	r3, #0
 800a754:	d00b      	beq.n	800a76e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a75c:	69db      	ldr	r3, [r3, #28]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d005      	beq.n	800a76e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a768:	69db      	ldr	r3, [r3, #28]
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a76e:	2300      	movs	r3, #0
}
 800a770:	4618      	mov	r0, r3
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b082      	sub	sp, #8
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	460b      	mov	r3, r1
 800a782:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	32ae      	adds	r2, #174	@ 0xae
 800a78e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d101      	bne.n	800a79a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a796:	2303      	movs	r3, #3
 800a798:	e01c      	b.n	800a7d4 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7a0:	b2db      	uxtb	r3, r3
 800a7a2:	2b03      	cmp	r3, #3
 800a7a4:	d115      	bne.n	800a7d2 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	32ae      	adds	r2, #174	@ 0xae
 800a7b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7b4:	6a1b      	ldr	r3, [r3, #32]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d00b      	beq.n	800a7d2 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	32ae      	adds	r2, #174	@ 0xae
 800a7c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7c8:	6a1b      	ldr	r3, [r3, #32]
 800a7ca:	78fa      	ldrb	r2, [r7, #3]
 800a7cc:	4611      	mov	r1, r2
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a7d2:	2300      	movs	r3, #0
}
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	3708      	adds	r7, #8
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	bd80      	pop	{r7, pc}

0800a7dc <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b082      	sub	sp, #8
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
 800a7e4:	460b      	mov	r3, r1
 800a7e6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	32ae      	adds	r2, #174	@ 0xae
 800a7f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d101      	bne.n	800a7fe <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a7fa:	2303      	movs	r3, #3
 800a7fc:	e01c      	b.n	800a838 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a804:	b2db      	uxtb	r3, r3
 800a806:	2b03      	cmp	r3, #3
 800a808:	d115      	bne.n	800a836 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	32ae      	adds	r2, #174	@ 0xae
 800a814:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d00b      	beq.n	800a836 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	32ae      	adds	r2, #174	@ 0xae
 800a828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a82c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a82e:	78fa      	ldrb	r2, [r7, #3]
 800a830:	4611      	mov	r1, r2
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a836:	2300      	movs	r3, #0
}
 800a838:	4618      	mov	r0, r3
 800a83a:	3708      	adds	r7, #8
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bd80      	pop	{r7, pc}

0800a840 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a840:	b480      	push	{r7}
 800a842:	b083      	sub	sp, #12
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a848:	2300      	movs	r3, #0
}
 800a84a:	4618      	mov	r0, r3
 800a84c:	370c      	adds	r7, #12
 800a84e:	46bd      	mov	sp, r7
 800a850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a854:	4770      	bx	lr

0800a856 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a856:	b580      	push	{r7, lr}
 800a858:	b084      	sub	sp, #16
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a85e:	2300      	movs	r3, #0
 800a860:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	2201      	movs	r2, #1
 800a866:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a870:	2b00      	cmp	r3, #0
 800a872:	d00e      	beq.n	800a892 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a87a:	685b      	ldr	r3, [r3, #4]
 800a87c:	687a      	ldr	r2, [r7, #4]
 800a87e:	6852      	ldr	r2, [r2, #4]
 800a880:	b2d2      	uxtb	r2, r2
 800a882:	4611      	mov	r1, r2
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	4798      	blx	r3
 800a888:	4603      	mov	r3, r0
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d001      	beq.n	800a892 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a88e:	2303      	movs	r3, #3
 800a890:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a892:	7bfb      	ldrb	r3, [r7, #15]
}
 800a894:	4618      	mov	r0, r3
 800a896:	3710      	adds	r7, #16
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}

0800a89c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b083      	sub	sp, #12
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
 800a8a4:	460b      	mov	r3, r1
 800a8a6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a8a8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	370c      	adds	r7, #12
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b4:	4770      	bx	lr

0800a8b6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a8b6:	b480      	push	{r7}
 800a8b8:	b083      	sub	sp, #12
 800a8ba:	af00      	add	r7, sp, #0
 800a8bc:	6078      	str	r0, [r7, #4]
 800a8be:	460b      	mov	r3, r1
 800a8c0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a8c2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	370c      	adds	r7, #12
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ce:	4770      	bx	lr

0800a8d0 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b086      	sub	sp, #24
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
 800a8d8:	460b      	mov	r3, r1
 800a8da:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	885b      	ldrh	r3, [r3, #2]
 800a8ec:	b29b      	uxth	r3, r3
 800a8ee:	68fa      	ldr	r2, [r7, #12]
 800a8f0:	7812      	ldrb	r2, [r2, #0]
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	d91f      	bls.n	800a936 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	781b      	ldrb	r3, [r3, #0]
 800a8fa:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a8fc:	e013      	b.n	800a926 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a8fe:	f107 030a 	add.w	r3, r7, #10
 800a902:	4619      	mov	r1, r3
 800a904:	6978      	ldr	r0, [r7, #20]
 800a906:	f000 f81b 	bl	800a940 <USBD_GetNextDesc>
 800a90a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	785b      	ldrb	r3, [r3, #1]
 800a910:	2b05      	cmp	r3, #5
 800a912:	d108      	bne.n	800a926 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a914:	697b      	ldr	r3, [r7, #20]
 800a916:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a918:	693b      	ldr	r3, [r7, #16]
 800a91a:	789b      	ldrb	r3, [r3, #2]
 800a91c:	78fa      	ldrb	r2, [r7, #3]
 800a91e:	429a      	cmp	r2, r3
 800a920:	d008      	beq.n	800a934 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a922:	2300      	movs	r3, #0
 800a924:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	885b      	ldrh	r3, [r3, #2]
 800a92a:	b29a      	uxth	r2, r3
 800a92c:	897b      	ldrh	r3, [r7, #10]
 800a92e:	429a      	cmp	r2, r3
 800a930:	d8e5      	bhi.n	800a8fe <USBD_GetEpDesc+0x2e>
 800a932:	e000      	b.n	800a936 <USBD_GetEpDesc+0x66>
          break;
 800a934:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a936:	693b      	ldr	r3, [r7, #16]
}
 800a938:	4618      	mov	r0, r3
 800a93a:	3718      	adds	r7, #24
 800a93c:	46bd      	mov	sp, r7
 800a93e:	bd80      	pop	{r7, pc}

0800a940 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a940:	b480      	push	{r7}
 800a942:	b085      	sub	sp, #20
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
 800a948:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	881b      	ldrh	r3, [r3, #0]
 800a952:	68fa      	ldr	r2, [r7, #12]
 800a954:	7812      	ldrb	r2, [r2, #0]
 800a956:	4413      	add	r3, r2
 800a958:	b29a      	uxth	r2, r3
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	461a      	mov	r2, r3
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	4413      	add	r3, r2
 800a968:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a96a:	68fb      	ldr	r3, [r7, #12]
}
 800a96c:	4618      	mov	r0, r3
 800a96e:	3714      	adds	r7, #20
 800a970:	46bd      	mov	sp, r7
 800a972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a976:	4770      	bx	lr

0800a978 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a978:	b480      	push	{r7}
 800a97a:	b087      	sub	sp, #28
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a984:	697b      	ldr	r3, [r7, #20]
 800a986:	781b      	ldrb	r3, [r3, #0]
 800a988:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	3301      	adds	r3, #1
 800a98e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a990:	697b      	ldr	r3, [r7, #20]
 800a992:	781b      	ldrb	r3, [r3, #0]
 800a994:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a996:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a99a:	021b      	lsls	r3, r3, #8
 800a99c:	b21a      	sxth	r2, r3
 800a99e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a9a2:	4313      	orrs	r3, r2
 800a9a4:	b21b      	sxth	r3, r3
 800a9a6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a9a8:	89fb      	ldrh	r3, [r7, #14]
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	371c      	adds	r7, #28
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b4:	4770      	bx	lr
	...

0800a9b8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	b084      	sub	sp, #16
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
 800a9c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	781b      	ldrb	r3, [r3, #0]
 800a9ca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a9ce:	2b40      	cmp	r3, #64	@ 0x40
 800a9d0:	d005      	beq.n	800a9de <USBD_StdDevReq+0x26>
 800a9d2:	2b40      	cmp	r3, #64	@ 0x40
 800a9d4:	d857      	bhi.n	800aa86 <USBD_StdDevReq+0xce>
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d00f      	beq.n	800a9fa <USBD_StdDevReq+0x42>
 800a9da:	2b20      	cmp	r3, #32
 800a9dc:	d153      	bne.n	800aa86 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	32ae      	adds	r2, #174	@ 0xae
 800a9e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9ec:	689b      	ldr	r3, [r3, #8]
 800a9ee:	6839      	ldr	r1, [r7, #0]
 800a9f0:	6878      	ldr	r0, [r7, #4]
 800a9f2:	4798      	blx	r3
 800a9f4:	4603      	mov	r3, r0
 800a9f6:	73fb      	strb	r3, [r7, #15]
      break;
 800a9f8:	e04a      	b.n	800aa90 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	785b      	ldrb	r3, [r3, #1]
 800a9fe:	2b09      	cmp	r3, #9
 800aa00:	d83b      	bhi.n	800aa7a <USBD_StdDevReq+0xc2>
 800aa02:	a201      	add	r2, pc, #4	@ (adr r2, 800aa08 <USBD_StdDevReq+0x50>)
 800aa04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa08:	0800aa5d 	.word	0x0800aa5d
 800aa0c:	0800aa71 	.word	0x0800aa71
 800aa10:	0800aa7b 	.word	0x0800aa7b
 800aa14:	0800aa67 	.word	0x0800aa67
 800aa18:	0800aa7b 	.word	0x0800aa7b
 800aa1c:	0800aa3b 	.word	0x0800aa3b
 800aa20:	0800aa31 	.word	0x0800aa31
 800aa24:	0800aa7b 	.word	0x0800aa7b
 800aa28:	0800aa53 	.word	0x0800aa53
 800aa2c:	0800aa45 	.word	0x0800aa45
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800aa30:	6839      	ldr	r1, [r7, #0]
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f000 fa3e 	bl	800aeb4 <USBD_GetDescriptor>
          break;
 800aa38:	e024      	b.n	800aa84 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800aa3a:	6839      	ldr	r1, [r7, #0]
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f000 fba3 	bl	800b188 <USBD_SetAddress>
          break;
 800aa42:	e01f      	b.n	800aa84 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800aa44:	6839      	ldr	r1, [r7, #0]
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	f000 fbe2 	bl	800b210 <USBD_SetConfig>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	73fb      	strb	r3, [r7, #15]
          break;
 800aa50:	e018      	b.n	800aa84 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800aa52:	6839      	ldr	r1, [r7, #0]
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	f000 fc85 	bl	800b364 <USBD_GetConfig>
          break;
 800aa5a:	e013      	b.n	800aa84 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800aa5c:	6839      	ldr	r1, [r7, #0]
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f000 fcb6 	bl	800b3d0 <USBD_GetStatus>
          break;
 800aa64:	e00e      	b.n	800aa84 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800aa66:	6839      	ldr	r1, [r7, #0]
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	f000 fce5 	bl	800b438 <USBD_SetFeature>
          break;
 800aa6e:	e009      	b.n	800aa84 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800aa70:	6839      	ldr	r1, [r7, #0]
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f000 fd09 	bl	800b48a <USBD_ClrFeature>
          break;
 800aa78:	e004      	b.n	800aa84 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800aa7a:	6839      	ldr	r1, [r7, #0]
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f000 fd60 	bl	800b542 <USBD_CtlError>
          break;
 800aa82:	bf00      	nop
      }
      break;
 800aa84:	e004      	b.n	800aa90 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800aa86:	6839      	ldr	r1, [r7, #0]
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f000 fd5a 	bl	800b542 <USBD_CtlError>
      break;
 800aa8e:	bf00      	nop
  }

  return ret;
 800aa90:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3710      	adds	r7, #16
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}
 800aa9a:	bf00      	nop

0800aa9c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b084      	sub	sp, #16
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
 800aaa4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aaaa:	683b      	ldr	r3, [r7, #0]
 800aaac:	781b      	ldrb	r3, [r3, #0]
 800aaae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aab2:	2b40      	cmp	r3, #64	@ 0x40
 800aab4:	d005      	beq.n	800aac2 <USBD_StdItfReq+0x26>
 800aab6:	2b40      	cmp	r3, #64	@ 0x40
 800aab8:	d852      	bhi.n	800ab60 <USBD_StdItfReq+0xc4>
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d001      	beq.n	800aac2 <USBD_StdItfReq+0x26>
 800aabe:	2b20      	cmp	r3, #32
 800aac0:	d14e      	bne.n	800ab60 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aac8:	b2db      	uxtb	r3, r3
 800aaca:	3b01      	subs	r3, #1
 800aacc:	2b02      	cmp	r3, #2
 800aace:	d840      	bhi.n	800ab52 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	889b      	ldrh	r3, [r3, #4]
 800aad4:	b2db      	uxtb	r3, r3
 800aad6:	2b01      	cmp	r3, #1
 800aad8:	d836      	bhi.n	800ab48 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800aada:	683b      	ldr	r3, [r7, #0]
 800aadc:	889b      	ldrh	r3, [r3, #4]
 800aade:	b2db      	uxtb	r3, r3
 800aae0:	4619      	mov	r1, r3
 800aae2:	6878      	ldr	r0, [r7, #4]
 800aae4:	f7ff feda 	bl	800a89c <USBD_CoreFindIF>
 800aae8:	4603      	mov	r3, r0
 800aaea:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aaec:	7bbb      	ldrb	r3, [r7, #14]
 800aaee:	2bff      	cmp	r3, #255	@ 0xff
 800aaf0:	d01d      	beq.n	800ab2e <USBD_StdItfReq+0x92>
 800aaf2:	7bbb      	ldrb	r3, [r7, #14]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d11a      	bne.n	800ab2e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800aaf8:	7bba      	ldrb	r2, [r7, #14]
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	32ae      	adds	r2, #174	@ 0xae
 800aafe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab02:	689b      	ldr	r3, [r3, #8]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d00f      	beq.n	800ab28 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ab08:	7bba      	ldrb	r2, [r7, #14]
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ab10:	7bba      	ldrb	r2, [r7, #14]
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	32ae      	adds	r2, #174	@ 0xae
 800ab16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab1a:	689b      	ldr	r3, [r3, #8]
 800ab1c:	6839      	ldr	r1, [r7, #0]
 800ab1e:	6878      	ldr	r0, [r7, #4]
 800ab20:	4798      	blx	r3
 800ab22:	4603      	mov	r3, r0
 800ab24:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ab26:	e004      	b.n	800ab32 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ab28:	2303      	movs	r3, #3
 800ab2a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ab2c:	e001      	b.n	800ab32 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ab2e:	2303      	movs	r3, #3
 800ab30:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ab32:	683b      	ldr	r3, [r7, #0]
 800ab34:	88db      	ldrh	r3, [r3, #6]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d110      	bne.n	800ab5c <USBD_StdItfReq+0xc0>
 800ab3a:	7bfb      	ldrb	r3, [r7, #15]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d10d      	bne.n	800ab5c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ab40:	6878      	ldr	r0, [r7, #4]
 800ab42:	f000 fddc 	bl	800b6fe <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ab46:	e009      	b.n	800ab5c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800ab48:	6839      	ldr	r1, [r7, #0]
 800ab4a:	6878      	ldr	r0, [r7, #4]
 800ab4c:	f000 fcf9 	bl	800b542 <USBD_CtlError>
          break;
 800ab50:	e004      	b.n	800ab5c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800ab52:	6839      	ldr	r1, [r7, #0]
 800ab54:	6878      	ldr	r0, [r7, #4]
 800ab56:	f000 fcf4 	bl	800b542 <USBD_CtlError>
          break;
 800ab5a:	e000      	b.n	800ab5e <USBD_StdItfReq+0xc2>
          break;
 800ab5c:	bf00      	nop
      }
      break;
 800ab5e:	e004      	b.n	800ab6a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800ab60:	6839      	ldr	r1, [r7, #0]
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	f000 fced 	bl	800b542 <USBD_CtlError>
      break;
 800ab68:	bf00      	nop
  }

  return ret;
 800ab6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	3710      	adds	r7, #16
 800ab70:	46bd      	mov	sp, r7
 800ab72:	bd80      	pop	{r7, pc}

0800ab74 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b084      	sub	sp, #16
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
 800ab7c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800ab7e:	2300      	movs	r3, #0
 800ab80:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	889b      	ldrh	r3, [r3, #4]
 800ab86:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	781b      	ldrb	r3, [r3, #0]
 800ab8c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ab90:	2b40      	cmp	r3, #64	@ 0x40
 800ab92:	d007      	beq.n	800aba4 <USBD_StdEPReq+0x30>
 800ab94:	2b40      	cmp	r3, #64	@ 0x40
 800ab96:	f200 8181 	bhi.w	800ae9c <USBD_StdEPReq+0x328>
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d02a      	beq.n	800abf4 <USBD_StdEPReq+0x80>
 800ab9e:	2b20      	cmp	r3, #32
 800aba0:	f040 817c 	bne.w	800ae9c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800aba4:	7bbb      	ldrb	r3, [r7, #14]
 800aba6:	4619      	mov	r1, r3
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f7ff fe84 	bl	800a8b6 <USBD_CoreFindEP>
 800abae:	4603      	mov	r3, r0
 800abb0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800abb2:	7b7b      	ldrb	r3, [r7, #13]
 800abb4:	2bff      	cmp	r3, #255	@ 0xff
 800abb6:	f000 8176 	beq.w	800aea6 <USBD_StdEPReq+0x332>
 800abba:	7b7b      	ldrb	r3, [r7, #13]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	f040 8172 	bne.w	800aea6 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800abc2:	7b7a      	ldrb	r2, [r7, #13]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800abca:	7b7a      	ldrb	r2, [r7, #13]
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	32ae      	adds	r2, #174	@ 0xae
 800abd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abd4:	689b      	ldr	r3, [r3, #8]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	f000 8165 	beq.w	800aea6 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800abdc:	7b7a      	ldrb	r2, [r7, #13]
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	32ae      	adds	r2, #174	@ 0xae
 800abe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abe6:	689b      	ldr	r3, [r3, #8]
 800abe8:	6839      	ldr	r1, [r7, #0]
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	4798      	blx	r3
 800abee:	4603      	mov	r3, r0
 800abf0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800abf2:	e158      	b.n	800aea6 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	785b      	ldrb	r3, [r3, #1]
 800abf8:	2b03      	cmp	r3, #3
 800abfa:	d008      	beq.n	800ac0e <USBD_StdEPReq+0x9a>
 800abfc:	2b03      	cmp	r3, #3
 800abfe:	f300 8147 	bgt.w	800ae90 <USBD_StdEPReq+0x31c>
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	f000 809b 	beq.w	800ad3e <USBD_StdEPReq+0x1ca>
 800ac08:	2b01      	cmp	r3, #1
 800ac0a:	d03c      	beq.n	800ac86 <USBD_StdEPReq+0x112>
 800ac0c:	e140      	b.n	800ae90 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac14:	b2db      	uxtb	r3, r3
 800ac16:	2b02      	cmp	r3, #2
 800ac18:	d002      	beq.n	800ac20 <USBD_StdEPReq+0xac>
 800ac1a:	2b03      	cmp	r3, #3
 800ac1c:	d016      	beq.n	800ac4c <USBD_StdEPReq+0xd8>
 800ac1e:	e02c      	b.n	800ac7a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ac20:	7bbb      	ldrb	r3, [r7, #14]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d00d      	beq.n	800ac42 <USBD_StdEPReq+0xce>
 800ac26:	7bbb      	ldrb	r3, [r7, #14]
 800ac28:	2b80      	cmp	r3, #128	@ 0x80
 800ac2a:	d00a      	beq.n	800ac42 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ac2c:	7bbb      	ldrb	r3, [r7, #14]
 800ac2e:	4619      	mov	r1, r3
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	f001 f991 	bl	800bf58 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ac36:	2180      	movs	r1, #128	@ 0x80
 800ac38:	6878      	ldr	r0, [r7, #4]
 800ac3a:	f001 f98d 	bl	800bf58 <USBD_LL_StallEP>
 800ac3e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ac40:	e020      	b.n	800ac84 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800ac42:	6839      	ldr	r1, [r7, #0]
 800ac44:	6878      	ldr	r0, [r7, #4]
 800ac46:	f000 fc7c 	bl	800b542 <USBD_CtlError>
              break;
 800ac4a:	e01b      	b.n	800ac84 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	885b      	ldrh	r3, [r3, #2]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d10e      	bne.n	800ac72 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ac54:	7bbb      	ldrb	r3, [r7, #14]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d00b      	beq.n	800ac72 <USBD_StdEPReq+0xfe>
 800ac5a:	7bbb      	ldrb	r3, [r7, #14]
 800ac5c:	2b80      	cmp	r3, #128	@ 0x80
 800ac5e:	d008      	beq.n	800ac72 <USBD_StdEPReq+0xfe>
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	88db      	ldrh	r3, [r3, #6]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d104      	bne.n	800ac72 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ac68:	7bbb      	ldrb	r3, [r7, #14]
 800ac6a:	4619      	mov	r1, r3
 800ac6c:	6878      	ldr	r0, [r7, #4]
 800ac6e:	f001 f973 	bl	800bf58 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ac72:	6878      	ldr	r0, [r7, #4]
 800ac74:	f000 fd43 	bl	800b6fe <USBD_CtlSendStatus>

              break;
 800ac78:	e004      	b.n	800ac84 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800ac7a:	6839      	ldr	r1, [r7, #0]
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	f000 fc60 	bl	800b542 <USBD_CtlError>
              break;
 800ac82:	bf00      	nop
          }
          break;
 800ac84:	e109      	b.n	800ae9a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac8c:	b2db      	uxtb	r3, r3
 800ac8e:	2b02      	cmp	r3, #2
 800ac90:	d002      	beq.n	800ac98 <USBD_StdEPReq+0x124>
 800ac92:	2b03      	cmp	r3, #3
 800ac94:	d016      	beq.n	800acc4 <USBD_StdEPReq+0x150>
 800ac96:	e04b      	b.n	800ad30 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ac98:	7bbb      	ldrb	r3, [r7, #14]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d00d      	beq.n	800acba <USBD_StdEPReq+0x146>
 800ac9e:	7bbb      	ldrb	r3, [r7, #14]
 800aca0:	2b80      	cmp	r3, #128	@ 0x80
 800aca2:	d00a      	beq.n	800acba <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800aca4:	7bbb      	ldrb	r3, [r7, #14]
 800aca6:	4619      	mov	r1, r3
 800aca8:	6878      	ldr	r0, [r7, #4]
 800acaa:	f001 f955 	bl	800bf58 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800acae:	2180      	movs	r1, #128	@ 0x80
 800acb0:	6878      	ldr	r0, [r7, #4]
 800acb2:	f001 f951 	bl	800bf58 <USBD_LL_StallEP>
 800acb6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800acb8:	e040      	b.n	800ad3c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800acba:	6839      	ldr	r1, [r7, #0]
 800acbc:	6878      	ldr	r0, [r7, #4]
 800acbe:	f000 fc40 	bl	800b542 <USBD_CtlError>
              break;
 800acc2:	e03b      	b.n	800ad3c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800acc4:	683b      	ldr	r3, [r7, #0]
 800acc6:	885b      	ldrh	r3, [r3, #2]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d136      	bne.n	800ad3a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800accc:	7bbb      	ldrb	r3, [r7, #14]
 800acce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d004      	beq.n	800ace0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800acd6:	7bbb      	ldrb	r3, [r7, #14]
 800acd8:	4619      	mov	r1, r3
 800acda:	6878      	ldr	r0, [r7, #4]
 800acdc:	f001 f95b 	bl	800bf96 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ace0:	6878      	ldr	r0, [r7, #4]
 800ace2:	f000 fd0c 	bl	800b6fe <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ace6:	7bbb      	ldrb	r3, [r7, #14]
 800ace8:	4619      	mov	r1, r3
 800acea:	6878      	ldr	r0, [r7, #4]
 800acec:	f7ff fde3 	bl	800a8b6 <USBD_CoreFindEP>
 800acf0:	4603      	mov	r3, r0
 800acf2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800acf4:	7b7b      	ldrb	r3, [r7, #13]
 800acf6:	2bff      	cmp	r3, #255	@ 0xff
 800acf8:	d01f      	beq.n	800ad3a <USBD_StdEPReq+0x1c6>
 800acfa:	7b7b      	ldrb	r3, [r7, #13]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d11c      	bne.n	800ad3a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800ad00:	7b7a      	ldrb	r2, [r7, #13]
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ad08:	7b7a      	ldrb	r2, [r7, #13]
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	32ae      	adds	r2, #174	@ 0xae
 800ad0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad12:	689b      	ldr	r3, [r3, #8]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d010      	beq.n	800ad3a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ad18:	7b7a      	ldrb	r2, [r7, #13]
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	32ae      	adds	r2, #174	@ 0xae
 800ad1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad22:	689b      	ldr	r3, [r3, #8]
 800ad24:	6839      	ldr	r1, [r7, #0]
 800ad26:	6878      	ldr	r0, [r7, #4]
 800ad28:	4798      	blx	r3
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ad2e:	e004      	b.n	800ad3a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ad30:	6839      	ldr	r1, [r7, #0]
 800ad32:	6878      	ldr	r0, [r7, #4]
 800ad34:	f000 fc05 	bl	800b542 <USBD_CtlError>
              break;
 800ad38:	e000      	b.n	800ad3c <USBD_StdEPReq+0x1c8>
              break;
 800ad3a:	bf00      	nop
          }
          break;
 800ad3c:	e0ad      	b.n	800ae9a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad44:	b2db      	uxtb	r3, r3
 800ad46:	2b02      	cmp	r3, #2
 800ad48:	d002      	beq.n	800ad50 <USBD_StdEPReq+0x1dc>
 800ad4a:	2b03      	cmp	r3, #3
 800ad4c:	d033      	beq.n	800adb6 <USBD_StdEPReq+0x242>
 800ad4e:	e099      	b.n	800ae84 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ad50:	7bbb      	ldrb	r3, [r7, #14]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d007      	beq.n	800ad66 <USBD_StdEPReq+0x1f2>
 800ad56:	7bbb      	ldrb	r3, [r7, #14]
 800ad58:	2b80      	cmp	r3, #128	@ 0x80
 800ad5a:	d004      	beq.n	800ad66 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800ad5c:	6839      	ldr	r1, [r7, #0]
 800ad5e:	6878      	ldr	r0, [r7, #4]
 800ad60:	f000 fbef 	bl	800b542 <USBD_CtlError>
                break;
 800ad64:	e093      	b.n	800ae8e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad66:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	da0b      	bge.n	800ad86 <USBD_StdEPReq+0x212>
 800ad6e:	7bbb      	ldrb	r3, [r7, #14]
 800ad70:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ad74:	4613      	mov	r3, r2
 800ad76:	009b      	lsls	r3, r3, #2
 800ad78:	4413      	add	r3, r2
 800ad7a:	009b      	lsls	r3, r3, #2
 800ad7c:	3310      	adds	r3, #16
 800ad7e:	687a      	ldr	r2, [r7, #4]
 800ad80:	4413      	add	r3, r2
 800ad82:	3304      	adds	r3, #4
 800ad84:	e00b      	b.n	800ad9e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ad86:	7bbb      	ldrb	r3, [r7, #14]
 800ad88:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad8c:	4613      	mov	r3, r2
 800ad8e:	009b      	lsls	r3, r3, #2
 800ad90:	4413      	add	r3, r2
 800ad92:	009b      	lsls	r3, r3, #2
 800ad94:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ad98:	687a      	ldr	r2, [r7, #4]
 800ad9a:	4413      	add	r3, r2
 800ad9c:	3304      	adds	r3, #4
 800ad9e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ada0:	68bb      	ldr	r3, [r7, #8]
 800ada2:	2200      	movs	r2, #0
 800ada4:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ada6:	68bb      	ldr	r3, [r7, #8]
 800ada8:	330e      	adds	r3, #14
 800adaa:	2202      	movs	r2, #2
 800adac:	4619      	mov	r1, r3
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f000 fc44 	bl	800b63c <USBD_CtlSendData>
              break;
 800adb4:	e06b      	b.n	800ae8e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800adb6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	da11      	bge.n	800ade2 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800adbe:	7bbb      	ldrb	r3, [r7, #14]
 800adc0:	f003 020f 	and.w	r2, r3, #15
 800adc4:	6879      	ldr	r1, [r7, #4]
 800adc6:	4613      	mov	r3, r2
 800adc8:	009b      	lsls	r3, r3, #2
 800adca:	4413      	add	r3, r2
 800adcc:	009b      	lsls	r3, r3, #2
 800adce:	440b      	add	r3, r1
 800add0:	3323      	adds	r3, #35	@ 0x23
 800add2:	781b      	ldrb	r3, [r3, #0]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d117      	bne.n	800ae08 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800add8:	6839      	ldr	r1, [r7, #0]
 800adda:	6878      	ldr	r0, [r7, #4]
 800addc:	f000 fbb1 	bl	800b542 <USBD_CtlError>
                  break;
 800ade0:	e055      	b.n	800ae8e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ade2:	7bbb      	ldrb	r3, [r7, #14]
 800ade4:	f003 020f 	and.w	r2, r3, #15
 800ade8:	6879      	ldr	r1, [r7, #4]
 800adea:	4613      	mov	r3, r2
 800adec:	009b      	lsls	r3, r3, #2
 800adee:	4413      	add	r3, r2
 800adf0:	009b      	lsls	r3, r3, #2
 800adf2:	440b      	add	r3, r1
 800adf4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800adf8:	781b      	ldrb	r3, [r3, #0]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d104      	bne.n	800ae08 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800adfe:	6839      	ldr	r1, [r7, #0]
 800ae00:	6878      	ldr	r0, [r7, #4]
 800ae02:	f000 fb9e 	bl	800b542 <USBD_CtlError>
                  break;
 800ae06:	e042      	b.n	800ae8e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ae08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	da0b      	bge.n	800ae28 <USBD_StdEPReq+0x2b4>
 800ae10:	7bbb      	ldrb	r3, [r7, #14]
 800ae12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ae16:	4613      	mov	r3, r2
 800ae18:	009b      	lsls	r3, r3, #2
 800ae1a:	4413      	add	r3, r2
 800ae1c:	009b      	lsls	r3, r3, #2
 800ae1e:	3310      	adds	r3, #16
 800ae20:	687a      	ldr	r2, [r7, #4]
 800ae22:	4413      	add	r3, r2
 800ae24:	3304      	adds	r3, #4
 800ae26:	e00b      	b.n	800ae40 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ae28:	7bbb      	ldrb	r3, [r7, #14]
 800ae2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ae2e:	4613      	mov	r3, r2
 800ae30:	009b      	lsls	r3, r3, #2
 800ae32:	4413      	add	r3, r2
 800ae34:	009b      	lsls	r3, r3, #2
 800ae36:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ae3a:	687a      	ldr	r2, [r7, #4]
 800ae3c:	4413      	add	r3, r2
 800ae3e:	3304      	adds	r3, #4
 800ae40:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ae42:	7bbb      	ldrb	r3, [r7, #14]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d002      	beq.n	800ae4e <USBD_StdEPReq+0x2da>
 800ae48:	7bbb      	ldrb	r3, [r7, #14]
 800ae4a:	2b80      	cmp	r3, #128	@ 0x80
 800ae4c:	d103      	bne.n	800ae56 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800ae4e:	68bb      	ldr	r3, [r7, #8]
 800ae50:	2200      	movs	r2, #0
 800ae52:	739a      	strb	r2, [r3, #14]
 800ae54:	e00e      	b.n	800ae74 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ae56:	7bbb      	ldrb	r3, [r7, #14]
 800ae58:	4619      	mov	r1, r3
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f001 f8ba 	bl	800bfd4 <USBD_LL_IsStallEP>
 800ae60:	4603      	mov	r3, r0
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d003      	beq.n	800ae6e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	2201      	movs	r2, #1
 800ae6a:	739a      	strb	r2, [r3, #14]
 800ae6c:	e002      	b.n	800ae74 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800ae6e:	68bb      	ldr	r3, [r7, #8]
 800ae70:	2200      	movs	r2, #0
 800ae72:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ae74:	68bb      	ldr	r3, [r7, #8]
 800ae76:	330e      	adds	r3, #14
 800ae78:	2202      	movs	r2, #2
 800ae7a:	4619      	mov	r1, r3
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f000 fbdd 	bl	800b63c <USBD_CtlSendData>
              break;
 800ae82:	e004      	b.n	800ae8e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800ae84:	6839      	ldr	r1, [r7, #0]
 800ae86:	6878      	ldr	r0, [r7, #4]
 800ae88:	f000 fb5b 	bl	800b542 <USBD_CtlError>
              break;
 800ae8c:	bf00      	nop
          }
          break;
 800ae8e:	e004      	b.n	800ae9a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800ae90:	6839      	ldr	r1, [r7, #0]
 800ae92:	6878      	ldr	r0, [r7, #4]
 800ae94:	f000 fb55 	bl	800b542 <USBD_CtlError>
          break;
 800ae98:	bf00      	nop
      }
      break;
 800ae9a:	e005      	b.n	800aea8 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800ae9c:	6839      	ldr	r1, [r7, #0]
 800ae9e:	6878      	ldr	r0, [r7, #4]
 800aea0:	f000 fb4f 	bl	800b542 <USBD_CtlError>
      break;
 800aea4:	e000      	b.n	800aea8 <USBD_StdEPReq+0x334>
      break;
 800aea6:	bf00      	nop
  }

  return ret;
 800aea8:	7bfb      	ldrb	r3, [r7, #15]
}
 800aeaa:	4618      	mov	r0, r3
 800aeac:	3710      	adds	r7, #16
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	bd80      	pop	{r7, pc}
	...

0800aeb4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b084      	sub	sp, #16
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
 800aebc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800aebe:	2300      	movs	r3, #0
 800aec0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800aec2:	2300      	movs	r3, #0
 800aec4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800aec6:	2300      	movs	r3, #0
 800aec8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	885b      	ldrh	r3, [r3, #2]
 800aece:	0a1b      	lsrs	r3, r3, #8
 800aed0:	b29b      	uxth	r3, r3
 800aed2:	3b01      	subs	r3, #1
 800aed4:	2b06      	cmp	r3, #6
 800aed6:	f200 8128 	bhi.w	800b12a <USBD_GetDescriptor+0x276>
 800aeda:	a201      	add	r2, pc, #4	@ (adr r2, 800aee0 <USBD_GetDescriptor+0x2c>)
 800aedc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aee0:	0800aefd 	.word	0x0800aefd
 800aee4:	0800af15 	.word	0x0800af15
 800aee8:	0800af55 	.word	0x0800af55
 800aeec:	0800b12b 	.word	0x0800b12b
 800aef0:	0800b12b 	.word	0x0800b12b
 800aef4:	0800b0cb 	.word	0x0800b0cb
 800aef8:	0800b0f7 	.word	0x0800b0f7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	687a      	ldr	r2, [r7, #4]
 800af06:	7c12      	ldrb	r2, [r2, #16]
 800af08:	f107 0108 	add.w	r1, r7, #8
 800af0c:	4610      	mov	r0, r2
 800af0e:	4798      	blx	r3
 800af10:	60f8      	str	r0, [r7, #12]
      break;
 800af12:	e112      	b.n	800b13a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	7c1b      	ldrb	r3, [r3, #16]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d10d      	bne.n	800af38 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af24:	f107 0208 	add.w	r2, r7, #8
 800af28:	4610      	mov	r0, r2
 800af2a:	4798      	blx	r3
 800af2c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	3301      	adds	r3, #1
 800af32:	2202      	movs	r2, #2
 800af34:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800af36:	e100      	b.n	800b13a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af40:	f107 0208 	add.w	r2, r7, #8
 800af44:	4610      	mov	r0, r2
 800af46:	4798      	blx	r3
 800af48:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	3301      	adds	r3, #1
 800af4e:	2202      	movs	r2, #2
 800af50:	701a      	strb	r2, [r3, #0]
      break;
 800af52:	e0f2      	b.n	800b13a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	885b      	ldrh	r3, [r3, #2]
 800af58:	b2db      	uxtb	r3, r3
 800af5a:	2b05      	cmp	r3, #5
 800af5c:	f200 80ac 	bhi.w	800b0b8 <USBD_GetDescriptor+0x204>
 800af60:	a201      	add	r2, pc, #4	@ (adr r2, 800af68 <USBD_GetDescriptor+0xb4>)
 800af62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af66:	bf00      	nop
 800af68:	0800af81 	.word	0x0800af81
 800af6c:	0800afb5 	.word	0x0800afb5
 800af70:	0800afe9 	.word	0x0800afe9
 800af74:	0800b01d 	.word	0x0800b01d
 800af78:	0800b051 	.word	0x0800b051
 800af7c:	0800b085 	.word	0x0800b085
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af86:	685b      	ldr	r3, [r3, #4]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d00b      	beq.n	800afa4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af92:	685b      	ldr	r3, [r3, #4]
 800af94:	687a      	ldr	r2, [r7, #4]
 800af96:	7c12      	ldrb	r2, [r2, #16]
 800af98:	f107 0108 	add.w	r1, r7, #8
 800af9c:	4610      	mov	r0, r2
 800af9e:	4798      	blx	r3
 800afa0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800afa2:	e091      	b.n	800b0c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800afa4:	6839      	ldr	r1, [r7, #0]
 800afa6:	6878      	ldr	r0, [r7, #4]
 800afa8:	f000 facb 	bl	800b542 <USBD_CtlError>
            err++;
 800afac:	7afb      	ldrb	r3, [r7, #11]
 800afae:	3301      	adds	r3, #1
 800afb0:	72fb      	strb	r3, [r7, #11]
          break;
 800afb2:	e089      	b.n	800b0c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afba:	689b      	ldr	r3, [r3, #8]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d00b      	beq.n	800afd8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afc6:	689b      	ldr	r3, [r3, #8]
 800afc8:	687a      	ldr	r2, [r7, #4]
 800afca:	7c12      	ldrb	r2, [r2, #16]
 800afcc:	f107 0108 	add.w	r1, r7, #8
 800afd0:	4610      	mov	r0, r2
 800afd2:	4798      	blx	r3
 800afd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800afd6:	e077      	b.n	800b0c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800afd8:	6839      	ldr	r1, [r7, #0]
 800afda:	6878      	ldr	r0, [r7, #4]
 800afdc:	f000 fab1 	bl	800b542 <USBD_CtlError>
            err++;
 800afe0:	7afb      	ldrb	r3, [r7, #11]
 800afe2:	3301      	adds	r3, #1
 800afe4:	72fb      	strb	r3, [r7, #11]
          break;
 800afe6:	e06f      	b.n	800b0c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afee:	68db      	ldr	r3, [r3, #12]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d00b      	beq.n	800b00c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800affa:	68db      	ldr	r3, [r3, #12]
 800affc:	687a      	ldr	r2, [r7, #4]
 800affe:	7c12      	ldrb	r2, [r2, #16]
 800b000:	f107 0108 	add.w	r1, r7, #8
 800b004:	4610      	mov	r0, r2
 800b006:	4798      	blx	r3
 800b008:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b00a:	e05d      	b.n	800b0c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b00c:	6839      	ldr	r1, [r7, #0]
 800b00e:	6878      	ldr	r0, [r7, #4]
 800b010:	f000 fa97 	bl	800b542 <USBD_CtlError>
            err++;
 800b014:	7afb      	ldrb	r3, [r7, #11]
 800b016:	3301      	adds	r3, #1
 800b018:	72fb      	strb	r3, [r7, #11]
          break;
 800b01a:	e055      	b.n	800b0c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b022:	691b      	ldr	r3, [r3, #16]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d00b      	beq.n	800b040 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b02e:	691b      	ldr	r3, [r3, #16]
 800b030:	687a      	ldr	r2, [r7, #4]
 800b032:	7c12      	ldrb	r2, [r2, #16]
 800b034:	f107 0108 	add.w	r1, r7, #8
 800b038:	4610      	mov	r0, r2
 800b03a:	4798      	blx	r3
 800b03c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b03e:	e043      	b.n	800b0c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b040:	6839      	ldr	r1, [r7, #0]
 800b042:	6878      	ldr	r0, [r7, #4]
 800b044:	f000 fa7d 	bl	800b542 <USBD_CtlError>
            err++;
 800b048:	7afb      	ldrb	r3, [r7, #11]
 800b04a:	3301      	adds	r3, #1
 800b04c:	72fb      	strb	r3, [r7, #11]
          break;
 800b04e:	e03b      	b.n	800b0c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b056:	695b      	ldr	r3, [r3, #20]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d00b      	beq.n	800b074 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b062:	695b      	ldr	r3, [r3, #20]
 800b064:	687a      	ldr	r2, [r7, #4]
 800b066:	7c12      	ldrb	r2, [r2, #16]
 800b068:	f107 0108 	add.w	r1, r7, #8
 800b06c:	4610      	mov	r0, r2
 800b06e:	4798      	blx	r3
 800b070:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b072:	e029      	b.n	800b0c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b074:	6839      	ldr	r1, [r7, #0]
 800b076:	6878      	ldr	r0, [r7, #4]
 800b078:	f000 fa63 	bl	800b542 <USBD_CtlError>
            err++;
 800b07c:	7afb      	ldrb	r3, [r7, #11]
 800b07e:	3301      	adds	r3, #1
 800b080:	72fb      	strb	r3, [r7, #11]
          break;
 800b082:	e021      	b.n	800b0c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b08a:	699b      	ldr	r3, [r3, #24]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d00b      	beq.n	800b0a8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b096:	699b      	ldr	r3, [r3, #24]
 800b098:	687a      	ldr	r2, [r7, #4]
 800b09a:	7c12      	ldrb	r2, [r2, #16]
 800b09c:	f107 0108 	add.w	r1, r7, #8
 800b0a0:	4610      	mov	r0, r2
 800b0a2:	4798      	blx	r3
 800b0a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b0a6:	e00f      	b.n	800b0c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b0a8:	6839      	ldr	r1, [r7, #0]
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f000 fa49 	bl	800b542 <USBD_CtlError>
            err++;
 800b0b0:	7afb      	ldrb	r3, [r7, #11]
 800b0b2:	3301      	adds	r3, #1
 800b0b4:	72fb      	strb	r3, [r7, #11]
          break;
 800b0b6:	e007      	b.n	800b0c8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b0b8:	6839      	ldr	r1, [r7, #0]
 800b0ba:	6878      	ldr	r0, [r7, #4]
 800b0bc:	f000 fa41 	bl	800b542 <USBD_CtlError>
          err++;
 800b0c0:	7afb      	ldrb	r3, [r7, #11]
 800b0c2:	3301      	adds	r3, #1
 800b0c4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b0c6:	bf00      	nop
      }
      break;
 800b0c8:	e037      	b.n	800b13a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	7c1b      	ldrb	r3, [r3, #16]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d109      	bne.n	800b0e6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0da:	f107 0208 	add.w	r2, r7, #8
 800b0de:	4610      	mov	r0, r2
 800b0e0:	4798      	blx	r3
 800b0e2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b0e4:	e029      	b.n	800b13a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b0e6:	6839      	ldr	r1, [r7, #0]
 800b0e8:	6878      	ldr	r0, [r7, #4]
 800b0ea:	f000 fa2a 	bl	800b542 <USBD_CtlError>
        err++;
 800b0ee:	7afb      	ldrb	r3, [r7, #11]
 800b0f0:	3301      	adds	r3, #1
 800b0f2:	72fb      	strb	r3, [r7, #11]
      break;
 800b0f4:	e021      	b.n	800b13a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	7c1b      	ldrb	r3, [r3, #16]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d10d      	bne.n	800b11a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b106:	f107 0208 	add.w	r2, r7, #8
 800b10a:	4610      	mov	r0, r2
 800b10c:	4798      	blx	r3
 800b10e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	3301      	adds	r3, #1
 800b114:	2207      	movs	r2, #7
 800b116:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b118:	e00f      	b.n	800b13a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b11a:	6839      	ldr	r1, [r7, #0]
 800b11c:	6878      	ldr	r0, [r7, #4]
 800b11e:	f000 fa10 	bl	800b542 <USBD_CtlError>
        err++;
 800b122:	7afb      	ldrb	r3, [r7, #11]
 800b124:	3301      	adds	r3, #1
 800b126:	72fb      	strb	r3, [r7, #11]
      break;
 800b128:	e007      	b.n	800b13a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b12a:	6839      	ldr	r1, [r7, #0]
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f000 fa08 	bl	800b542 <USBD_CtlError>
      err++;
 800b132:	7afb      	ldrb	r3, [r7, #11]
 800b134:	3301      	adds	r3, #1
 800b136:	72fb      	strb	r3, [r7, #11]
      break;
 800b138:	bf00      	nop
  }

  if (err != 0U)
 800b13a:	7afb      	ldrb	r3, [r7, #11]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d11e      	bne.n	800b17e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	88db      	ldrh	r3, [r3, #6]
 800b144:	2b00      	cmp	r3, #0
 800b146:	d016      	beq.n	800b176 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b148:	893b      	ldrh	r3, [r7, #8]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d00e      	beq.n	800b16c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b14e:	683b      	ldr	r3, [r7, #0]
 800b150:	88da      	ldrh	r2, [r3, #6]
 800b152:	893b      	ldrh	r3, [r7, #8]
 800b154:	4293      	cmp	r3, r2
 800b156:	bf28      	it	cs
 800b158:	4613      	movcs	r3, r2
 800b15a:	b29b      	uxth	r3, r3
 800b15c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b15e:	893b      	ldrh	r3, [r7, #8]
 800b160:	461a      	mov	r2, r3
 800b162:	68f9      	ldr	r1, [r7, #12]
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f000 fa69 	bl	800b63c <USBD_CtlSendData>
 800b16a:	e009      	b.n	800b180 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b16c:	6839      	ldr	r1, [r7, #0]
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f000 f9e7 	bl	800b542 <USBD_CtlError>
 800b174:	e004      	b.n	800b180 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f000 fac1 	bl	800b6fe <USBD_CtlSendStatus>
 800b17c:	e000      	b.n	800b180 <USBD_GetDescriptor+0x2cc>
    return;
 800b17e:	bf00      	nop
  }
}
 800b180:	3710      	adds	r7, #16
 800b182:	46bd      	mov	sp, r7
 800b184:	bd80      	pop	{r7, pc}
 800b186:	bf00      	nop

0800b188 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b084      	sub	sp, #16
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
 800b190:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b192:	683b      	ldr	r3, [r7, #0]
 800b194:	889b      	ldrh	r3, [r3, #4]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d131      	bne.n	800b1fe <USBD_SetAddress+0x76>
 800b19a:	683b      	ldr	r3, [r7, #0]
 800b19c:	88db      	ldrh	r3, [r3, #6]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d12d      	bne.n	800b1fe <USBD_SetAddress+0x76>
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	885b      	ldrh	r3, [r3, #2]
 800b1a6:	2b7f      	cmp	r3, #127	@ 0x7f
 800b1a8:	d829      	bhi.n	800b1fe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b1aa:	683b      	ldr	r3, [r7, #0]
 800b1ac:	885b      	ldrh	r3, [r3, #2]
 800b1ae:	b2db      	uxtb	r3, r3
 800b1b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1b4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1bc:	b2db      	uxtb	r3, r3
 800b1be:	2b03      	cmp	r3, #3
 800b1c0:	d104      	bne.n	800b1cc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b1c2:	6839      	ldr	r1, [r7, #0]
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f000 f9bc 	bl	800b542 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1ca:	e01d      	b.n	800b208 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	7bfa      	ldrb	r2, [r7, #15]
 800b1d0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b1d4:	7bfb      	ldrb	r3, [r7, #15]
 800b1d6:	4619      	mov	r1, r3
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f000 ff27 	bl	800c02c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b1de:	6878      	ldr	r0, [r7, #4]
 800b1e0:	f000 fa8d 	bl	800b6fe <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b1e4:	7bfb      	ldrb	r3, [r7, #15]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d004      	beq.n	800b1f4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	2202      	movs	r2, #2
 800b1ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1f2:	e009      	b.n	800b208 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	2201      	movs	r2, #1
 800b1f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1fc:	e004      	b.n	800b208 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b1fe:	6839      	ldr	r1, [r7, #0]
 800b200:	6878      	ldr	r0, [r7, #4]
 800b202:	f000 f99e 	bl	800b542 <USBD_CtlError>
  }
}
 800b206:	bf00      	nop
 800b208:	bf00      	nop
 800b20a:	3710      	adds	r7, #16
 800b20c:	46bd      	mov	sp, r7
 800b20e:	bd80      	pop	{r7, pc}

0800b210 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b084      	sub	sp, #16
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
 800b218:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b21a:	2300      	movs	r3, #0
 800b21c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	885b      	ldrh	r3, [r3, #2]
 800b222:	b2da      	uxtb	r2, r3
 800b224:	4b4e      	ldr	r3, [pc, #312]	@ (800b360 <USBD_SetConfig+0x150>)
 800b226:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b228:	4b4d      	ldr	r3, [pc, #308]	@ (800b360 <USBD_SetConfig+0x150>)
 800b22a:	781b      	ldrb	r3, [r3, #0]
 800b22c:	2b01      	cmp	r3, #1
 800b22e:	d905      	bls.n	800b23c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b230:	6839      	ldr	r1, [r7, #0]
 800b232:	6878      	ldr	r0, [r7, #4]
 800b234:	f000 f985 	bl	800b542 <USBD_CtlError>
    return USBD_FAIL;
 800b238:	2303      	movs	r3, #3
 800b23a:	e08c      	b.n	800b356 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b242:	b2db      	uxtb	r3, r3
 800b244:	2b02      	cmp	r3, #2
 800b246:	d002      	beq.n	800b24e <USBD_SetConfig+0x3e>
 800b248:	2b03      	cmp	r3, #3
 800b24a:	d029      	beq.n	800b2a0 <USBD_SetConfig+0x90>
 800b24c:	e075      	b.n	800b33a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b24e:	4b44      	ldr	r3, [pc, #272]	@ (800b360 <USBD_SetConfig+0x150>)
 800b250:	781b      	ldrb	r3, [r3, #0]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d020      	beq.n	800b298 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b256:	4b42      	ldr	r3, [pc, #264]	@ (800b360 <USBD_SetConfig+0x150>)
 800b258:	781b      	ldrb	r3, [r3, #0]
 800b25a:	461a      	mov	r2, r3
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b260:	4b3f      	ldr	r3, [pc, #252]	@ (800b360 <USBD_SetConfig+0x150>)
 800b262:	781b      	ldrb	r3, [r3, #0]
 800b264:	4619      	mov	r1, r3
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	f7fe ffcd 	bl	800a206 <USBD_SetClassConfig>
 800b26c:	4603      	mov	r3, r0
 800b26e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b270:	7bfb      	ldrb	r3, [r7, #15]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d008      	beq.n	800b288 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b276:	6839      	ldr	r1, [r7, #0]
 800b278:	6878      	ldr	r0, [r7, #4]
 800b27a:	f000 f962 	bl	800b542 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	2202      	movs	r2, #2
 800b282:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b286:	e065      	b.n	800b354 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b288:	6878      	ldr	r0, [r7, #4]
 800b28a:	f000 fa38 	bl	800b6fe <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	2203      	movs	r2, #3
 800b292:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b296:	e05d      	b.n	800b354 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	f000 fa30 	bl	800b6fe <USBD_CtlSendStatus>
      break;
 800b29e:	e059      	b.n	800b354 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b2a0:	4b2f      	ldr	r3, [pc, #188]	@ (800b360 <USBD_SetConfig+0x150>)
 800b2a2:	781b      	ldrb	r3, [r3, #0]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d112      	bne.n	800b2ce <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	2202      	movs	r2, #2
 800b2ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b2b0:	4b2b      	ldr	r3, [pc, #172]	@ (800b360 <USBD_SetConfig+0x150>)
 800b2b2:	781b      	ldrb	r3, [r3, #0]
 800b2b4:	461a      	mov	r2, r3
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b2ba:	4b29      	ldr	r3, [pc, #164]	@ (800b360 <USBD_SetConfig+0x150>)
 800b2bc:	781b      	ldrb	r3, [r3, #0]
 800b2be:	4619      	mov	r1, r3
 800b2c0:	6878      	ldr	r0, [r7, #4]
 800b2c2:	f7fe ffbc 	bl	800a23e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b2c6:	6878      	ldr	r0, [r7, #4]
 800b2c8:	f000 fa19 	bl	800b6fe <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b2cc:	e042      	b.n	800b354 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b2ce:	4b24      	ldr	r3, [pc, #144]	@ (800b360 <USBD_SetConfig+0x150>)
 800b2d0:	781b      	ldrb	r3, [r3, #0]
 800b2d2:	461a      	mov	r2, r3
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	685b      	ldr	r3, [r3, #4]
 800b2d8:	429a      	cmp	r2, r3
 800b2da:	d02a      	beq.n	800b332 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	685b      	ldr	r3, [r3, #4]
 800b2e0:	b2db      	uxtb	r3, r3
 800b2e2:	4619      	mov	r1, r3
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f7fe ffaa 	bl	800a23e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b2ea:	4b1d      	ldr	r3, [pc, #116]	@ (800b360 <USBD_SetConfig+0x150>)
 800b2ec:	781b      	ldrb	r3, [r3, #0]
 800b2ee:	461a      	mov	r2, r3
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b2f4:	4b1a      	ldr	r3, [pc, #104]	@ (800b360 <USBD_SetConfig+0x150>)
 800b2f6:	781b      	ldrb	r3, [r3, #0]
 800b2f8:	4619      	mov	r1, r3
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f7fe ff83 	bl	800a206 <USBD_SetClassConfig>
 800b300:	4603      	mov	r3, r0
 800b302:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b304:	7bfb      	ldrb	r3, [r7, #15]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d00f      	beq.n	800b32a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b30a:	6839      	ldr	r1, [r7, #0]
 800b30c:	6878      	ldr	r0, [r7, #4]
 800b30e:	f000 f918 	bl	800b542 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	685b      	ldr	r3, [r3, #4]
 800b316:	b2db      	uxtb	r3, r3
 800b318:	4619      	mov	r1, r3
 800b31a:	6878      	ldr	r0, [r7, #4]
 800b31c:	f7fe ff8f 	bl	800a23e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2202      	movs	r2, #2
 800b324:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b328:	e014      	b.n	800b354 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b32a:	6878      	ldr	r0, [r7, #4]
 800b32c:	f000 f9e7 	bl	800b6fe <USBD_CtlSendStatus>
      break;
 800b330:	e010      	b.n	800b354 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b332:	6878      	ldr	r0, [r7, #4]
 800b334:	f000 f9e3 	bl	800b6fe <USBD_CtlSendStatus>
      break;
 800b338:	e00c      	b.n	800b354 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b33a:	6839      	ldr	r1, [r7, #0]
 800b33c:	6878      	ldr	r0, [r7, #4]
 800b33e:	f000 f900 	bl	800b542 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b342:	4b07      	ldr	r3, [pc, #28]	@ (800b360 <USBD_SetConfig+0x150>)
 800b344:	781b      	ldrb	r3, [r3, #0]
 800b346:	4619      	mov	r1, r3
 800b348:	6878      	ldr	r0, [r7, #4]
 800b34a:	f7fe ff78 	bl	800a23e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b34e:	2303      	movs	r3, #3
 800b350:	73fb      	strb	r3, [r7, #15]
      break;
 800b352:	bf00      	nop
  }

  return ret;
 800b354:	7bfb      	ldrb	r3, [r7, #15]
}
 800b356:	4618      	mov	r0, r3
 800b358:	3710      	adds	r7, #16
 800b35a:	46bd      	mov	sp, r7
 800b35c:	bd80      	pop	{r7, pc}
 800b35e:	bf00      	nop
 800b360:	200005a4 	.word	0x200005a4

0800b364 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b364:	b580      	push	{r7, lr}
 800b366:	b082      	sub	sp, #8
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
 800b36c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	88db      	ldrh	r3, [r3, #6]
 800b372:	2b01      	cmp	r3, #1
 800b374:	d004      	beq.n	800b380 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b376:	6839      	ldr	r1, [r7, #0]
 800b378:	6878      	ldr	r0, [r7, #4]
 800b37a:	f000 f8e2 	bl	800b542 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b37e:	e023      	b.n	800b3c8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b386:	b2db      	uxtb	r3, r3
 800b388:	2b02      	cmp	r3, #2
 800b38a:	dc02      	bgt.n	800b392 <USBD_GetConfig+0x2e>
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	dc03      	bgt.n	800b398 <USBD_GetConfig+0x34>
 800b390:	e015      	b.n	800b3be <USBD_GetConfig+0x5a>
 800b392:	2b03      	cmp	r3, #3
 800b394:	d00b      	beq.n	800b3ae <USBD_GetConfig+0x4a>
 800b396:	e012      	b.n	800b3be <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2200      	movs	r2, #0
 800b39c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	3308      	adds	r3, #8
 800b3a2:	2201      	movs	r2, #1
 800b3a4:	4619      	mov	r1, r3
 800b3a6:	6878      	ldr	r0, [r7, #4]
 800b3a8:	f000 f948 	bl	800b63c <USBD_CtlSendData>
        break;
 800b3ac:	e00c      	b.n	800b3c8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	3304      	adds	r3, #4
 800b3b2:	2201      	movs	r2, #1
 800b3b4:	4619      	mov	r1, r3
 800b3b6:	6878      	ldr	r0, [r7, #4]
 800b3b8:	f000 f940 	bl	800b63c <USBD_CtlSendData>
        break;
 800b3bc:	e004      	b.n	800b3c8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b3be:	6839      	ldr	r1, [r7, #0]
 800b3c0:	6878      	ldr	r0, [r7, #4]
 800b3c2:	f000 f8be 	bl	800b542 <USBD_CtlError>
        break;
 800b3c6:	bf00      	nop
}
 800b3c8:	bf00      	nop
 800b3ca:	3708      	adds	r7, #8
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}

0800b3d0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b082      	sub	sp, #8
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
 800b3d8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3e0:	b2db      	uxtb	r3, r3
 800b3e2:	3b01      	subs	r3, #1
 800b3e4:	2b02      	cmp	r3, #2
 800b3e6:	d81e      	bhi.n	800b426 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	88db      	ldrh	r3, [r3, #6]
 800b3ec:	2b02      	cmp	r3, #2
 800b3ee:	d004      	beq.n	800b3fa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b3f0:	6839      	ldr	r1, [r7, #0]
 800b3f2:	6878      	ldr	r0, [r7, #4]
 800b3f4:	f000 f8a5 	bl	800b542 <USBD_CtlError>
        break;
 800b3f8:	e01a      	b.n	800b430 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	2201      	movs	r2, #1
 800b3fe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b406:	2b00      	cmp	r3, #0
 800b408:	d005      	beq.n	800b416 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	68db      	ldr	r3, [r3, #12]
 800b40e:	f043 0202 	orr.w	r2, r3, #2
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	330c      	adds	r3, #12
 800b41a:	2202      	movs	r2, #2
 800b41c:	4619      	mov	r1, r3
 800b41e:	6878      	ldr	r0, [r7, #4]
 800b420:	f000 f90c 	bl	800b63c <USBD_CtlSendData>
      break;
 800b424:	e004      	b.n	800b430 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b426:	6839      	ldr	r1, [r7, #0]
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	f000 f88a 	bl	800b542 <USBD_CtlError>
      break;
 800b42e:	bf00      	nop
  }
}
 800b430:	bf00      	nop
 800b432:	3708      	adds	r7, #8
 800b434:	46bd      	mov	sp, r7
 800b436:	bd80      	pop	{r7, pc}

0800b438 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b082      	sub	sp, #8
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
 800b440:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	885b      	ldrh	r3, [r3, #2]
 800b446:	2b01      	cmp	r3, #1
 800b448:	d107      	bne.n	800b45a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	2201      	movs	r2, #1
 800b44e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b452:	6878      	ldr	r0, [r7, #4]
 800b454:	f000 f953 	bl	800b6fe <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b458:	e013      	b.n	800b482 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	885b      	ldrh	r3, [r3, #2]
 800b45e:	2b02      	cmp	r3, #2
 800b460:	d10b      	bne.n	800b47a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	889b      	ldrh	r3, [r3, #4]
 800b466:	0a1b      	lsrs	r3, r3, #8
 800b468:	b29b      	uxth	r3, r3
 800b46a:	b2da      	uxtb	r2, r3
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	f000 f943 	bl	800b6fe <USBD_CtlSendStatus>
}
 800b478:	e003      	b.n	800b482 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b47a:	6839      	ldr	r1, [r7, #0]
 800b47c:	6878      	ldr	r0, [r7, #4]
 800b47e:	f000 f860 	bl	800b542 <USBD_CtlError>
}
 800b482:	bf00      	nop
 800b484:	3708      	adds	r7, #8
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}

0800b48a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b48a:	b580      	push	{r7, lr}
 800b48c:	b082      	sub	sp, #8
 800b48e:	af00      	add	r7, sp, #0
 800b490:	6078      	str	r0, [r7, #4]
 800b492:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b49a:	b2db      	uxtb	r3, r3
 800b49c:	3b01      	subs	r3, #1
 800b49e:	2b02      	cmp	r3, #2
 800b4a0:	d80b      	bhi.n	800b4ba <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	885b      	ldrh	r3, [r3, #2]
 800b4a6:	2b01      	cmp	r3, #1
 800b4a8:	d10c      	bne.n	800b4c4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b4b2:	6878      	ldr	r0, [r7, #4]
 800b4b4:	f000 f923 	bl	800b6fe <USBD_CtlSendStatus>
      }
      break;
 800b4b8:	e004      	b.n	800b4c4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b4ba:	6839      	ldr	r1, [r7, #0]
 800b4bc:	6878      	ldr	r0, [r7, #4]
 800b4be:	f000 f840 	bl	800b542 <USBD_CtlError>
      break;
 800b4c2:	e000      	b.n	800b4c6 <USBD_ClrFeature+0x3c>
      break;
 800b4c4:	bf00      	nop
  }
}
 800b4c6:	bf00      	nop
 800b4c8:	3708      	adds	r7, #8
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}

0800b4ce <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b4ce:	b580      	push	{r7, lr}
 800b4d0:	b084      	sub	sp, #16
 800b4d2:	af00      	add	r7, sp, #0
 800b4d4:	6078      	str	r0, [r7, #4]
 800b4d6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	781a      	ldrb	r2, [r3, #0]
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	3301      	adds	r3, #1
 800b4e8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	781a      	ldrb	r2, [r3, #0]
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	3301      	adds	r3, #1
 800b4f6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b4f8:	68f8      	ldr	r0, [r7, #12]
 800b4fa:	f7ff fa3d 	bl	800a978 <SWAPBYTE>
 800b4fe:	4603      	mov	r3, r0
 800b500:	461a      	mov	r2, r3
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	3301      	adds	r3, #1
 800b50a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	3301      	adds	r3, #1
 800b510:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b512:	68f8      	ldr	r0, [r7, #12]
 800b514:	f7ff fa30 	bl	800a978 <SWAPBYTE>
 800b518:	4603      	mov	r3, r0
 800b51a:	461a      	mov	r2, r3
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	3301      	adds	r3, #1
 800b524:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	3301      	adds	r3, #1
 800b52a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b52c:	68f8      	ldr	r0, [r7, #12]
 800b52e:	f7ff fa23 	bl	800a978 <SWAPBYTE>
 800b532:	4603      	mov	r3, r0
 800b534:	461a      	mov	r2, r3
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	80da      	strh	r2, [r3, #6]
}
 800b53a:	bf00      	nop
 800b53c:	3710      	adds	r7, #16
 800b53e:	46bd      	mov	sp, r7
 800b540:	bd80      	pop	{r7, pc}

0800b542 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b542:	b580      	push	{r7, lr}
 800b544:	b082      	sub	sp, #8
 800b546:	af00      	add	r7, sp, #0
 800b548:	6078      	str	r0, [r7, #4]
 800b54a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b54c:	2180      	movs	r1, #128	@ 0x80
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	f000 fd02 	bl	800bf58 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b554:	2100      	movs	r1, #0
 800b556:	6878      	ldr	r0, [r7, #4]
 800b558:	f000 fcfe 	bl	800bf58 <USBD_LL_StallEP>
}
 800b55c:	bf00      	nop
 800b55e:	3708      	adds	r7, #8
 800b560:	46bd      	mov	sp, r7
 800b562:	bd80      	pop	{r7, pc}

0800b564 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b086      	sub	sp, #24
 800b568:	af00      	add	r7, sp, #0
 800b56a:	60f8      	str	r0, [r7, #12]
 800b56c:	60b9      	str	r1, [r7, #8]
 800b56e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b570:	2300      	movs	r3, #0
 800b572:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d042      	beq.n	800b600 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b57e:	6938      	ldr	r0, [r7, #16]
 800b580:	f000 f842 	bl	800b608 <USBD_GetLen>
 800b584:	4603      	mov	r3, r0
 800b586:	3301      	adds	r3, #1
 800b588:	005b      	lsls	r3, r3, #1
 800b58a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b58e:	d808      	bhi.n	800b5a2 <USBD_GetString+0x3e>
 800b590:	6938      	ldr	r0, [r7, #16]
 800b592:	f000 f839 	bl	800b608 <USBD_GetLen>
 800b596:	4603      	mov	r3, r0
 800b598:	3301      	adds	r3, #1
 800b59a:	b29b      	uxth	r3, r3
 800b59c:	005b      	lsls	r3, r3, #1
 800b59e:	b29a      	uxth	r2, r3
 800b5a0:	e001      	b.n	800b5a6 <USBD_GetString+0x42>
 800b5a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b5aa:	7dfb      	ldrb	r3, [r7, #23]
 800b5ac:	68ba      	ldr	r2, [r7, #8]
 800b5ae:	4413      	add	r3, r2
 800b5b0:	687a      	ldr	r2, [r7, #4]
 800b5b2:	7812      	ldrb	r2, [r2, #0]
 800b5b4:	701a      	strb	r2, [r3, #0]
  idx++;
 800b5b6:	7dfb      	ldrb	r3, [r7, #23]
 800b5b8:	3301      	adds	r3, #1
 800b5ba:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b5bc:	7dfb      	ldrb	r3, [r7, #23]
 800b5be:	68ba      	ldr	r2, [r7, #8]
 800b5c0:	4413      	add	r3, r2
 800b5c2:	2203      	movs	r2, #3
 800b5c4:	701a      	strb	r2, [r3, #0]
  idx++;
 800b5c6:	7dfb      	ldrb	r3, [r7, #23]
 800b5c8:	3301      	adds	r3, #1
 800b5ca:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b5cc:	e013      	b.n	800b5f6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b5ce:	7dfb      	ldrb	r3, [r7, #23]
 800b5d0:	68ba      	ldr	r2, [r7, #8]
 800b5d2:	4413      	add	r3, r2
 800b5d4:	693a      	ldr	r2, [r7, #16]
 800b5d6:	7812      	ldrb	r2, [r2, #0]
 800b5d8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b5da:	693b      	ldr	r3, [r7, #16]
 800b5dc:	3301      	adds	r3, #1
 800b5de:	613b      	str	r3, [r7, #16]
    idx++;
 800b5e0:	7dfb      	ldrb	r3, [r7, #23]
 800b5e2:	3301      	adds	r3, #1
 800b5e4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b5e6:	7dfb      	ldrb	r3, [r7, #23]
 800b5e8:	68ba      	ldr	r2, [r7, #8]
 800b5ea:	4413      	add	r3, r2
 800b5ec:	2200      	movs	r2, #0
 800b5ee:	701a      	strb	r2, [r3, #0]
    idx++;
 800b5f0:	7dfb      	ldrb	r3, [r7, #23]
 800b5f2:	3301      	adds	r3, #1
 800b5f4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b5f6:	693b      	ldr	r3, [r7, #16]
 800b5f8:	781b      	ldrb	r3, [r3, #0]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d1e7      	bne.n	800b5ce <USBD_GetString+0x6a>
 800b5fe:	e000      	b.n	800b602 <USBD_GetString+0x9e>
    return;
 800b600:	bf00      	nop
  }
}
 800b602:	3718      	adds	r7, #24
 800b604:	46bd      	mov	sp, r7
 800b606:	bd80      	pop	{r7, pc}

0800b608 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b608:	b480      	push	{r7}
 800b60a:	b085      	sub	sp, #20
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b610:	2300      	movs	r3, #0
 800b612:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b618:	e005      	b.n	800b626 <USBD_GetLen+0x1e>
  {
    len++;
 800b61a:	7bfb      	ldrb	r3, [r7, #15]
 800b61c:	3301      	adds	r3, #1
 800b61e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b620:	68bb      	ldr	r3, [r7, #8]
 800b622:	3301      	adds	r3, #1
 800b624:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b626:	68bb      	ldr	r3, [r7, #8]
 800b628:	781b      	ldrb	r3, [r3, #0]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d1f5      	bne.n	800b61a <USBD_GetLen+0x12>
  }

  return len;
 800b62e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b630:	4618      	mov	r0, r3
 800b632:	3714      	adds	r7, #20
 800b634:	46bd      	mov	sp, r7
 800b636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63a:	4770      	bx	lr

0800b63c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b084      	sub	sp, #16
 800b640:	af00      	add	r7, sp, #0
 800b642:	60f8      	str	r0, [r7, #12]
 800b644:	60b9      	str	r1, [r7, #8]
 800b646:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	2202      	movs	r2, #2
 800b64c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	687a      	ldr	r2, [r7, #4]
 800b654:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	68ba      	ldr	r2, [r7, #8]
 800b65a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	687a      	ldr	r2, [r7, #4]
 800b660:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	68ba      	ldr	r2, [r7, #8]
 800b666:	2100      	movs	r1, #0
 800b668:	68f8      	ldr	r0, [r7, #12]
 800b66a:	f000 fcfe 	bl	800c06a <USBD_LL_Transmit>

  return USBD_OK;
 800b66e:	2300      	movs	r3, #0
}
 800b670:	4618      	mov	r0, r3
 800b672:	3710      	adds	r7, #16
 800b674:	46bd      	mov	sp, r7
 800b676:	bd80      	pop	{r7, pc}

0800b678 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b084      	sub	sp, #16
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	60f8      	str	r0, [r7, #12]
 800b680:	60b9      	str	r1, [r7, #8]
 800b682:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	68ba      	ldr	r2, [r7, #8]
 800b688:	2100      	movs	r1, #0
 800b68a:	68f8      	ldr	r0, [r7, #12]
 800b68c:	f000 fced 	bl	800c06a <USBD_LL_Transmit>

  return USBD_OK;
 800b690:	2300      	movs	r3, #0
}
 800b692:	4618      	mov	r0, r3
 800b694:	3710      	adds	r7, #16
 800b696:	46bd      	mov	sp, r7
 800b698:	bd80      	pop	{r7, pc}

0800b69a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b69a:	b580      	push	{r7, lr}
 800b69c:	b084      	sub	sp, #16
 800b69e:	af00      	add	r7, sp, #0
 800b6a0:	60f8      	str	r0, [r7, #12]
 800b6a2:	60b9      	str	r1, [r7, #8]
 800b6a4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	2203      	movs	r2, #3
 800b6aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	687a      	ldr	r2, [r7, #4]
 800b6b2:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	68ba      	ldr	r2, [r7, #8]
 800b6ba:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	687a      	ldr	r2, [r7, #4]
 800b6c2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	68ba      	ldr	r2, [r7, #8]
 800b6ca:	2100      	movs	r1, #0
 800b6cc:	68f8      	ldr	r0, [r7, #12]
 800b6ce:	f000 fced 	bl	800c0ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b6d2:	2300      	movs	r3, #0
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	3710      	adds	r7, #16
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}

0800b6dc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b084      	sub	sp, #16
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	60f8      	str	r0, [r7, #12]
 800b6e4:	60b9      	str	r1, [r7, #8]
 800b6e6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	68ba      	ldr	r2, [r7, #8]
 800b6ec:	2100      	movs	r1, #0
 800b6ee:	68f8      	ldr	r0, [r7, #12]
 800b6f0:	f000 fcdc 	bl	800c0ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b6f4:	2300      	movs	r3, #0
}
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	3710      	adds	r7, #16
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	bd80      	pop	{r7, pc}

0800b6fe <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b6fe:	b580      	push	{r7, lr}
 800b700:	b082      	sub	sp, #8
 800b702:	af00      	add	r7, sp, #0
 800b704:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	2204      	movs	r2, #4
 800b70a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b70e:	2300      	movs	r3, #0
 800b710:	2200      	movs	r2, #0
 800b712:	2100      	movs	r1, #0
 800b714:	6878      	ldr	r0, [r7, #4]
 800b716:	f000 fca8 	bl	800c06a <USBD_LL_Transmit>

  return USBD_OK;
 800b71a:	2300      	movs	r3, #0
}
 800b71c:	4618      	mov	r0, r3
 800b71e:	3708      	adds	r7, #8
 800b720:	46bd      	mov	sp, r7
 800b722:	bd80      	pop	{r7, pc}

0800b724 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b724:	b580      	push	{r7, lr}
 800b726:	b082      	sub	sp, #8
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	2205      	movs	r2, #5
 800b730:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b734:	2300      	movs	r3, #0
 800b736:	2200      	movs	r2, #0
 800b738:	2100      	movs	r1, #0
 800b73a:	6878      	ldr	r0, [r7, #4]
 800b73c:	f000 fcb6 	bl	800c0ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b740:	2300      	movs	r3, #0
}
 800b742:	4618      	mov	r0, r3
 800b744:	3708      	adds	r7, #8
 800b746:	46bd      	mov	sp, r7
 800b748:	bd80      	pop	{r7, pc}
	...

0800b74c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b750:	2200      	movs	r2, #0
 800b752:	4912      	ldr	r1, [pc, #72]	@ (800b79c <MX_USB_DEVICE_Init+0x50>)
 800b754:	4812      	ldr	r0, [pc, #72]	@ (800b7a0 <MX_USB_DEVICE_Init+0x54>)
 800b756:	f7fe fcd9 	bl	800a10c <USBD_Init>
 800b75a:	4603      	mov	r3, r0
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d001      	beq.n	800b764 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b760:	f7f7 fabe 	bl	8002ce0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b764:	490f      	ldr	r1, [pc, #60]	@ (800b7a4 <MX_USB_DEVICE_Init+0x58>)
 800b766:	480e      	ldr	r0, [pc, #56]	@ (800b7a0 <MX_USB_DEVICE_Init+0x54>)
 800b768:	f7fe fd00 	bl	800a16c <USBD_RegisterClass>
 800b76c:	4603      	mov	r3, r0
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d001      	beq.n	800b776 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b772:	f7f7 fab5 	bl	8002ce0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b776:	490c      	ldr	r1, [pc, #48]	@ (800b7a8 <MX_USB_DEVICE_Init+0x5c>)
 800b778:	4809      	ldr	r0, [pc, #36]	@ (800b7a0 <MX_USB_DEVICE_Init+0x54>)
 800b77a:	f7fe fbf7 	bl	8009f6c <USBD_CDC_RegisterInterface>
 800b77e:	4603      	mov	r3, r0
 800b780:	2b00      	cmp	r3, #0
 800b782:	d001      	beq.n	800b788 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b784:	f7f7 faac 	bl	8002ce0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b788:	4805      	ldr	r0, [pc, #20]	@ (800b7a0 <MX_USB_DEVICE_Init+0x54>)
 800b78a:	f7fe fd25 	bl	800a1d8 <USBD_Start>
 800b78e:	4603      	mov	r3, r0
 800b790:	2b00      	cmp	r3, #0
 800b792:	d001      	beq.n	800b798 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b794:	f7f7 faa4 	bl	8002ce0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b798:	bf00      	nop
 800b79a:	bd80      	pop	{r7, pc}
 800b79c:	200000ac 	.word	0x200000ac
 800b7a0:	200005a8 	.word	0x200005a8
 800b7a4:	20000018 	.word	0x20000018
 800b7a8:	20000098 	.word	0x20000098

0800b7ac <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b7b0:	2200      	movs	r2, #0
 800b7b2:	4905      	ldr	r1, [pc, #20]	@ (800b7c8 <CDC_Init_FS+0x1c>)
 800b7b4:	4805      	ldr	r0, [pc, #20]	@ (800b7cc <CDC_Init_FS+0x20>)
 800b7b6:	f7fe fbf3 	bl	8009fa0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b7ba:	4905      	ldr	r1, [pc, #20]	@ (800b7d0 <CDC_Init_FS+0x24>)
 800b7bc:	4803      	ldr	r0, [pc, #12]	@ (800b7cc <CDC_Init_FS+0x20>)
 800b7be:	f7fe fc11 	bl	8009fe4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b7c2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	bd80      	pop	{r7, pc}
 800b7c8:	20001084 	.word	0x20001084
 800b7cc:	200005a8 	.word	0x200005a8
 800b7d0:	20000884 	.word	0x20000884

0800b7d4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b7d4:	b480      	push	{r7}
 800b7d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b7d8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b7da:	4618      	mov	r0, r3
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e2:	4770      	bx	lr

0800b7e4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b7e4:	b480      	push	{r7}
 800b7e6:	b083      	sub	sp, #12
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	4603      	mov	r3, r0
 800b7ec:	6039      	str	r1, [r7, #0]
 800b7ee:	71fb      	strb	r3, [r7, #7]
 800b7f0:	4613      	mov	r3, r2
 800b7f2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b7f4:	79fb      	ldrb	r3, [r7, #7]
 800b7f6:	2b23      	cmp	r3, #35	@ 0x23
 800b7f8:	d84a      	bhi.n	800b890 <CDC_Control_FS+0xac>
 800b7fa:	a201      	add	r2, pc, #4	@ (adr r2, 800b800 <CDC_Control_FS+0x1c>)
 800b7fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b800:	0800b891 	.word	0x0800b891
 800b804:	0800b891 	.word	0x0800b891
 800b808:	0800b891 	.word	0x0800b891
 800b80c:	0800b891 	.word	0x0800b891
 800b810:	0800b891 	.word	0x0800b891
 800b814:	0800b891 	.word	0x0800b891
 800b818:	0800b891 	.word	0x0800b891
 800b81c:	0800b891 	.word	0x0800b891
 800b820:	0800b891 	.word	0x0800b891
 800b824:	0800b891 	.word	0x0800b891
 800b828:	0800b891 	.word	0x0800b891
 800b82c:	0800b891 	.word	0x0800b891
 800b830:	0800b891 	.word	0x0800b891
 800b834:	0800b891 	.word	0x0800b891
 800b838:	0800b891 	.word	0x0800b891
 800b83c:	0800b891 	.word	0x0800b891
 800b840:	0800b891 	.word	0x0800b891
 800b844:	0800b891 	.word	0x0800b891
 800b848:	0800b891 	.word	0x0800b891
 800b84c:	0800b891 	.word	0x0800b891
 800b850:	0800b891 	.word	0x0800b891
 800b854:	0800b891 	.word	0x0800b891
 800b858:	0800b891 	.word	0x0800b891
 800b85c:	0800b891 	.word	0x0800b891
 800b860:	0800b891 	.word	0x0800b891
 800b864:	0800b891 	.word	0x0800b891
 800b868:	0800b891 	.word	0x0800b891
 800b86c:	0800b891 	.word	0x0800b891
 800b870:	0800b891 	.word	0x0800b891
 800b874:	0800b891 	.word	0x0800b891
 800b878:	0800b891 	.word	0x0800b891
 800b87c:	0800b891 	.word	0x0800b891
 800b880:	0800b891 	.word	0x0800b891
 800b884:	0800b891 	.word	0x0800b891
 800b888:	0800b891 	.word	0x0800b891
 800b88c:	0800b891 	.word	0x0800b891
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b890:	bf00      	nop
  }

  return (USBD_OK);
 800b892:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b894:	4618      	mov	r0, r3
 800b896:	370c      	adds	r7, #12
 800b898:	46bd      	mov	sp, r7
 800b89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89e:	4770      	bx	lr

0800b8a0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b082      	sub	sp, #8
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
 800b8a8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b8aa:	6879      	ldr	r1, [r7, #4]
 800b8ac:	4805      	ldr	r0, [pc, #20]	@ (800b8c4 <CDC_Receive_FS+0x24>)
 800b8ae:	f7fe fb99 	bl	8009fe4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b8b2:	4804      	ldr	r0, [pc, #16]	@ (800b8c4 <CDC_Receive_FS+0x24>)
 800b8b4:	f7fe fbf4 	bl	800a0a0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b8b8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	3708      	adds	r7, #8
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}
 800b8c2:	bf00      	nop
 800b8c4:	200005a8 	.word	0x200005a8

0800b8c8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b8c8:	b580      	push	{r7, lr}
 800b8ca:	b084      	sub	sp, #16
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	6078      	str	r0, [r7, #4]
 800b8d0:	460b      	mov	r3, r1
 800b8d2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b8d8:	4b0d      	ldr	r3, [pc, #52]	@ (800b910 <CDC_Transmit_FS+0x48>)
 800b8da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b8de:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d001      	beq.n	800b8ee <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	e00b      	b.n	800b906 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b8ee:	887b      	ldrh	r3, [r7, #2]
 800b8f0:	461a      	mov	r2, r3
 800b8f2:	6879      	ldr	r1, [r7, #4]
 800b8f4:	4806      	ldr	r0, [pc, #24]	@ (800b910 <CDC_Transmit_FS+0x48>)
 800b8f6:	f7fe fb53 	bl	8009fa0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b8fa:	4805      	ldr	r0, [pc, #20]	@ (800b910 <CDC_Transmit_FS+0x48>)
 800b8fc:	f7fe fb90 	bl	800a020 <USBD_CDC_TransmitPacket>
 800b900:	4603      	mov	r3, r0
 800b902:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b904:	7bfb      	ldrb	r3, [r7, #15]
}
 800b906:	4618      	mov	r0, r3
 800b908:	3710      	adds	r7, #16
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}
 800b90e:	bf00      	nop
 800b910:	200005a8 	.word	0x200005a8

0800b914 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b914:	b480      	push	{r7}
 800b916:	b087      	sub	sp, #28
 800b918:	af00      	add	r7, sp, #0
 800b91a:	60f8      	str	r0, [r7, #12]
 800b91c:	60b9      	str	r1, [r7, #8]
 800b91e:	4613      	mov	r3, r2
 800b920:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b922:	2300      	movs	r3, #0
 800b924:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b926:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b92a:	4618      	mov	r0, r3
 800b92c:	371c      	adds	r7, #28
 800b92e:	46bd      	mov	sp, r7
 800b930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b934:	4770      	bx	lr
	...

0800b938 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b938:	b480      	push	{r7}
 800b93a:	b083      	sub	sp, #12
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	4603      	mov	r3, r0
 800b940:	6039      	str	r1, [r7, #0]
 800b942:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b944:	683b      	ldr	r3, [r7, #0]
 800b946:	2212      	movs	r2, #18
 800b948:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b94a:	4b03      	ldr	r3, [pc, #12]	@ (800b958 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b94c:	4618      	mov	r0, r3
 800b94e:	370c      	adds	r7, #12
 800b950:	46bd      	mov	sp, r7
 800b952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b956:	4770      	bx	lr
 800b958:	200000c8 	.word	0x200000c8

0800b95c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b95c:	b480      	push	{r7}
 800b95e:	b083      	sub	sp, #12
 800b960:	af00      	add	r7, sp, #0
 800b962:	4603      	mov	r3, r0
 800b964:	6039      	str	r1, [r7, #0]
 800b966:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	2204      	movs	r2, #4
 800b96c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b96e:	4b03      	ldr	r3, [pc, #12]	@ (800b97c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b970:	4618      	mov	r0, r3
 800b972:	370c      	adds	r7, #12
 800b974:	46bd      	mov	sp, r7
 800b976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97a:	4770      	bx	lr
 800b97c:	200000dc 	.word	0x200000dc

0800b980 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b082      	sub	sp, #8
 800b984:	af00      	add	r7, sp, #0
 800b986:	4603      	mov	r3, r0
 800b988:	6039      	str	r1, [r7, #0]
 800b98a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b98c:	79fb      	ldrb	r3, [r7, #7]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d105      	bne.n	800b99e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b992:	683a      	ldr	r2, [r7, #0]
 800b994:	4907      	ldr	r1, [pc, #28]	@ (800b9b4 <USBD_FS_ProductStrDescriptor+0x34>)
 800b996:	4808      	ldr	r0, [pc, #32]	@ (800b9b8 <USBD_FS_ProductStrDescriptor+0x38>)
 800b998:	f7ff fde4 	bl	800b564 <USBD_GetString>
 800b99c:	e004      	b.n	800b9a8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b99e:	683a      	ldr	r2, [r7, #0]
 800b9a0:	4904      	ldr	r1, [pc, #16]	@ (800b9b4 <USBD_FS_ProductStrDescriptor+0x34>)
 800b9a2:	4805      	ldr	r0, [pc, #20]	@ (800b9b8 <USBD_FS_ProductStrDescriptor+0x38>)
 800b9a4:	f7ff fdde 	bl	800b564 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b9a8:	4b02      	ldr	r3, [pc, #8]	@ (800b9b4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	3708      	adds	r7, #8
 800b9ae:	46bd      	mov	sp, r7
 800b9b0:	bd80      	pop	{r7, pc}
 800b9b2:	bf00      	nop
 800b9b4:	20001884 	.word	0x20001884
 800b9b8:	0800ef84 	.word	0x0800ef84

0800b9bc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b082      	sub	sp, #8
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	4603      	mov	r3, r0
 800b9c4:	6039      	str	r1, [r7, #0]
 800b9c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b9c8:	683a      	ldr	r2, [r7, #0]
 800b9ca:	4904      	ldr	r1, [pc, #16]	@ (800b9dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b9cc:	4804      	ldr	r0, [pc, #16]	@ (800b9e0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b9ce:	f7ff fdc9 	bl	800b564 <USBD_GetString>
  return USBD_StrDesc;
 800b9d2:	4b02      	ldr	r3, [pc, #8]	@ (800b9dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	3708      	adds	r7, #8
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	bd80      	pop	{r7, pc}
 800b9dc:	20001884 	.word	0x20001884
 800b9e0:	0800ef9c 	.word	0x0800ef9c

0800b9e4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b082      	sub	sp, #8
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	6039      	str	r1, [r7, #0]
 800b9ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b9f0:	683b      	ldr	r3, [r7, #0]
 800b9f2:	221a      	movs	r2, #26
 800b9f4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b9f6:	f000 f843 	bl	800ba80 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b9fa:	4b02      	ldr	r3, [pc, #8]	@ (800ba04 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	3708      	adds	r7, #8
 800ba00:	46bd      	mov	sp, r7
 800ba02:	bd80      	pop	{r7, pc}
 800ba04:	200000e0 	.word	0x200000e0

0800ba08 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b082      	sub	sp, #8
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	4603      	mov	r3, r0
 800ba10:	6039      	str	r1, [r7, #0]
 800ba12:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ba14:	79fb      	ldrb	r3, [r7, #7]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d105      	bne.n	800ba26 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ba1a:	683a      	ldr	r2, [r7, #0]
 800ba1c:	4907      	ldr	r1, [pc, #28]	@ (800ba3c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ba1e:	4808      	ldr	r0, [pc, #32]	@ (800ba40 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ba20:	f7ff fda0 	bl	800b564 <USBD_GetString>
 800ba24:	e004      	b.n	800ba30 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ba26:	683a      	ldr	r2, [r7, #0]
 800ba28:	4904      	ldr	r1, [pc, #16]	@ (800ba3c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ba2a:	4805      	ldr	r0, [pc, #20]	@ (800ba40 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ba2c:	f7ff fd9a 	bl	800b564 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba30:	4b02      	ldr	r3, [pc, #8]	@ (800ba3c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ba32:	4618      	mov	r0, r3
 800ba34:	3708      	adds	r7, #8
 800ba36:	46bd      	mov	sp, r7
 800ba38:	bd80      	pop	{r7, pc}
 800ba3a:	bf00      	nop
 800ba3c:	20001884 	.word	0x20001884
 800ba40:	0800efb0 	.word	0x0800efb0

0800ba44 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba44:	b580      	push	{r7, lr}
 800ba46:	b082      	sub	sp, #8
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	6039      	str	r1, [r7, #0]
 800ba4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ba50:	79fb      	ldrb	r3, [r7, #7]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d105      	bne.n	800ba62 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ba56:	683a      	ldr	r2, [r7, #0]
 800ba58:	4907      	ldr	r1, [pc, #28]	@ (800ba78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ba5a:	4808      	ldr	r0, [pc, #32]	@ (800ba7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ba5c:	f7ff fd82 	bl	800b564 <USBD_GetString>
 800ba60:	e004      	b.n	800ba6c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ba62:	683a      	ldr	r2, [r7, #0]
 800ba64:	4904      	ldr	r1, [pc, #16]	@ (800ba78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ba66:	4805      	ldr	r0, [pc, #20]	@ (800ba7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ba68:	f7ff fd7c 	bl	800b564 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba6c:	4b02      	ldr	r3, [pc, #8]	@ (800ba78 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ba6e:	4618      	mov	r0, r3
 800ba70:	3708      	adds	r7, #8
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd80      	pop	{r7, pc}
 800ba76:	bf00      	nop
 800ba78:	20001884 	.word	0x20001884
 800ba7c:	0800efbc 	.word	0x0800efbc

0800ba80 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b084      	sub	sp, #16
 800ba84:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ba86:	4b0f      	ldr	r3, [pc, #60]	@ (800bac4 <Get_SerialNum+0x44>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ba8c:	4b0e      	ldr	r3, [pc, #56]	@ (800bac8 <Get_SerialNum+0x48>)
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ba92:	4b0e      	ldr	r3, [pc, #56]	@ (800bacc <Get_SerialNum+0x4c>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ba98:	68fa      	ldr	r2, [r7, #12]
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	4413      	add	r3, r2
 800ba9e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d009      	beq.n	800baba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800baa6:	2208      	movs	r2, #8
 800baa8:	4909      	ldr	r1, [pc, #36]	@ (800bad0 <Get_SerialNum+0x50>)
 800baaa:	68f8      	ldr	r0, [r7, #12]
 800baac:	f000 f814 	bl	800bad8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bab0:	2204      	movs	r2, #4
 800bab2:	4908      	ldr	r1, [pc, #32]	@ (800bad4 <Get_SerialNum+0x54>)
 800bab4:	68b8      	ldr	r0, [r7, #8]
 800bab6:	f000 f80f 	bl	800bad8 <IntToUnicode>
  }
}
 800baba:	bf00      	nop
 800babc:	3710      	adds	r7, #16
 800babe:	46bd      	mov	sp, r7
 800bac0:	bd80      	pop	{r7, pc}
 800bac2:	bf00      	nop
 800bac4:	1fff7a10 	.word	0x1fff7a10
 800bac8:	1fff7a14 	.word	0x1fff7a14
 800bacc:	1fff7a18 	.word	0x1fff7a18
 800bad0:	200000e2 	.word	0x200000e2
 800bad4:	200000f2 	.word	0x200000f2

0800bad8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bad8:	b480      	push	{r7}
 800bada:	b087      	sub	sp, #28
 800badc:	af00      	add	r7, sp, #0
 800bade:	60f8      	str	r0, [r7, #12]
 800bae0:	60b9      	str	r1, [r7, #8]
 800bae2:	4613      	mov	r3, r2
 800bae4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bae6:	2300      	movs	r3, #0
 800bae8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800baea:	2300      	movs	r3, #0
 800baec:	75fb      	strb	r3, [r7, #23]
 800baee:	e027      	b.n	800bb40 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	0f1b      	lsrs	r3, r3, #28
 800baf4:	2b09      	cmp	r3, #9
 800baf6:	d80b      	bhi.n	800bb10 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	0f1b      	lsrs	r3, r3, #28
 800bafc:	b2da      	uxtb	r2, r3
 800bafe:	7dfb      	ldrb	r3, [r7, #23]
 800bb00:	005b      	lsls	r3, r3, #1
 800bb02:	4619      	mov	r1, r3
 800bb04:	68bb      	ldr	r3, [r7, #8]
 800bb06:	440b      	add	r3, r1
 800bb08:	3230      	adds	r2, #48	@ 0x30
 800bb0a:	b2d2      	uxtb	r2, r2
 800bb0c:	701a      	strb	r2, [r3, #0]
 800bb0e:	e00a      	b.n	800bb26 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	0f1b      	lsrs	r3, r3, #28
 800bb14:	b2da      	uxtb	r2, r3
 800bb16:	7dfb      	ldrb	r3, [r7, #23]
 800bb18:	005b      	lsls	r3, r3, #1
 800bb1a:	4619      	mov	r1, r3
 800bb1c:	68bb      	ldr	r3, [r7, #8]
 800bb1e:	440b      	add	r3, r1
 800bb20:	3237      	adds	r2, #55	@ 0x37
 800bb22:	b2d2      	uxtb	r2, r2
 800bb24:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	011b      	lsls	r3, r3, #4
 800bb2a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bb2c:	7dfb      	ldrb	r3, [r7, #23]
 800bb2e:	005b      	lsls	r3, r3, #1
 800bb30:	3301      	adds	r3, #1
 800bb32:	68ba      	ldr	r2, [r7, #8]
 800bb34:	4413      	add	r3, r2
 800bb36:	2200      	movs	r2, #0
 800bb38:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bb3a:	7dfb      	ldrb	r3, [r7, #23]
 800bb3c:	3301      	adds	r3, #1
 800bb3e:	75fb      	strb	r3, [r7, #23]
 800bb40:	7dfa      	ldrb	r2, [r7, #23]
 800bb42:	79fb      	ldrb	r3, [r7, #7]
 800bb44:	429a      	cmp	r2, r3
 800bb46:	d3d3      	bcc.n	800baf0 <IntToUnicode+0x18>
  }
}
 800bb48:	bf00      	nop
 800bb4a:	bf00      	nop
 800bb4c:	371c      	adds	r7, #28
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb54:	4770      	bx	lr
	...

0800bb58 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b08a      	sub	sp, #40	@ 0x28
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bb60:	f107 0314 	add.w	r3, r7, #20
 800bb64:	2200      	movs	r2, #0
 800bb66:	601a      	str	r2, [r3, #0]
 800bb68:	605a      	str	r2, [r3, #4]
 800bb6a:	609a      	str	r2, [r3, #8]
 800bb6c:	60da      	str	r2, [r3, #12]
 800bb6e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bb78:	d147      	bne.n	800bc0a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	613b      	str	r3, [r7, #16]
 800bb7e:	4b25      	ldr	r3, [pc, #148]	@ (800bc14 <HAL_PCD_MspInit+0xbc>)
 800bb80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb82:	4a24      	ldr	r2, [pc, #144]	@ (800bc14 <HAL_PCD_MspInit+0xbc>)
 800bb84:	f043 0301 	orr.w	r3, r3, #1
 800bb88:	6313      	str	r3, [r2, #48]	@ 0x30
 800bb8a:	4b22      	ldr	r3, [pc, #136]	@ (800bc14 <HAL_PCD_MspInit+0xbc>)
 800bb8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb8e:	f003 0301 	and.w	r3, r3, #1
 800bb92:	613b      	str	r3, [r7, #16]
 800bb94:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800bb96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bba0:	2300      	movs	r3, #0
 800bba2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800bba4:	f107 0314 	add.w	r3, r7, #20
 800bba8:	4619      	mov	r1, r3
 800bbaa:	481b      	ldr	r0, [pc, #108]	@ (800bc18 <HAL_PCD_MspInit+0xc0>)
 800bbac:	f7f7 fd56 	bl	800365c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800bbb0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800bbb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bbb6:	2302      	movs	r3, #2
 800bbb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bbba:	2300      	movs	r3, #0
 800bbbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bbc2:	230a      	movs	r3, #10
 800bbc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bbc6:	f107 0314 	add.w	r3, r7, #20
 800bbca:	4619      	mov	r1, r3
 800bbcc:	4812      	ldr	r0, [pc, #72]	@ (800bc18 <HAL_PCD_MspInit+0xc0>)
 800bbce:	f7f7 fd45 	bl	800365c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bbd2:	4b10      	ldr	r3, [pc, #64]	@ (800bc14 <HAL_PCD_MspInit+0xbc>)
 800bbd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bbd6:	4a0f      	ldr	r2, [pc, #60]	@ (800bc14 <HAL_PCD_MspInit+0xbc>)
 800bbd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbdc:	6353      	str	r3, [r2, #52]	@ 0x34
 800bbde:	2300      	movs	r3, #0
 800bbe0:	60fb      	str	r3, [r7, #12]
 800bbe2:	4b0c      	ldr	r3, [pc, #48]	@ (800bc14 <HAL_PCD_MspInit+0xbc>)
 800bbe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbe6:	4a0b      	ldr	r2, [pc, #44]	@ (800bc14 <HAL_PCD_MspInit+0xbc>)
 800bbe8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bbec:	6453      	str	r3, [r2, #68]	@ 0x44
 800bbee:	4b09      	ldr	r3, [pc, #36]	@ (800bc14 <HAL_PCD_MspInit+0xbc>)
 800bbf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbf2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bbf6:	60fb      	str	r3, [r7, #12]
 800bbf8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	2100      	movs	r1, #0
 800bbfe:	2043      	movs	r0, #67	@ 0x43
 800bc00:	f7f7 fc63 	bl	80034ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bc04:	2043      	movs	r0, #67	@ 0x43
 800bc06:	f7f7 fc7c 	bl	8003502 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bc0a:	bf00      	nop
 800bc0c:	3728      	adds	r7, #40	@ 0x28
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	bd80      	pop	{r7, pc}
 800bc12:	bf00      	nop
 800bc14:	40023800 	.word	0x40023800
 800bc18:	40020000 	.word	0x40020000

0800bc1c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b082      	sub	sp, #8
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bc30:	4619      	mov	r1, r3
 800bc32:	4610      	mov	r0, r2
 800bc34:	f7fe fb1d 	bl	800a272 <USBD_LL_SetupStage>
}
 800bc38:	bf00      	nop
 800bc3a:	3708      	adds	r7, #8
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}

0800bc40 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b082      	sub	sp, #8
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
 800bc48:	460b      	mov	r3, r1
 800bc4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bc52:	78fa      	ldrb	r2, [r7, #3]
 800bc54:	6879      	ldr	r1, [r7, #4]
 800bc56:	4613      	mov	r3, r2
 800bc58:	00db      	lsls	r3, r3, #3
 800bc5a:	4413      	add	r3, r2
 800bc5c:	009b      	lsls	r3, r3, #2
 800bc5e:	440b      	add	r3, r1
 800bc60:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bc64:	681a      	ldr	r2, [r3, #0]
 800bc66:	78fb      	ldrb	r3, [r7, #3]
 800bc68:	4619      	mov	r1, r3
 800bc6a:	f7fe fb57 	bl	800a31c <USBD_LL_DataOutStage>
}
 800bc6e:	bf00      	nop
 800bc70:	3708      	adds	r7, #8
 800bc72:	46bd      	mov	sp, r7
 800bc74:	bd80      	pop	{r7, pc}

0800bc76 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc76:	b580      	push	{r7, lr}
 800bc78:	b082      	sub	sp, #8
 800bc7a:	af00      	add	r7, sp, #0
 800bc7c:	6078      	str	r0, [r7, #4]
 800bc7e:	460b      	mov	r3, r1
 800bc80:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bc88:	78fa      	ldrb	r2, [r7, #3]
 800bc8a:	6879      	ldr	r1, [r7, #4]
 800bc8c:	4613      	mov	r3, r2
 800bc8e:	00db      	lsls	r3, r3, #3
 800bc90:	4413      	add	r3, r2
 800bc92:	009b      	lsls	r3, r3, #2
 800bc94:	440b      	add	r3, r1
 800bc96:	3320      	adds	r3, #32
 800bc98:	681a      	ldr	r2, [r3, #0]
 800bc9a:	78fb      	ldrb	r3, [r7, #3]
 800bc9c:	4619      	mov	r1, r3
 800bc9e:	f7fe fbf9 	bl	800a494 <USBD_LL_DataInStage>
}
 800bca2:	bf00      	nop
 800bca4:	3708      	adds	r7, #8
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}

0800bcaa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcaa:	b580      	push	{r7, lr}
 800bcac:	b082      	sub	sp, #8
 800bcae:	af00      	add	r7, sp, #0
 800bcb0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bcb8:	4618      	mov	r0, r3
 800bcba:	f7fe fd3d 	bl	800a738 <USBD_LL_SOF>
}
 800bcbe:	bf00      	nop
 800bcc0:	3708      	adds	r7, #8
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	bd80      	pop	{r7, pc}

0800bcc6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcc6:	b580      	push	{r7, lr}
 800bcc8:	b084      	sub	sp, #16
 800bcca:	af00      	add	r7, sp, #0
 800bccc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bcce:	2301      	movs	r3, #1
 800bcd0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	79db      	ldrb	r3, [r3, #7]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d102      	bne.n	800bce0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800bcda:	2300      	movs	r3, #0
 800bcdc:	73fb      	strb	r3, [r7, #15]
 800bcde:	e008      	b.n	800bcf2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	79db      	ldrb	r3, [r3, #7]
 800bce4:	2b02      	cmp	r3, #2
 800bce6:	d102      	bne.n	800bcee <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800bce8:	2301      	movs	r3, #1
 800bcea:	73fb      	strb	r3, [r7, #15]
 800bcec:	e001      	b.n	800bcf2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800bcee:	f7f6 fff7 	bl	8002ce0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bcf8:	7bfa      	ldrb	r2, [r7, #15]
 800bcfa:	4611      	mov	r1, r2
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	f7fe fcd7 	bl	800a6b0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd08:	4618      	mov	r0, r3
 800bd0a:	f7fe fc7e 	bl	800a60a <USBD_LL_Reset>
}
 800bd0e:	bf00      	nop
 800bd10:	3710      	adds	r7, #16
 800bd12:	46bd      	mov	sp, r7
 800bd14:	bd80      	pop	{r7, pc}
	...

0800bd18 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b082      	sub	sp, #8
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd26:	4618      	mov	r0, r3
 800bd28:	f7fe fcd2 	bl	800a6d0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	687a      	ldr	r2, [r7, #4]
 800bd38:	6812      	ldr	r2, [r2, #0]
 800bd3a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bd3e:	f043 0301 	orr.w	r3, r3, #1
 800bd42:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	7adb      	ldrb	r3, [r3, #11]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d005      	beq.n	800bd58 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bd4c:	4b04      	ldr	r3, [pc, #16]	@ (800bd60 <HAL_PCD_SuspendCallback+0x48>)
 800bd4e:	691b      	ldr	r3, [r3, #16]
 800bd50:	4a03      	ldr	r2, [pc, #12]	@ (800bd60 <HAL_PCD_SuspendCallback+0x48>)
 800bd52:	f043 0306 	orr.w	r3, r3, #6
 800bd56:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bd58:	bf00      	nop
 800bd5a:	3708      	adds	r7, #8
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	bd80      	pop	{r7, pc}
 800bd60:	e000ed00 	.word	0xe000ed00

0800bd64 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b082      	sub	sp, #8
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd72:	4618      	mov	r0, r3
 800bd74:	f7fe fcc8 	bl	800a708 <USBD_LL_Resume>
}
 800bd78:	bf00      	nop
 800bd7a:	3708      	adds	r7, #8
 800bd7c:	46bd      	mov	sp, r7
 800bd7e:	bd80      	pop	{r7, pc}

0800bd80 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd80:	b580      	push	{r7, lr}
 800bd82:	b082      	sub	sp, #8
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	6078      	str	r0, [r7, #4]
 800bd88:	460b      	mov	r3, r1
 800bd8a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd92:	78fa      	ldrb	r2, [r7, #3]
 800bd94:	4611      	mov	r1, r2
 800bd96:	4618      	mov	r0, r3
 800bd98:	f7fe fd20 	bl	800a7dc <USBD_LL_IsoOUTIncomplete>
}
 800bd9c:	bf00      	nop
 800bd9e:	3708      	adds	r7, #8
 800bda0:	46bd      	mov	sp, r7
 800bda2:	bd80      	pop	{r7, pc}

0800bda4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bda4:	b580      	push	{r7, lr}
 800bda6:	b082      	sub	sp, #8
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	6078      	str	r0, [r7, #4]
 800bdac:	460b      	mov	r3, r1
 800bdae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bdb6:	78fa      	ldrb	r2, [r7, #3]
 800bdb8:	4611      	mov	r1, r2
 800bdba:	4618      	mov	r0, r3
 800bdbc:	f7fe fcdc 	bl	800a778 <USBD_LL_IsoINIncomplete>
}
 800bdc0:	bf00      	nop
 800bdc2:	3708      	adds	r7, #8
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	bd80      	pop	{r7, pc}

0800bdc8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b082      	sub	sp, #8
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	f7fe fd32 	bl	800a840 <USBD_LL_DevConnected>
}
 800bddc:	bf00      	nop
 800bdde:	3708      	adds	r7, #8
 800bde0:	46bd      	mov	sp, r7
 800bde2:	bd80      	pop	{r7, pc}

0800bde4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b082      	sub	sp, #8
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	f7fe fd2f 	bl	800a856 <USBD_LL_DevDisconnected>
}
 800bdf8:	bf00      	nop
 800bdfa:	3708      	adds	r7, #8
 800bdfc:	46bd      	mov	sp, r7
 800bdfe:	bd80      	pop	{r7, pc}

0800be00 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b082      	sub	sp, #8
 800be04:	af00      	add	r7, sp, #0
 800be06:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	781b      	ldrb	r3, [r3, #0]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d13c      	bne.n	800be8a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800be10:	4a20      	ldr	r2, [pc, #128]	@ (800be94 <USBD_LL_Init+0x94>)
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	4a1e      	ldr	r2, [pc, #120]	@ (800be94 <USBD_LL_Init+0x94>)
 800be1c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800be20:	4b1c      	ldr	r3, [pc, #112]	@ (800be94 <USBD_LL_Init+0x94>)
 800be22:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800be26:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800be28:	4b1a      	ldr	r3, [pc, #104]	@ (800be94 <USBD_LL_Init+0x94>)
 800be2a:	2204      	movs	r2, #4
 800be2c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800be2e:	4b19      	ldr	r3, [pc, #100]	@ (800be94 <USBD_LL_Init+0x94>)
 800be30:	2202      	movs	r2, #2
 800be32:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800be34:	4b17      	ldr	r3, [pc, #92]	@ (800be94 <USBD_LL_Init+0x94>)
 800be36:	2200      	movs	r2, #0
 800be38:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800be3a:	4b16      	ldr	r3, [pc, #88]	@ (800be94 <USBD_LL_Init+0x94>)
 800be3c:	2202      	movs	r2, #2
 800be3e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800be40:	4b14      	ldr	r3, [pc, #80]	@ (800be94 <USBD_LL_Init+0x94>)
 800be42:	2200      	movs	r2, #0
 800be44:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800be46:	4b13      	ldr	r3, [pc, #76]	@ (800be94 <USBD_LL_Init+0x94>)
 800be48:	2200      	movs	r2, #0
 800be4a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800be4c:	4b11      	ldr	r3, [pc, #68]	@ (800be94 <USBD_LL_Init+0x94>)
 800be4e:	2200      	movs	r2, #0
 800be50:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800be52:	4b10      	ldr	r3, [pc, #64]	@ (800be94 <USBD_LL_Init+0x94>)
 800be54:	2201      	movs	r2, #1
 800be56:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800be58:	4b0e      	ldr	r3, [pc, #56]	@ (800be94 <USBD_LL_Init+0x94>)
 800be5a:	2200      	movs	r2, #0
 800be5c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800be5e:	480d      	ldr	r0, [pc, #52]	@ (800be94 <USBD_LL_Init+0x94>)
 800be60:	f7f8 fbb0 	bl	80045c4 <HAL_PCD_Init>
 800be64:	4603      	mov	r3, r0
 800be66:	2b00      	cmp	r3, #0
 800be68:	d001      	beq.n	800be6e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800be6a:	f7f6 ff39 	bl	8002ce0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800be6e:	2180      	movs	r1, #128	@ 0x80
 800be70:	4808      	ldr	r0, [pc, #32]	@ (800be94 <USBD_LL_Init+0x94>)
 800be72:	f7f9 fddc 	bl	8005a2e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800be76:	2240      	movs	r2, #64	@ 0x40
 800be78:	2100      	movs	r1, #0
 800be7a:	4806      	ldr	r0, [pc, #24]	@ (800be94 <USBD_LL_Init+0x94>)
 800be7c:	f7f9 fd90 	bl	80059a0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800be80:	2280      	movs	r2, #128	@ 0x80
 800be82:	2101      	movs	r1, #1
 800be84:	4803      	ldr	r0, [pc, #12]	@ (800be94 <USBD_LL_Init+0x94>)
 800be86:	f7f9 fd8b 	bl	80059a0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800be8a:	2300      	movs	r3, #0
}
 800be8c:	4618      	mov	r0, r3
 800be8e:	3708      	adds	r7, #8
 800be90:	46bd      	mov	sp, r7
 800be92:	bd80      	pop	{r7, pc}
 800be94:	20001a84 	.word	0x20001a84

0800be98 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b084      	sub	sp, #16
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bea0:	2300      	movs	r3, #0
 800bea2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bea4:	2300      	movs	r3, #0
 800bea6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800beae:	4618      	mov	r0, r3
 800beb0:	f7f8 fc97 	bl	80047e2 <HAL_PCD_Start>
 800beb4:	4603      	mov	r3, r0
 800beb6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800beb8:	7bfb      	ldrb	r3, [r7, #15]
 800beba:	4618      	mov	r0, r3
 800bebc:	f000 f942 	bl	800c144 <USBD_Get_USB_Status>
 800bec0:	4603      	mov	r3, r0
 800bec2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bec4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bec6:	4618      	mov	r0, r3
 800bec8:	3710      	adds	r7, #16
 800beca:	46bd      	mov	sp, r7
 800becc:	bd80      	pop	{r7, pc}

0800bece <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bece:	b580      	push	{r7, lr}
 800bed0:	b084      	sub	sp, #16
 800bed2:	af00      	add	r7, sp, #0
 800bed4:	6078      	str	r0, [r7, #4]
 800bed6:	4608      	mov	r0, r1
 800bed8:	4611      	mov	r1, r2
 800beda:	461a      	mov	r2, r3
 800bedc:	4603      	mov	r3, r0
 800bede:	70fb      	strb	r3, [r7, #3]
 800bee0:	460b      	mov	r3, r1
 800bee2:	70bb      	strb	r3, [r7, #2]
 800bee4:	4613      	mov	r3, r2
 800bee6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bee8:	2300      	movs	r3, #0
 800beea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800beec:	2300      	movs	r3, #0
 800beee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bef6:	78bb      	ldrb	r3, [r7, #2]
 800bef8:	883a      	ldrh	r2, [r7, #0]
 800befa:	78f9      	ldrb	r1, [r7, #3]
 800befc:	f7f9 f96b 	bl	80051d6 <HAL_PCD_EP_Open>
 800bf00:	4603      	mov	r3, r0
 800bf02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf04:	7bfb      	ldrb	r3, [r7, #15]
 800bf06:	4618      	mov	r0, r3
 800bf08:	f000 f91c 	bl	800c144 <USBD_Get_USB_Status>
 800bf0c:	4603      	mov	r3, r0
 800bf0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf10:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf12:	4618      	mov	r0, r3
 800bf14:	3710      	adds	r7, #16
 800bf16:	46bd      	mov	sp, r7
 800bf18:	bd80      	pop	{r7, pc}

0800bf1a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf1a:	b580      	push	{r7, lr}
 800bf1c:	b084      	sub	sp, #16
 800bf1e:	af00      	add	r7, sp, #0
 800bf20:	6078      	str	r0, [r7, #4]
 800bf22:	460b      	mov	r3, r1
 800bf24:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf26:	2300      	movs	r3, #0
 800bf28:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bf34:	78fa      	ldrb	r2, [r7, #3]
 800bf36:	4611      	mov	r1, r2
 800bf38:	4618      	mov	r0, r3
 800bf3a:	f7f9 f9b6 	bl	80052aa <HAL_PCD_EP_Close>
 800bf3e:	4603      	mov	r3, r0
 800bf40:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf42:	7bfb      	ldrb	r3, [r7, #15]
 800bf44:	4618      	mov	r0, r3
 800bf46:	f000 f8fd 	bl	800c144 <USBD_Get_USB_Status>
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf4e:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf50:	4618      	mov	r0, r3
 800bf52:	3710      	adds	r7, #16
 800bf54:	46bd      	mov	sp, r7
 800bf56:	bd80      	pop	{r7, pc}

0800bf58 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf58:	b580      	push	{r7, lr}
 800bf5a:	b084      	sub	sp, #16
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	6078      	str	r0, [r7, #4]
 800bf60:	460b      	mov	r3, r1
 800bf62:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf64:	2300      	movs	r3, #0
 800bf66:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf68:	2300      	movs	r3, #0
 800bf6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bf72:	78fa      	ldrb	r2, [r7, #3]
 800bf74:	4611      	mov	r1, r2
 800bf76:	4618      	mov	r0, r3
 800bf78:	f7f9 fa6e 	bl	8005458 <HAL_PCD_EP_SetStall>
 800bf7c:	4603      	mov	r3, r0
 800bf7e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf80:	7bfb      	ldrb	r3, [r7, #15]
 800bf82:	4618      	mov	r0, r3
 800bf84:	f000 f8de 	bl	800c144 <USBD_Get_USB_Status>
 800bf88:	4603      	mov	r3, r0
 800bf8a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf8c:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf8e:	4618      	mov	r0, r3
 800bf90:	3710      	adds	r7, #16
 800bf92:	46bd      	mov	sp, r7
 800bf94:	bd80      	pop	{r7, pc}

0800bf96 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf96:	b580      	push	{r7, lr}
 800bf98:	b084      	sub	sp, #16
 800bf9a:	af00      	add	r7, sp, #0
 800bf9c:	6078      	str	r0, [r7, #4]
 800bf9e:	460b      	mov	r3, r1
 800bfa0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bfb0:	78fa      	ldrb	r2, [r7, #3]
 800bfb2:	4611      	mov	r1, r2
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	f7f9 fab2 	bl	800551e <HAL_PCD_EP_ClrStall>
 800bfba:	4603      	mov	r3, r0
 800bfbc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfbe:	7bfb      	ldrb	r3, [r7, #15]
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	f000 f8bf 	bl	800c144 <USBD_Get_USB_Status>
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bfca:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfcc:	4618      	mov	r0, r3
 800bfce:	3710      	adds	r7, #16
 800bfd0:	46bd      	mov	sp, r7
 800bfd2:	bd80      	pop	{r7, pc}

0800bfd4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfd4:	b480      	push	{r7}
 800bfd6:	b085      	sub	sp, #20
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
 800bfdc:	460b      	mov	r3, r1
 800bfde:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bfe6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bfe8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	da0b      	bge.n	800c008 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bff0:	78fb      	ldrb	r3, [r7, #3]
 800bff2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bff6:	68f9      	ldr	r1, [r7, #12]
 800bff8:	4613      	mov	r3, r2
 800bffa:	00db      	lsls	r3, r3, #3
 800bffc:	4413      	add	r3, r2
 800bffe:	009b      	lsls	r3, r3, #2
 800c000:	440b      	add	r3, r1
 800c002:	3316      	adds	r3, #22
 800c004:	781b      	ldrb	r3, [r3, #0]
 800c006:	e00b      	b.n	800c020 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c008:	78fb      	ldrb	r3, [r7, #3]
 800c00a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c00e:	68f9      	ldr	r1, [r7, #12]
 800c010:	4613      	mov	r3, r2
 800c012:	00db      	lsls	r3, r3, #3
 800c014:	4413      	add	r3, r2
 800c016:	009b      	lsls	r3, r3, #2
 800c018:	440b      	add	r3, r1
 800c01a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c01e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c020:	4618      	mov	r0, r3
 800c022:	3714      	adds	r7, #20
 800c024:	46bd      	mov	sp, r7
 800c026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02a:	4770      	bx	lr

0800c02c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c02c:	b580      	push	{r7, lr}
 800c02e:	b084      	sub	sp, #16
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]
 800c034:	460b      	mov	r3, r1
 800c036:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c038:	2300      	movs	r3, #0
 800c03a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c03c:	2300      	movs	r3, #0
 800c03e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c046:	78fa      	ldrb	r2, [r7, #3]
 800c048:	4611      	mov	r1, r2
 800c04a:	4618      	mov	r0, r3
 800c04c:	f7f9 f89f 	bl	800518e <HAL_PCD_SetAddress>
 800c050:	4603      	mov	r3, r0
 800c052:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c054:	7bfb      	ldrb	r3, [r7, #15]
 800c056:	4618      	mov	r0, r3
 800c058:	f000 f874 	bl	800c144 <USBD_Get_USB_Status>
 800c05c:	4603      	mov	r3, r0
 800c05e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c060:	7bbb      	ldrb	r3, [r7, #14]
}
 800c062:	4618      	mov	r0, r3
 800c064:	3710      	adds	r7, #16
 800c066:	46bd      	mov	sp, r7
 800c068:	bd80      	pop	{r7, pc}

0800c06a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c06a:	b580      	push	{r7, lr}
 800c06c:	b086      	sub	sp, #24
 800c06e:	af00      	add	r7, sp, #0
 800c070:	60f8      	str	r0, [r7, #12]
 800c072:	607a      	str	r2, [r7, #4]
 800c074:	603b      	str	r3, [r7, #0]
 800c076:	460b      	mov	r3, r1
 800c078:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c07a:	2300      	movs	r3, #0
 800c07c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c07e:	2300      	movs	r3, #0
 800c080:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c088:	7af9      	ldrb	r1, [r7, #11]
 800c08a:	683b      	ldr	r3, [r7, #0]
 800c08c:	687a      	ldr	r2, [r7, #4]
 800c08e:	f7f9 f9a9 	bl	80053e4 <HAL_PCD_EP_Transmit>
 800c092:	4603      	mov	r3, r0
 800c094:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c096:	7dfb      	ldrb	r3, [r7, #23]
 800c098:	4618      	mov	r0, r3
 800c09a:	f000 f853 	bl	800c144 <USBD_Get_USB_Status>
 800c09e:	4603      	mov	r3, r0
 800c0a0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c0a2:	7dbb      	ldrb	r3, [r7, #22]
}
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	3718      	adds	r7, #24
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	bd80      	pop	{r7, pc}

0800c0ac <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c0ac:	b580      	push	{r7, lr}
 800c0ae:	b086      	sub	sp, #24
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	60f8      	str	r0, [r7, #12]
 800c0b4:	607a      	str	r2, [r7, #4]
 800c0b6:	603b      	str	r3, [r7, #0]
 800c0b8:	460b      	mov	r3, r1
 800c0ba:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0bc:	2300      	movs	r3, #0
 800c0be:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c0ca:	7af9      	ldrb	r1, [r7, #11]
 800c0cc:	683b      	ldr	r3, [r7, #0]
 800c0ce:	687a      	ldr	r2, [r7, #4]
 800c0d0:	f7f9 f935 	bl	800533e <HAL_PCD_EP_Receive>
 800c0d4:	4603      	mov	r3, r0
 800c0d6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c0d8:	7dfb      	ldrb	r3, [r7, #23]
 800c0da:	4618      	mov	r0, r3
 800c0dc:	f000 f832 	bl	800c144 <USBD_Get_USB_Status>
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c0e4:	7dbb      	ldrb	r3, [r7, #22]
}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3718      	adds	r7, #24
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}

0800c0ee <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c0ee:	b580      	push	{r7, lr}
 800c0f0:	b082      	sub	sp, #8
 800c0f2:	af00      	add	r7, sp, #0
 800c0f4:	6078      	str	r0, [r7, #4]
 800c0f6:	460b      	mov	r3, r1
 800c0f8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c100:	78fa      	ldrb	r2, [r7, #3]
 800c102:	4611      	mov	r1, r2
 800c104:	4618      	mov	r0, r3
 800c106:	f7f9 f955 	bl	80053b4 <HAL_PCD_EP_GetRxCount>
 800c10a:	4603      	mov	r3, r0
}
 800c10c:	4618      	mov	r0, r3
 800c10e:	3708      	adds	r7, #8
 800c110:	46bd      	mov	sp, r7
 800c112:	bd80      	pop	{r7, pc}

0800c114 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c114:	b480      	push	{r7}
 800c116:	b083      	sub	sp, #12
 800c118:	af00      	add	r7, sp, #0
 800c11a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c11c:	4b03      	ldr	r3, [pc, #12]	@ (800c12c <USBD_static_malloc+0x18>)
}
 800c11e:	4618      	mov	r0, r3
 800c120:	370c      	adds	r7, #12
 800c122:	46bd      	mov	sp, r7
 800c124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c128:	4770      	bx	lr
 800c12a:	bf00      	nop
 800c12c:	20001f68 	.word	0x20001f68

0800c130 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c130:	b480      	push	{r7}
 800c132:	b083      	sub	sp, #12
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]

}
 800c138:	bf00      	nop
 800c13a:	370c      	adds	r7, #12
 800c13c:	46bd      	mov	sp, r7
 800c13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c142:	4770      	bx	lr

0800c144 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c144:	b480      	push	{r7}
 800c146:	b085      	sub	sp, #20
 800c148:	af00      	add	r7, sp, #0
 800c14a:	4603      	mov	r3, r0
 800c14c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c14e:	2300      	movs	r3, #0
 800c150:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c152:	79fb      	ldrb	r3, [r7, #7]
 800c154:	2b03      	cmp	r3, #3
 800c156:	d817      	bhi.n	800c188 <USBD_Get_USB_Status+0x44>
 800c158:	a201      	add	r2, pc, #4	@ (adr r2, 800c160 <USBD_Get_USB_Status+0x1c>)
 800c15a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c15e:	bf00      	nop
 800c160:	0800c171 	.word	0x0800c171
 800c164:	0800c177 	.word	0x0800c177
 800c168:	0800c17d 	.word	0x0800c17d
 800c16c:	0800c183 	.word	0x0800c183
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c170:	2300      	movs	r3, #0
 800c172:	73fb      	strb	r3, [r7, #15]
    break;
 800c174:	e00b      	b.n	800c18e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c176:	2303      	movs	r3, #3
 800c178:	73fb      	strb	r3, [r7, #15]
    break;
 800c17a:	e008      	b.n	800c18e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c17c:	2301      	movs	r3, #1
 800c17e:	73fb      	strb	r3, [r7, #15]
    break;
 800c180:	e005      	b.n	800c18e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c182:	2303      	movs	r3, #3
 800c184:	73fb      	strb	r3, [r7, #15]
    break;
 800c186:	e002      	b.n	800c18e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c188:	2303      	movs	r3, #3
 800c18a:	73fb      	strb	r3, [r7, #15]
    break;
 800c18c:	bf00      	nop
  }
  return usb_status;
 800c18e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c190:	4618      	mov	r0, r3
 800c192:	3714      	adds	r7, #20
 800c194:	46bd      	mov	sp, r7
 800c196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c19a:	4770      	bx	lr

0800c19c <atof>:
 800c19c:	2100      	movs	r1, #0
 800c19e:	f000 be07 	b.w	800cdb0 <strtod>

0800c1a2 <atoi>:
 800c1a2:	220a      	movs	r2, #10
 800c1a4:	2100      	movs	r1, #0
 800c1a6:	f000 be89 	b.w	800cebc <strtol>

0800c1aa <sulp>:
 800c1aa:	b570      	push	{r4, r5, r6, lr}
 800c1ac:	4604      	mov	r4, r0
 800c1ae:	460d      	mov	r5, r1
 800c1b0:	ec45 4b10 	vmov	d0, r4, r5
 800c1b4:	4616      	mov	r6, r2
 800c1b6:	f002 f869 	bl	800e28c <__ulp>
 800c1ba:	ec51 0b10 	vmov	r0, r1, d0
 800c1be:	b17e      	cbz	r6, 800c1e0 <sulp+0x36>
 800c1c0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c1c4:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	dd09      	ble.n	800c1e0 <sulp+0x36>
 800c1cc:	051b      	lsls	r3, r3, #20
 800c1ce:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c1d2:	2400      	movs	r4, #0
 800c1d4:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c1d8:	4622      	mov	r2, r4
 800c1da:	462b      	mov	r3, r5
 800c1dc:	f7f4 fa04 	bl	80005e8 <__aeabi_dmul>
 800c1e0:	ec41 0b10 	vmov	d0, r0, r1
 800c1e4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c1e8 <_strtod_l>:
 800c1e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1ec:	b09f      	sub	sp, #124	@ 0x7c
 800c1ee:	460c      	mov	r4, r1
 800c1f0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	921a      	str	r2, [sp, #104]	@ 0x68
 800c1f6:	9005      	str	r0, [sp, #20]
 800c1f8:	f04f 0a00 	mov.w	sl, #0
 800c1fc:	f04f 0b00 	mov.w	fp, #0
 800c200:	460a      	mov	r2, r1
 800c202:	9219      	str	r2, [sp, #100]	@ 0x64
 800c204:	7811      	ldrb	r1, [r2, #0]
 800c206:	292b      	cmp	r1, #43	@ 0x2b
 800c208:	d04a      	beq.n	800c2a0 <_strtod_l+0xb8>
 800c20a:	d838      	bhi.n	800c27e <_strtod_l+0x96>
 800c20c:	290d      	cmp	r1, #13
 800c20e:	d832      	bhi.n	800c276 <_strtod_l+0x8e>
 800c210:	2908      	cmp	r1, #8
 800c212:	d832      	bhi.n	800c27a <_strtod_l+0x92>
 800c214:	2900      	cmp	r1, #0
 800c216:	d03b      	beq.n	800c290 <_strtod_l+0xa8>
 800c218:	2200      	movs	r2, #0
 800c21a:	920e      	str	r2, [sp, #56]	@ 0x38
 800c21c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c21e:	782a      	ldrb	r2, [r5, #0]
 800c220:	2a30      	cmp	r2, #48	@ 0x30
 800c222:	f040 80b2 	bne.w	800c38a <_strtod_l+0x1a2>
 800c226:	786a      	ldrb	r2, [r5, #1]
 800c228:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c22c:	2a58      	cmp	r2, #88	@ 0x58
 800c22e:	d16e      	bne.n	800c30e <_strtod_l+0x126>
 800c230:	9302      	str	r3, [sp, #8]
 800c232:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c234:	9301      	str	r3, [sp, #4]
 800c236:	ab1a      	add	r3, sp, #104	@ 0x68
 800c238:	9300      	str	r3, [sp, #0]
 800c23a:	4a8f      	ldr	r2, [pc, #572]	@ (800c478 <_strtod_l+0x290>)
 800c23c:	9805      	ldr	r0, [sp, #20]
 800c23e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c240:	a919      	add	r1, sp, #100	@ 0x64
 800c242:	f001 f91d 	bl	800d480 <__gethex>
 800c246:	f010 060f 	ands.w	r6, r0, #15
 800c24a:	4604      	mov	r4, r0
 800c24c:	d005      	beq.n	800c25a <_strtod_l+0x72>
 800c24e:	2e06      	cmp	r6, #6
 800c250:	d128      	bne.n	800c2a4 <_strtod_l+0xbc>
 800c252:	3501      	adds	r5, #1
 800c254:	2300      	movs	r3, #0
 800c256:	9519      	str	r5, [sp, #100]	@ 0x64
 800c258:	930e      	str	r3, [sp, #56]	@ 0x38
 800c25a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	f040 858e 	bne.w	800cd7e <_strtod_l+0xb96>
 800c262:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c264:	b1cb      	cbz	r3, 800c29a <_strtod_l+0xb2>
 800c266:	4652      	mov	r2, sl
 800c268:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c26c:	ec43 2b10 	vmov	d0, r2, r3
 800c270:	b01f      	add	sp, #124	@ 0x7c
 800c272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c276:	2920      	cmp	r1, #32
 800c278:	d1ce      	bne.n	800c218 <_strtod_l+0x30>
 800c27a:	3201      	adds	r2, #1
 800c27c:	e7c1      	b.n	800c202 <_strtod_l+0x1a>
 800c27e:	292d      	cmp	r1, #45	@ 0x2d
 800c280:	d1ca      	bne.n	800c218 <_strtod_l+0x30>
 800c282:	2101      	movs	r1, #1
 800c284:	910e      	str	r1, [sp, #56]	@ 0x38
 800c286:	1c51      	adds	r1, r2, #1
 800c288:	9119      	str	r1, [sp, #100]	@ 0x64
 800c28a:	7852      	ldrb	r2, [r2, #1]
 800c28c:	2a00      	cmp	r2, #0
 800c28e:	d1c5      	bne.n	800c21c <_strtod_l+0x34>
 800c290:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c292:	9419      	str	r4, [sp, #100]	@ 0x64
 800c294:	2b00      	cmp	r3, #0
 800c296:	f040 8570 	bne.w	800cd7a <_strtod_l+0xb92>
 800c29a:	4652      	mov	r2, sl
 800c29c:	465b      	mov	r3, fp
 800c29e:	e7e5      	b.n	800c26c <_strtod_l+0x84>
 800c2a0:	2100      	movs	r1, #0
 800c2a2:	e7ef      	b.n	800c284 <_strtod_l+0x9c>
 800c2a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c2a6:	b13a      	cbz	r2, 800c2b8 <_strtod_l+0xd0>
 800c2a8:	2135      	movs	r1, #53	@ 0x35
 800c2aa:	a81c      	add	r0, sp, #112	@ 0x70
 800c2ac:	f002 f8e8 	bl	800e480 <__copybits>
 800c2b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c2b2:	9805      	ldr	r0, [sp, #20]
 800c2b4:	f001 fcbe 	bl	800dc34 <_Bfree>
 800c2b8:	3e01      	subs	r6, #1
 800c2ba:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c2bc:	2e04      	cmp	r6, #4
 800c2be:	d806      	bhi.n	800c2ce <_strtod_l+0xe6>
 800c2c0:	e8df f006 	tbb	[pc, r6]
 800c2c4:	201d0314 	.word	0x201d0314
 800c2c8:	14          	.byte	0x14
 800c2c9:	00          	.byte	0x00
 800c2ca:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c2ce:	05e1      	lsls	r1, r4, #23
 800c2d0:	bf48      	it	mi
 800c2d2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c2d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c2da:	0d1b      	lsrs	r3, r3, #20
 800c2dc:	051b      	lsls	r3, r3, #20
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d1bb      	bne.n	800c25a <_strtod_l+0x72>
 800c2e2:	f000 ffb7 	bl	800d254 <__errno>
 800c2e6:	2322      	movs	r3, #34	@ 0x22
 800c2e8:	6003      	str	r3, [r0, #0]
 800c2ea:	e7b6      	b.n	800c25a <_strtod_l+0x72>
 800c2ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c2f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c2f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c2f8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c2fc:	e7e7      	b.n	800c2ce <_strtod_l+0xe6>
 800c2fe:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c480 <_strtod_l+0x298>
 800c302:	e7e4      	b.n	800c2ce <_strtod_l+0xe6>
 800c304:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c308:	f04f 3aff 	mov.w	sl, #4294967295
 800c30c:	e7df      	b.n	800c2ce <_strtod_l+0xe6>
 800c30e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c310:	1c5a      	adds	r2, r3, #1
 800c312:	9219      	str	r2, [sp, #100]	@ 0x64
 800c314:	785b      	ldrb	r3, [r3, #1]
 800c316:	2b30      	cmp	r3, #48	@ 0x30
 800c318:	d0f9      	beq.n	800c30e <_strtod_l+0x126>
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d09d      	beq.n	800c25a <_strtod_l+0x72>
 800c31e:	2301      	movs	r3, #1
 800c320:	2700      	movs	r7, #0
 800c322:	9308      	str	r3, [sp, #32]
 800c324:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c326:	930c      	str	r3, [sp, #48]	@ 0x30
 800c328:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c32a:	46b9      	mov	r9, r7
 800c32c:	220a      	movs	r2, #10
 800c32e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c330:	7805      	ldrb	r5, [r0, #0]
 800c332:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c336:	b2d9      	uxtb	r1, r3
 800c338:	2909      	cmp	r1, #9
 800c33a:	d928      	bls.n	800c38e <_strtod_l+0x1a6>
 800c33c:	494f      	ldr	r1, [pc, #316]	@ (800c47c <_strtod_l+0x294>)
 800c33e:	2201      	movs	r2, #1
 800c340:	f000 fed3 	bl	800d0ea <strncmp>
 800c344:	2800      	cmp	r0, #0
 800c346:	d032      	beq.n	800c3ae <_strtod_l+0x1c6>
 800c348:	2000      	movs	r0, #0
 800c34a:	462a      	mov	r2, r5
 800c34c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c34e:	464d      	mov	r5, r9
 800c350:	4603      	mov	r3, r0
 800c352:	2a65      	cmp	r2, #101	@ 0x65
 800c354:	d001      	beq.n	800c35a <_strtod_l+0x172>
 800c356:	2a45      	cmp	r2, #69	@ 0x45
 800c358:	d114      	bne.n	800c384 <_strtod_l+0x19c>
 800c35a:	b91d      	cbnz	r5, 800c364 <_strtod_l+0x17c>
 800c35c:	9a08      	ldr	r2, [sp, #32]
 800c35e:	4302      	orrs	r2, r0
 800c360:	d096      	beq.n	800c290 <_strtod_l+0xa8>
 800c362:	2500      	movs	r5, #0
 800c364:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c366:	1c62      	adds	r2, r4, #1
 800c368:	9219      	str	r2, [sp, #100]	@ 0x64
 800c36a:	7862      	ldrb	r2, [r4, #1]
 800c36c:	2a2b      	cmp	r2, #43	@ 0x2b
 800c36e:	d07a      	beq.n	800c466 <_strtod_l+0x27e>
 800c370:	2a2d      	cmp	r2, #45	@ 0x2d
 800c372:	d07e      	beq.n	800c472 <_strtod_l+0x28a>
 800c374:	f04f 0c00 	mov.w	ip, #0
 800c378:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c37c:	2909      	cmp	r1, #9
 800c37e:	f240 8085 	bls.w	800c48c <_strtod_l+0x2a4>
 800c382:	9419      	str	r4, [sp, #100]	@ 0x64
 800c384:	f04f 0800 	mov.w	r8, #0
 800c388:	e0a5      	b.n	800c4d6 <_strtod_l+0x2ee>
 800c38a:	2300      	movs	r3, #0
 800c38c:	e7c8      	b.n	800c320 <_strtod_l+0x138>
 800c38e:	f1b9 0f08 	cmp.w	r9, #8
 800c392:	bfd8      	it	le
 800c394:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c396:	f100 0001 	add.w	r0, r0, #1
 800c39a:	bfda      	itte	le
 800c39c:	fb02 3301 	mlale	r3, r2, r1, r3
 800c3a0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c3a2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c3a6:	f109 0901 	add.w	r9, r9, #1
 800c3aa:	9019      	str	r0, [sp, #100]	@ 0x64
 800c3ac:	e7bf      	b.n	800c32e <_strtod_l+0x146>
 800c3ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c3b0:	1c5a      	adds	r2, r3, #1
 800c3b2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c3b4:	785a      	ldrb	r2, [r3, #1]
 800c3b6:	f1b9 0f00 	cmp.w	r9, #0
 800c3ba:	d03b      	beq.n	800c434 <_strtod_l+0x24c>
 800c3bc:	900a      	str	r0, [sp, #40]	@ 0x28
 800c3be:	464d      	mov	r5, r9
 800c3c0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c3c4:	2b09      	cmp	r3, #9
 800c3c6:	d912      	bls.n	800c3ee <_strtod_l+0x206>
 800c3c8:	2301      	movs	r3, #1
 800c3ca:	e7c2      	b.n	800c352 <_strtod_l+0x16a>
 800c3cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c3ce:	1c5a      	adds	r2, r3, #1
 800c3d0:	9219      	str	r2, [sp, #100]	@ 0x64
 800c3d2:	785a      	ldrb	r2, [r3, #1]
 800c3d4:	3001      	adds	r0, #1
 800c3d6:	2a30      	cmp	r2, #48	@ 0x30
 800c3d8:	d0f8      	beq.n	800c3cc <_strtod_l+0x1e4>
 800c3da:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c3de:	2b08      	cmp	r3, #8
 800c3e0:	f200 84d2 	bhi.w	800cd88 <_strtod_l+0xba0>
 800c3e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c3e6:	900a      	str	r0, [sp, #40]	@ 0x28
 800c3e8:	2000      	movs	r0, #0
 800c3ea:	930c      	str	r3, [sp, #48]	@ 0x30
 800c3ec:	4605      	mov	r5, r0
 800c3ee:	3a30      	subs	r2, #48	@ 0x30
 800c3f0:	f100 0301 	add.w	r3, r0, #1
 800c3f4:	d018      	beq.n	800c428 <_strtod_l+0x240>
 800c3f6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c3f8:	4419      	add	r1, r3
 800c3fa:	910a      	str	r1, [sp, #40]	@ 0x28
 800c3fc:	462e      	mov	r6, r5
 800c3fe:	f04f 0e0a 	mov.w	lr, #10
 800c402:	1c71      	adds	r1, r6, #1
 800c404:	eba1 0c05 	sub.w	ip, r1, r5
 800c408:	4563      	cmp	r3, ip
 800c40a:	dc15      	bgt.n	800c438 <_strtod_l+0x250>
 800c40c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c410:	182b      	adds	r3, r5, r0
 800c412:	2b08      	cmp	r3, #8
 800c414:	f105 0501 	add.w	r5, r5, #1
 800c418:	4405      	add	r5, r0
 800c41a:	dc1a      	bgt.n	800c452 <_strtod_l+0x26a>
 800c41c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c41e:	230a      	movs	r3, #10
 800c420:	fb03 2301 	mla	r3, r3, r1, r2
 800c424:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c426:	2300      	movs	r3, #0
 800c428:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c42a:	1c51      	adds	r1, r2, #1
 800c42c:	9119      	str	r1, [sp, #100]	@ 0x64
 800c42e:	7852      	ldrb	r2, [r2, #1]
 800c430:	4618      	mov	r0, r3
 800c432:	e7c5      	b.n	800c3c0 <_strtod_l+0x1d8>
 800c434:	4648      	mov	r0, r9
 800c436:	e7ce      	b.n	800c3d6 <_strtod_l+0x1ee>
 800c438:	2e08      	cmp	r6, #8
 800c43a:	dc05      	bgt.n	800c448 <_strtod_l+0x260>
 800c43c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c43e:	fb0e f606 	mul.w	r6, lr, r6
 800c442:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c444:	460e      	mov	r6, r1
 800c446:	e7dc      	b.n	800c402 <_strtod_l+0x21a>
 800c448:	2910      	cmp	r1, #16
 800c44a:	bfd8      	it	le
 800c44c:	fb0e f707 	mulle.w	r7, lr, r7
 800c450:	e7f8      	b.n	800c444 <_strtod_l+0x25c>
 800c452:	2b0f      	cmp	r3, #15
 800c454:	bfdc      	itt	le
 800c456:	230a      	movle	r3, #10
 800c458:	fb03 2707 	mlale	r7, r3, r7, r2
 800c45c:	e7e3      	b.n	800c426 <_strtod_l+0x23e>
 800c45e:	2300      	movs	r3, #0
 800c460:	930a      	str	r3, [sp, #40]	@ 0x28
 800c462:	2301      	movs	r3, #1
 800c464:	e77a      	b.n	800c35c <_strtod_l+0x174>
 800c466:	f04f 0c00 	mov.w	ip, #0
 800c46a:	1ca2      	adds	r2, r4, #2
 800c46c:	9219      	str	r2, [sp, #100]	@ 0x64
 800c46e:	78a2      	ldrb	r2, [r4, #2]
 800c470:	e782      	b.n	800c378 <_strtod_l+0x190>
 800c472:	f04f 0c01 	mov.w	ip, #1
 800c476:	e7f8      	b.n	800c46a <_strtod_l+0x282>
 800c478:	0800f2b8 	.word	0x0800f2b8
 800c47c:	0800f0e4 	.word	0x0800f0e4
 800c480:	7ff00000 	.word	0x7ff00000
 800c484:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c486:	1c51      	adds	r1, r2, #1
 800c488:	9119      	str	r1, [sp, #100]	@ 0x64
 800c48a:	7852      	ldrb	r2, [r2, #1]
 800c48c:	2a30      	cmp	r2, #48	@ 0x30
 800c48e:	d0f9      	beq.n	800c484 <_strtod_l+0x29c>
 800c490:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c494:	2908      	cmp	r1, #8
 800c496:	f63f af75 	bhi.w	800c384 <_strtod_l+0x19c>
 800c49a:	3a30      	subs	r2, #48	@ 0x30
 800c49c:	9209      	str	r2, [sp, #36]	@ 0x24
 800c49e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c4a0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c4a2:	f04f 080a 	mov.w	r8, #10
 800c4a6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c4a8:	1c56      	adds	r6, r2, #1
 800c4aa:	9619      	str	r6, [sp, #100]	@ 0x64
 800c4ac:	7852      	ldrb	r2, [r2, #1]
 800c4ae:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c4b2:	f1be 0f09 	cmp.w	lr, #9
 800c4b6:	d939      	bls.n	800c52c <_strtod_l+0x344>
 800c4b8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c4ba:	1a76      	subs	r6, r6, r1
 800c4bc:	2e08      	cmp	r6, #8
 800c4be:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c4c2:	dc03      	bgt.n	800c4cc <_strtod_l+0x2e4>
 800c4c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c4c6:	4588      	cmp	r8, r1
 800c4c8:	bfa8      	it	ge
 800c4ca:	4688      	movge	r8, r1
 800c4cc:	f1bc 0f00 	cmp.w	ip, #0
 800c4d0:	d001      	beq.n	800c4d6 <_strtod_l+0x2ee>
 800c4d2:	f1c8 0800 	rsb	r8, r8, #0
 800c4d6:	2d00      	cmp	r5, #0
 800c4d8:	d14e      	bne.n	800c578 <_strtod_l+0x390>
 800c4da:	9908      	ldr	r1, [sp, #32]
 800c4dc:	4308      	orrs	r0, r1
 800c4de:	f47f aebc 	bne.w	800c25a <_strtod_l+0x72>
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	f47f aed4 	bne.w	800c290 <_strtod_l+0xa8>
 800c4e8:	2a69      	cmp	r2, #105	@ 0x69
 800c4ea:	d028      	beq.n	800c53e <_strtod_l+0x356>
 800c4ec:	dc25      	bgt.n	800c53a <_strtod_l+0x352>
 800c4ee:	2a49      	cmp	r2, #73	@ 0x49
 800c4f0:	d025      	beq.n	800c53e <_strtod_l+0x356>
 800c4f2:	2a4e      	cmp	r2, #78	@ 0x4e
 800c4f4:	f47f aecc 	bne.w	800c290 <_strtod_l+0xa8>
 800c4f8:	499a      	ldr	r1, [pc, #616]	@ (800c764 <_strtod_l+0x57c>)
 800c4fa:	a819      	add	r0, sp, #100	@ 0x64
 800c4fc:	f001 f9e2 	bl	800d8c4 <__match>
 800c500:	2800      	cmp	r0, #0
 800c502:	f43f aec5 	beq.w	800c290 <_strtod_l+0xa8>
 800c506:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c508:	781b      	ldrb	r3, [r3, #0]
 800c50a:	2b28      	cmp	r3, #40	@ 0x28
 800c50c:	d12e      	bne.n	800c56c <_strtod_l+0x384>
 800c50e:	4996      	ldr	r1, [pc, #600]	@ (800c768 <_strtod_l+0x580>)
 800c510:	aa1c      	add	r2, sp, #112	@ 0x70
 800c512:	a819      	add	r0, sp, #100	@ 0x64
 800c514:	f001 f9ea 	bl	800d8ec <__hexnan>
 800c518:	2805      	cmp	r0, #5
 800c51a:	d127      	bne.n	800c56c <_strtod_l+0x384>
 800c51c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c51e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c522:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c526:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c52a:	e696      	b.n	800c25a <_strtod_l+0x72>
 800c52c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c52e:	fb08 2101 	mla	r1, r8, r1, r2
 800c532:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c536:	9209      	str	r2, [sp, #36]	@ 0x24
 800c538:	e7b5      	b.n	800c4a6 <_strtod_l+0x2be>
 800c53a:	2a6e      	cmp	r2, #110	@ 0x6e
 800c53c:	e7da      	b.n	800c4f4 <_strtod_l+0x30c>
 800c53e:	498b      	ldr	r1, [pc, #556]	@ (800c76c <_strtod_l+0x584>)
 800c540:	a819      	add	r0, sp, #100	@ 0x64
 800c542:	f001 f9bf 	bl	800d8c4 <__match>
 800c546:	2800      	cmp	r0, #0
 800c548:	f43f aea2 	beq.w	800c290 <_strtod_l+0xa8>
 800c54c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c54e:	4988      	ldr	r1, [pc, #544]	@ (800c770 <_strtod_l+0x588>)
 800c550:	3b01      	subs	r3, #1
 800c552:	a819      	add	r0, sp, #100	@ 0x64
 800c554:	9319      	str	r3, [sp, #100]	@ 0x64
 800c556:	f001 f9b5 	bl	800d8c4 <__match>
 800c55a:	b910      	cbnz	r0, 800c562 <_strtod_l+0x37a>
 800c55c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c55e:	3301      	adds	r3, #1
 800c560:	9319      	str	r3, [sp, #100]	@ 0x64
 800c562:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800c780 <_strtod_l+0x598>
 800c566:	f04f 0a00 	mov.w	sl, #0
 800c56a:	e676      	b.n	800c25a <_strtod_l+0x72>
 800c56c:	4881      	ldr	r0, [pc, #516]	@ (800c774 <_strtod_l+0x58c>)
 800c56e:	f000 feaf 	bl	800d2d0 <nan>
 800c572:	ec5b ab10 	vmov	sl, fp, d0
 800c576:	e670      	b.n	800c25a <_strtod_l+0x72>
 800c578:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c57a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c57c:	eba8 0303 	sub.w	r3, r8, r3
 800c580:	f1b9 0f00 	cmp.w	r9, #0
 800c584:	bf08      	it	eq
 800c586:	46a9      	moveq	r9, r5
 800c588:	2d10      	cmp	r5, #16
 800c58a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c58c:	462c      	mov	r4, r5
 800c58e:	bfa8      	it	ge
 800c590:	2410      	movge	r4, #16
 800c592:	f7f3 ffaf 	bl	80004f4 <__aeabi_ui2d>
 800c596:	2d09      	cmp	r5, #9
 800c598:	4682      	mov	sl, r0
 800c59a:	468b      	mov	fp, r1
 800c59c:	dc13      	bgt.n	800c5c6 <_strtod_l+0x3de>
 800c59e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	f43f ae5a 	beq.w	800c25a <_strtod_l+0x72>
 800c5a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5a8:	dd78      	ble.n	800c69c <_strtod_l+0x4b4>
 800c5aa:	2b16      	cmp	r3, #22
 800c5ac:	dc5f      	bgt.n	800c66e <_strtod_l+0x486>
 800c5ae:	4972      	ldr	r1, [pc, #456]	@ (800c778 <_strtod_l+0x590>)
 800c5b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c5b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c5b8:	4652      	mov	r2, sl
 800c5ba:	465b      	mov	r3, fp
 800c5bc:	f7f4 f814 	bl	80005e8 <__aeabi_dmul>
 800c5c0:	4682      	mov	sl, r0
 800c5c2:	468b      	mov	fp, r1
 800c5c4:	e649      	b.n	800c25a <_strtod_l+0x72>
 800c5c6:	4b6c      	ldr	r3, [pc, #432]	@ (800c778 <_strtod_l+0x590>)
 800c5c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c5cc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c5d0:	f7f4 f80a 	bl	80005e8 <__aeabi_dmul>
 800c5d4:	4682      	mov	sl, r0
 800c5d6:	4638      	mov	r0, r7
 800c5d8:	468b      	mov	fp, r1
 800c5da:	f7f3 ff8b 	bl	80004f4 <__aeabi_ui2d>
 800c5de:	4602      	mov	r2, r0
 800c5e0:	460b      	mov	r3, r1
 800c5e2:	4650      	mov	r0, sl
 800c5e4:	4659      	mov	r1, fp
 800c5e6:	f7f3 fe49 	bl	800027c <__adddf3>
 800c5ea:	2d0f      	cmp	r5, #15
 800c5ec:	4682      	mov	sl, r0
 800c5ee:	468b      	mov	fp, r1
 800c5f0:	ddd5      	ble.n	800c59e <_strtod_l+0x3b6>
 800c5f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5f4:	1b2c      	subs	r4, r5, r4
 800c5f6:	441c      	add	r4, r3
 800c5f8:	2c00      	cmp	r4, #0
 800c5fa:	f340 8093 	ble.w	800c724 <_strtod_l+0x53c>
 800c5fe:	f014 030f 	ands.w	r3, r4, #15
 800c602:	d00a      	beq.n	800c61a <_strtod_l+0x432>
 800c604:	495c      	ldr	r1, [pc, #368]	@ (800c778 <_strtod_l+0x590>)
 800c606:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c60a:	4652      	mov	r2, sl
 800c60c:	465b      	mov	r3, fp
 800c60e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c612:	f7f3 ffe9 	bl	80005e8 <__aeabi_dmul>
 800c616:	4682      	mov	sl, r0
 800c618:	468b      	mov	fp, r1
 800c61a:	f034 040f 	bics.w	r4, r4, #15
 800c61e:	d073      	beq.n	800c708 <_strtod_l+0x520>
 800c620:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c624:	dd49      	ble.n	800c6ba <_strtod_l+0x4d2>
 800c626:	2400      	movs	r4, #0
 800c628:	46a0      	mov	r8, r4
 800c62a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c62c:	46a1      	mov	r9, r4
 800c62e:	9a05      	ldr	r2, [sp, #20]
 800c630:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800c780 <_strtod_l+0x598>
 800c634:	2322      	movs	r3, #34	@ 0x22
 800c636:	6013      	str	r3, [r2, #0]
 800c638:	f04f 0a00 	mov.w	sl, #0
 800c63c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c63e:	2b00      	cmp	r3, #0
 800c640:	f43f ae0b 	beq.w	800c25a <_strtod_l+0x72>
 800c644:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c646:	9805      	ldr	r0, [sp, #20]
 800c648:	f001 faf4 	bl	800dc34 <_Bfree>
 800c64c:	9805      	ldr	r0, [sp, #20]
 800c64e:	4649      	mov	r1, r9
 800c650:	f001 faf0 	bl	800dc34 <_Bfree>
 800c654:	9805      	ldr	r0, [sp, #20]
 800c656:	4641      	mov	r1, r8
 800c658:	f001 faec 	bl	800dc34 <_Bfree>
 800c65c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c65e:	9805      	ldr	r0, [sp, #20]
 800c660:	f001 fae8 	bl	800dc34 <_Bfree>
 800c664:	9805      	ldr	r0, [sp, #20]
 800c666:	4621      	mov	r1, r4
 800c668:	f001 fae4 	bl	800dc34 <_Bfree>
 800c66c:	e5f5      	b.n	800c25a <_strtod_l+0x72>
 800c66e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c670:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c674:	4293      	cmp	r3, r2
 800c676:	dbbc      	blt.n	800c5f2 <_strtod_l+0x40a>
 800c678:	4c3f      	ldr	r4, [pc, #252]	@ (800c778 <_strtod_l+0x590>)
 800c67a:	f1c5 050f 	rsb	r5, r5, #15
 800c67e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c682:	4652      	mov	r2, sl
 800c684:	465b      	mov	r3, fp
 800c686:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c68a:	f7f3 ffad 	bl	80005e8 <__aeabi_dmul>
 800c68e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c690:	1b5d      	subs	r5, r3, r5
 800c692:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c696:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c69a:	e78f      	b.n	800c5bc <_strtod_l+0x3d4>
 800c69c:	3316      	adds	r3, #22
 800c69e:	dba8      	blt.n	800c5f2 <_strtod_l+0x40a>
 800c6a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c6a2:	eba3 0808 	sub.w	r8, r3, r8
 800c6a6:	4b34      	ldr	r3, [pc, #208]	@ (800c778 <_strtod_l+0x590>)
 800c6a8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c6ac:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c6b0:	4650      	mov	r0, sl
 800c6b2:	4659      	mov	r1, fp
 800c6b4:	f7f4 f8c2 	bl	800083c <__aeabi_ddiv>
 800c6b8:	e782      	b.n	800c5c0 <_strtod_l+0x3d8>
 800c6ba:	2300      	movs	r3, #0
 800c6bc:	4f2f      	ldr	r7, [pc, #188]	@ (800c77c <_strtod_l+0x594>)
 800c6be:	1124      	asrs	r4, r4, #4
 800c6c0:	4650      	mov	r0, sl
 800c6c2:	4659      	mov	r1, fp
 800c6c4:	461e      	mov	r6, r3
 800c6c6:	2c01      	cmp	r4, #1
 800c6c8:	dc21      	bgt.n	800c70e <_strtod_l+0x526>
 800c6ca:	b10b      	cbz	r3, 800c6d0 <_strtod_l+0x4e8>
 800c6cc:	4682      	mov	sl, r0
 800c6ce:	468b      	mov	fp, r1
 800c6d0:	492a      	ldr	r1, [pc, #168]	@ (800c77c <_strtod_l+0x594>)
 800c6d2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c6d6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c6da:	4652      	mov	r2, sl
 800c6dc:	465b      	mov	r3, fp
 800c6de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6e2:	f7f3 ff81 	bl	80005e8 <__aeabi_dmul>
 800c6e6:	4b26      	ldr	r3, [pc, #152]	@ (800c780 <_strtod_l+0x598>)
 800c6e8:	460a      	mov	r2, r1
 800c6ea:	400b      	ands	r3, r1
 800c6ec:	4925      	ldr	r1, [pc, #148]	@ (800c784 <_strtod_l+0x59c>)
 800c6ee:	428b      	cmp	r3, r1
 800c6f0:	4682      	mov	sl, r0
 800c6f2:	d898      	bhi.n	800c626 <_strtod_l+0x43e>
 800c6f4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c6f8:	428b      	cmp	r3, r1
 800c6fa:	bf86      	itte	hi
 800c6fc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800c788 <_strtod_l+0x5a0>
 800c700:	f04f 3aff 	movhi.w	sl, #4294967295
 800c704:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c708:	2300      	movs	r3, #0
 800c70a:	9308      	str	r3, [sp, #32]
 800c70c:	e076      	b.n	800c7fc <_strtod_l+0x614>
 800c70e:	07e2      	lsls	r2, r4, #31
 800c710:	d504      	bpl.n	800c71c <_strtod_l+0x534>
 800c712:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c716:	f7f3 ff67 	bl	80005e8 <__aeabi_dmul>
 800c71a:	2301      	movs	r3, #1
 800c71c:	3601      	adds	r6, #1
 800c71e:	1064      	asrs	r4, r4, #1
 800c720:	3708      	adds	r7, #8
 800c722:	e7d0      	b.n	800c6c6 <_strtod_l+0x4de>
 800c724:	d0f0      	beq.n	800c708 <_strtod_l+0x520>
 800c726:	4264      	negs	r4, r4
 800c728:	f014 020f 	ands.w	r2, r4, #15
 800c72c:	d00a      	beq.n	800c744 <_strtod_l+0x55c>
 800c72e:	4b12      	ldr	r3, [pc, #72]	@ (800c778 <_strtod_l+0x590>)
 800c730:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c734:	4650      	mov	r0, sl
 800c736:	4659      	mov	r1, fp
 800c738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73c:	f7f4 f87e 	bl	800083c <__aeabi_ddiv>
 800c740:	4682      	mov	sl, r0
 800c742:	468b      	mov	fp, r1
 800c744:	1124      	asrs	r4, r4, #4
 800c746:	d0df      	beq.n	800c708 <_strtod_l+0x520>
 800c748:	2c1f      	cmp	r4, #31
 800c74a:	dd1f      	ble.n	800c78c <_strtod_l+0x5a4>
 800c74c:	2400      	movs	r4, #0
 800c74e:	46a0      	mov	r8, r4
 800c750:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c752:	46a1      	mov	r9, r4
 800c754:	9a05      	ldr	r2, [sp, #20]
 800c756:	2322      	movs	r3, #34	@ 0x22
 800c758:	f04f 0a00 	mov.w	sl, #0
 800c75c:	f04f 0b00 	mov.w	fp, #0
 800c760:	6013      	str	r3, [r2, #0]
 800c762:	e76b      	b.n	800c63c <_strtod_l+0x454>
 800c764:	0800f0ef 	.word	0x0800f0ef
 800c768:	0800f2a4 	.word	0x0800f2a4
 800c76c:	0800f0e6 	.word	0x0800f0e6
 800c770:	0800f0e9 	.word	0x0800f0e9
 800c774:	0800f1a6 	.word	0x0800f1a6
 800c778:	0800f430 	.word	0x0800f430
 800c77c:	0800f408 	.word	0x0800f408
 800c780:	7ff00000 	.word	0x7ff00000
 800c784:	7ca00000 	.word	0x7ca00000
 800c788:	7fefffff 	.word	0x7fefffff
 800c78c:	f014 0310 	ands.w	r3, r4, #16
 800c790:	bf18      	it	ne
 800c792:	236a      	movne	r3, #106	@ 0x6a
 800c794:	4ea9      	ldr	r6, [pc, #676]	@ (800ca3c <_strtod_l+0x854>)
 800c796:	9308      	str	r3, [sp, #32]
 800c798:	4650      	mov	r0, sl
 800c79a:	4659      	mov	r1, fp
 800c79c:	2300      	movs	r3, #0
 800c79e:	07e7      	lsls	r7, r4, #31
 800c7a0:	d504      	bpl.n	800c7ac <_strtod_l+0x5c4>
 800c7a2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c7a6:	f7f3 ff1f 	bl	80005e8 <__aeabi_dmul>
 800c7aa:	2301      	movs	r3, #1
 800c7ac:	1064      	asrs	r4, r4, #1
 800c7ae:	f106 0608 	add.w	r6, r6, #8
 800c7b2:	d1f4      	bne.n	800c79e <_strtod_l+0x5b6>
 800c7b4:	b10b      	cbz	r3, 800c7ba <_strtod_l+0x5d2>
 800c7b6:	4682      	mov	sl, r0
 800c7b8:	468b      	mov	fp, r1
 800c7ba:	9b08      	ldr	r3, [sp, #32]
 800c7bc:	b1b3      	cbz	r3, 800c7ec <_strtod_l+0x604>
 800c7be:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c7c2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	4659      	mov	r1, fp
 800c7ca:	dd0f      	ble.n	800c7ec <_strtod_l+0x604>
 800c7cc:	2b1f      	cmp	r3, #31
 800c7ce:	dd56      	ble.n	800c87e <_strtod_l+0x696>
 800c7d0:	2b34      	cmp	r3, #52	@ 0x34
 800c7d2:	bfde      	ittt	le
 800c7d4:	f04f 33ff 	movle.w	r3, #4294967295
 800c7d8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c7dc:	4093      	lslle	r3, r2
 800c7de:	f04f 0a00 	mov.w	sl, #0
 800c7e2:	bfcc      	ite	gt
 800c7e4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c7e8:	ea03 0b01 	andle.w	fp, r3, r1
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	4650      	mov	r0, sl
 800c7f2:	4659      	mov	r1, fp
 800c7f4:	f7f4 f960 	bl	8000ab8 <__aeabi_dcmpeq>
 800c7f8:	2800      	cmp	r0, #0
 800c7fa:	d1a7      	bne.n	800c74c <_strtod_l+0x564>
 800c7fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c7fe:	9300      	str	r3, [sp, #0]
 800c800:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c802:	9805      	ldr	r0, [sp, #20]
 800c804:	462b      	mov	r3, r5
 800c806:	464a      	mov	r2, r9
 800c808:	f001 fa7c 	bl	800dd04 <__s2b>
 800c80c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c80e:	2800      	cmp	r0, #0
 800c810:	f43f af09 	beq.w	800c626 <_strtod_l+0x43e>
 800c814:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c816:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c818:	2a00      	cmp	r2, #0
 800c81a:	eba3 0308 	sub.w	r3, r3, r8
 800c81e:	bfa8      	it	ge
 800c820:	2300      	movge	r3, #0
 800c822:	9312      	str	r3, [sp, #72]	@ 0x48
 800c824:	2400      	movs	r4, #0
 800c826:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c82a:	9316      	str	r3, [sp, #88]	@ 0x58
 800c82c:	46a0      	mov	r8, r4
 800c82e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c830:	9805      	ldr	r0, [sp, #20]
 800c832:	6859      	ldr	r1, [r3, #4]
 800c834:	f001 f9be 	bl	800dbb4 <_Balloc>
 800c838:	4681      	mov	r9, r0
 800c83a:	2800      	cmp	r0, #0
 800c83c:	f43f aef7 	beq.w	800c62e <_strtod_l+0x446>
 800c840:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c842:	691a      	ldr	r2, [r3, #16]
 800c844:	3202      	adds	r2, #2
 800c846:	f103 010c 	add.w	r1, r3, #12
 800c84a:	0092      	lsls	r2, r2, #2
 800c84c:	300c      	adds	r0, #12
 800c84e:	f000 fd2e 	bl	800d2ae <memcpy>
 800c852:	ec4b ab10 	vmov	d0, sl, fp
 800c856:	9805      	ldr	r0, [sp, #20]
 800c858:	aa1c      	add	r2, sp, #112	@ 0x70
 800c85a:	a91b      	add	r1, sp, #108	@ 0x6c
 800c85c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c860:	f001 fd84 	bl	800e36c <__d2b>
 800c864:	901a      	str	r0, [sp, #104]	@ 0x68
 800c866:	2800      	cmp	r0, #0
 800c868:	f43f aee1 	beq.w	800c62e <_strtod_l+0x446>
 800c86c:	9805      	ldr	r0, [sp, #20]
 800c86e:	2101      	movs	r1, #1
 800c870:	f001 fade 	bl	800de30 <__i2b>
 800c874:	4680      	mov	r8, r0
 800c876:	b948      	cbnz	r0, 800c88c <_strtod_l+0x6a4>
 800c878:	f04f 0800 	mov.w	r8, #0
 800c87c:	e6d7      	b.n	800c62e <_strtod_l+0x446>
 800c87e:	f04f 32ff 	mov.w	r2, #4294967295
 800c882:	fa02 f303 	lsl.w	r3, r2, r3
 800c886:	ea03 0a0a 	and.w	sl, r3, sl
 800c88a:	e7af      	b.n	800c7ec <_strtod_l+0x604>
 800c88c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c88e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c890:	2d00      	cmp	r5, #0
 800c892:	bfab      	itete	ge
 800c894:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c896:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c898:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c89a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c89c:	bfac      	ite	ge
 800c89e:	18ef      	addge	r7, r5, r3
 800c8a0:	1b5e      	sublt	r6, r3, r5
 800c8a2:	9b08      	ldr	r3, [sp, #32]
 800c8a4:	1aed      	subs	r5, r5, r3
 800c8a6:	4415      	add	r5, r2
 800c8a8:	4b65      	ldr	r3, [pc, #404]	@ (800ca40 <_strtod_l+0x858>)
 800c8aa:	3d01      	subs	r5, #1
 800c8ac:	429d      	cmp	r5, r3
 800c8ae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c8b2:	da50      	bge.n	800c956 <_strtod_l+0x76e>
 800c8b4:	1b5b      	subs	r3, r3, r5
 800c8b6:	2b1f      	cmp	r3, #31
 800c8b8:	eba2 0203 	sub.w	r2, r2, r3
 800c8bc:	f04f 0101 	mov.w	r1, #1
 800c8c0:	dc3d      	bgt.n	800c93e <_strtod_l+0x756>
 800c8c2:	fa01 f303 	lsl.w	r3, r1, r3
 800c8c6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	9310      	str	r3, [sp, #64]	@ 0x40
 800c8cc:	18bd      	adds	r5, r7, r2
 800c8ce:	9b08      	ldr	r3, [sp, #32]
 800c8d0:	42af      	cmp	r7, r5
 800c8d2:	4416      	add	r6, r2
 800c8d4:	441e      	add	r6, r3
 800c8d6:	463b      	mov	r3, r7
 800c8d8:	bfa8      	it	ge
 800c8da:	462b      	movge	r3, r5
 800c8dc:	42b3      	cmp	r3, r6
 800c8de:	bfa8      	it	ge
 800c8e0:	4633      	movge	r3, r6
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	bfc2      	ittt	gt
 800c8e6:	1aed      	subgt	r5, r5, r3
 800c8e8:	1af6      	subgt	r6, r6, r3
 800c8ea:	1aff      	subgt	r7, r7, r3
 800c8ec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	dd16      	ble.n	800c920 <_strtod_l+0x738>
 800c8f2:	4641      	mov	r1, r8
 800c8f4:	9805      	ldr	r0, [sp, #20]
 800c8f6:	461a      	mov	r2, r3
 800c8f8:	f001 fb52 	bl	800dfa0 <__pow5mult>
 800c8fc:	4680      	mov	r8, r0
 800c8fe:	2800      	cmp	r0, #0
 800c900:	d0ba      	beq.n	800c878 <_strtod_l+0x690>
 800c902:	4601      	mov	r1, r0
 800c904:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c906:	9805      	ldr	r0, [sp, #20]
 800c908:	f001 faa8 	bl	800de5c <__multiply>
 800c90c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c90e:	2800      	cmp	r0, #0
 800c910:	f43f ae8d 	beq.w	800c62e <_strtod_l+0x446>
 800c914:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c916:	9805      	ldr	r0, [sp, #20]
 800c918:	f001 f98c 	bl	800dc34 <_Bfree>
 800c91c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c91e:	931a      	str	r3, [sp, #104]	@ 0x68
 800c920:	2d00      	cmp	r5, #0
 800c922:	dc1d      	bgt.n	800c960 <_strtod_l+0x778>
 800c924:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c926:	2b00      	cmp	r3, #0
 800c928:	dd23      	ble.n	800c972 <_strtod_l+0x78a>
 800c92a:	4649      	mov	r1, r9
 800c92c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c92e:	9805      	ldr	r0, [sp, #20]
 800c930:	f001 fb36 	bl	800dfa0 <__pow5mult>
 800c934:	4681      	mov	r9, r0
 800c936:	b9e0      	cbnz	r0, 800c972 <_strtod_l+0x78a>
 800c938:	f04f 0900 	mov.w	r9, #0
 800c93c:	e677      	b.n	800c62e <_strtod_l+0x446>
 800c93e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c942:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c946:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c94a:	35e2      	adds	r5, #226	@ 0xe2
 800c94c:	fa01 f305 	lsl.w	r3, r1, r5
 800c950:	9310      	str	r3, [sp, #64]	@ 0x40
 800c952:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c954:	e7ba      	b.n	800c8cc <_strtod_l+0x6e4>
 800c956:	2300      	movs	r3, #0
 800c958:	9310      	str	r3, [sp, #64]	@ 0x40
 800c95a:	2301      	movs	r3, #1
 800c95c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c95e:	e7b5      	b.n	800c8cc <_strtod_l+0x6e4>
 800c960:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c962:	9805      	ldr	r0, [sp, #20]
 800c964:	462a      	mov	r2, r5
 800c966:	f001 fb75 	bl	800e054 <__lshift>
 800c96a:	901a      	str	r0, [sp, #104]	@ 0x68
 800c96c:	2800      	cmp	r0, #0
 800c96e:	d1d9      	bne.n	800c924 <_strtod_l+0x73c>
 800c970:	e65d      	b.n	800c62e <_strtod_l+0x446>
 800c972:	2e00      	cmp	r6, #0
 800c974:	dd07      	ble.n	800c986 <_strtod_l+0x79e>
 800c976:	4649      	mov	r1, r9
 800c978:	9805      	ldr	r0, [sp, #20]
 800c97a:	4632      	mov	r2, r6
 800c97c:	f001 fb6a 	bl	800e054 <__lshift>
 800c980:	4681      	mov	r9, r0
 800c982:	2800      	cmp	r0, #0
 800c984:	d0d8      	beq.n	800c938 <_strtod_l+0x750>
 800c986:	2f00      	cmp	r7, #0
 800c988:	dd08      	ble.n	800c99c <_strtod_l+0x7b4>
 800c98a:	4641      	mov	r1, r8
 800c98c:	9805      	ldr	r0, [sp, #20]
 800c98e:	463a      	mov	r2, r7
 800c990:	f001 fb60 	bl	800e054 <__lshift>
 800c994:	4680      	mov	r8, r0
 800c996:	2800      	cmp	r0, #0
 800c998:	f43f ae49 	beq.w	800c62e <_strtod_l+0x446>
 800c99c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c99e:	9805      	ldr	r0, [sp, #20]
 800c9a0:	464a      	mov	r2, r9
 800c9a2:	f001 fbdf 	bl	800e164 <__mdiff>
 800c9a6:	4604      	mov	r4, r0
 800c9a8:	2800      	cmp	r0, #0
 800c9aa:	f43f ae40 	beq.w	800c62e <_strtod_l+0x446>
 800c9ae:	68c3      	ldr	r3, [r0, #12]
 800c9b0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	60c3      	str	r3, [r0, #12]
 800c9b6:	4641      	mov	r1, r8
 800c9b8:	f001 fbb8 	bl	800e12c <__mcmp>
 800c9bc:	2800      	cmp	r0, #0
 800c9be:	da45      	bge.n	800ca4c <_strtod_l+0x864>
 800c9c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c9c2:	ea53 030a 	orrs.w	r3, r3, sl
 800c9c6:	d16b      	bne.n	800caa0 <_strtod_l+0x8b8>
 800c9c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d167      	bne.n	800caa0 <_strtod_l+0x8b8>
 800c9d0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c9d4:	0d1b      	lsrs	r3, r3, #20
 800c9d6:	051b      	lsls	r3, r3, #20
 800c9d8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c9dc:	d960      	bls.n	800caa0 <_strtod_l+0x8b8>
 800c9de:	6963      	ldr	r3, [r4, #20]
 800c9e0:	b913      	cbnz	r3, 800c9e8 <_strtod_l+0x800>
 800c9e2:	6923      	ldr	r3, [r4, #16]
 800c9e4:	2b01      	cmp	r3, #1
 800c9e6:	dd5b      	ble.n	800caa0 <_strtod_l+0x8b8>
 800c9e8:	4621      	mov	r1, r4
 800c9ea:	2201      	movs	r2, #1
 800c9ec:	9805      	ldr	r0, [sp, #20]
 800c9ee:	f001 fb31 	bl	800e054 <__lshift>
 800c9f2:	4641      	mov	r1, r8
 800c9f4:	4604      	mov	r4, r0
 800c9f6:	f001 fb99 	bl	800e12c <__mcmp>
 800c9fa:	2800      	cmp	r0, #0
 800c9fc:	dd50      	ble.n	800caa0 <_strtod_l+0x8b8>
 800c9fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ca02:	9a08      	ldr	r2, [sp, #32]
 800ca04:	0d1b      	lsrs	r3, r3, #20
 800ca06:	051b      	lsls	r3, r3, #20
 800ca08:	2a00      	cmp	r2, #0
 800ca0a:	d06a      	beq.n	800cae2 <_strtod_l+0x8fa>
 800ca0c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ca10:	d867      	bhi.n	800cae2 <_strtod_l+0x8fa>
 800ca12:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ca16:	f67f ae9d 	bls.w	800c754 <_strtod_l+0x56c>
 800ca1a:	4b0a      	ldr	r3, [pc, #40]	@ (800ca44 <_strtod_l+0x85c>)
 800ca1c:	4650      	mov	r0, sl
 800ca1e:	4659      	mov	r1, fp
 800ca20:	2200      	movs	r2, #0
 800ca22:	f7f3 fde1 	bl	80005e8 <__aeabi_dmul>
 800ca26:	4b08      	ldr	r3, [pc, #32]	@ (800ca48 <_strtod_l+0x860>)
 800ca28:	400b      	ands	r3, r1
 800ca2a:	4682      	mov	sl, r0
 800ca2c:	468b      	mov	fp, r1
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	f47f ae08 	bne.w	800c644 <_strtod_l+0x45c>
 800ca34:	9a05      	ldr	r2, [sp, #20]
 800ca36:	2322      	movs	r3, #34	@ 0x22
 800ca38:	6013      	str	r3, [r2, #0]
 800ca3a:	e603      	b.n	800c644 <_strtod_l+0x45c>
 800ca3c:	0800f2d0 	.word	0x0800f2d0
 800ca40:	fffffc02 	.word	0xfffffc02
 800ca44:	39500000 	.word	0x39500000
 800ca48:	7ff00000 	.word	0x7ff00000
 800ca4c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ca50:	d165      	bne.n	800cb1e <_strtod_l+0x936>
 800ca52:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ca54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ca58:	b35a      	cbz	r2, 800cab2 <_strtod_l+0x8ca>
 800ca5a:	4a9f      	ldr	r2, [pc, #636]	@ (800ccd8 <_strtod_l+0xaf0>)
 800ca5c:	4293      	cmp	r3, r2
 800ca5e:	d12b      	bne.n	800cab8 <_strtod_l+0x8d0>
 800ca60:	9b08      	ldr	r3, [sp, #32]
 800ca62:	4651      	mov	r1, sl
 800ca64:	b303      	cbz	r3, 800caa8 <_strtod_l+0x8c0>
 800ca66:	4b9d      	ldr	r3, [pc, #628]	@ (800ccdc <_strtod_l+0xaf4>)
 800ca68:	465a      	mov	r2, fp
 800ca6a:	4013      	ands	r3, r2
 800ca6c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ca70:	f04f 32ff 	mov.w	r2, #4294967295
 800ca74:	d81b      	bhi.n	800caae <_strtod_l+0x8c6>
 800ca76:	0d1b      	lsrs	r3, r3, #20
 800ca78:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ca7c:	fa02 f303 	lsl.w	r3, r2, r3
 800ca80:	4299      	cmp	r1, r3
 800ca82:	d119      	bne.n	800cab8 <_strtod_l+0x8d0>
 800ca84:	4b96      	ldr	r3, [pc, #600]	@ (800cce0 <_strtod_l+0xaf8>)
 800ca86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ca88:	429a      	cmp	r2, r3
 800ca8a:	d102      	bne.n	800ca92 <_strtod_l+0x8aa>
 800ca8c:	3101      	adds	r1, #1
 800ca8e:	f43f adce 	beq.w	800c62e <_strtod_l+0x446>
 800ca92:	4b92      	ldr	r3, [pc, #584]	@ (800ccdc <_strtod_l+0xaf4>)
 800ca94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ca96:	401a      	ands	r2, r3
 800ca98:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ca9c:	f04f 0a00 	mov.w	sl, #0
 800caa0:	9b08      	ldr	r3, [sp, #32]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d1b9      	bne.n	800ca1a <_strtod_l+0x832>
 800caa6:	e5cd      	b.n	800c644 <_strtod_l+0x45c>
 800caa8:	f04f 33ff 	mov.w	r3, #4294967295
 800caac:	e7e8      	b.n	800ca80 <_strtod_l+0x898>
 800caae:	4613      	mov	r3, r2
 800cab0:	e7e6      	b.n	800ca80 <_strtod_l+0x898>
 800cab2:	ea53 030a 	orrs.w	r3, r3, sl
 800cab6:	d0a2      	beq.n	800c9fe <_strtod_l+0x816>
 800cab8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800caba:	b1db      	cbz	r3, 800caf4 <_strtod_l+0x90c>
 800cabc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cabe:	4213      	tst	r3, r2
 800cac0:	d0ee      	beq.n	800caa0 <_strtod_l+0x8b8>
 800cac2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cac4:	9a08      	ldr	r2, [sp, #32]
 800cac6:	4650      	mov	r0, sl
 800cac8:	4659      	mov	r1, fp
 800caca:	b1bb      	cbz	r3, 800cafc <_strtod_l+0x914>
 800cacc:	f7ff fb6d 	bl	800c1aa <sulp>
 800cad0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cad4:	ec53 2b10 	vmov	r2, r3, d0
 800cad8:	f7f3 fbd0 	bl	800027c <__adddf3>
 800cadc:	4682      	mov	sl, r0
 800cade:	468b      	mov	fp, r1
 800cae0:	e7de      	b.n	800caa0 <_strtod_l+0x8b8>
 800cae2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cae6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800caea:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800caee:	f04f 3aff 	mov.w	sl, #4294967295
 800caf2:	e7d5      	b.n	800caa0 <_strtod_l+0x8b8>
 800caf4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800caf6:	ea13 0f0a 	tst.w	r3, sl
 800cafa:	e7e1      	b.n	800cac0 <_strtod_l+0x8d8>
 800cafc:	f7ff fb55 	bl	800c1aa <sulp>
 800cb00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb04:	ec53 2b10 	vmov	r2, r3, d0
 800cb08:	f7f3 fbb6 	bl	8000278 <__aeabi_dsub>
 800cb0c:	2200      	movs	r2, #0
 800cb0e:	2300      	movs	r3, #0
 800cb10:	4682      	mov	sl, r0
 800cb12:	468b      	mov	fp, r1
 800cb14:	f7f3 ffd0 	bl	8000ab8 <__aeabi_dcmpeq>
 800cb18:	2800      	cmp	r0, #0
 800cb1a:	d0c1      	beq.n	800caa0 <_strtod_l+0x8b8>
 800cb1c:	e61a      	b.n	800c754 <_strtod_l+0x56c>
 800cb1e:	4641      	mov	r1, r8
 800cb20:	4620      	mov	r0, r4
 800cb22:	f001 fc7b 	bl	800e41c <__ratio>
 800cb26:	ec57 6b10 	vmov	r6, r7, d0
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cb30:	4630      	mov	r0, r6
 800cb32:	4639      	mov	r1, r7
 800cb34:	f7f3 ffd4 	bl	8000ae0 <__aeabi_dcmple>
 800cb38:	2800      	cmp	r0, #0
 800cb3a:	d06f      	beq.n	800cc1c <_strtod_l+0xa34>
 800cb3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d17a      	bne.n	800cc38 <_strtod_l+0xa50>
 800cb42:	f1ba 0f00 	cmp.w	sl, #0
 800cb46:	d158      	bne.n	800cbfa <_strtod_l+0xa12>
 800cb48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d15a      	bne.n	800cc08 <_strtod_l+0xa20>
 800cb52:	4b64      	ldr	r3, [pc, #400]	@ (800cce4 <_strtod_l+0xafc>)
 800cb54:	2200      	movs	r2, #0
 800cb56:	4630      	mov	r0, r6
 800cb58:	4639      	mov	r1, r7
 800cb5a:	f7f3 ffb7 	bl	8000acc <__aeabi_dcmplt>
 800cb5e:	2800      	cmp	r0, #0
 800cb60:	d159      	bne.n	800cc16 <_strtod_l+0xa2e>
 800cb62:	4630      	mov	r0, r6
 800cb64:	4639      	mov	r1, r7
 800cb66:	4b60      	ldr	r3, [pc, #384]	@ (800cce8 <_strtod_l+0xb00>)
 800cb68:	2200      	movs	r2, #0
 800cb6a:	f7f3 fd3d 	bl	80005e8 <__aeabi_dmul>
 800cb6e:	4606      	mov	r6, r0
 800cb70:	460f      	mov	r7, r1
 800cb72:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cb76:	9606      	str	r6, [sp, #24]
 800cb78:	9307      	str	r3, [sp, #28]
 800cb7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cb7e:	4d57      	ldr	r5, [pc, #348]	@ (800ccdc <_strtod_l+0xaf4>)
 800cb80:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cb84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb86:	401d      	ands	r5, r3
 800cb88:	4b58      	ldr	r3, [pc, #352]	@ (800ccec <_strtod_l+0xb04>)
 800cb8a:	429d      	cmp	r5, r3
 800cb8c:	f040 80b2 	bne.w	800ccf4 <_strtod_l+0xb0c>
 800cb90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb92:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800cb96:	ec4b ab10 	vmov	d0, sl, fp
 800cb9a:	f001 fb77 	bl	800e28c <__ulp>
 800cb9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cba2:	ec51 0b10 	vmov	r0, r1, d0
 800cba6:	f7f3 fd1f 	bl	80005e8 <__aeabi_dmul>
 800cbaa:	4652      	mov	r2, sl
 800cbac:	465b      	mov	r3, fp
 800cbae:	f7f3 fb65 	bl	800027c <__adddf3>
 800cbb2:	460b      	mov	r3, r1
 800cbb4:	4949      	ldr	r1, [pc, #292]	@ (800ccdc <_strtod_l+0xaf4>)
 800cbb6:	4a4e      	ldr	r2, [pc, #312]	@ (800ccf0 <_strtod_l+0xb08>)
 800cbb8:	4019      	ands	r1, r3
 800cbba:	4291      	cmp	r1, r2
 800cbbc:	4682      	mov	sl, r0
 800cbbe:	d942      	bls.n	800cc46 <_strtod_l+0xa5e>
 800cbc0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cbc2:	4b47      	ldr	r3, [pc, #284]	@ (800cce0 <_strtod_l+0xaf8>)
 800cbc4:	429a      	cmp	r2, r3
 800cbc6:	d103      	bne.n	800cbd0 <_strtod_l+0x9e8>
 800cbc8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cbca:	3301      	adds	r3, #1
 800cbcc:	f43f ad2f 	beq.w	800c62e <_strtod_l+0x446>
 800cbd0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800cce0 <_strtod_l+0xaf8>
 800cbd4:	f04f 3aff 	mov.w	sl, #4294967295
 800cbd8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cbda:	9805      	ldr	r0, [sp, #20]
 800cbdc:	f001 f82a 	bl	800dc34 <_Bfree>
 800cbe0:	9805      	ldr	r0, [sp, #20]
 800cbe2:	4649      	mov	r1, r9
 800cbe4:	f001 f826 	bl	800dc34 <_Bfree>
 800cbe8:	9805      	ldr	r0, [sp, #20]
 800cbea:	4641      	mov	r1, r8
 800cbec:	f001 f822 	bl	800dc34 <_Bfree>
 800cbf0:	9805      	ldr	r0, [sp, #20]
 800cbf2:	4621      	mov	r1, r4
 800cbf4:	f001 f81e 	bl	800dc34 <_Bfree>
 800cbf8:	e619      	b.n	800c82e <_strtod_l+0x646>
 800cbfa:	f1ba 0f01 	cmp.w	sl, #1
 800cbfe:	d103      	bne.n	800cc08 <_strtod_l+0xa20>
 800cc00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	f43f ada6 	beq.w	800c754 <_strtod_l+0x56c>
 800cc08:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800ccb8 <_strtod_l+0xad0>
 800cc0c:	4f35      	ldr	r7, [pc, #212]	@ (800cce4 <_strtod_l+0xafc>)
 800cc0e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cc12:	2600      	movs	r6, #0
 800cc14:	e7b1      	b.n	800cb7a <_strtod_l+0x992>
 800cc16:	4f34      	ldr	r7, [pc, #208]	@ (800cce8 <_strtod_l+0xb00>)
 800cc18:	2600      	movs	r6, #0
 800cc1a:	e7aa      	b.n	800cb72 <_strtod_l+0x98a>
 800cc1c:	4b32      	ldr	r3, [pc, #200]	@ (800cce8 <_strtod_l+0xb00>)
 800cc1e:	4630      	mov	r0, r6
 800cc20:	4639      	mov	r1, r7
 800cc22:	2200      	movs	r2, #0
 800cc24:	f7f3 fce0 	bl	80005e8 <__aeabi_dmul>
 800cc28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc2a:	4606      	mov	r6, r0
 800cc2c:	460f      	mov	r7, r1
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d09f      	beq.n	800cb72 <_strtod_l+0x98a>
 800cc32:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800cc36:	e7a0      	b.n	800cb7a <_strtod_l+0x992>
 800cc38:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ccc0 <_strtod_l+0xad8>
 800cc3c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cc40:	ec57 6b17 	vmov	r6, r7, d7
 800cc44:	e799      	b.n	800cb7a <_strtod_l+0x992>
 800cc46:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800cc4a:	9b08      	ldr	r3, [sp, #32]
 800cc4c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d1c1      	bne.n	800cbd8 <_strtod_l+0x9f0>
 800cc54:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cc58:	0d1b      	lsrs	r3, r3, #20
 800cc5a:	051b      	lsls	r3, r3, #20
 800cc5c:	429d      	cmp	r5, r3
 800cc5e:	d1bb      	bne.n	800cbd8 <_strtod_l+0x9f0>
 800cc60:	4630      	mov	r0, r6
 800cc62:	4639      	mov	r1, r7
 800cc64:	f7f4 f80a 	bl	8000c7c <__aeabi_d2lz>
 800cc68:	f7f3 fc90 	bl	800058c <__aeabi_l2d>
 800cc6c:	4602      	mov	r2, r0
 800cc6e:	460b      	mov	r3, r1
 800cc70:	4630      	mov	r0, r6
 800cc72:	4639      	mov	r1, r7
 800cc74:	f7f3 fb00 	bl	8000278 <__aeabi_dsub>
 800cc78:	460b      	mov	r3, r1
 800cc7a:	4602      	mov	r2, r0
 800cc7c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cc80:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cc84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc86:	ea46 060a 	orr.w	r6, r6, sl
 800cc8a:	431e      	orrs	r6, r3
 800cc8c:	d06f      	beq.n	800cd6e <_strtod_l+0xb86>
 800cc8e:	a30e      	add	r3, pc, #56	@ (adr r3, 800ccc8 <_strtod_l+0xae0>)
 800cc90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc94:	f7f3 ff1a 	bl	8000acc <__aeabi_dcmplt>
 800cc98:	2800      	cmp	r0, #0
 800cc9a:	f47f acd3 	bne.w	800c644 <_strtod_l+0x45c>
 800cc9e:	a30c      	add	r3, pc, #48	@ (adr r3, 800ccd0 <_strtod_l+0xae8>)
 800cca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cca4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cca8:	f7f3 ff2e 	bl	8000b08 <__aeabi_dcmpgt>
 800ccac:	2800      	cmp	r0, #0
 800ccae:	d093      	beq.n	800cbd8 <_strtod_l+0x9f0>
 800ccb0:	e4c8      	b.n	800c644 <_strtod_l+0x45c>
 800ccb2:	bf00      	nop
 800ccb4:	f3af 8000 	nop.w
 800ccb8:	00000000 	.word	0x00000000
 800ccbc:	bff00000 	.word	0xbff00000
 800ccc0:	00000000 	.word	0x00000000
 800ccc4:	3ff00000 	.word	0x3ff00000
 800ccc8:	94a03595 	.word	0x94a03595
 800cccc:	3fdfffff 	.word	0x3fdfffff
 800ccd0:	35afe535 	.word	0x35afe535
 800ccd4:	3fe00000 	.word	0x3fe00000
 800ccd8:	000fffff 	.word	0x000fffff
 800ccdc:	7ff00000 	.word	0x7ff00000
 800cce0:	7fefffff 	.word	0x7fefffff
 800cce4:	3ff00000 	.word	0x3ff00000
 800cce8:	3fe00000 	.word	0x3fe00000
 800ccec:	7fe00000 	.word	0x7fe00000
 800ccf0:	7c9fffff 	.word	0x7c9fffff
 800ccf4:	9b08      	ldr	r3, [sp, #32]
 800ccf6:	b323      	cbz	r3, 800cd42 <_strtod_l+0xb5a>
 800ccf8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ccfc:	d821      	bhi.n	800cd42 <_strtod_l+0xb5a>
 800ccfe:	a328      	add	r3, pc, #160	@ (adr r3, 800cda0 <_strtod_l+0xbb8>)
 800cd00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd04:	4630      	mov	r0, r6
 800cd06:	4639      	mov	r1, r7
 800cd08:	f7f3 feea 	bl	8000ae0 <__aeabi_dcmple>
 800cd0c:	b1a0      	cbz	r0, 800cd38 <_strtod_l+0xb50>
 800cd0e:	4639      	mov	r1, r7
 800cd10:	4630      	mov	r0, r6
 800cd12:	f7f3 ff2b 	bl	8000b6c <__aeabi_d2uiz>
 800cd16:	2801      	cmp	r0, #1
 800cd18:	bf38      	it	cc
 800cd1a:	2001      	movcc	r0, #1
 800cd1c:	f7f3 fbea 	bl	80004f4 <__aeabi_ui2d>
 800cd20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd22:	4606      	mov	r6, r0
 800cd24:	460f      	mov	r7, r1
 800cd26:	b9fb      	cbnz	r3, 800cd68 <_strtod_l+0xb80>
 800cd28:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cd2c:	9014      	str	r0, [sp, #80]	@ 0x50
 800cd2e:	9315      	str	r3, [sp, #84]	@ 0x54
 800cd30:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800cd34:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cd38:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cd3a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800cd3e:	1b5b      	subs	r3, r3, r5
 800cd40:	9311      	str	r3, [sp, #68]	@ 0x44
 800cd42:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800cd46:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800cd4a:	f001 fa9f 	bl	800e28c <__ulp>
 800cd4e:	4650      	mov	r0, sl
 800cd50:	ec53 2b10 	vmov	r2, r3, d0
 800cd54:	4659      	mov	r1, fp
 800cd56:	f7f3 fc47 	bl	80005e8 <__aeabi_dmul>
 800cd5a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800cd5e:	f7f3 fa8d 	bl	800027c <__adddf3>
 800cd62:	4682      	mov	sl, r0
 800cd64:	468b      	mov	fp, r1
 800cd66:	e770      	b.n	800cc4a <_strtod_l+0xa62>
 800cd68:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800cd6c:	e7e0      	b.n	800cd30 <_strtod_l+0xb48>
 800cd6e:	a30e      	add	r3, pc, #56	@ (adr r3, 800cda8 <_strtod_l+0xbc0>)
 800cd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd74:	f7f3 feaa 	bl	8000acc <__aeabi_dcmplt>
 800cd78:	e798      	b.n	800ccac <_strtod_l+0xac4>
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	930e      	str	r3, [sp, #56]	@ 0x38
 800cd7e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800cd80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cd82:	6013      	str	r3, [r2, #0]
 800cd84:	f7ff ba6d 	b.w	800c262 <_strtod_l+0x7a>
 800cd88:	2a65      	cmp	r2, #101	@ 0x65
 800cd8a:	f43f ab68 	beq.w	800c45e <_strtod_l+0x276>
 800cd8e:	2a45      	cmp	r2, #69	@ 0x45
 800cd90:	f43f ab65 	beq.w	800c45e <_strtod_l+0x276>
 800cd94:	2301      	movs	r3, #1
 800cd96:	f7ff bba0 	b.w	800c4da <_strtod_l+0x2f2>
 800cd9a:	bf00      	nop
 800cd9c:	f3af 8000 	nop.w
 800cda0:	ffc00000 	.word	0xffc00000
 800cda4:	41dfffff 	.word	0x41dfffff
 800cda8:	94a03595 	.word	0x94a03595
 800cdac:	3fcfffff 	.word	0x3fcfffff

0800cdb0 <strtod>:
 800cdb0:	460a      	mov	r2, r1
 800cdb2:	4601      	mov	r1, r0
 800cdb4:	4802      	ldr	r0, [pc, #8]	@ (800cdc0 <strtod+0x10>)
 800cdb6:	4b03      	ldr	r3, [pc, #12]	@ (800cdc4 <strtod+0x14>)
 800cdb8:	6800      	ldr	r0, [r0, #0]
 800cdba:	f7ff ba15 	b.w	800c1e8 <_strtod_l>
 800cdbe:	bf00      	nop
 800cdc0:	20000274 	.word	0x20000274
 800cdc4:	20000108 	.word	0x20000108

0800cdc8 <_strtol_l.isra.0>:
 800cdc8:	2b24      	cmp	r3, #36	@ 0x24
 800cdca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cdce:	4686      	mov	lr, r0
 800cdd0:	4690      	mov	r8, r2
 800cdd2:	d801      	bhi.n	800cdd8 <_strtol_l.isra.0+0x10>
 800cdd4:	2b01      	cmp	r3, #1
 800cdd6:	d106      	bne.n	800cde6 <_strtol_l.isra.0+0x1e>
 800cdd8:	f000 fa3c 	bl	800d254 <__errno>
 800cddc:	2316      	movs	r3, #22
 800cdde:	6003      	str	r3, [r0, #0]
 800cde0:	2000      	movs	r0, #0
 800cde2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cde6:	4834      	ldr	r0, [pc, #208]	@ (800ceb8 <_strtol_l.isra.0+0xf0>)
 800cde8:	460d      	mov	r5, r1
 800cdea:	462a      	mov	r2, r5
 800cdec:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cdf0:	5d06      	ldrb	r6, [r0, r4]
 800cdf2:	f016 0608 	ands.w	r6, r6, #8
 800cdf6:	d1f8      	bne.n	800cdea <_strtol_l.isra.0+0x22>
 800cdf8:	2c2d      	cmp	r4, #45	@ 0x2d
 800cdfa:	d110      	bne.n	800ce1e <_strtol_l.isra.0+0x56>
 800cdfc:	782c      	ldrb	r4, [r5, #0]
 800cdfe:	2601      	movs	r6, #1
 800ce00:	1c95      	adds	r5, r2, #2
 800ce02:	f033 0210 	bics.w	r2, r3, #16
 800ce06:	d115      	bne.n	800ce34 <_strtol_l.isra.0+0x6c>
 800ce08:	2c30      	cmp	r4, #48	@ 0x30
 800ce0a:	d10d      	bne.n	800ce28 <_strtol_l.isra.0+0x60>
 800ce0c:	782a      	ldrb	r2, [r5, #0]
 800ce0e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ce12:	2a58      	cmp	r2, #88	@ 0x58
 800ce14:	d108      	bne.n	800ce28 <_strtol_l.isra.0+0x60>
 800ce16:	786c      	ldrb	r4, [r5, #1]
 800ce18:	3502      	adds	r5, #2
 800ce1a:	2310      	movs	r3, #16
 800ce1c:	e00a      	b.n	800ce34 <_strtol_l.isra.0+0x6c>
 800ce1e:	2c2b      	cmp	r4, #43	@ 0x2b
 800ce20:	bf04      	itt	eq
 800ce22:	782c      	ldrbeq	r4, [r5, #0]
 800ce24:	1c95      	addeq	r5, r2, #2
 800ce26:	e7ec      	b.n	800ce02 <_strtol_l.isra.0+0x3a>
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d1f6      	bne.n	800ce1a <_strtol_l.isra.0+0x52>
 800ce2c:	2c30      	cmp	r4, #48	@ 0x30
 800ce2e:	bf14      	ite	ne
 800ce30:	230a      	movne	r3, #10
 800ce32:	2308      	moveq	r3, #8
 800ce34:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ce38:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ce3c:	2200      	movs	r2, #0
 800ce3e:	fbbc f9f3 	udiv	r9, ip, r3
 800ce42:	4610      	mov	r0, r2
 800ce44:	fb03 ca19 	mls	sl, r3, r9, ip
 800ce48:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ce4c:	2f09      	cmp	r7, #9
 800ce4e:	d80f      	bhi.n	800ce70 <_strtol_l.isra.0+0xa8>
 800ce50:	463c      	mov	r4, r7
 800ce52:	42a3      	cmp	r3, r4
 800ce54:	dd1b      	ble.n	800ce8e <_strtol_l.isra.0+0xc6>
 800ce56:	1c57      	adds	r7, r2, #1
 800ce58:	d007      	beq.n	800ce6a <_strtol_l.isra.0+0xa2>
 800ce5a:	4581      	cmp	r9, r0
 800ce5c:	d314      	bcc.n	800ce88 <_strtol_l.isra.0+0xc0>
 800ce5e:	d101      	bne.n	800ce64 <_strtol_l.isra.0+0x9c>
 800ce60:	45a2      	cmp	sl, r4
 800ce62:	db11      	blt.n	800ce88 <_strtol_l.isra.0+0xc0>
 800ce64:	fb00 4003 	mla	r0, r0, r3, r4
 800ce68:	2201      	movs	r2, #1
 800ce6a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ce6e:	e7eb      	b.n	800ce48 <_strtol_l.isra.0+0x80>
 800ce70:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ce74:	2f19      	cmp	r7, #25
 800ce76:	d801      	bhi.n	800ce7c <_strtol_l.isra.0+0xb4>
 800ce78:	3c37      	subs	r4, #55	@ 0x37
 800ce7a:	e7ea      	b.n	800ce52 <_strtol_l.isra.0+0x8a>
 800ce7c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ce80:	2f19      	cmp	r7, #25
 800ce82:	d804      	bhi.n	800ce8e <_strtol_l.isra.0+0xc6>
 800ce84:	3c57      	subs	r4, #87	@ 0x57
 800ce86:	e7e4      	b.n	800ce52 <_strtol_l.isra.0+0x8a>
 800ce88:	f04f 32ff 	mov.w	r2, #4294967295
 800ce8c:	e7ed      	b.n	800ce6a <_strtol_l.isra.0+0xa2>
 800ce8e:	1c53      	adds	r3, r2, #1
 800ce90:	d108      	bne.n	800cea4 <_strtol_l.isra.0+0xdc>
 800ce92:	2322      	movs	r3, #34	@ 0x22
 800ce94:	f8ce 3000 	str.w	r3, [lr]
 800ce98:	4660      	mov	r0, ip
 800ce9a:	f1b8 0f00 	cmp.w	r8, #0
 800ce9e:	d0a0      	beq.n	800cde2 <_strtol_l.isra.0+0x1a>
 800cea0:	1e69      	subs	r1, r5, #1
 800cea2:	e006      	b.n	800ceb2 <_strtol_l.isra.0+0xea>
 800cea4:	b106      	cbz	r6, 800cea8 <_strtol_l.isra.0+0xe0>
 800cea6:	4240      	negs	r0, r0
 800cea8:	f1b8 0f00 	cmp.w	r8, #0
 800ceac:	d099      	beq.n	800cde2 <_strtol_l.isra.0+0x1a>
 800ceae:	2a00      	cmp	r2, #0
 800ceb0:	d1f6      	bne.n	800cea0 <_strtol_l.isra.0+0xd8>
 800ceb2:	f8c8 1000 	str.w	r1, [r8]
 800ceb6:	e794      	b.n	800cde2 <_strtol_l.isra.0+0x1a>
 800ceb8:	0800f2f9 	.word	0x0800f2f9

0800cebc <strtol>:
 800cebc:	4613      	mov	r3, r2
 800cebe:	460a      	mov	r2, r1
 800cec0:	4601      	mov	r1, r0
 800cec2:	4802      	ldr	r0, [pc, #8]	@ (800cecc <strtol+0x10>)
 800cec4:	6800      	ldr	r0, [r0, #0]
 800cec6:	f7ff bf7f 	b.w	800cdc8 <_strtol_l.isra.0>
 800ceca:	bf00      	nop
 800cecc:	20000274 	.word	0x20000274

0800ced0 <std>:
 800ced0:	2300      	movs	r3, #0
 800ced2:	b510      	push	{r4, lr}
 800ced4:	4604      	mov	r4, r0
 800ced6:	e9c0 3300 	strd	r3, r3, [r0]
 800ceda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cede:	6083      	str	r3, [r0, #8]
 800cee0:	8181      	strh	r1, [r0, #12]
 800cee2:	6643      	str	r3, [r0, #100]	@ 0x64
 800cee4:	81c2      	strh	r2, [r0, #14]
 800cee6:	6183      	str	r3, [r0, #24]
 800cee8:	4619      	mov	r1, r3
 800ceea:	2208      	movs	r2, #8
 800ceec:	305c      	adds	r0, #92	@ 0x5c
 800ceee:	f000 f8f4 	bl	800d0da <memset>
 800cef2:	4b0d      	ldr	r3, [pc, #52]	@ (800cf28 <std+0x58>)
 800cef4:	6263      	str	r3, [r4, #36]	@ 0x24
 800cef6:	4b0d      	ldr	r3, [pc, #52]	@ (800cf2c <std+0x5c>)
 800cef8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cefa:	4b0d      	ldr	r3, [pc, #52]	@ (800cf30 <std+0x60>)
 800cefc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cefe:	4b0d      	ldr	r3, [pc, #52]	@ (800cf34 <std+0x64>)
 800cf00:	6323      	str	r3, [r4, #48]	@ 0x30
 800cf02:	4b0d      	ldr	r3, [pc, #52]	@ (800cf38 <std+0x68>)
 800cf04:	6224      	str	r4, [r4, #32]
 800cf06:	429c      	cmp	r4, r3
 800cf08:	d006      	beq.n	800cf18 <std+0x48>
 800cf0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cf0e:	4294      	cmp	r4, r2
 800cf10:	d002      	beq.n	800cf18 <std+0x48>
 800cf12:	33d0      	adds	r3, #208	@ 0xd0
 800cf14:	429c      	cmp	r4, r3
 800cf16:	d105      	bne.n	800cf24 <std+0x54>
 800cf18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cf1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf20:	f000 b9c2 	b.w	800d2a8 <__retarget_lock_init_recursive>
 800cf24:	bd10      	pop	{r4, pc}
 800cf26:	bf00      	nop
 800cf28:	0800d055 	.word	0x0800d055
 800cf2c:	0800d077 	.word	0x0800d077
 800cf30:	0800d0af 	.word	0x0800d0af
 800cf34:	0800d0d3 	.word	0x0800d0d3
 800cf38:	20002188 	.word	0x20002188

0800cf3c <stdio_exit_handler>:
 800cf3c:	4a02      	ldr	r2, [pc, #8]	@ (800cf48 <stdio_exit_handler+0xc>)
 800cf3e:	4903      	ldr	r1, [pc, #12]	@ (800cf4c <stdio_exit_handler+0x10>)
 800cf40:	4803      	ldr	r0, [pc, #12]	@ (800cf50 <stdio_exit_handler+0x14>)
 800cf42:	f000 b869 	b.w	800d018 <_fwalk_sglue>
 800cf46:	bf00      	nop
 800cf48:	200000fc 	.word	0x200000fc
 800cf4c:	0800e62d 	.word	0x0800e62d
 800cf50:	20000278 	.word	0x20000278

0800cf54 <cleanup_stdio>:
 800cf54:	6841      	ldr	r1, [r0, #4]
 800cf56:	4b0c      	ldr	r3, [pc, #48]	@ (800cf88 <cleanup_stdio+0x34>)
 800cf58:	4299      	cmp	r1, r3
 800cf5a:	b510      	push	{r4, lr}
 800cf5c:	4604      	mov	r4, r0
 800cf5e:	d001      	beq.n	800cf64 <cleanup_stdio+0x10>
 800cf60:	f001 fb64 	bl	800e62c <_fflush_r>
 800cf64:	68a1      	ldr	r1, [r4, #8]
 800cf66:	4b09      	ldr	r3, [pc, #36]	@ (800cf8c <cleanup_stdio+0x38>)
 800cf68:	4299      	cmp	r1, r3
 800cf6a:	d002      	beq.n	800cf72 <cleanup_stdio+0x1e>
 800cf6c:	4620      	mov	r0, r4
 800cf6e:	f001 fb5d 	bl	800e62c <_fflush_r>
 800cf72:	68e1      	ldr	r1, [r4, #12]
 800cf74:	4b06      	ldr	r3, [pc, #24]	@ (800cf90 <cleanup_stdio+0x3c>)
 800cf76:	4299      	cmp	r1, r3
 800cf78:	d004      	beq.n	800cf84 <cleanup_stdio+0x30>
 800cf7a:	4620      	mov	r0, r4
 800cf7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf80:	f001 bb54 	b.w	800e62c <_fflush_r>
 800cf84:	bd10      	pop	{r4, pc}
 800cf86:	bf00      	nop
 800cf88:	20002188 	.word	0x20002188
 800cf8c:	200021f0 	.word	0x200021f0
 800cf90:	20002258 	.word	0x20002258

0800cf94 <global_stdio_init.part.0>:
 800cf94:	b510      	push	{r4, lr}
 800cf96:	4b0b      	ldr	r3, [pc, #44]	@ (800cfc4 <global_stdio_init.part.0+0x30>)
 800cf98:	4c0b      	ldr	r4, [pc, #44]	@ (800cfc8 <global_stdio_init.part.0+0x34>)
 800cf9a:	4a0c      	ldr	r2, [pc, #48]	@ (800cfcc <global_stdio_init.part.0+0x38>)
 800cf9c:	601a      	str	r2, [r3, #0]
 800cf9e:	4620      	mov	r0, r4
 800cfa0:	2200      	movs	r2, #0
 800cfa2:	2104      	movs	r1, #4
 800cfa4:	f7ff ff94 	bl	800ced0 <std>
 800cfa8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cfac:	2201      	movs	r2, #1
 800cfae:	2109      	movs	r1, #9
 800cfb0:	f7ff ff8e 	bl	800ced0 <std>
 800cfb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cfb8:	2202      	movs	r2, #2
 800cfba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfbe:	2112      	movs	r1, #18
 800cfc0:	f7ff bf86 	b.w	800ced0 <std>
 800cfc4:	200022c0 	.word	0x200022c0
 800cfc8:	20002188 	.word	0x20002188
 800cfcc:	0800cf3d 	.word	0x0800cf3d

0800cfd0 <__sfp_lock_acquire>:
 800cfd0:	4801      	ldr	r0, [pc, #4]	@ (800cfd8 <__sfp_lock_acquire+0x8>)
 800cfd2:	f000 b96a 	b.w	800d2aa <__retarget_lock_acquire_recursive>
 800cfd6:	bf00      	nop
 800cfd8:	200022c9 	.word	0x200022c9

0800cfdc <__sfp_lock_release>:
 800cfdc:	4801      	ldr	r0, [pc, #4]	@ (800cfe4 <__sfp_lock_release+0x8>)
 800cfde:	f000 b965 	b.w	800d2ac <__retarget_lock_release_recursive>
 800cfe2:	bf00      	nop
 800cfe4:	200022c9 	.word	0x200022c9

0800cfe8 <__sinit>:
 800cfe8:	b510      	push	{r4, lr}
 800cfea:	4604      	mov	r4, r0
 800cfec:	f7ff fff0 	bl	800cfd0 <__sfp_lock_acquire>
 800cff0:	6a23      	ldr	r3, [r4, #32]
 800cff2:	b11b      	cbz	r3, 800cffc <__sinit+0x14>
 800cff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cff8:	f7ff bff0 	b.w	800cfdc <__sfp_lock_release>
 800cffc:	4b04      	ldr	r3, [pc, #16]	@ (800d010 <__sinit+0x28>)
 800cffe:	6223      	str	r3, [r4, #32]
 800d000:	4b04      	ldr	r3, [pc, #16]	@ (800d014 <__sinit+0x2c>)
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d1f5      	bne.n	800cff4 <__sinit+0xc>
 800d008:	f7ff ffc4 	bl	800cf94 <global_stdio_init.part.0>
 800d00c:	e7f2      	b.n	800cff4 <__sinit+0xc>
 800d00e:	bf00      	nop
 800d010:	0800cf55 	.word	0x0800cf55
 800d014:	200022c0 	.word	0x200022c0

0800d018 <_fwalk_sglue>:
 800d018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d01c:	4607      	mov	r7, r0
 800d01e:	4688      	mov	r8, r1
 800d020:	4614      	mov	r4, r2
 800d022:	2600      	movs	r6, #0
 800d024:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d028:	f1b9 0901 	subs.w	r9, r9, #1
 800d02c:	d505      	bpl.n	800d03a <_fwalk_sglue+0x22>
 800d02e:	6824      	ldr	r4, [r4, #0]
 800d030:	2c00      	cmp	r4, #0
 800d032:	d1f7      	bne.n	800d024 <_fwalk_sglue+0xc>
 800d034:	4630      	mov	r0, r6
 800d036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d03a:	89ab      	ldrh	r3, [r5, #12]
 800d03c:	2b01      	cmp	r3, #1
 800d03e:	d907      	bls.n	800d050 <_fwalk_sglue+0x38>
 800d040:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d044:	3301      	adds	r3, #1
 800d046:	d003      	beq.n	800d050 <_fwalk_sglue+0x38>
 800d048:	4629      	mov	r1, r5
 800d04a:	4638      	mov	r0, r7
 800d04c:	47c0      	blx	r8
 800d04e:	4306      	orrs	r6, r0
 800d050:	3568      	adds	r5, #104	@ 0x68
 800d052:	e7e9      	b.n	800d028 <_fwalk_sglue+0x10>

0800d054 <__sread>:
 800d054:	b510      	push	{r4, lr}
 800d056:	460c      	mov	r4, r1
 800d058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d05c:	f000 f8d6 	bl	800d20c <_read_r>
 800d060:	2800      	cmp	r0, #0
 800d062:	bfab      	itete	ge
 800d064:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d066:	89a3      	ldrhlt	r3, [r4, #12]
 800d068:	181b      	addge	r3, r3, r0
 800d06a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d06e:	bfac      	ite	ge
 800d070:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d072:	81a3      	strhlt	r3, [r4, #12]
 800d074:	bd10      	pop	{r4, pc}

0800d076 <__swrite>:
 800d076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d07a:	461f      	mov	r7, r3
 800d07c:	898b      	ldrh	r3, [r1, #12]
 800d07e:	05db      	lsls	r3, r3, #23
 800d080:	4605      	mov	r5, r0
 800d082:	460c      	mov	r4, r1
 800d084:	4616      	mov	r6, r2
 800d086:	d505      	bpl.n	800d094 <__swrite+0x1e>
 800d088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d08c:	2302      	movs	r3, #2
 800d08e:	2200      	movs	r2, #0
 800d090:	f000 f8aa 	bl	800d1e8 <_lseek_r>
 800d094:	89a3      	ldrh	r3, [r4, #12]
 800d096:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d09a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d09e:	81a3      	strh	r3, [r4, #12]
 800d0a0:	4632      	mov	r2, r6
 800d0a2:	463b      	mov	r3, r7
 800d0a4:	4628      	mov	r0, r5
 800d0a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d0aa:	f000 b8c1 	b.w	800d230 <_write_r>

0800d0ae <__sseek>:
 800d0ae:	b510      	push	{r4, lr}
 800d0b0:	460c      	mov	r4, r1
 800d0b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0b6:	f000 f897 	bl	800d1e8 <_lseek_r>
 800d0ba:	1c43      	adds	r3, r0, #1
 800d0bc:	89a3      	ldrh	r3, [r4, #12]
 800d0be:	bf15      	itete	ne
 800d0c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d0c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d0c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d0ca:	81a3      	strheq	r3, [r4, #12]
 800d0cc:	bf18      	it	ne
 800d0ce:	81a3      	strhne	r3, [r4, #12]
 800d0d0:	bd10      	pop	{r4, pc}

0800d0d2 <__sclose>:
 800d0d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0d6:	f000 b877 	b.w	800d1c8 <_close_r>

0800d0da <memset>:
 800d0da:	4402      	add	r2, r0
 800d0dc:	4603      	mov	r3, r0
 800d0de:	4293      	cmp	r3, r2
 800d0e0:	d100      	bne.n	800d0e4 <memset+0xa>
 800d0e2:	4770      	bx	lr
 800d0e4:	f803 1b01 	strb.w	r1, [r3], #1
 800d0e8:	e7f9      	b.n	800d0de <memset+0x4>

0800d0ea <strncmp>:
 800d0ea:	b510      	push	{r4, lr}
 800d0ec:	b16a      	cbz	r2, 800d10a <strncmp+0x20>
 800d0ee:	3901      	subs	r1, #1
 800d0f0:	1884      	adds	r4, r0, r2
 800d0f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d0f6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d0fa:	429a      	cmp	r2, r3
 800d0fc:	d103      	bne.n	800d106 <strncmp+0x1c>
 800d0fe:	42a0      	cmp	r0, r4
 800d100:	d001      	beq.n	800d106 <strncmp+0x1c>
 800d102:	2a00      	cmp	r2, #0
 800d104:	d1f5      	bne.n	800d0f2 <strncmp+0x8>
 800d106:	1ad0      	subs	r0, r2, r3
 800d108:	bd10      	pop	{r4, pc}
 800d10a:	4610      	mov	r0, r2
 800d10c:	e7fc      	b.n	800d108 <strncmp+0x1e>
	...

0800d110 <strtok>:
 800d110:	4b16      	ldr	r3, [pc, #88]	@ (800d16c <strtok+0x5c>)
 800d112:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d116:	681f      	ldr	r7, [r3, #0]
 800d118:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800d11a:	4605      	mov	r5, r0
 800d11c:	460e      	mov	r6, r1
 800d11e:	b9ec      	cbnz	r4, 800d15c <strtok+0x4c>
 800d120:	2050      	movs	r0, #80	@ 0x50
 800d122:	f000 fc7f 	bl	800da24 <malloc>
 800d126:	4602      	mov	r2, r0
 800d128:	6478      	str	r0, [r7, #68]	@ 0x44
 800d12a:	b920      	cbnz	r0, 800d136 <strtok+0x26>
 800d12c:	4b10      	ldr	r3, [pc, #64]	@ (800d170 <strtok+0x60>)
 800d12e:	4811      	ldr	r0, [pc, #68]	@ (800d174 <strtok+0x64>)
 800d130:	215b      	movs	r1, #91	@ 0x5b
 800d132:	f000 f8d5 	bl	800d2e0 <__assert_func>
 800d136:	e9c0 4400 	strd	r4, r4, [r0]
 800d13a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800d13e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800d142:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800d146:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800d14a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800d14e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800d152:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800d156:	6184      	str	r4, [r0, #24]
 800d158:	7704      	strb	r4, [r0, #28]
 800d15a:	6244      	str	r4, [r0, #36]	@ 0x24
 800d15c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d15e:	4631      	mov	r1, r6
 800d160:	4628      	mov	r0, r5
 800d162:	2301      	movs	r3, #1
 800d164:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d168:	f000 b806 	b.w	800d178 <__strtok_r>
 800d16c:	20000274 	.word	0x20000274
 800d170:	0800f0f2 	.word	0x0800f0f2
 800d174:	0800f109 	.word	0x0800f109

0800d178 <__strtok_r>:
 800d178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d17a:	4604      	mov	r4, r0
 800d17c:	b908      	cbnz	r0, 800d182 <__strtok_r+0xa>
 800d17e:	6814      	ldr	r4, [r2, #0]
 800d180:	b144      	cbz	r4, 800d194 <__strtok_r+0x1c>
 800d182:	4620      	mov	r0, r4
 800d184:	f814 5b01 	ldrb.w	r5, [r4], #1
 800d188:	460f      	mov	r7, r1
 800d18a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800d18e:	b91e      	cbnz	r6, 800d198 <__strtok_r+0x20>
 800d190:	b965      	cbnz	r5, 800d1ac <__strtok_r+0x34>
 800d192:	6015      	str	r5, [r2, #0]
 800d194:	2000      	movs	r0, #0
 800d196:	e005      	b.n	800d1a4 <__strtok_r+0x2c>
 800d198:	42b5      	cmp	r5, r6
 800d19a:	d1f6      	bne.n	800d18a <__strtok_r+0x12>
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d1f0      	bne.n	800d182 <__strtok_r+0xa>
 800d1a0:	6014      	str	r4, [r2, #0]
 800d1a2:	7003      	strb	r3, [r0, #0]
 800d1a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1a6:	461c      	mov	r4, r3
 800d1a8:	e00c      	b.n	800d1c4 <__strtok_r+0x4c>
 800d1aa:	b91d      	cbnz	r5, 800d1b4 <__strtok_r+0x3c>
 800d1ac:	4627      	mov	r7, r4
 800d1ae:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d1b2:	460e      	mov	r6, r1
 800d1b4:	f816 5b01 	ldrb.w	r5, [r6], #1
 800d1b8:	42ab      	cmp	r3, r5
 800d1ba:	d1f6      	bne.n	800d1aa <__strtok_r+0x32>
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d0f2      	beq.n	800d1a6 <__strtok_r+0x2e>
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	703b      	strb	r3, [r7, #0]
 800d1c4:	6014      	str	r4, [r2, #0]
 800d1c6:	e7ed      	b.n	800d1a4 <__strtok_r+0x2c>

0800d1c8 <_close_r>:
 800d1c8:	b538      	push	{r3, r4, r5, lr}
 800d1ca:	4d06      	ldr	r5, [pc, #24]	@ (800d1e4 <_close_r+0x1c>)
 800d1cc:	2300      	movs	r3, #0
 800d1ce:	4604      	mov	r4, r0
 800d1d0:	4608      	mov	r0, r1
 800d1d2:	602b      	str	r3, [r5, #0]
 800d1d4:	f7f5 ff62 	bl	800309c <_close>
 800d1d8:	1c43      	adds	r3, r0, #1
 800d1da:	d102      	bne.n	800d1e2 <_close_r+0x1a>
 800d1dc:	682b      	ldr	r3, [r5, #0]
 800d1de:	b103      	cbz	r3, 800d1e2 <_close_r+0x1a>
 800d1e0:	6023      	str	r3, [r4, #0]
 800d1e2:	bd38      	pop	{r3, r4, r5, pc}
 800d1e4:	200022c4 	.word	0x200022c4

0800d1e8 <_lseek_r>:
 800d1e8:	b538      	push	{r3, r4, r5, lr}
 800d1ea:	4d07      	ldr	r5, [pc, #28]	@ (800d208 <_lseek_r+0x20>)
 800d1ec:	4604      	mov	r4, r0
 800d1ee:	4608      	mov	r0, r1
 800d1f0:	4611      	mov	r1, r2
 800d1f2:	2200      	movs	r2, #0
 800d1f4:	602a      	str	r2, [r5, #0]
 800d1f6:	461a      	mov	r2, r3
 800d1f8:	f7f5 ff77 	bl	80030ea <_lseek>
 800d1fc:	1c43      	adds	r3, r0, #1
 800d1fe:	d102      	bne.n	800d206 <_lseek_r+0x1e>
 800d200:	682b      	ldr	r3, [r5, #0]
 800d202:	b103      	cbz	r3, 800d206 <_lseek_r+0x1e>
 800d204:	6023      	str	r3, [r4, #0]
 800d206:	bd38      	pop	{r3, r4, r5, pc}
 800d208:	200022c4 	.word	0x200022c4

0800d20c <_read_r>:
 800d20c:	b538      	push	{r3, r4, r5, lr}
 800d20e:	4d07      	ldr	r5, [pc, #28]	@ (800d22c <_read_r+0x20>)
 800d210:	4604      	mov	r4, r0
 800d212:	4608      	mov	r0, r1
 800d214:	4611      	mov	r1, r2
 800d216:	2200      	movs	r2, #0
 800d218:	602a      	str	r2, [r5, #0]
 800d21a:	461a      	mov	r2, r3
 800d21c:	f7f5 ff05 	bl	800302a <_read>
 800d220:	1c43      	adds	r3, r0, #1
 800d222:	d102      	bne.n	800d22a <_read_r+0x1e>
 800d224:	682b      	ldr	r3, [r5, #0]
 800d226:	b103      	cbz	r3, 800d22a <_read_r+0x1e>
 800d228:	6023      	str	r3, [r4, #0]
 800d22a:	bd38      	pop	{r3, r4, r5, pc}
 800d22c:	200022c4 	.word	0x200022c4

0800d230 <_write_r>:
 800d230:	b538      	push	{r3, r4, r5, lr}
 800d232:	4d07      	ldr	r5, [pc, #28]	@ (800d250 <_write_r+0x20>)
 800d234:	4604      	mov	r4, r0
 800d236:	4608      	mov	r0, r1
 800d238:	4611      	mov	r1, r2
 800d23a:	2200      	movs	r2, #0
 800d23c:	602a      	str	r2, [r5, #0]
 800d23e:	461a      	mov	r2, r3
 800d240:	f7f5 ff10 	bl	8003064 <_write>
 800d244:	1c43      	adds	r3, r0, #1
 800d246:	d102      	bne.n	800d24e <_write_r+0x1e>
 800d248:	682b      	ldr	r3, [r5, #0]
 800d24a:	b103      	cbz	r3, 800d24e <_write_r+0x1e>
 800d24c:	6023      	str	r3, [r4, #0]
 800d24e:	bd38      	pop	{r3, r4, r5, pc}
 800d250:	200022c4 	.word	0x200022c4

0800d254 <__errno>:
 800d254:	4b01      	ldr	r3, [pc, #4]	@ (800d25c <__errno+0x8>)
 800d256:	6818      	ldr	r0, [r3, #0]
 800d258:	4770      	bx	lr
 800d25a:	bf00      	nop
 800d25c:	20000274 	.word	0x20000274

0800d260 <__libc_init_array>:
 800d260:	b570      	push	{r4, r5, r6, lr}
 800d262:	4d0d      	ldr	r5, [pc, #52]	@ (800d298 <__libc_init_array+0x38>)
 800d264:	4c0d      	ldr	r4, [pc, #52]	@ (800d29c <__libc_init_array+0x3c>)
 800d266:	1b64      	subs	r4, r4, r5
 800d268:	10a4      	asrs	r4, r4, #2
 800d26a:	2600      	movs	r6, #0
 800d26c:	42a6      	cmp	r6, r4
 800d26e:	d109      	bne.n	800d284 <__libc_init_array+0x24>
 800d270:	4d0b      	ldr	r5, [pc, #44]	@ (800d2a0 <__libc_init_array+0x40>)
 800d272:	4c0c      	ldr	r4, [pc, #48]	@ (800d2a4 <__libc_init_array+0x44>)
 800d274:	f001 fe68 	bl	800ef48 <_init>
 800d278:	1b64      	subs	r4, r4, r5
 800d27a:	10a4      	asrs	r4, r4, #2
 800d27c:	2600      	movs	r6, #0
 800d27e:	42a6      	cmp	r6, r4
 800d280:	d105      	bne.n	800d28e <__libc_init_array+0x2e>
 800d282:	bd70      	pop	{r4, r5, r6, pc}
 800d284:	f855 3b04 	ldr.w	r3, [r5], #4
 800d288:	4798      	blx	r3
 800d28a:	3601      	adds	r6, #1
 800d28c:	e7ee      	b.n	800d26c <__libc_init_array+0xc>
 800d28e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d292:	4798      	blx	r3
 800d294:	3601      	adds	r6, #1
 800d296:	e7f2      	b.n	800d27e <__libc_init_array+0x1e>
 800d298:	0800f500 	.word	0x0800f500
 800d29c:	0800f500 	.word	0x0800f500
 800d2a0:	0800f500 	.word	0x0800f500
 800d2a4:	0800f504 	.word	0x0800f504

0800d2a8 <__retarget_lock_init_recursive>:
 800d2a8:	4770      	bx	lr

0800d2aa <__retarget_lock_acquire_recursive>:
 800d2aa:	4770      	bx	lr

0800d2ac <__retarget_lock_release_recursive>:
 800d2ac:	4770      	bx	lr

0800d2ae <memcpy>:
 800d2ae:	440a      	add	r2, r1
 800d2b0:	4291      	cmp	r1, r2
 800d2b2:	f100 33ff 	add.w	r3, r0, #4294967295
 800d2b6:	d100      	bne.n	800d2ba <memcpy+0xc>
 800d2b8:	4770      	bx	lr
 800d2ba:	b510      	push	{r4, lr}
 800d2bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d2c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d2c4:	4291      	cmp	r1, r2
 800d2c6:	d1f9      	bne.n	800d2bc <memcpy+0xe>
 800d2c8:	bd10      	pop	{r4, pc}
 800d2ca:	0000      	movs	r0, r0
 800d2cc:	0000      	movs	r0, r0
	...

0800d2d0 <nan>:
 800d2d0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d2d8 <nan+0x8>
 800d2d4:	4770      	bx	lr
 800d2d6:	bf00      	nop
 800d2d8:	00000000 	.word	0x00000000
 800d2dc:	7ff80000 	.word	0x7ff80000

0800d2e0 <__assert_func>:
 800d2e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d2e2:	4614      	mov	r4, r2
 800d2e4:	461a      	mov	r2, r3
 800d2e6:	4b09      	ldr	r3, [pc, #36]	@ (800d30c <__assert_func+0x2c>)
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	4605      	mov	r5, r0
 800d2ec:	68d8      	ldr	r0, [r3, #12]
 800d2ee:	b14c      	cbz	r4, 800d304 <__assert_func+0x24>
 800d2f0:	4b07      	ldr	r3, [pc, #28]	@ (800d310 <__assert_func+0x30>)
 800d2f2:	9100      	str	r1, [sp, #0]
 800d2f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d2f8:	4906      	ldr	r1, [pc, #24]	@ (800d314 <__assert_func+0x34>)
 800d2fa:	462b      	mov	r3, r5
 800d2fc:	f001 f9be 	bl	800e67c <fiprintf>
 800d300:	f001 f9de 	bl	800e6c0 <abort>
 800d304:	4b04      	ldr	r3, [pc, #16]	@ (800d318 <__assert_func+0x38>)
 800d306:	461c      	mov	r4, r3
 800d308:	e7f3      	b.n	800d2f2 <__assert_func+0x12>
 800d30a:	bf00      	nop
 800d30c:	20000274 	.word	0x20000274
 800d310:	0800f16b 	.word	0x0800f16b
 800d314:	0800f178 	.word	0x0800f178
 800d318:	0800f1a6 	.word	0x0800f1a6

0800d31c <_free_r>:
 800d31c:	b538      	push	{r3, r4, r5, lr}
 800d31e:	4605      	mov	r5, r0
 800d320:	2900      	cmp	r1, #0
 800d322:	d041      	beq.n	800d3a8 <_free_r+0x8c>
 800d324:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d328:	1f0c      	subs	r4, r1, #4
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	bfb8      	it	lt
 800d32e:	18e4      	addlt	r4, r4, r3
 800d330:	f000 fc34 	bl	800db9c <__malloc_lock>
 800d334:	4a1d      	ldr	r2, [pc, #116]	@ (800d3ac <_free_r+0x90>)
 800d336:	6813      	ldr	r3, [r2, #0]
 800d338:	b933      	cbnz	r3, 800d348 <_free_r+0x2c>
 800d33a:	6063      	str	r3, [r4, #4]
 800d33c:	6014      	str	r4, [r2, #0]
 800d33e:	4628      	mov	r0, r5
 800d340:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d344:	f000 bc30 	b.w	800dba8 <__malloc_unlock>
 800d348:	42a3      	cmp	r3, r4
 800d34a:	d908      	bls.n	800d35e <_free_r+0x42>
 800d34c:	6820      	ldr	r0, [r4, #0]
 800d34e:	1821      	adds	r1, r4, r0
 800d350:	428b      	cmp	r3, r1
 800d352:	bf01      	itttt	eq
 800d354:	6819      	ldreq	r1, [r3, #0]
 800d356:	685b      	ldreq	r3, [r3, #4]
 800d358:	1809      	addeq	r1, r1, r0
 800d35a:	6021      	streq	r1, [r4, #0]
 800d35c:	e7ed      	b.n	800d33a <_free_r+0x1e>
 800d35e:	461a      	mov	r2, r3
 800d360:	685b      	ldr	r3, [r3, #4]
 800d362:	b10b      	cbz	r3, 800d368 <_free_r+0x4c>
 800d364:	42a3      	cmp	r3, r4
 800d366:	d9fa      	bls.n	800d35e <_free_r+0x42>
 800d368:	6811      	ldr	r1, [r2, #0]
 800d36a:	1850      	adds	r0, r2, r1
 800d36c:	42a0      	cmp	r0, r4
 800d36e:	d10b      	bne.n	800d388 <_free_r+0x6c>
 800d370:	6820      	ldr	r0, [r4, #0]
 800d372:	4401      	add	r1, r0
 800d374:	1850      	adds	r0, r2, r1
 800d376:	4283      	cmp	r3, r0
 800d378:	6011      	str	r1, [r2, #0]
 800d37a:	d1e0      	bne.n	800d33e <_free_r+0x22>
 800d37c:	6818      	ldr	r0, [r3, #0]
 800d37e:	685b      	ldr	r3, [r3, #4]
 800d380:	6053      	str	r3, [r2, #4]
 800d382:	4408      	add	r0, r1
 800d384:	6010      	str	r0, [r2, #0]
 800d386:	e7da      	b.n	800d33e <_free_r+0x22>
 800d388:	d902      	bls.n	800d390 <_free_r+0x74>
 800d38a:	230c      	movs	r3, #12
 800d38c:	602b      	str	r3, [r5, #0]
 800d38e:	e7d6      	b.n	800d33e <_free_r+0x22>
 800d390:	6820      	ldr	r0, [r4, #0]
 800d392:	1821      	adds	r1, r4, r0
 800d394:	428b      	cmp	r3, r1
 800d396:	bf04      	itt	eq
 800d398:	6819      	ldreq	r1, [r3, #0]
 800d39a:	685b      	ldreq	r3, [r3, #4]
 800d39c:	6063      	str	r3, [r4, #4]
 800d39e:	bf04      	itt	eq
 800d3a0:	1809      	addeq	r1, r1, r0
 800d3a2:	6021      	streq	r1, [r4, #0]
 800d3a4:	6054      	str	r4, [r2, #4]
 800d3a6:	e7ca      	b.n	800d33e <_free_r+0x22>
 800d3a8:	bd38      	pop	{r3, r4, r5, pc}
 800d3aa:	bf00      	nop
 800d3ac:	200022d0 	.word	0x200022d0

0800d3b0 <rshift>:
 800d3b0:	6903      	ldr	r3, [r0, #16]
 800d3b2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d3b6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d3ba:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d3be:	f100 0414 	add.w	r4, r0, #20
 800d3c2:	dd45      	ble.n	800d450 <rshift+0xa0>
 800d3c4:	f011 011f 	ands.w	r1, r1, #31
 800d3c8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d3cc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d3d0:	d10c      	bne.n	800d3ec <rshift+0x3c>
 800d3d2:	f100 0710 	add.w	r7, r0, #16
 800d3d6:	4629      	mov	r1, r5
 800d3d8:	42b1      	cmp	r1, r6
 800d3da:	d334      	bcc.n	800d446 <rshift+0x96>
 800d3dc:	1a9b      	subs	r3, r3, r2
 800d3de:	009b      	lsls	r3, r3, #2
 800d3e0:	1eea      	subs	r2, r5, #3
 800d3e2:	4296      	cmp	r6, r2
 800d3e4:	bf38      	it	cc
 800d3e6:	2300      	movcc	r3, #0
 800d3e8:	4423      	add	r3, r4
 800d3ea:	e015      	b.n	800d418 <rshift+0x68>
 800d3ec:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d3f0:	f1c1 0820 	rsb	r8, r1, #32
 800d3f4:	40cf      	lsrs	r7, r1
 800d3f6:	f105 0e04 	add.w	lr, r5, #4
 800d3fa:	46a1      	mov	r9, r4
 800d3fc:	4576      	cmp	r6, lr
 800d3fe:	46f4      	mov	ip, lr
 800d400:	d815      	bhi.n	800d42e <rshift+0x7e>
 800d402:	1a9a      	subs	r2, r3, r2
 800d404:	0092      	lsls	r2, r2, #2
 800d406:	3a04      	subs	r2, #4
 800d408:	3501      	adds	r5, #1
 800d40a:	42ae      	cmp	r6, r5
 800d40c:	bf38      	it	cc
 800d40e:	2200      	movcc	r2, #0
 800d410:	18a3      	adds	r3, r4, r2
 800d412:	50a7      	str	r7, [r4, r2]
 800d414:	b107      	cbz	r7, 800d418 <rshift+0x68>
 800d416:	3304      	adds	r3, #4
 800d418:	1b1a      	subs	r2, r3, r4
 800d41a:	42a3      	cmp	r3, r4
 800d41c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d420:	bf08      	it	eq
 800d422:	2300      	moveq	r3, #0
 800d424:	6102      	str	r2, [r0, #16]
 800d426:	bf08      	it	eq
 800d428:	6143      	streq	r3, [r0, #20]
 800d42a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d42e:	f8dc c000 	ldr.w	ip, [ip]
 800d432:	fa0c fc08 	lsl.w	ip, ip, r8
 800d436:	ea4c 0707 	orr.w	r7, ip, r7
 800d43a:	f849 7b04 	str.w	r7, [r9], #4
 800d43e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d442:	40cf      	lsrs	r7, r1
 800d444:	e7da      	b.n	800d3fc <rshift+0x4c>
 800d446:	f851 cb04 	ldr.w	ip, [r1], #4
 800d44a:	f847 cf04 	str.w	ip, [r7, #4]!
 800d44e:	e7c3      	b.n	800d3d8 <rshift+0x28>
 800d450:	4623      	mov	r3, r4
 800d452:	e7e1      	b.n	800d418 <rshift+0x68>

0800d454 <__hexdig_fun>:
 800d454:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d458:	2b09      	cmp	r3, #9
 800d45a:	d802      	bhi.n	800d462 <__hexdig_fun+0xe>
 800d45c:	3820      	subs	r0, #32
 800d45e:	b2c0      	uxtb	r0, r0
 800d460:	4770      	bx	lr
 800d462:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d466:	2b05      	cmp	r3, #5
 800d468:	d801      	bhi.n	800d46e <__hexdig_fun+0x1a>
 800d46a:	3847      	subs	r0, #71	@ 0x47
 800d46c:	e7f7      	b.n	800d45e <__hexdig_fun+0xa>
 800d46e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d472:	2b05      	cmp	r3, #5
 800d474:	d801      	bhi.n	800d47a <__hexdig_fun+0x26>
 800d476:	3827      	subs	r0, #39	@ 0x27
 800d478:	e7f1      	b.n	800d45e <__hexdig_fun+0xa>
 800d47a:	2000      	movs	r0, #0
 800d47c:	4770      	bx	lr
	...

0800d480 <__gethex>:
 800d480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d484:	b085      	sub	sp, #20
 800d486:	468a      	mov	sl, r1
 800d488:	9302      	str	r3, [sp, #8]
 800d48a:	680b      	ldr	r3, [r1, #0]
 800d48c:	9001      	str	r0, [sp, #4]
 800d48e:	4690      	mov	r8, r2
 800d490:	1c9c      	adds	r4, r3, #2
 800d492:	46a1      	mov	r9, r4
 800d494:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d498:	2830      	cmp	r0, #48	@ 0x30
 800d49a:	d0fa      	beq.n	800d492 <__gethex+0x12>
 800d49c:	eba9 0303 	sub.w	r3, r9, r3
 800d4a0:	f1a3 0b02 	sub.w	fp, r3, #2
 800d4a4:	f7ff ffd6 	bl	800d454 <__hexdig_fun>
 800d4a8:	4605      	mov	r5, r0
 800d4aa:	2800      	cmp	r0, #0
 800d4ac:	d168      	bne.n	800d580 <__gethex+0x100>
 800d4ae:	49a0      	ldr	r1, [pc, #640]	@ (800d730 <__gethex+0x2b0>)
 800d4b0:	2201      	movs	r2, #1
 800d4b2:	4648      	mov	r0, r9
 800d4b4:	f7ff fe19 	bl	800d0ea <strncmp>
 800d4b8:	4607      	mov	r7, r0
 800d4ba:	2800      	cmp	r0, #0
 800d4bc:	d167      	bne.n	800d58e <__gethex+0x10e>
 800d4be:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d4c2:	4626      	mov	r6, r4
 800d4c4:	f7ff ffc6 	bl	800d454 <__hexdig_fun>
 800d4c8:	2800      	cmp	r0, #0
 800d4ca:	d062      	beq.n	800d592 <__gethex+0x112>
 800d4cc:	4623      	mov	r3, r4
 800d4ce:	7818      	ldrb	r0, [r3, #0]
 800d4d0:	2830      	cmp	r0, #48	@ 0x30
 800d4d2:	4699      	mov	r9, r3
 800d4d4:	f103 0301 	add.w	r3, r3, #1
 800d4d8:	d0f9      	beq.n	800d4ce <__gethex+0x4e>
 800d4da:	f7ff ffbb 	bl	800d454 <__hexdig_fun>
 800d4de:	fab0 f580 	clz	r5, r0
 800d4e2:	096d      	lsrs	r5, r5, #5
 800d4e4:	f04f 0b01 	mov.w	fp, #1
 800d4e8:	464a      	mov	r2, r9
 800d4ea:	4616      	mov	r6, r2
 800d4ec:	3201      	adds	r2, #1
 800d4ee:	7830      	ldrb	r0, [r6, #0]
 800d4f0:	f7ff ffb0 	bl	800d454 <__hexdig_fun>
 800d4f4:	2800      	cmp	r0, #0
 800d4f6:	d1f8      	bne.n	800d4ea <__gethex+0x6a>
 800d4f8:	498d      	ldr	r1, [pc, #564]	@ (800d730 <__gethex+0x2b0>)
 800d4fa:	2201      	movs	r2, #1
 800d4fc:	4630      	mov	r0, r6
 800d4fe:	f7ff fdf4 	bl	800d0ea <strncmp>
 800d502:	2800      	cmp	r0, #0
 800d504:	d13f      	bne.n	800d586 <__gethex+0x106>
 800d506:	b944      	cbnz	r4, 800d51a <__gethex+0x9a>
 800d508:	1c74      	adds	r4, r6, #1
 800d50a:	4622      	mov	r2, r4
 800d50c:	4616      	mov	r6, r2
 800d50e:	3201      	adds	r2, #1
 800d510:	7830      	ldrb	r0, [r6, #0]
 800d512:	f7ff ff9f 	bl	800d454 <__hexdig_fun>
 800d516:	2800      	cmp	r0, #0
 800d518:	d1f8      	bne.n	800d50c <__gethex+0x8c>
 800d51a:	1ba4      	subs	r4, r4, r6
 800d51c:	00a7      	lsls	r7, r4, #2
 800d51e:	7833      	ldrb	r3, [r6, #0]
 800d520:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d524:	2b50      	cmp	r3, #80	@ 0x50
 800d526:	d13e      	bne.n	800d5a6 <__gethex+0x126>
 800d528:	7873      	ldrb	r3, [r6, #1]
 800d52a:	2b2b      	cmp	r3, #43	@ 0x2b
 800d52c:	d033      	beq.n	800d596 <__gethex+0x116>
 800d52e:	2b2d      	cmp	r3, #45	@ 0x2d
 800d530:	d034      	beq.n	800d59c <__gethex+0x11c>
 800d532:	1c71      	adds	r1, r6, #1
 800d534:	2400      	movs	r4, #0
 800d536:	7808      	ldrb	r0, [r1, #0]
 800d538:	f7ff ff8c 	bl	800d454 <__hexdig_fun>
 800d53c:	1e43      	subs	r3, r0, #1
 800d53e:	b2db      	uxtb	r3, r3
 800d540:	2b18      	cmp	r3, #24
 800d542:	d830      	bhi.n	800d5a6 <__gethex+0x126>
 800d544:	f1a0 0210 	sub.w	r2, r0, #16
 800d548:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d54c:	f7ff ff82 	bl	800d454 <__hexdig_fun>
 800d550:	f100 3cff 	add.w	ip, r0, #4294967295
 800d554:	fa5f fc8c 	uxtb.w	ip, ip
 800d558:	f1bc 0f18 	cmp.w	ip, #24
 800d55c:	f04f 030a 	mov.w	r3, #10
 800d560:	d91e      	bls.n	800d5a0 <__gethex+0x120>
 800d562:	b104      	cbz	r4, 800d566 <__gethex+0xe6>
 800d564:	4252      	negs	r2, r2
 800d566:	4417      	add	r7, r2
 800d568:	f8ca 1000 	str.w	r1, [sl]
 800d56c:	b1ed      	cbz	r5, 800d5aa <__gethex+0x12a>
 800d56e:	f1bb 0f00 	cmp.w	fp, #0
 800d572:	bf0c      	ite	eq
 800d574:	2506      	moveq	r5, #6
 800d576:	2500      	movne	r5, #0
 800d578:	4628      	mov	r0, r5
 800d57a:	b005      	add	sp, #20
 800d57c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d580:	2500      	movs	r5, #0
 800d582:	462c      	mov	r4, r5
 800d584:	e7b0      	b.n	800d4e8 <__gethex+0x68>
 800d586:	2c00      	cmp	r4, #0
 800d588:	d1c7      	bne.n	800d51a <__gethex+0x9a>
 800d58a:	4627      	mov	r7, r4
 800d58c:	e7c7      	b.n	800d51e <__gethex+0x9e>
 800d58e:	464e      	mov	r6, r9
 800d590:	462f      	mov	r7, r5
 800d592:	2501      	movs	r5, #1
 800d594:	e7c3      	b.n	800d51e <__gethex+0x9e>
 800d596:	2400      	movs	r4, #0
 800d598:	1cb1      	adds	r1, r6, #2
 800d59a:	e7cc      	b.n	800d536 <__gethex+0xb6>
 800d59c:	2401      	movs	r4, #1
 800d59e:	e7fb      	b.n	800d598 <__gethex+0x118>
 800d5a0:	fb03 0002 	mla	r0, r3, r2, r0
 800d5a4:	e7ce      	b.n	800d544 <__gethex+0xc4>
 800d5a6:	4631      	mov	r1, r6
 800d5a8:	e7de      	b.n	800d568 <__gethex+0xe8>
 800d5aa:	eba6 0309 	sub.w	r3, r6, r9
 800d5ae:	3b01      	subs	r3, #1
 800d5b0:	4629      	mov	r1, r5
 800d5b2:	2b07      	cmp	r3, #7
 800d5b4:	dc0a      	bgt.n	800d5cc <__gethex+0x14c>
 800d5b6:	9801      	ldr	r0, [sp, #4]
 800d5b8:	f000 fafc 	bl	800dbb4 <_Balloc>
 800d5bc:	4604      	mov	r4, r0
 800d5be:	b940      	cbnz	r0, 800d5d2 <__gethex+0x152>
 800d5c0:	4b5c      	ldr	r3, [pc, #368]	@ (800d734 <__gethex+0x2b4>)
 800d5c2:	4602      	mov	r2, r0
 800d5c4:	21e4      	movs	r1, #228	@ 0xe4
 800d5c6:	485c      	ldr	r0, [pc, #368]	@ (800d738 <__gethex+0x2b8>)
 800d5c8:	f7ff fe8a 	bl	800d2e0 <__assert_func>
 800d5cc:	3101      	adds	r1, #1
 800d5ce:	105b      	asrs	r3, r3, #1
 800d5d0:	e7ef      	b.n	800d5b2 <__gethex+0x132>
 800d5d2:	f100 0a14 	add.w	sl, r0, #20
 800d5d6:	2300      	movs	r3, #0
 800d5d8:	4655      	mov	r5, sl
 800d5da:	469b      	mov	fp, r3
 800d5dc:	45b1      	cmp	r9, r6
 800d5de:	d337      	bcc.n	800d650 <__gethex+0x1d0>
 800d5e0:	f845 bb04 	str.w	fp, [r5], #4
 800d5e4:	eba5 050a 	sub.w	r5, r5, sl
 800d5e8:	10ad      	asrs	r5, r5, #2
 800d5ea:	6125      	str	r5, [r4, #16]
 800d5ec:	4658      	mov	r0, fp
 800d5ee:	f000 fbd3 	bl	800dd98 <__hi0bits>
 800d5f2:	016d      	lsls	r5, r5, #5
 800d5f4:	f8d8 6000 	ldr.w	r6, [r8]
 800d5f8:	1a2d      	subs	r5, r5, r0
 800d5fa:	42b5      	cmp	r5, r6
 800d5fc:	dd54      	ble.n	800d6a8 <__gethex+0x228>
 800d5fe:	1bad      	subs	r5, r5, r6
 800d600:	4629      	mov	r1, r5
 800d602:	4620      	mov	r0, r4
 800d604:	f000 ff5f 	bl	800e4c6 <__any_on>
 800d608:	4681      	mov	r9, r0
 800d60a:	b178      	cbz	r0, 800d62c <__gethex+0x1ac>
 800d60c:	1e6b      	subs	r3, r5, #1
 800d60e:	1159      	asrs	r1, r3, #5
 800d610:	f003 021f 	and.w	r2, r3, #31
 800d614:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d618:	f04f 0901 	mov.w	r9, #1
 800d61c:	fa09 f202 	lsl.w	r2, r9, r2
 800d620:	420a      	tst	r2, r1
 800d622:	d003      	beq.n	800d62c <__gethex+0x1ac>
 800d624:	454b      	cmp	r3, r9
 800d626:	dc36      	bgt.n	800d696 <__gethex+0x216>
 800d628:	f04f 0902 	mov.w	r9, #2
 800d62c:	4629      	mov	r1, r5
 800d62e:	4620      	mov	r0, r4
 800d630:	f7ff febe 	bl	800d3b0 <rshift>
 800d634:	442f      	add	r7, r5
 800d636:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d63a:	42bb      	cmp	r3, r7
 800d63c:	da42      	bge.n	800d6c4 <__gethex+0x244>
 800d63e:	9801      	ldr	r0, [sp, #4]
 800d640:	4621      	mov	r1, r4
 800d642:	f000 faf7 	bl	800dc34 <_Bfree>
 800d646:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d648:	2300      	movs	r3, #0
 800d64a:	6013      	str	r3, [r2, #0]
 800d64c:	25a3      	movs	r5, #163	@ 0xa3
 800d64e:	e793      	b.n	800d578 <__gethex+0xf8>
 800d650:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d654:	2a2e      	cmp	r2, #46	@ 0x2e
 800d656:	d012      	beq.n	800d67e <__gethex+0x1fe>
 800d658:	2b20      	cmp	r3, #32
 800d65a:	d104      	bne.n	800d666 <__gethex+0x1e6>
 800d65c:	f845 bb04 	str.w	fp, [r5], #4
 800d660:	f04f 0b00 	mov.w	fp, #0
 800d664:	465b      	mov	r3, fp
 800d666:	7830      	ldrb	r0, [r6, #0]
 800d668:	9303      	str	r3, [sp, #12]
 800d66a:	f7ff fef3 	bl	800d454 <__hexdig_fun>
 800d66e:	9b03      	ldr	r3, [sp, #12]
 800d670:	f000 000f 	and.w	r0, r0, #15
 800d674:	4098      	lsls	r0, r3
 800d676:	ea4b 0b00 	orr.w	fp, fp, r0
 800d67a:	3304      	adds	r3, #4
 800d67c:	e7ae      	b.n	800d5dc <__gethex+0x15c>
 800d67e:	45b1      	cmp	r9, r6
 800d680:	d8ea      	bhi.n	800d658 <__gethex+0x1d8>
 800d682:	492b      	ldr	r1, [pc, #172]	@ (800d730 <__gethex+0x2b0>)
 800d684:	9303      	str	r3, [sp, #12]
 800d686:	2201      	movs	r2, #1
 800d688:	4630      	mov	r0, r6
 800d68a:	f7ff fd2e 	bl	800d0ea <strncmp>
 800d68e:	9b03      	ldr	r3, [sp, #12]
 800d690:	2800      	cmp	r0, #0
 800d692:	d1e1      	bne.n	800d658 <__gethex+0x1d8>
 800d694:	e7a2      	b.n	800d5dc <__gethex+0x15c>
 800d696:	1ea9      	subs	r1, r5, #2
 800d698:	4620      	mov	r0, r4
 800d69a:	f000 ff14 	bl	800e4c6 <__any_on>
 800d69e:	2800      	cmp	r0, #0
 800d6a0:	d0c2      	beq.n	800d628 <__gethex+0x1a8>
 800d6a2:	f04f 0903 	mov.w	r9, #3
 800d6a6:	e7c1      	b.n	800d62c <__gethex+0x1ac>
 800d6a8:	da09      	bge.n	800d6be <__gethex+0x23e>
 800d6aa:	1b75      	subs	r5, r6, r5
 800d6ac:	4621      	mov	r1, r4
 800d6ae:	9801      	ldr	r0, [sp, #4]
 800d6b0:	462a      	mov	r2, r5
 800d6b2:	f000 fccf 	bl	800e054 <__lshift>
 800d6b6:	1b7f      	subs	r7, r7, r5
 800d6b8:	4604      	mov	r4, r0
 800d6ba:	f100 0a14 	add.w	sl, r0, #20
 800d6be:	f04f 0900 	mov.w	r9, #0
 800d6c2:	e7b8      	b.n	800d636 <__gethex+0x1b6>
 800d6c4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d6c8:	42bd      	cmp	r5, r7
 800d6ca:	dd6f      	ble.n	800d7ac <__gethex+0x32c>
 800d6cc:	1bed      	subs	r5, r5, r7
 800d6ce:	42ae      	cmp	r6, r5
 800d6d0:	dc34      	bgt.n	800d73c <__gethex+0x2bc>
 800d6d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d6d6:	2b02      	cmp	r3, #2
 800d6d8:	d022      	beq.n	800d720 <__gethex+0x2a0>
 800d6da:	2b03      	cmp	r3, #3
 800d6dc:	d024      	beq.n	800d728 <__gethex+0x2a8>
 800d6de:	2b01      	cmp	r3, #1
 800d6e0:	d115      	bne.n	800d70e <__gethex+0x28e>
 800d6e2:	42ae      	cmp	r6, r5
 800d6e4:	d113      	bne.n	800d70e <__gethex+0x28e>
 800d6e6:	2e01      	cmp	r6, #1
 800d6e8:	d10b      	bne.n	800d702 <__gethex+0x282>
 800d6ea:	9a02      	ldr	r2, [sp, #8]
 800d6ec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d6f0:	6013      	str	r3, [r2, #0]
 800d6f2:	2301      	movs	r3, #1
 800d6f4:	6123      	str	r3, [r4, #16]
 800d6f6:	f8ca 3000 	str.w	r3, [sl]
 800d6fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d6fc:	2562      	movs	r5, #98	@ 0x62
 800d6fe:	601c      	str	r4, [r3, #0]
 800d700:	e73a      	b.n	800d578 <__gethex+0xf8>
 800d702:	1e71      	subs	r1, r6, #1
 800d704:	4620      	mov	r0, r4
 800d706:	f000 fede 	bl	800e4c6 <__any_on>
 800d70a:	2800      	cmp	r0, #0
 800d70c:	d1ed      	bne.n	800d6ea <__gethex+0x26a>
 800d70e:	9801      	ldr	r0, [sp, #4]
 800d710:	4621      	mov	r1, r4
 800d712:	f000 fa8f 	bl	800dc34 <_Bfree>
 800d716:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d718:	2300      	movs	r3, #0
 800d71a:	6013      	str	r3, [r2, #0]
 800d71c:	2550      	movs	r5, #80	@ 0x50
 800d71e:	e72b      	b.n	800d578 <__gethex+0xf8>
 800d720:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d722:	2b00      	cmp	r3, #0
 800d724:	d1f3      	bne.n	800d70e <__gethex+0x28e>
 800d726:	e7e0      	b.n	800d6ea <__gethex+0x26a>
 800d728:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d1dd      	bne.n	800d6ea <__gethex+0x26a>
 800d72e:	e7ee      	b.n	800d70e <__gethex+0x28e>
 800d730:	0800f0e4 	.word	0x0800f0e4
 800d734:	0800f1a7 	.word	0x0800f1a7
 800d738:	0800f1b8 	.word	0x0800f1b8
 800d73c:	1e6f      	subs	r7, r5, #1
 800d73e:	f1b9 0f00 	cmp.w	r9, #0
 800d742:	d130      	bne.n	800d7a6 <__gethex+0x326>
 800d744:	b127      	cbz	r7, 800d750 <__gethex+0x2d0>
 800d746:	4639      	mov	r1, r7
 800d748:	4620      	mov	r0, r4
 800d74a:	f000 febc 	bl	800e4c6 <__any_on>
 800d74e:	4681      	mov	r9, r0
 800d750:	117a      	asrs	r2, r7, #5
 800d752:	2301      	movs	r3, #1
 800d754:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d758:	f007 071f 	and.w	r7, r7, #31
 800d75c:	40bb      	lsls	r3, r7
 800d75e:	4213      	tst	r3, r2
 800d760:	4629      	mov	r1, r5
 800d762:	4620      	mov	r0, r4
 800d764:	bf18      	it	ne
 800d766:	f049 0902 	orrne.w	r9, r9, #2
 800d76a:	f7ff fe21 	bl	800d3b0 <rshift>
 800d76e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d772:	1b76      	subs	r6, r6, r5
 800d774:	2502      	movs	r5, #2
 800d776:	f1b9 0f00 	cmp.w	r9, #0
 800d77a:	d047      	beq.n	800d80c <__gethex+0x38c>
 800d77c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d780:	2b02      	cmp	r3, #2
 800d782:	d015      	beq.n	800d7b0 <__gethex+0x330>
 800d784:	2b03      	cmp	r3, #3
 800d786:	d017      	beq.n	800d7b8 <__gethex+0x338>
 800d788:	2b01      	cmp	r3, #1
 800d78a:	d109      	bne.n	800d7a0 <__gethex+0x320>
 800d78c:	f019 0f02 	tst.w	r9, #2
 800d790:	d006      	beq.n	800d7a0 <__gethex+0x320>
 800d792:	f8da 3000 	ldr.w	r3, [sl]
 800d796:	ea49 0903 	orr.w	r9, r9, r3
 800d79a:	f019 0f01 	tst.w	r9, #1
 800d79e:	d10e      	bne.n	800d7be <__gethex+0x33e>
 800d7a0:	f045 0510 	orr.w	r5, r5, #16
 800d7a4:	e032      	b.n	800d80c <__gethex+0x38c>
 800d7a6:	f04f 0901 	mov.w	r9, #1
 800d7aa:	e7d1      	b.n	800d750 <__gethex+0x2d0>
 800d7ac:	2501      	movs	r5, #1
 800d7ae:	e7e2      	b.n	800d776 <__gethex+0x2f6>
 800d7b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7b2:	f1c3 0301 	rsb	r3, r3, #1
 800d7b6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d7b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d0f0      	beq.n	800d7a0 <__gethex+0x320>
 800d7be:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d7c2:	f104 0314 	add.w	r3, r4, #20
 800d7c6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d7ca:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d7ce:	f04f 0c00 	mov.w	ip, #0
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7d8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d7dc:	d01b      	beq.n	800d816 <__gethex+0x396>
 800d7de:	3201      	adds	r2, #1
 800d7e0:	6002      	str	r2, [r0, #0]
 800d7e2:	2d02      	cmp	r5, #2
 800d7e4:	f104 0314 	add.w	r3, r4, #20
 800d7e8:	d13c      	bne.n	800d864 <__gethex+0x3e4>
 800d7ea:	f8d8 2000 	ldr.w	r2, [r8]
 800d7ee:	3a01      	subs	r2, #1
 800d7f0:	42b2      	cmp	r2, r6
 800d7f2:	d109      	bne.n	800d808 <__gethex+0x388>
 800d7f4:	1171      	asrs	r1, r6, #5
 800d7f6:	2201      	movs	r2, #1
 800d7f8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d7fc:	f006 061f 	and.w	r6, r6, #31
 800d800:	fa02 f606 	lsl.w	r6, r2, r6
 800d804:	421e      	tst	r6, r3
 800d806:	d13a      	bne.n	800d87e <__gethex+0x3fe>
 800d808:	f045 0520 	orr.w	r5, r5, #32
 800d80c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d80e:	601c      	str	r4, [r3, #0]
 800d810:	9b02      	ldr	r3, [sp, #8]
 800d812:	601f      	str	r7, [r3, #0]
 800d814:	e6b0      	b.n	800d578 <__gethex+0xf8>
 800d816:	4299      	cmp	r1, r3
 800d818:	f843 cc04 	str.w	ip, [r3, #-4]
 800d81c:	d8d9      	bhi.n	800d7d2 <__gethex+0x352>
 800d81e:	68a3      	ldr	r3, [r4, #8]
 800d820:	459b      	cmp	fp, r3
 800d822:	db17      	blt.n	800d854 <__gethex+0x3d4>
 800d824:	6861      	ldr	r1, [r4, #4]
 800d826:	9801      	ldr	r0, [sp, #4]
 800d828:	3101      	adds	r1, #1
 800d82a:	f000 f9c3 	bl	800dbb4 <_Balloc>
 800d82e:	4681      	mov	r9, r0
 800d830:	b918      	cbnz	r0, 800d83a <__gethex+0x3ba>
 800d832:	4b1a      	ldr	r3, [pc, #104]	@ (800d89c <__gethex+0x41c>)
 800d834:	4602      	mov	r2, r0
 800d836:	2184      	movs	r1, #132	@ 0x84
 800d838:	e6c5      	b.n	800d5c6 <__gethex+0x146>
 800d83a:	6922      	ldr	r2, [r4, #16]
 800d83c:	3202      	adds	r2, #2
 800d83e:	f104 010c 	add.w	r1, r4, #12
 800d842:	0092      	lsls	r2, r2, #2
 800d844:	300c      	adds	r0, #12
 800d846:	f7ff fd32 	bl	800d2ae <memcpy>
 800d84a:	4621      	mov	r1, r4
 800d84c:	9801      	ldr	r0, [sp, #4]
 800d84e:	f000 f9f1 	bl	800dc34 <_Bfree>
 800d852:	464c      	mov	r4, r9
 800d854:	6923      	ldr	r3, [r4, #16]
 800d856:	1c5a      	adds	r2, r3, #1
 800d858:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d85c:	6122      	str	r2, [r4, #16]
 800d85e:	2201      	movs	r2, #1
 800d860:	615a      	str	r2, [r3, #20]
 800d862:	e7be      	b.n	800d7e2 <__gethex+0x362>
 800d864:	6922      	ldr	r2, [r4, #16]
 800d866:	455a      	cmp	r2, fp
 800d868:	dd0b      	ble.n	800d882 <__gethex+0x402>
 800d86a:	2101      	movs	r1, #1
 800d86c:	4620      	mov	r0, r4
 800d86e:	f7ff fd9f 	bl	800d3b0 <rshift>
 800d872:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d876:	3701      	adds	r7, #1
 800d878:	42bb      	cmp	r3, r7
 800d87a:	f6ff aee0 	blt.w	800d63e <__gethex+0x1be>
 800d87e:	2501      	movs	r5, #1
 800d880:	e7c2      	b.n	800d808 <__gethex+0x388>
 800d882:	f016 061f 	ands.w	r6, r6, #31
 800d886:	d0fa      	beq.n	800d87e <__gethex+0x3fe>
 800d888:	4453      	add	r3, sl
 800d88a:	f1c6 0620 	rsb	r6, r6, #32
 800d88e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d892:	f000 fa81 	bl	800dd98 <__hi0bits>
 800d896:	42b0      	cmp	r0, r6
 800d898:	dbe7      	blt.n	800d86a <__gethex+0x3ea>
 800d89a:	e7f0      	b.n	800d87e <__gethex+0x3fe>
 800d89c:	0800f1a7 	.word	0x0800f1a7

0800d8a0 <L_shift>:
 800d8a0:	f1c2 0208 	rsb	r2, r2, #8
 800d8a4:	0092      	lsls	r2, r2, #2
 800d8a6:	b570      	push	{r4, r5, r6, lr}
 800d8a8:	f1c2 0620 	rsb	r6, r2, #32
 800d8ac:	6843      	ldr	r3, [r0, #4]
 800d8ae:	6804      	ldr	r4, [r0, #0]
 800d8b0:	fa03 f506 	lsl.w	r5, r3, r6
 800d8b4:	432c      	orrs	r4, r5
 800d8b6:	40d3      	lsrs	r3, r2
 800d8b8:	6004      	str	r4, [r0, #0]
 800d8ba:	f840 3f04 	str.w	r3, [r0, #4]!
 800d8be:	4288      	cmp	r0, r1
 800d8c0:	d3f4      	bcc.n	800d8ac <L_shift+0xc>
 800d8c2:	bd70      	pop	{r4, r5, r6, pc}

0800d8c4 <__match>:
 800d8c4:	b530      	push	{r4, r5, lr}
 800d8c6:	6803      	ldr	r3, [r0, #0]
 800d8c8:	3301      	adds	r3, #1
 800d8ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d8ce:	b914      	cbnz	r4, 800d8d6 <__match+0x12>
 800d8d0:	6003      	str	r3, [r0, #0]
 800d8d2:	2001      	movs	r0, #1
 800d8d4:	bd30      	pop	{r4, r5, pc}
 800d8d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d8da:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d8de:	2d19      	cmp	r5, #25
 800d8e0:	bf98      	it	ls
 800d8e2:	3220      	addls	r2, #32
 800d8e4:	42a2      	cmp	r2, r4
 800d8e6:	d0f0      	beq.n	800d8ca <__match+0x6>
 800d8e8:	2000      	movs	r0, #0
 800d8ea:	e7f3      	b.n	800d8d4 <__match+0x10>

0800d8ec <__hexnan>:
 800d8ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8f0:	680b      	ldr	r3, [r1, #0]
 800d8f2:	6801      	ldr	r1, [r0, #0]
 800d8f4:	115e      	asrs	r6, r3, #5
 800d8f6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d8fa:	f013 031f 	ands.w	r3, r3, #31
 800d8fe:	b087      	sub	sp, #28
 800d900:	bf18      	it	ne
 800d902:	3604      	addne	r6, #4
 800d904:	2500      	movs	r5, #0
 800d906:	1f37      	subs	r7, r6, #4
 800d908:	4682      	mov	sl, r0
 800d90a:	4690      	mov	r8, r2
 800d90c:	9301      	str	r3, [sp, #4]
 800d90e:	f846 5c04 	str.w	r5, [r6, #-4]
 800d912:	46b9      	mov	r9, r7
 800d914:	463c      	mov	r4, r7
 800d916:	9502      	str	r5, [sp, #8]
 800d918:	46ab      	mov	fp, r5
 800d91a:	784a      	ldrb	r2, [r1, #1]
 800d91c:	1c4b      	adds	r3, r1, #1
 800d91e:	9303      	str	r3, [sp, #12]
 800d920:	b342      	cbz	r2, 800d974 <__hexnan+0x88>
 800d922:	4610      	mov	r0, r2
 800d924:	9105      	str	r1, [sp, #20]
 800d926:	9204      	str	r2, [sp, #16]
 800d928:	f7ff fd94 	bl	800d454 <__hexdig_fun>
 800d92c:	2800      	cmp	r0, #0
 800d92e:	d151      	bne.n	800d9d4 <__hexnan+0xe8>
 800d930:	9a04      	ldr	r2, [sp, #16]
 800d932:	9905      	ldr	r1, [sp, #20]
 800d934:	2a20      	cmp	r2, #32
 800d936:	d818      	bhi.n	800d96a <__hexnan+0x7e>
 800d938:	9b02      	ldr	r3, [sp, #8]
 800d93a:	459b      	cmp	fp, r3
 800d93c:	dd13      	ble.n	800d966 <__hexnan+0x7a>
 800d93e:	454c      	cmp	r4, r9
 800d940:	d206      	bcs.n	800d950 <__hexnan+0x64>
 800d942:	2d07      	cmp	r5, #7
 800d944:	dc04      	bgt.n	800d950 <__hexnan+0x64>
 800d946:	462a      	mov	r2, r5
 800d948:	4649      	mov	r1, r9
 800d94a:	4620      	mov	r0, r4
 800d94c:	f7ff ffa8 	bl	800d8a0 <L_shift>
 800d950:	4544      	cmp	r4, r8
 800d952:	d952      	bls.n	800d9fa <__hexnan+0x10e>
 800d954:	2300      	movs	r3, #0
 800d956:	f1a4 0904 	sub.w	r9, r4, #4
 800d95a:	f844 3c04 	str.w	r3, [r4, #-4]
 800d95e:	f8cd b008 	str.w	fp, [sp, #8]
 800d962:	464c      	mov	r4, r9
 800d964:	461d      	mov	r5, r3
 800d966:	9903      	ldr	r1, [sp, #12]
 800d968:	e7d7      	b.n	800d91a <__hexnan+0x2e>
 800d96a:	2a29      	cmp	r2, #41	@ 0x29
 800d96c:	d157      	bne.n	800da1e <__hexnan+0x132>
 800d96e:	3102      	adds	r1, #2
 800d970:	f8ca 1000 	str.w	r1, [sl]
 800d974:	f1bb 0f00 	cmp.w	fp, #0
 800d978:	d051      	beq.n	800da1e <__hexnan+0x132>
 800d97a:	454c      	cmp	r4, r9
 800d97c:	d206      	bcs.n	800d98c <__hexnan+0xa0>
 800d97e:	2d07      	cmp	r5, #7
 800d980:	dc04      	bgt.n	800d98c <__hexnan+0xa0>
 800d982:	462a      	mov	r2, r5
 800d984:	4649      	mov	r1, r9
 800d986:	4620      	mov	r0, r4
 800d988:	f7ff ff8a 	bl	800d8a0 <L_shift>
 800d98c:	4544      	cmp	r4, r8
 800d98e:	d936      	bls.n	800d9fe <__hexnan+0x112>
 800d990:	f1a8 0204 	sub.w	r2, r8, #4
 800d994:	4623      	mov	r3, r4
 800d996:	f853 1b04 	ldr.w	r1, [r3], #4
 800d99a:	f842 1f04 	str.w	r1, [r2, #4]!
 800d99e:	429f      	cmp	r7, r3
 800d9a0:	d2f9      	bcs.n	800d996 <__hexnan+0xaa>
 800d9a2:	1b3b      	subs	r3, r7, r4
 800d9a4:	f023 0303 	bic.w	r3, r3, #3
 800d9a8:	3304      	adds	r3, #4
 800d9aa:	3401      	adds	r4, #1
 800d9ac:	3e03      	subs	r6, #3
 800d9ae:	42b4      	cmp	r4, r6
 800d9b0:	bf88      	it	hi
 800d9b2:	2304      	movhi	r3, #4
 800d9b4:	4443      	add	r3, r8
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	f843 2b04 	str.w	r2, [r3], #4
 800d9bc:	429f      	cmp	r7, r3
 800d9be:	d2fb      	bcs.n	800d9b8 <__hexnan+0xcc>
 800d9c0:	683b      	ldr	r3, [r7, #0]
 800d9c2:	b91b      	cbnz	r3, 800d9cc <__hexnan+0xe0>
 800d9c4:	4547      	cmp	r7, r8
 800d9c6:	d128      	bne.n	800da1a <__hexnan+0x12e>
 800d9c8:	2301      	movs	r3, #1
 800d9ca:	603b      	str	r3, [r7, #0]
 800d9cc:	2005      	movs	r0, #5
 800d9ce:	b007      	add	sp, #28
 800d9d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9d4:	3501      	adds	r5, #1
 800d9d6:	2d08      	cmp	r5, #8
 800d9d8:	f10b 0b01 	add.w	fp, fp, #1
 800d9dc:	dd06      	ble.n	800d9ec <__hexnan+0x100>
 800d9de:	4544      	cmp	r4, r8
 800d9e0:	d9c1      	bls.n	800d966 <__hexnan+0x7a>
 800d9e2:	2300      	movs	r3, #0
 800d9e4:	f844 3c04 	str.w	r3, [r4, #-4]
 800d9e8:	2501      	movs	r5, #1
 800d9ea:	3c04      	subs	r4, #4
 800d9ec:	6822      	ldr	r2, [r4, #0]
 800d9ee:	f000 000f 	and.w	r0, r0, #15
 800d9f2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d9f6:	6020      	str	r0, [r4, #0]
 800d9f8:	e7b5      	b.n	800d966 <__hexnan+0x7a>
 800d9fa:	2508      	movs	r5, #8
 800d9fc:	e7b3      	b.n	800d966 <__hexnan+0x7a>
 800d9fe:	9b01      	ldr	r3, [sp, #4]
 800da00:	2b00      	cmp	r3, #0
 800da02:	d0dd      	beq.n	800d9c0 <__hexnan+0xd4>
 800da04:	f1c3 0320 	rsb	r3, r3, #32
 800da08:	f04f 32ff 	mov.w	r2, #4294967295
 800da0c:	40da      	lsrs	r2, r3
 800da0e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800da12:	4013      	ands	r3, r2
 800da14:	f846 3c04 	str.w	r3, [r6, #-4]
 800da18:	e7d2      	b.n	800d9c0 <__hexnan+0xd4>
 800da1a:	3f04      	subs	r7, #4
 800da1c:	e7d0      	b.n	800d9c0 <__hexnan+0xd4>
 800da1e:	2004      	movs	r0, #4
 800da20:	e7d5      	b.n	800d9ce <__hexnan+0xe2>
	...

0800da24 <malloc>:
 800da24:	4b02      	ldr	r3, [pc, #8]	@ (800da30 <malloc+0xc>)
 800da26:	4601      	mov	r1, r0
 800da28:	6818      	ldr	r0, [r3, #0]
 800da2a:	f000 b825 	b.w	800da78 <_malloc_r>
 800da2e:	bf00      	nop
 800da30:	20000274 	.word	0x20000274

0800da34 <sbrk_aligned>:
 800da34:	b570      	push	{r4, r5, r6, lr}
 800da36:	4e0f      	ldr	r6, [pc, #60]	@ (800da74 <sbrk_aligned+0x40>)
 800da38:	460c      	mov	r4, r1
 800da3a:	6831      	ldr	r1, [r6, #0]
 800da3c:	4605      	mov	r5, r0
 800da3e:	b911      	cbnz	r1, 800da46 <sbrk_aligned+0x12>
 800da40:	f000 fe2e 	bl	800e6a0 <_sbrk_r>
 800da44:	6030      	str	r0, [r6, #0]
 800da46:	4621      	mov	r1, r4
 800da48:	4628      	mov	r0, r5
 800da4a:	f000 fe29 	bl	800e6a0 <_sbrk_r>
 800da4e:	1c43      	adds	r3, r0, #1
 800da50:	d103      	bne.n	800da5a <sbrk_aligned+0x26>
 800da52:	f04f 34ff 	mov.w	r4, #4294967295
 800da56:	4620      	mov	r0, r4
 800da58:	bd70      	pop	{r4, r5, r6, pc}
 800da5a:	1cc4      	adds	r4, r0, #3
 800da5c:	f024 0403 	bic.w	r4, r4, #3
 800da60:	42a0      	cmp	r0, r4
 800da62:	d0f8      	beq.n	800da56 <sbrk_aligned+0x22>
 800da64:	1a21      	subs	r1, r4, r0
 800da66:	4628      	mov	r0, r5
 800da68:	f000 fe1a 	bl	800e6a0 <_sbrk_r>
 800da6c:	3001      	adds	r0, #1
 800da6e:	d1f2      	bne.n	800da56 <sbrk_aligned+0x22>
 800da70:	e7ef      	b.n	800da52 <sbrk_aligned+0x1e>
 800da72:	bf00      	nop
 800da74:	200022cc 	.word	0x200022cc

0800da78 <_malloc_r>:
 800da78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da7c:	1ccd      	adds	r5, r1, #3
 800da7e:	f025 0503 	bic.w	r5, r5, #3
 800da82:	3508      	adds	r5, #8
 800da84:	2d0c      	cmp	r5, #12
 800da86:	bf38      	it	cc
 800da88:	250c      	movcc	r5, #12
 800da8a:	2d00      	cmp	r5, #0
 800da8c:	4606      	mov	r6, r0
 800da8e:	db01      	blt.n	800da94 <_malloc_r+0x1c>
 800da90:	42a9      	cmp	r1, r5
 800da92:	d904      	bls.n	800da9e <_malloc_r+0x26>
 800da94:	230c      	movs	r3, #12
 800da96:	6033      	str	r3, [r6, #0]
 800da98:	2000      	movs	r0, #0
 800da9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800db74 <_malloc_r+0xfc>
 800daa2:	f000 f87b 	bl	800db9c <__malloc_lock>
 800daa6:	f8d8 3000 	ldr.w	r3, [r8]
 800daaa:	461c      	mov	r4, r3
 800daac:	bb44      	cbnz	r4, 800db00 <_malloc_r+0x88>
 800daae:	4629      	mov	r1, r5
 800dab0:	4630      	mov	r0, r6
 800dab2:	f7ff ffbf 	bl	800da34 <sbrk_aligned>
 800dab6:	1c43      	adds	r3, r0, #1
 800dab8:	4604      	mov	r4, r0
 800daba:	d158      	bne.n	800db6e <_malloc_r+0xf6>
 800dabc:	f8d8 4000 	ldr.w	r4, [r8]
 800dac0:	4627      	mov	r7, r4
 800dac2:	2f00      	cmp	r7, #0
 800dac4:	d143      	bne.n	800db4e <_malloc_r+0xd6>
 800dac6:	2c00      	cmp	r4, #0
 800dac8:	d04b      	beq.n	800db62 <_malloc_r+0xea>
 800daca:	6823      	ldr	r3, [r4, #0]
 800dacc:	4639      	mov	r1, r7
 800dace:	4630      	mov	r0, r6
 800dad0:	eb04 0903 	add.w	r9, r4, r3
 800dad4:	f000 fde4 	bl	800e6a0 <_sbrk_r>
 800dad8:	4581      	cmp	r9, r0
 800dada:	d142      	bne.n	800db62 <_malloc_r+0xea>
 800dadc:	6821      	ldr	r1, [r4, #0]
 800dade:	1a6d      	subs	r5, r5, r1
 800dae0:	4629      	mov	r1, r5
 800dae2:	4630      	mov	r0, r6
 800dae4:	f7ff ffa6 	bl	800da34 <sbrk_aligned>
 800dae8:	3001      	adds	r0, #1
 800daea:	d03a      	beq.n	800db62 <_malloc_r+0xea>
 800daec:	6823      	ldr	r3, [r4, #0]
 800daee:	442b      	add	r3, r5
 800daf0:	6023      	str	r3, [r4, #0]
 800daf2:	f8d8 3000 	ldr.w	r3, [r8]
 800daf6:	685a      	ldr	r2, [r3, #4]
 800daf8:	bb62      	cbnz	r2, 800db54 <_malloc_r+0xdc>
 800dafa:	f8c8 7000 	str.w	r7, [r8]
 800dafe:	e00f      	b.n	800db20 <_malloc_r+0xa8>
 800db00:	6822      	ldr	r2, [r4, #0]
 800db02:	1b52      	subs	r2, r2, r5
 800db04:	d420      	bmi.n	800db48 <_malloc_r+0xd0>
 800db06:	2a0b      	cmp	r2, #11
 800db08:	d917      	bls.n	800db3a <_malloc_r+0xc2>
 800db0a:	1961      	adds	r1, r4, r5
 800db0c:	42a3      	cmp	r3, r4
 800db0e:	6025      	str	r5, [r4, #0]
 800db10:	bf18      	it	ne
 800db12:	6059      	strne	r1, [r3, #4]
 800db14:	6863      	ldr	r3, [r4, #4]
 800db16:	bf08      	it	eq
 800db18:	f8c8 1000 	streq.w	r1, [r8]
 800db1c:	5162      	str	r2, [r4, r5]
 800db1e:	604b      	str	r3, [r1, #4]
 800db20:	4630      	mov	r0, r6
 800db22:	f000 f841 	bl	800dba8 <__malloc_unlock>
 800db26:	f104 000b 	add.w	r0, r4, #11
 800db2a:	1d23      	adds	r3, r4, #4
 800db2c:	f020 0007 	bic.w	r0, r0, #7
 800db30:	1ac2      	subs	r2, r0, r3
 800db32:	bf1c      	itt	ne
 800db34:	1a1b      	subne	r3, r3, r0
 800db36:	50a3      	strne	r3, [r4, r2]
 800db38:	e7af      	b.n	800da9a <_malloc_r+0x22>
 800db3a:	6862      	ldr	r2, [r4, #4]
 800db3c:	42a3      	cmp	r3, r4
 800db3e:	bf0c      	ite	eq
 800db40:	f8c8 2000 	streq.w	r2, [r8]
 800db44:	605a      	strne	r2, [r3, #4]
 800db46:	e7eb      	b.n	800db20 <_malloc_r+0xa8>
 800db48:	4623      	mov	r3, r4
 800db4a:	6864      	ldr	r4, [r4, #4]
 800db4c:	e7ae      	b.n	800daac <_malloc_r+0x34>
 800db4e:	463c      	mov	r4, r7
 800db50:	687f      	ldr	r7, [r7, #4]
 800db52:	e7b6      	b.n	800dac2 <_malloc_r+0x4a>
 800db54:	461a      	mov	r2, r3
 800db56:	685b      	ldr	r3, [r3, #4]
 800db58:	42a3      	cmp	r3, r4
 800db5a:	d1fb      	bne.n	800db54 <_malloc_r+0xdc>
 800db5c:	2300      	movs	r3, #0
 800db5e:	6053      	str	r3, [r2, #4]
 800db60:	e7de      	b.n	800db20 <_malloc_r+0xa8>
 800db62:	230c      	movs	r3, #12
 800db64:	6033      	str	r3, [r6, #0]
 800db66:	4630      	mov	r0, r6
 800db68:	f000 f81e 	bl	800dba8 <__malloc_unlock>
 800db6c:	e794      	b.n	800da98 <_malloc_r+0x20>
 800db6e:	6005      	str	r5, [r0, #0]
 800db70:	e7d6      	b.n	800db20 <_malloc_r+0xa8>
 800db72:	bf00      	nop
 800db74:	200022d0 	.word	0x200022d0

0800db78 <__ascii_mbtowc>:
 800db78:	b082      	sub	sp, #8
 800db7a:	b901      	cbnz	r1, 800db7e <__ascii_mbtowc+0x6>
 800db7c:	a901      	add	r1, sp, #4
 800db7e:	b142      	cbz	r2, 800db92 <__ascii_mbtowc+0x1a>
 800db80:	b14b      	cbz	r3, 800db96 <__ascii_mbtowc+0x1e>
 800db82:	7813      	ldrb	r3, [r2, #0]
 800db84:	600b      	str	r3, [r1, #0]
 800db86:	7812      	ldrb	r2, [r2, #0]
 800db88:	1e10      	subs	r0, r2, #0
 800db8a:	bf18      	it	ne
 800db8c:	2001      	movne	r0, #1
 800db8e:	b002      	add	sp, #8
 800db90:	4770      	bx	lr
 800db92:	4610      	mov	r0, r2
 800db94:	e7fb      	b.n	800db8e <__ascii_mbtowc+0x16>
 800db96:	f06f 0001 	mvn.w	r0, #1
 800db9a:	e7f8      	b.n	800db8e <__ascii_mbtowc+0x16>

0800db9c <__malloc_lock>:
 800db9c:	4801      	ldr	r0, [pc, #4]	@ (800dba4 <__malloc_lock+0x8>)
 800db9e:	f7ff bb84 	b.w	800d2aa <__retarget_lock_acquire_recursive>
 800dba2:	bf00      	nop
 800dba4:	200022c8 	.word	0x200022c8

0800dba8 <__malloc_unlock>:
 800dba8:	4801      	ldr	r0, [pc, #4]	@ (800dbb0 <__malloc_unlock+0x8>)
 800dbaa:	f7ff bb7f 	b.w	800d2ac <__retarget_lock_release_recursive>
 800dbae:	bf00      	nop
 800dbb0:	200022c8 	.word	0x200022c8

0800dbb4 <_Balloc>:
 800dbb4:	b570      	push	{r4, r5, r6, lr}
 800dbb6:	69c6      	ldr	r6, [r0, #28]
 800dbb8:	4604      	mov	r4, r0
 800dbba:	460d      	mov	r5, r1
 800dbbc:	b976      	cbnz	r6, 800dbdc <_Balloc+0x28>
 800dbbe:	2010      	movs	r0, #16
 800dbc0:	f7ff ff30 	bl	800da24 <malloc>
 800dbc4:	4602      	mov	r2, r0
 800dbc6:	61e0      	str	r0, [r4, #28]
 800dbc8:	b920      	cbnz	r0, 800dbd4 <_Balloc+0x20>
 800dbca:	4b18      	ldr	r3, [pc, #96]	@ (800dc2c <_Balloc+0x78>)
 800dbcc:	4818      	ldr	r0, [pc, #96]	@ (800dc30 <_Balloc+0x7c>)
 800dbce:	216b      	movs	r1, #107	@ 0x6b
 800dbd0:	f7ff fb86 	bl	800d2e0 <__assert_func>
 800dbd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dbd8:	6006      	str	r6, [r0, #0]
 800dbda:	60c6      	str	r6, [r0, #12]
 800dbdc:	69e6      	ldr	r6, [r4, #28]
 800dbde:	68f3      	ldr	r3, [r6, #12]
 800dbe0:	b183      	cbz	r3, 800dc04 <_Balloc+0x50>
 800dbe2:	69e3      	ldr	r3, [r4, #28]
 800dbe4:	68db      	ldr	r3, [r3, #12]
 800dbe6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dbea:	b9b8      	cbnz	r0, 800dc1c <_Balloc+0x68>
 800dbec:	2101      	movs	r1, #1
 800dbee:	fa01 f605 	lsl.w	r6, r1, r5
 800dbf2:	1d72      	adds	r2, r6, #5
 800dbf4:	0092      	lsls	r2, r2, #2
 800dbf6:	4620      	mov	r0, r4
 800dbf8:	f000 fd69 	bl	800e6ce <_calloc_r>
 800dbfc:	b160      	cbz	r0, 800dc18 <_Balloc+0x64>
 800dbfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dc02:	e00e      	b.n	800dc22 <_Balloc+0x6e>
 800dc04:	2221      	movs	r2, #33	@ 0x21
 800dc06:	2104      	movs	r1, #4
 800dc08:	4620      	mov	r0, r4
 800dc0a:	f000 fd60 	bl	800e6ce <_calloc_r>
 800dc0e:	69e3      	ldr	r3, [r4, #28]
 800dc10:	60f0      	str	r0, [r6, #12]
 800dc12:	68db      	ldr	r3, [r3, #12]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d1e4      	bne.n	800dbe2 <_Balloc+0x2e>
 800dc18:	2000      	movs	r0, #0
 800dc1a:	bd70      	pop	{r4, r5, r6, pc}
 800dc1c:	6802      	ldr	r2, [r0, #0]
 800dc1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dc22:	2300      	movs	r3, #0
 800dc24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dc28:	e7f7      	b.n	800dc1a <_Balloc+0x66>
 800dc2a:	bf00      	nop
 800dc2c:	0800f0f2 	.word	0x0800f0f2
 800dc30:	0800f218 	.word	0x0800f218

0800dc34 <_Bfree>:
 800dc34:	b570      	push	{r4, r5, r6, lr}
 800dc36:	69c6      	ldr	r6, [r0, #28]
 800dc38:	4605      	mov	r5, r0
 800dc3a:	460c      	mov	r4, r1
 800dc3c:	b976      	cbnz	r6, 800dc5c <_Bfree+0x28>
 800dc3e:	2010      	movs	r0, #16
 800dc40:	f7ff fef0 	bl	800da24 <malloc>
 800dc44:	4602      	mov	r2, r0
 800dc46:	61e8      	str	r0, [r5, #28]
 800dc48:	b920      	cbnz	r0, 800dc54 <_Bfree+0x20>
 800dc4a:	4b09      	ldr	r3, [pc, #36]	@ (800dc70 <_Bfree+0x3c>)
 800dc4c:	4809      	ldr	r0, [pc, #36]	@ (800dc74 <_Bfree+0x40>)
 800dc4e:	218f      	movs	r1, #143	@ 0x8f
 800dc50:	f7ff fb46 	bl	800d2e0 <__assert_func>
 800dc54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dc58:	6006      	str	r6, [r0, #0]
 800dc5a:	60c6      	str	r6, [r0, #12]
 800dc5c:	b13c      	cbz	r4, 800dc6e <_Bfree+0x3a>
 800dc5e:	69eb      	ldr	r3, [r5, #28]
 800dc60:	6862      	ldr	r2, [r4, #4]
 800dc62:	68db      	ldr	r3, [r3, #12]
 800dc64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dc68:	6021      	str	r1, [r4, #0]
 800dc6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dc6e:	bd70      	pop	{r4, r5, r6, pc}
 800dc70:	0800f0f2 	.word	0x0800f0f2
 800dc74:	0800f218 	.word	0x0800f218

0800dc78 <__multadd>:
 800dc78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc7c:	690d      	ldr	r5, [r1, #16]
 800dc7e:	4607      	mov	r7, r0
 800dc80:	460c      	mov	r4, r1
 800dc82:	461e      	mov	r6, r3
 800dc84:	f101 0c14 	add.w	ip, r1, #20
 800dc88:	2000      	movs	r0, #0
 800dc8a:	f8dc 3000 	ldr.w	r3, [ip]
 800dc8e:	b299      	uxth	r1, r3
 800dc90:	fb02 6101 	mla	r1, r2, r1, r6
 800dc94:	0c1e      	lsrs	r6, r3, #16
 800dc96:	0c0b      	lsrs	r3, r1, #16
 800dc98:	fb02 3306 	mla	r3, r2, r6, r3
 800dc9c:	b289      	uxth	r1, r1
 800dc9e:	3001      	adds	r0, #1
 800dca0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dca4:	4285      	cmp	r5, r0
 800dca6:	f84c 1b04 	str.w	r1, [ip], #4
 800dcaa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dcae:	dcec      	bgt.n	800dc8a <__multadd+0x12>
 800dcb0:	b30e      	cbz	r6, 800dcf6 <__multadd+0x7e>
 800dcb2:	68a3      	ldr	r3, [r4, #8]
 800dcb4:	42ab      	cmp	r3, r5
 800dcb6:	dc19      	bgt.n	800dcec <__multadd+0x74>
 800dcb8:	6861      	ldr	r1, [r4, #4]
 800dcba:	4638      	mov	r0, r7
 800dcbc:	3101      	adds	r1, #1
 800dcbe:	f7ff ff79 	bl	800dbb4 <_Balloc>
 800dcc2:	4680      	mov	r8, r0
 800dcc4:	b928      	cbnz	r0, 800dcd2 <__multadd+0x5a>
 800dcc6:	4602      	mov	r2, r0
 800dcc8:	4b0c      	ldr	r3, [pc, #48]	@ (800dcfc <__multadd+0x84>)
 800dcca:	480d      	ldr	r0, [pc, #52]	@ (800dd00 <__multadd+0x88>)
 800dccc:	21ba      	movs	r1, #186	@ 0xba
 800dcce:	f7ff fb07 	bl	800d2e0 <__assert_func>
 800dcd2:	6922      	ldr	r2, [r4, #16]
 800dcd4:	3202      	adds	r2, #2
 800dcd6:	f104 010c 	add.w	r1, r4, #12
 800dcda:	0092      	lsls	r2, r2, #2
 800dcdc:	300c      	adds	r0, #12
 800dcde:	f7ff fae6 	bl	800d2ae <memcpy>
 800dce2:	4621      	mov	r1, r4
 800dce4:	4638      	mov	r0, r7
 800dce6:	f7ff ffa5 	bl	800dc34 <_Bfree>
 800dcea:	4644      	mov	r4, r8
 800dcec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dcf0:	3501      	adds	r5, #1
 800dcf2:	615e      	str	r6, [r3, #20]
 800dcf4:	6125      	str	r5, [r4, #16]
 800dcf6:	4620      	mov	r0, r4
 800dcf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcfc:	0800f1a7 	.word	0x0800f1a7
 800dd00:	0800f218 	.word	0x0800f218

0800dd04 <__s2b>:
 800dd04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd08:	460c      	mov	r4, r1
 800dd0a:	4615      	mov	r5, r2
 800dd0c:	461f      	mov	r7, r3
 800dd0e:	2209      	movs	r2, #9
 800dd10:	3308      	adds	r3, #8
 800dd12:	4606      	mov	r6, r0
 800dd14:	fb93 f3f2 	sdiv	r3, r3, r2
 800dd18:	2100      	movs	r1, #0
 800dd1a:	2201      	movs	r2, #1
 800dd1c:	429a      	cmp	r2, r3
 800dd1e:	db09      	blt.n	800dd34 <__s2b+0x30>
 800dd20:	4630      	mov	r0, r6
 800dd22:	f7ff ff47 	bl	800dbb4 <_Balloc>
 800dd26:	b940      	cbnz	r0, 800dd3a <__s2b+0x36>
 800dd28:	4602      	mov	r2, r0
 800dd2a:	4b19      	ldr	r3, [pc, #100]	@ (800dd90 <__s2b+0x8c>)
 800dd2c:	4819      	ldr	r0, [pc, #100]	@ (800dd94 <__s2b+0x90>)
 800dd2e:	21d3      	movs	r1, #211	@ 0xd3
 800dd30:	f7ff fad6 	bl	800d2e0 <__assert_func>
 800dd34:	0052      	lsls	r2, r2, #1
 800dd36:	3101      	adds	r1, #1
 800dd38:	e7f0      	b.n	800dd1c <__s2b+0x18>
 800dd3a:	9b08      	ldr	r3, [sp, #32]
 800dd3c:	6143      	str	r3, [r0, #20]
 800dd3e:	2d09      	cmp	r5, #9
 800dd40:	f04f 0301 	mov.w	r3, #1
 800dd44:	6103      	str	r3, [r0, #16]
 800dd46:	dd16      	ble.n	800dd76 <__s2b+0x72>
 800dd48:	f104 0909 	add.w	r9, r4, #9
 800dd4c:	46c8      	mov	r8, r9
 800dd4e:	442c      	add	r4, r5
 800dd50:	f818 3b01 	ldrb.w	r3, [r8], #1
 800dd54:	4601      	mov	r1, r0
 800dd56:	3b30      	subs	r3, #48	@ 0x30
 800dd58:	220a      	movs	r2, #10
 800dd5a:	4630      	mov	r0, r6
 800dd5c:	f7ff ff8c 	bl	800dc78 <__multadd>
 800dd60:	45a0      	cmp	r8, r4
 800dd62:	d1f5      	bne.n	800dd50 <__s2b+0x4c>
 800dd64:	f1a5 0408 	sub.w	r4, r5, #8
 800dd68:	444c      	add	r4, r9
 800dd6a:	1b2d      	subs	r5, r5, r4
 800dd6c:	1963      	adds	r3, r4, r5
 800dd6e:	42bb      	cmp	r3, r7
 800dd70:	db04      	blt.n	800dd7c <__s2b+0x78>
 800dd72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd76:	340a      	adds	r4, #10
 800dd78:	2509      	movs	r5, #9
 800dd7a:	e7f6      	b.n	800dd6a <__s2b+0x66>
 800dd7c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800dd80:	4601      	mov	r1, r0
 800dd82:	3b30      	subs	r3, #48	@ 0x30
 800dd84:	220a      	movs	r2, #10
 800dd86:	4630      	mov	r0, r6
 800dd88:	f7ff ff76 	bl	800dc78 <__multadd>
 800dd8c:	e7ee      	b.n	800dd6c <__s2b+0x68>
 800dd8e:	bf00      	nop
 800dd90:	0800f1a7 	.word	0x0800f1a7
 800dd94:	0800f218 	.word	0x0800f218

0800dd98 <__hi0bits>:
 800dd98:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800dd9c:	4603      	mov	r3, r0
 800dd9e:	bf36      	itet	cc
 800dda0:	0403      	lslcc	r3, r0, #16
 800dda2:	2000      	movcs	r0, #0
 800dda4:	2010      	movcc	r0, #16
 800dda6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ddaa:	bf3c      	itt	cc
 800ddac:	021b      	lslcc	r3, r3, #8
 800ddae:	3008      	addcc	r0, #8
 800ddb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ddb4:	bf3c      	itt	cc
 800ddb6:	011b      	lslcc	r3, r3, #4
 800ddb8:	3004      	addcc	r0, #4
 800ddba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ddbe:	bf3c      	itt	cc
 800ddc0:	009b      	lslcc	r3, r3, #2
 800ddc2:	3002      	addcc	r0, #2
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	db05      	blt.n	800ddd4 <__hi0bits+0x3c>
 800ddc8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ddcc:	f100 0001 	add.w	r0, r0, #1
 800ddd0:	bf08      	it	eq
 800ddd2:	2020      	moveq	r0, #32
 800ddd4:	4770      	bx	lr

0800ddd6 <__lo0bits>:
 800ddd6:	6803      	ldr	r3, [r0, #0]
 800ddd8:	4602      	mov	r2, r0
 800ddda:	f013 0007 	ands.w	r0, r3, #7
 800ddde:	d00b      	beq.n	800ddf8 <__lo0bits+0x22>
 800dde0:	07d9      	lsls	r1, r3, #31
 800dde2:	d421      	bmi.n	800de28 <__lo0bits+0x52>
 800dde4:	0798      	lsls	r0, r3, #30
 800dde6:	bf49      	itett	mi
 800dde8:	085b      	lsrmi	r3, r3, #1
 800ddea:	089b      	lsrpl	r3, r3, #2
 800ddec:	2001      	movmi	r0, #1
 800ddee:	6013      	strmi	r3, [r2, #0]
 800ddf0:	bf5c      	itt	pl
 800ddf2:	6013      	strpl	r3, [r2, #0]
 800ddf4:	2002      	movpl	r0, #2
 800ddf6:	4770      	bx	lr
 800ddf8:	b299      	uxth	r1, r3
 800ddfa:	b909      	cbnz	r1, 800de00 <__lo0bits+0x2a>
 800ddfc:	0c1b      	lsrs	r3, r3, #16
 800ddfe:	2010      	movs	r0, #16
 800de00:	b2d9      	uxtb	r1, r3
 800de02:	b909      	cbnz	r1, 800de08 <__lo0bits+0x32>
 800de04:	3008      	adds	r0, #8
 800de06:	0a1b      	lsrs	r3, r3, #8
 800de08:	0719      	lsls	r1, r3, #28
 800de0a:	bf04      	itt	eq
 800de0c:	091b      	lsreq	r3, r3, #4
 800de0e:	3004      	addeq	r0, #4
 800de10:	0799      	lsls	r1, r3, #30
 800de12:	bf04      	itt	eq
 800de14:	089b      	lsreq	r3, r3, #2
 800de16:	3002      	addeq	r0, #2
 800de18:	07d9      	lsls	r1, r3, #31
 800de1a:	d403      	bmi.n	800de24 <__lo0bits+0x4e>
 800de1c:	085b      	lsrs	r3, r3, #1
 800de1e:	f100 0001 	add.w	r0, r0, #1
 800de22:	d003      	beq.n	800de2c <__lo0bits+0x56>
 800de24:	6013      	str	r3, [r2, #0]
 800de26:	4770      	bx	lr
 800de28:	2000      	movs	r0, #0
 800de2a:	4770      	bx	lr
 800de2c:	2020      	movs	r0, #32
 800de2e:	4770      	bx	lr

0800de30 <__i2b>:
 800de30:	b510      	push	{r4, lr}
 800de32:	460c      	mov	r4, r1
 800de34:	2101      	movs	r1, #1
 800de36:	f7ff febd 	bl	800dbb4 <_Balloc>
 800de3a:	4602      	mov	r2, r0
 800de3c:	b928      	cbnz	r0, 800de4a <__i2b+0x1a>
 800de3e:	4b05      	ldr	r3, [pc, #20]	@ (800de54 <__i2b+0x24>)
 800de40:	4805      	ldr	r0, [pc, #20]	@ (800de58 <__i2b+0x28>)
 800de42:	f240 1145 	movw	r1, #325	@ 0x145
 800de46:	f7ff fa4b 	bl	800d2e0 <__assert_func>
 800de4a:	2301      	movs	r3, #1
 800de4c:	6144      	str	r4, [r0, #20]
 800de4e:	6103      	str	r3, [r0, #16]
 800de50:	bd10      	pop	{r4, pc}
 800de52:	bf00      	nop
 800de54:	0800f1a7 	.word	0x0800f1a7
 800de58:	0800f218 	.word	0x0800f218

0800de5c <__multiply>:
 800de5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de60:	4617      	mov	r7, r2
 800de62:	690a      	ldr	r2, [r1, #16]
 800de64:	693b      	ldr	r3, [r7, #16]
 800de66:	429a      	cmp	r2, r3
 800de68:	bfa8      	it	ge
 800de6a:	463b      	movge	r3, r7
 800de6c:	4689      	mov	r9, r1
 800de6e:	bfa4      	itt	ge
 800de70:	460f      	movge	r7, r1
 800de72:	4699      	movge	r9, r3
 800de74:	693d      	ldr	r5, [r7, #16]
 800de76:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800de7a:	68bb      	ldr	r3, [r7, #8]
 800de7c:	6879      	ldr	r1, [r7, #4]
 800de7e:	eb05 060a 	add.w	r6, r5, sl
 800de82:	42b3      	cmp	r3, r6
 800de84:	b085      	sub	sp, #20
 800de86:	bfb8      	it	lt
 800de88:	3101      	addlt	r1, #1
 800de8a:	f7ff fe93 	bl	800dbb4 <_Balloc>
 800de8e:	b930      	cbnz	r0, 800de9e <__multiply+0x42>
 800de90:	4602      	mov	r2, r0
 800de92:	4b41      	ldr	r3, [pc, #260]	@ (800df98 <__multiply+0x13c>)
 800de94:	4841      	ldr	r0, [pc, #260]	@ (800df9c <__multiply+0x140>)
 800de96:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800de9a:	f7ff fa21 	bl	800d2e0 <__assert_func>
 800de9e:	f100 0414 	add.w	r4, r0, #20
 800dea2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800dea6:	4623      	mov	r3, r4
 800dea8:	2200      	movs	r2, #0
 800deaa:	4573      	cmp	r3, lr
 800deac:	d320      	bcc.n	800def0 <__multiply+0x94>
 800deae:	f107 0814 	add.w	r8, r7, #20
 800deb2:	f109 0114 	add.w	r1, r9, #20
 800deb6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800deba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800debe:	9302      	str	r3, [sp, #8]
 800dec0:	1beb      	subs	r3, r5, r7
 800dec2:	3b15      	subs	r3, #21
 800dec4:	f023 0303 	bic.w	r3, r3, #3
 800dec8:	3304      	adds	r3, #4
 800deca:	3715      	adds	r7, #21
 800decc:	42bd      	cmp	r5, r7
 800dece:	bf38      	it	cc
 800ded0:	2304      	movcc	r3, #4
 800ded2:	9301      	str	r3, [sp, #4]
 800ded4:	9b02      	ldr	r3, [sp, #8]
 800ded6:	9103      	str	r1, [sp, #12]
 800ded8:	428b      	cmp	r3, r1
 800deda:	d80c      	bhi.n	800def6 <__multiply+0x9a>
 800dedc:	2e00      	cmp	r6, #0
 800dede:	dd03      	ble.n	800dee8 <__multiply+0x8c>
 800dee0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d055      	beq.n	800df94 <__multiply+0x138>
 800dee8:	6106      	str	r6, [r0, #16]
 800deea:	b005      	add	sp, #20
 800deec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800def0:	f843 2b04 	str.w	r2, [r3], #4
 800def4:	e7d9      	b.n	800deaa <__multiply+0x4e>
 800def6:	f8b1 a000 	ldrh.w	sl, [r1]
 800defa:	f1ba 0f00 	cmp.w	sl, #0
 800defe:	d01f      	beq.n	800df40 <__multiply+0xe4>
 800df00:	46c4      	mov	ip, r8
 800df02:	46a1      	mov	r9, r4
 800df04:	2700      	movs	r7, #0
 800df06:	f85c 2b04 	ldr.w	r2, [ip], #4
 800df0a:	f8d9 3000 	ldr.w	r3, [r9]
 800df0e:	fa1f fb82 	uxth.w	fp, r2
 800df12:	b29b      	uxth	r3, r3
 800df14:	fb0a 330b 	mla	r3, sl, fp, r3
 800df18:	443b      	add	r3, r7
 800df1a:	f8d9 7000 	ldr.w	r7, [r9]
 800df1e:	0c12      	lsrs	r2, r2, #16
 800df20:	0c3f      	lsrs	r7, r7, #16
 800df22:	fb0a 7202 	mla	r2, sl, r2, r7
 800df26:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800df2a:	b29b      	uxth	r3, r3
 800df2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800df30:	4565      	cmp	r5, ip
 800df32:	f849 3b04 	str.w	r3, [r9], #4
 800df36:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800df3a:	d8e4      	bhi.n	800df06 <__multiply+0xaa>
 800df3c:	9b01      	ldr	r3, [sp, #4]
 800df3e:	50e7      	str	r7, [r4, r3]
 800df40:	9b03      	ldr	r3, [sp, #12]
 800df42:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800df46:	3104      	adds	r1, #4
 800df48:	f1b9 0f00 	cmp.w	r9, #0
 800df4c:	d020      	beq.n	800df90 <__multiply+0x134>
 800df4e:	6823      	ldr	r3, [r4, #0]
 800df50:	4647      	mov	r7, r8
 800df52:	46a4      	mov	ip, r4
 800df54:	f04f 0a00 	mov.w	sl, #0
 800df58:	f8b7 b000 	ldrh.w	fp, [r7]
 800df5c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800df60:	fb09 220b 	mla	r2, r9, fp, r2
 800df64:	4452      	add	r2, sl
 800df66:	b29b      	uxth	r3, r3
 800df68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800df6c:	f84c 3b04 	str.w	r3, [ip], #4
 800df70:	f857 3b04 	ldr.w	r3, [r7], #4
 800df74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800df78:	f8bc 3000 	ldrh.w	r3, [ip]
 800df7c:	fb09 330a 	mla	r3, r9, sl, r3
 800df80:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800df84:	42bd      	cmp	r5, r7
 800df86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800df8a:	d8e5      	bhi.n	800df58 <__multiply+0xfc>
 800df8c:	9a01      	ldr	r2, [sp, #4]
 800df8e:	50a3      	str	r3, [r4, r2]
 800df90:	3404      	adds	r4, #4
 800df92:	e79f      	b.n	800ded4 <__multiply+0x78>
 800df94:	3e01      	subs	r6, #1
 800df96:	e7a1      	b.n	800dedc <__multiply+0x80>
 800df98:	0800f1a7 	.word	0x0800f1a7
 800df9c:	0800f218 	.word	0x0800f218

0800dfa0 <__pow5mult>:
 800dfa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dfa4:	4615      	mov	r5, r2
 800dfa6:	f012 0203 	ands.w	r2, r2, #3
 800dfaa:	4607      	mov	r7, r0
 800dfac:	460e      	mov	r6, r1
 800dfae:	d007      	beq.n	800dfc0 <__pow5mult+0x20>
 800dfb0:	4c25      	ldr	r4, [pc, #148]	@ (800e048 <__pow5mult+0xa8>)
 800dfb2:	3a01      	subs	r2, #1
 800dfb4:	2300      	movs	r3, #0
 800dfb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dfba:	f7ff fe5d 	bl	800dc78 <__multadd>
 800dfbe:	4606      	mov	r6, r0
 800dfc0:	10ad      	asrs	r5, r5, #2
 800dfc2:	d03d      	beq.n	800e040 <__pow5mult+0xa0>
 800dfc4:	69fc      	ldr	r4, [r7, #28]
 800dfc6:	b97c      	cbnz	r4, 800dfe8 <__pow5mult+0x48>
 800dfc8:	2010      	movs	r0, #16
 800dfca:	f7ff fd2b 	bl	800da24 <malloc>
 800dfce:	4602      	mov	r2, r0
 800dfd0:	61f8      	str	r0, [r7, #28]
 800dfd2:	b928      	cbnz	r0, 800dfe0 <__pow5mult+0x40>
 800dfd4:	4b1d      	ldr	r3, [pc, #116]	@ (800e04c <__pow5mult+0xac>)
 800dfd6:	481e      	ldr	r0, [pc, #120]	@ (800e050 <__pow5mult+0xb0>)
 800dfd8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dfdc:	f7ff f980 	bl	800d2e0 <__assert_func>
 800dfe0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dfe4:	6004      	str	r4, [r0, #0]
 800dfe6:	60c4      	str	r4, [r0, #12]
 800dfe8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800dfec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dff0:	b94c      	cbnz	r4, 800e006 <__pow5mult+0x66>
 800dff2:	f240 2171 	movw	r1, #625	@ 0x271
 800dff6:	4638      	mov	r0, r7
 800dff8:	f7ff ff1a 	bl	800de30 <__i2b>
 800dffc:	2300      	movs	r3, #0
 800dffe:	f8c8 0008 	str.w	r0, [r8, #8]
 800e002:	4604      	mov	r4, r0
 800e004:	6003      	str	r3, [r0, #0]
 800e006:	f04f 0900 	mov.w	r9, #0
 800e00a:	07eb      	lsls	r3, r5, #31
 800e00c:	d50a      	bpl.n	800e024 <__pow5mult+0x84>
 800e00e:	4631      	mov	r1, r6
 800e010:	4622      	mov	r2, r4
 800e012:	4638      	mov	r0, r7
 800e014:	f7ff ff22 	bl	800de5c <__multiply>
 800e018:	4631      	mov	r1, r6
 800e01a:	4680      	mov	r8, r0
 800e01c:	4638      	mov	r0, r7
 800e01e:	f7ff fe09 	bl	800dc34 <_Bfree>
 800e022:	4646      	mov	r6, r8
 800e024:	106d      	asrs	r5, r5, #1
 800e026:	d00b      	beq.n	800e040 <__pow5mult+0xa0>
 800e028:	6820      	ldr	r0, [r4, #0]
 800e02a:	b938      	cbnz	r0, 800e03c <__pow5mult+0x9c>
 800e02c:	4622      	mov	r2, r4
 800e02e:	4621      	mov	r1, r4
 800e030:	4638      	mov	r0, r7
 800e032:	f7ff ff13 	bl	800de5c <__multiply>
 800e036:	6020      	str	r0, [r4, #0]
 800e038:	f8c0 9000 	str.w	r9, [r0]
 800e03c:	4604      	mov	r4, r0
 800e03e:	e7e4      	b.n	800e00a <__pow5mult+0x6a>
 800e040:	4630      	mov	r0, r6
 800e042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e046:	bf00      	nop
 800e048:	0800f3fc 	.word	0x0800f3fc
 800e04c:	0800f0f2 	.word	0x0800f0f2
 800e050:	0800f218 	.word	0x0800f218

0800e054 <__lshift>:
 800e054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e058:	460c      	mov	r4, r1
 800e05a:	6849      	ldr	r1, [r1, #4]
 800e05c:	6923      	ldr	r3, [r4, #16]
 800e05e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e062:	68a3      	ldr	r3, [r4, #8]
 800e064:	4607      	mov	r7, r0
 800e066:	4691      	mov	r9, r2
 800e068:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e06c:	f108 0601 	add.w	r6, r8, #1
 800e070:	42b3      	cmp	r3, r6
 800e072:	db0b      	blt.n	800e08c <__lshift+0x38>
 800e074:	4638      	mov	r0, r7
 800e076:	f7ff fd9d 	bl	800dbb4 <_Balloc>
 800e07a:	4605      	mov	r5, r0
 800e07c:	b948      	cbnz	r0, 800e092 <__lshift+0x3e>
 800e07e:	4602      	mov	r2, r0
 800e080:	4b28      	ldr	r3, [pc, #160]	@ (800e124 <__lshift+0xd0>)
 800e082:	4829      	ldr	r0, [pc, #164]	@ (800e128 <__lshift+0xd4>)
 800e084:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e088:	f7ff f92a 	bl	800d2e0 <__assert_func>
 800e08c:	3101      	adds	r1, #1
 800e08e:	005b      	lsls	r3, r3, #1
 800e090:	e7ee      	b.n	800e070 <__lshift+0x1c>
 800e092:	2300      	movs	r3, #0
 800e094:	f100 0114 	add.w	r1, r0, #20
 800e098:	f100 0210 	add.w	r2, r0, #16
 800e09c:	4618      	mov	r0, r3
 800e09e:	4553      	cmp	r3, sl
 800e0a0:	db33      	blt.n	800e10a <__lshift+0xb6>
 800e0a2:	6920      	ldr	r0, [r4, #16]
 800e0a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e0a8:	f104 0314 	add.w	r3, r4, #20
 800e0ac:	f019 091f 	ands.w	r9, r9, #31
 800e0b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e0b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e0b8:	d02b      	beq.n	800e112 <__lshift+0xbe>
 800e0ba:	f1c9 0e20 	rsb	lr, r9, #32
 800e0be:	468a      	mov	sl, r1
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	6818      	ldr	r0, [r3, #0]
 800e0c4:	fa00 f009 	lsl.w	r0, r0, r9
 800e0c8:	4310      	orrs	r0, r2
 800e0ca:	f84a 0b04 	str.w	r0, [sl], #4
 800e0ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0d2:	459c      	cmp	ip, r3
 800e0d4:	fa22 f20e 	lsr.w	r2, r2, lr
 800e0d8:	d8f3      	bhi.n	800e0c2 <__lshift+0x6e>
 800e0da:	ebac 0304 	sub.w	r3, ip, r4
 800e0de:	3b15      	subs	r3, #21
 800e0e0:	f023 0303 	bic.w	r3, r3, #3
 800e0e4:	3304      	adds	r3, #4
 800e0e6:	f104 0015 	add.w	r0, r4, #21
 800e0ea:	4560      	cmp	r0, ip
 800e0ec:	bf88      	it	hi
 800e0ee:	2304      	movhi	r3, #4
 800e0f0:	50ca      	str	r2, [r1, r3]
 800e0f2:	b10a      	cbz	r2, 800e0f8 <__lshift+0xa4>
 800e0f4:	f108 0602 	add.w	r6, r8, #2
 800e0f8:	3e01      	subs	r6, #1
 800e0fa:	4638      	mov	r0, r7
 800e0fc:	612e      	str	r6, [r5, #16]
 800e0fe:	4621      	mov	r1, r4
 800e100:	f7ff fd98 	bl	800dc34 <_Bfree>
 800e104:	4628      	mov	r0, r5
 800e106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e10a:	f842 0f04 	str.w	r0, [r2, #4]!
 800e10e:	3301      	adds	r3, #1
 800e110:	e7c5      	b.n	800e09e <__lshift+0x4a>
 800e112:	3904      	subs	r1, #4
 800e114:	f853 2b04 	ldr.w	r2, [r3], #4
 800e118:	f841 2f04 	str.w	r2, [r1, #4]!
 800e11c:	459c      	cmp	ip, r3
 800e11e:	d8f9      	bhi.n	800e114 <__lshift+0xc0>
 800e120:	e7ea      	b.n	800e0f8 <__lshift+0xa4>
 800e122:	bf00      	nop
 800e124:	0800f1a7 	.word	0x0800f1a7
 800e128:	0800f218 	.word	0x0800f218

0800e12c <__mcmp>:
 800e12c:	690a      	ldr	r2, [r1, #16]
 800e12e:	4603      	mov	r3, r0
 800e130:	6900      	ldr	r0, [r0, #16]
 800e132:	1a80      	subs	r0, r0, r2
 800e134:	b530      	push	{r4, r5, lr}
 800e136:	d10e      	bne.n	800e156 <__mcmp+0x2a>
 800e138:	3314      	adds	r3, #20
 800e13a:	3114      	adds	r1, #20
 800e13c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e140:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e144:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e148:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e14c:	4295      	cmp	r5, r2
 800e14e:	d003      	beq.n	800e158 <__mcmp+0x2c>
 800e150:	d205      	bcs.n	800e15e <__mcmp+0x32>
 800e152:	f04f 30ff 	mov.w	r0, #4294967295
 800e156:	bd30      	pop	{r4, r5, pc}
 800e158:	42a3      	cmp	r3, r4
 800e15a:	d3f3      	bcc.n	800e144 <__mcmp+0x18>
 800e15c:	e7fb      	b.n	800e156 <__mcmp+0x2a>
 800e15e:	2001      	movs	r0, #1
 800e160:	e7f9      	b.n	800e156 <__mcmp+0x2a>
	...

0800e164 <__mdiff>:
 800e164:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e168:	4689      	mov	r9, r1
 800e16a:	4606      	mov	r6, r0
 800e16c:	4611      	mov	r1, r2
 800e16e:	4648      	mov	r0, r9
 800e170:	4614      	mov	r4, r2
 800e172:	f7ff ffdb 	bl	800e12c <__mcmp>
 800e176:	1e05      	subs	r5, r0, #0
 800e178:	d112      	bne.n	800e1a0 <__mdiff+0x3c>
 800e17a:	4629      	mov	r1, r5
 800e17c:	4630      	mov	r0, r6
 800e17e:	f7ff fd19 	bl	800dbb4 <_Balloc>
 800e182:	4602      	mov	r2, r0
 800e184:	b928      	cbnz	r0, 800e192 <__mdiff+0x2e>
 800e186:	4b3f      	ldr	r3, [pc, #252]	@ (800e284 <__mdiff+0x120>)
 800e188:	f240 2137 	movw	r1, #567	@ 0x237
 800e18c:	483e      	ldr	r0, [pc, #248]	@ (800e288 <__mdiff+0x124>)
 800e18e:	f7ff f8a7 	bl	800d2e0 <__assert_func>
 800e192:	2301      	movs	r3, #1
 800e194:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e198:	4610      	mov	r0, r2
 800e19a:	b003      	add	sp, #12
 800e19c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1a0:	bfbc      	itt	lt
 800e1a2:	464b      	movlt	r3, r9
 800e1a4:	46a1      	movlt	r9, r4
 800e1a6:	4630      	mov	r0, r6
 800e1a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e1ac:	bfba      	itte	lt
 800e1ae:	461c      	movlt	r4, r3
 800e1b0:	2501      	movlt	r5, #1
 800e1b2:	2500      	movge	r5, #0
 800e1b4:	f7ff fcfe 	bl	800dbb4 <_Balloc>
 800e1b8:	4602      	mov	r2, r0
 800e1ba:	b918      	cbnz	r0, 800e1c4 <__mdiff+0x60>
 800e1bc:	4b31      	ldr	r3, [pc, #196]	@ (800e284 <__mdiff+0x120>)
 800e1be:	f240 2145 	movw	r1, #581	@ 0x245
 800e1c2:	e7e3      	b.n	800e18c <__mdiff+0x28>
 800e1c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e1c8:	6926      	ldr	r6, [r4, #16]
 800e1ca:	60c5      	str	r5, [r0, #12]
 800e1cc:	f109 0310 	add.w	r3, r9, #16
 800e1d0:	f109 0514 	add.w	r5, r9, #20
 800e1d4:	f104 0e14 	add.w	lr, r4, #20
 800e1d8:	f100 0b14 	add.w	fp, r0, #20
 800e1dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e1e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e1e4:	9301      	str	r3, [sp, #4]
 800e1e6:	46d9      	mov	r9, fp
 800e1e8:	f04f 0c00 	mov.w	ip, #0
 800e1ec:	9b01      	ldr	r3, [sp, #4]
 800e1ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e1f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e1f6:	9301      	str	r3, [sp, #4]
 800e1f8:	fa1f f38a 	uxth.w	r3, sl
 800e1fc:	4619      	mov	r1, r3
 800e1fe:	b283      	uxth	r3, r0
 800e200:	1acb      	subs	r3, r1, r3
 800e202:	0c00      	lsrs	r0, r0, #16
 800e204:	4463      	add	r3, ip
 800e206:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e20a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e20e:	b29b      	uxth	r3, r3
 800e210:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e214:	4576      	cmp	r6, lr
 800e216:	f849 3b04 	str.w	r3, [r9], #4
 800e21a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e21e:	d8e5      	bhi.n	800e1ec <__mdiff+0x88>
 800e220:	1b33      	subs	r3, r6, r4
 800e222:	3b15      	subs	r3, #21
 800e224:	f023 0303 	bic.w	r3, r3, #3
 800e228:	3415      	adds	r4, #21
 800e22a:	3304      	adds	r3, #4
 800e22c:	42a6      	cmp	r6, r4
 800e22e:	bf38      	it	cc
 800e230:	2304      	movcc	r3, #4
 800e232:	441d      	add	r5, r3
 800e234:	445b      	add	r3, fp
 800e236:	461e      	mov	r6, r3
 800e238:	462c      	mov	r4, r5
 800e23a:	4544      	cmp	r4, r8
 800e23c:	d30e      	bcc.n	800e25c <__mdiff+0xf8>
 800e23e:	f108 0103 	add.w	r1, r8, #3
 800e242:	1b49      	subs	r1, r1, r5
 800e244:	f021 0103 	bic.w	r1, r1, #3
 800e248:	3d03      	subs	r5, #3
 800e24a:	45a8      	cmp	r8, r5
 800e24c:	bf38      	it	cc
 800e24e:	2100      	movcc	r1, #0
 800e250:	440b      	add	r3, r1
 800e252:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e256:	b191      	cbz	r1, 800e27e <__mdiff+0x11a>
 800e258:	6117      	str	r7, [r2, #16]
 800e25a:	e79d      	b.n	800e198 <__mdiff+0x34>
 800e25c:	f854 1b04 	ldr.w	r1, [r4], #4
 800e260:	46e6      	mov	lr, ip
 800e262:	0c08      	lsrs	r0, r1, #16
 800e264:	fa1c fc81 	uxtah	ip, ip, r1
 800e268:	4471      	add	r1, lr
 800e26a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e26e:	b289      	uxth	r1, r1
 800e270:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e274:	f846 1b04 	str.w	r1, [r6], #4
 800e278:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e27c:	e7dd      	b.n	800e23a <__mdiff+0xd6>
 800e27e:	3f01      	subs	r7, #1
 800e280:	e7e7      	b.n	800e252 <__mdiff+0xee>
 800e282:	bf00      	nop
 800e284:	0800f1a7 	.word	0x0800f1a7
 800e288:	0800f218 	.word	0x0800f218

0800e28c <__ulp>:
 800e28c:	b082      	sub	sp, #8
 800e28e:	ed8d 0b00 	vstr	d0, [sp]
 800e292:	9a01      	ldr	r2, [sp, #4]
 800e294:	4b0f      	ldr	r3, [pc, #60]	@ (800e2d4 <__ulp+0x48>)
 800e296:	4013      	ands	r3, r2
 800e298:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	dc08      	bgt.n	800e2b2 <__ulp+0x26>
 800e2a0:	425b      	negs	r3, r3
 800e2a2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e2a6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e2aa:	da04      	bge.n	800e2b6 <__ulp+0x2a>
 800e2ac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e2b0:	4113      	asrs	r3, r2
 800e2b2:	2200      	movs	r2, #0
 800e2b4:	e008      	b.n	800e2c8 <__ulp+0x3c>
 800e2b6:	f1a2 0314 	sub.w	r3, r2, #20
 800e2ba:	2b1e      	cmp	r3, #30
 800e2bc:	bfda      	itte	le
 800e2be:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e2c2:	40da      	lsrle	r2, r3
 800e2c4:	2201      	movgt	r2, #1
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	4619      	mov	r1, r3
 800e2ca:	4610      	mov	r0, r2
 800e2cc:	ec41 0b10 	vmov	d0, r0, r1
 800e2d0:	b002      	add	sp, #8
 800e2d2:	4770      	bx	lr
 800e2d4:	7ff00000 	.word	0x7ff00000

0800e2d8 <__b2d>:
 800e2d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2dc:	6906      	ldr	r6, [r0, #16]
 800e2de:	f100 0814 	add.w	r8, r0, #20
 800e2e2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e2e6:	1f37      	subs	r7, r6, #4
 800e2e8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e2ec:	4610      	mov	r0, r2
 800e2ee:	f7ff fd53 	bl	800dd98 <__hi0bits>
 800e2f2:	f1c0 0320 	rsb	r3, r0, #32
 800e2f6:	280a      	cmp	r0, #10
 800e2f8:	600b      	str	r3, [r1, #0]
 800e2fa:	491b      	ldr	r1, [pc, #108]	@ (800e368 <__b2d+0x90>)
 800e2fc:	dc15      	bgt.n	800e32a <__b2d+0x52>
 800e2fe:	f1c0 0c0b 	rsb	ip, r0, #11
 800e302:	fa22 f30c 	lsr.w	r3, r2, ip
 800e306:	45b8      	cmp	r8, r7
 800e308:	ea43 0501 	orr.w	r5, r3, r1
 800e30c:	bf34      	ite	cc
 800e30e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e312:	2300      	movcs	r3, #0
 800e314:	3015      	adds	r0, #21
 800e316:	fa02 f000 	lsl.w	r0, r2, r0
 800e31a:	fa23 f30c 	lsr.w	r3, r3, ip
 800e31e:	4303      	orrs	r3, r0
 800e320:	461c      	mov	r4, r3
 800e322:	ec45 4b10 	vmov	d0, r4, r5
 800e326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e32a:	45b8      	cmp	r8, r7
 800e32c:	bf3a      	itte	cc
 800e32e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e332:	f1a6 0708 	subcc.w	r7, r6, #8
 800e336:	2300      	movcs	r3, #0
 800e338:	380b      	subs	r0, #11
 800e33a:	d012      	beq.n	800e362 <__b2d+0x8a>
 800e33c:	f1c0 0120 	rsb	r1, r0, #32
 800e340:	fa23 f401 	lsr.w	r4, r3, r1
 800e344:	4082      	lsls	r2, r0
 800e346:	4322      	orrs	r2, r4
 800e348:	4547      	cmp	r7, r8
 800e34a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e34e:	bf8c      	ite	hi
 800e350:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e354:	2200      	movls	r2, #0
 800e356:	4083      	lsls	r3, r0
 800e358:	40ca      	lsrs	r2, r1
 800e35a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e35e:	4313      	orrs	r3, r2
 800e360:	e7de      	b.n	800e320 <__b2d+0x48>
 800e362:	ea42 0501 	orr.w	r5, r2, r1
 800e366:	e7db      	b.n	800e320 <__b2d+0x48>
 800e368:	3ff00000 	.word	0x3ff00000

0800e36c <__d2b>:
 800e36c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e370:	460f      	mov	r7, r1
 800e372:	2101      	movs	r1, #1
 800e374:	ec59 8b10 	vmov	r8, r9, d0
 800e378:	4616      	mov	r6, r2
 800e37a:	f7ff fc1b 	bl	800dbb4 <_Balloc>
 800e37e:	4604      	mov	r4, r0
 800e380:	b930      	cbnz	r0, 800e390 <__d2b+0x24>
 800e382:	4602      	mov	r2, r0
 800e384:	4b23      	ldr	r3, [pc, #140]	@ (800e414 <__d2b+0xa8>)
 800e386:	4824      	ldr	r0, [pc, #144]	@ (800e418 <__d2b+0xac>)
 800e388:	f240 310f 	movw	r1, #783	@ 0x30f
 800e38c:	f7fe ffa8 	bl	800d2e0 <__assert_func>
 800e390:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e394:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e398:	b10d      	cbz	r5, 800e39e <__d2b+0x32>
 800e39a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e39e:	9301      	str	r3, [sp, #4]
 800e3a0:	f1b8 0300 	subs.w	r3, r8, #0
 800e3a4:	d023      	beq.n	800e3ee <__d2b+0x82>
 800e3a6:	4668      	mov	r0, sp
 800e3a8:	9300      	str	r3, [sp, #0]
 800e3aa:	f7ff fd14 	bl	800ddd6 <__lo0bits>
 800e3ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e3b2:	b1d0      	cbz	r0, 800e3ea <__d2b+0x7e>
 800e3b4:	f1c0 0320 	rsb	r3, r0, #32
 800e3b8:	fa02 f303 	lsl.w	r3, r2, r3
 800e3bc:	430b      	orrs	r3, r1
 800e3be:	40c2      	lsrs	r2, r0
 800e3c0:	6163      	str	r3, [r4, #20]
 800e3c2:	9201      	str	r2, [sp, #4]
 800e3c4:	9b01      	ldr	r3, [sp, #4]
 800e3c6:	61a3      	str	r3, [r4, #24]
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	bf0c      	ite	eq
 800e3cc:	2201      	moveq	r2, #1
 800e3ce:	2202      	movne	r2, #2
 800e3d0:	6122      	str	r2, [r4, #16]
 800e3d2:	b1a5      	cbz	r5, 800e3fe <__d2b+0x92>
 800e3d4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e3d8:	4405      	add	r5, r0
 800e3da:	603d      	str	r5, [r7, #0]
 800e3dc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e3e0:	6030      	str	r0, [r6, #0]
 800e3e2:	4620      	mov	r0, r4
 800e3e4:	b003      	add	sp, #12
 800e3e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e3ea:	6161      	str	r1, [r4, #20]
 800e3ec:	e7ea      	b.n	800e3c4 <__d2b+0x58>
 800e3ee:	a801      	add	r0, sp, #4
 800e3f0:	f7ff fcf1 	bl	800ddd6 <__lo0bits>
 800e3f4:	9b01      	ldr	r3, [sp, #4]
 800e3f6:	6163      	str	r3, [r4, #20]
 800e3f8:	3020      	adds	r0, #32
 800e3fa:	2201      	movs	r2, #1
 800e3fc:	e7e8      	b.n	800e3d0 <__d2b+0x64>
 800e3fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e402:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e406:	6038      	str	r0, [r7, #0]
 800e408:	6918      	ldr	r0, [r3, #16]
 800e40a:	f7ff fcc5 	bl	800dd98 <__hi0bits>
 800e40e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e412:	e7e5      	b.n	800e3e0 <__d2b+0x74>
 800e414:	0800f1a7 	.word	0x0800f1a7
 800e418:	0800f218 	.word	0x0800f218

0800e41c <__ratio>:
 800e41c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e420:	b085      	sub	sp, #20
 800e422:	e9cd 1000 	strd	r1, r0, [sp]
 800e426:	a902      	add	r1, sp, #8
 800e428:	f7ff ff56 	bl	800e2d8 <__b2d>
 800e42c:	9800      	ldr	r0, [sp, #0]
 800e42e:	a903      	add	r1, sp, #12
 800e430:	ec55 4b10 	vmov	r4, r5, d0
 800e434:	f7ff ff50 	bl	800e2d8 <__b2d>
 800e438:	9b01      	ldr	r3, [sp, #4]
 800e43a:	6919      	ldr	r1, [r3, #16]
 800e43c:	9b00      	ldr	r3, [sp, #0]
 800e43e:	691b      	ldr	r3, [r3, #16]
 800e440:	1ac9      	subs	r1, r1, r3
 800e442:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e446:	1a9b      	subs	r3, r3, r2
 800e448:	ec5b ab10 	vmov	sl, fp, d0
 800e44c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e450:	2b00      	cmp	r3, #0
 800e452:	bfce      	itee	gt
 800e454:	462a      	movgt	r2, r5
 800e456:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e45a:	465a      	movle	r2, fp
 800e45c:	462f      	mov	r7, r5
 800e45e:	46d9      	mov	r9, fp
 800e460:	bfcc      	ite	gt
 800e462:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e466:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e46a:	464b      	mov	r3, r9
 800e46c:	4652      	mov	r2, sl
 800e46e:	4620      	mov	r0, r4
 800e470:	4639      	mov	r1, r7
 800e472:	f7f2 f9e3 	bl	800083c <__aeabi_ddiv>
 800e476:	ec41 0b10 	vmov	d0, r0, r1
 800e47a:	b005      	add	sp, #20
 800e47c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e480 <__copybits>:
 800e480:	3901      	subs	r1, #1
 800e482:	b570      	push	{r4, r5, r6, lr}
 800e484:	1149      	asrs	r1, r1, #5
 800e486:	6914      	ldr	r4, [r2, #16]
 800e488:	3101      	adds	r1, #1
 800e48a:	f102 0314 	add.w	r3, r2, #20
 800e48e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e492:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e496:	1f05      	subs	r5, r0, #4
 800e498:	42a3      	cmp	r3, r4
 800e49a:	d30c      	bcc.n	800e4b6 <__copybits+0x36>
 800e49c:	1aa3      	subs	r3, r4, r2
 800e49e:	3b11      	subs	r3, #17
 800e4a0:	f023 0303 	bic.w	r3, r3, #3
 800e4a4:	3211      	adds	r2, #17
 800e4a6:	42a2      	cmp	r2, r4
 800e4a8:	bf88      	it	hi
 800e4aa:	2300      	movhi	r3, #0
 800e4ac:	4418      	add	r0, r3
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	4288      	cmp	r0, r1
 800e4b2:	d305      	bcc.n	800e4c0 <__copybits+0x40>
 800e4b4:	bd70      	pop	{r4, r5, r6, pc}
 800e4b6:	f853 6b04 	ldr.w	r6, [r3], #4
 800e4ba:	f845 6f04 	str.w	r6, [r5, #4]!
 800e4be:	e7eb      	b.n	800e498 <__copybits+0x18>
 800e4c0:	f840 3b04 	str.w	r3, [r0], #4
 800e4c4:	e7f4      	b.n	800e4b0 <__copybits+0x30>

0800e4c6 <__any_on>:
 800e4c6:	f100 0214 	add.w	r2, r0, #20
 800e4ca:	6900      	ldr	r0, [r0, #16]
 800e4cc:	114b      	asrs	r3, r1, #5
 800e4ce:	4298      	cmp	r0, r3
 800e4d0:	b510      	push	{r4, lr}
 800e4d2:	db11      	blt.n	800e4f8 <__any_on+0x32>
 800e4d4:	dd0a      	ble.n	800e4ec <__any_on+0x26>
 800e4d6:	f011 011f 	ands.w	r1, r1, #31
 800e4da:	d007      	beq.n	800e4ec <__any_on+0x26>
 800e4dc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e4e0:	fa24 f001 	lsr.w	r0, r4, r1
 800e4e4:	fa00 f101 	lsl.w	r1, r0, r1
 800e4e8:	428c      	cmp	r4, r1
 800e4ea:	d10b      	bne.n	800e504 <__any_on+0x3e>
 800e4ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e4f0:	4293      	cmp	r3, r2
 800e4f2:	d803      	bhi.n	800e4fc <__any_on+0x36>
 800e4f4:	2000      	movs	r0, #0
 800e4f6:	bd10      	pop	{r4, pc}
 800e4f8:	4603      	mov	r3, r0
 800e4fa:	e7f7      	b.n	800e4ec <__any_on+0x26>
 800e4fc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e500:	2900      	cmp	r1, #0
 800e502:	d0f5      	beq.n	800e4f0 <__any_on+0x2a>
 800e504:	2001      	movs	r0, #1
 800e506:	e7f6      	b.n	800e4f6 <__any_on+0x30>

0800e508 <__ascii_wctomb>:
 800e508:	4603      	mov	r3, r0
 800e50a:	4608      	mov	r0, r1
 800e50c:	b141      	cbz	r1, 800e520 <__ascii_wctomb+0x18>
 800e50e:	2aff      	cmp	r2, #255	@ 0xff
 800e510:	d904      	bls.n	800e51c <__ascii_wctomb+0x14>
 800e512:	228a      	movs	r2, #138	@ 0x8a
 800e514:	601a      	str	r2, [r3, #0]
 800e516:	f04f 30ff 	mov.w	r0, #4294967295
 800e51a:	4770      	bx	lr
 800e51c:	700a      	strb	r2, [r1, #0]
 800e51e:	2001      	movs	r0, #1
 800e520:	4770      	bx	lr
	...

0800e524 <__sflush_r>:
 800e524:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e52c:	0716      	lsls	r6, r2, #28
 800e52e:	4605      	mov	r5, r0
 800e530:	460c      	mov	r4, r1
 800e532:	d454      	bmi.n	800e5de <__sflush_r+0xba>
 800e534:	684b      	ldr	r3, [r1, #4]
 800e536:	2b00      	cmp	r3, #0
 800e538:	dc02      	bgt.n	800e540 <__sflush_r+0x1c>
 800e53a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	dd48      	ble.n	800e5d2 <__sflush_r+0xae>
 800e540:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e542:	2e00      	cmp	r6, #0
 800e544:	d045      	beq.n	800e5d2 <__sflush_r+0xae>
 800e546:	2300      	movs	r3, #0
 800e548:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e54c:	682f      	ldr	r7, [r5, #0]
 800e54e:	6a21      	ldr	r1, [r4, #32]
 800e550:	602b      	str	r3, [r5, #0]
 800e552:	d030      	beq.n	800e5b6 <__sflush_r+0x92>
 800e554:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e556:	89a3      	ldrh	r3, [r4, #12]
 800e558:	0759      	lsls	r1, r3, #29
 800e55a:	d505      	bpl.n	800e568 <__sflush_r+0x44>
 800e55c:	6863      	ldr	r3, [r4, #4]
 800e55e:	1ad2      	subs	r2, r2, r3
 800e560:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e562:	b10b      	cbz	r3, 800e568 <__sflush_r+0x44>
 800e564:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e566:	1ad2      	subs	r2, r2, r3
 800e568:	2300      	movs	r3, #0
 800e56a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e56c:	6a21      	ldr	r1, [r4, #32]
 800e56e:	4628      	mov	r0, r5
 800e570:	47b0      	blx	r6
 800e572:	1c43      	adds	r3, r0, #1
 800e574:	89a3      	ldrh	r3, [r4, #12]
 800e576:	d106      	bne.n	800e586 <__sflush_r+0x62>
 800e578:	6829      	ldr	r1, [r5, #0]
 800e57a:	291d      	cmp	r1, #29
 800e57c:	d82b      	bhi.n	800e5d6 <__sflush_r+0xb2>
 800e57e:	4a2a      	ldr	r2, [pc, #168]	@ (800e628 <__sflush_r+0x104>)
 800e580:	40ca      	lsrs	r2, r1
 800e582:	07d6      	lsls	r6, r2, #31
 800e584:	d527      	bpl.n	800e5d6 <__sflush_r+0xb2>
 800e586:	2200      	movs	r2, #0
 800e588:	6062      	str	r2, [r4, #4]
 800e58a:	04d9      	lsls	r1, r3, #19
 800e58c:	6922      	ldr	r2, [r4, #16]
 800e58e:	6022      	str	r2, [r4, #0]
 800e590:	d504      	bpl.n	800e59c <__sflush_r+0x78>
 800e592:	1c42      	adds	r2, r0, #1
 800e594:	d101      	bne.n	800e59a <__sflush_r+0x76>
 800e596:	682b      	ldr	r3, [r5, #0]
 800e598:	b903      	cbnz	r3, 800e59c <__sflush_r+0x78>
 800e59a:	6560      	str	r0, [r4, #84]	@ 0x54
 800e59c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e59e:	602f      	str	r7, [r5, #0]
 800e5a0:	b1b9      	cbz	r1, 800e5d2 <__sflush_r+0xae>
 800e5a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e5a6:	4299      	cmp	r1, r3
 800e5a8:	d002      	beq.n	800e5b0 <__sflush_r+0x8c>
 800e5aa:	4628      	mov	r0, r5
 800e5ac:	f7fe feb6 	bl	800d31c <_free_r>
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	6363      	str	r3, [r4, #52]	@ 0x34
 800e5b4:	e00d      	b.n	800e5d2 <__sflush_r+0xae>
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	4628      	mov	r0, r5
 800e5ba:	47b0      	blx	r6
 800e5bc:	4602      	mov	r2, r0
 800e5be:	1c50      	adds	r0, r2, #1
 800e5c0:	d1c9      	bne.n	800e556 <__sflush_r+0x32>
 800e5c2:	682b      	ldr	r3, [r5, #0]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d0c6      	beq.n	800e556 <__sflush_r+0x32>
 800e5c8:	2b1d      	cmp	r3, #29
 800e5ca:	d001      	beq.n	800e5d0 <__sflush_r+0xac>
 800e5cc:	2b16      	cmp	r3, #22
 800e5ce:	d11e      	bne.n	800e60e <__sflush_r+0xea>
 800e5d0:	602f      	str	r7, [r5, #0]
 800e5d2:	2000      	movs	r0, #0
 800e5d4:	e022      	b.n	800e61c <__sflush_r+0xf8>
 800e5d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5da:	b21b      	sxth	r3, r3
 800e5dc:	e01b      	b.n	800e616 <__sflush_r+0xf2>
 800e5de:	690f      	ldr	r7, [r1, #16]
 800e5e0:	2f00      	cmp	r7, #0
 800e5e2:	d0f6      	beq.n	800e5d2 <__sflush_r+0xae>
 800e5e4:	0793      	lsls	r3, r2, #30
 800e5e6:	680e      	ldr	r6, [r1, #0]
 800e5e8:	bf08      	it	eq
 800e5ea:	694b      	ldreq	r3, [r1, #20]
 800e5ec:	600f      	str	r7, [r1, #0]
 800e5ee:	bf18      	it	ne
 800e5f0:	2300      	movne	r3, #0
 800e5f2:	eba6 0807 	sub.w	r8, r6, r7
 800e5f6:	608b      	str	r3, [r1, #8]
 800e5f8:	f1b8 0f00 	cmp.w	r8, #0
 800e5fc:	dde9      	ble.n	800e5d2 <__sflush_r+0xae>
 800e5fe:	6a21      	ldr	r1, [r4, #32]
 800e600:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e602:	4643      	mov	r3, r8
 800e604:	463a      	mov	r2, r7
 800e606:	4628      	mov	r0, r5
 800e608:	47b0      	blx	r6
 800e60a:	2800      	cmp	r0, #0
 800e60c:	dc08      	bgt.n	800e620 <__sflush_r+0xfc>
 800e60e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e612:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e616:	81a3      	strh	r3, [r4, #12]
 800e618:	f04f 30ff 	mov.w	r0, #4294967295
 800e61c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e620:	4407      	add	r7, r0
 800e622:	eba8 0800 	sub.w	r8, r8, r0
 800e626:	e7e7      	b.n	800e5f8 <__sflush_r+0xd4>
 800e628:	20400001 	.word	0x20400001

0800e62c <_fflush_r>:
 800e62c:	b538      	push	{r3, r4, r5, lr}
 800e62e:	690b      	ldr	r3, [r1, #16]
 800e630:	4605      	mov	r5, r0
 800e632:	460c      	mov	r4, r1
 800e634:	b913      	cbnz	r3, 800e63c <_fflush_r+0x10>
 800e636:	2500      	movs	r5, #0
 800e638:	4628      	mov	r0, r5
 800e63a:	bd38      	pop	{r3, r4, r5, pc}
 800e63c:	b118      	cbz	r0, 800e646 <_fflush_r+0x1a>
 800e63e:	6a03      	ldr	r3, [r0, #32]
 800e640:	b90b      	cbnz	r3, 800e646 <_fflush_r+0x1a>
 800e642:	f7fe fcd1 	bl	800cfe8 <__sinit>
 800e646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d0f3      	beq.n	800e636 <_fflush_r+0xa>
 800e64e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e650:	07d0      	lsls	r0, r2, #31
 800e652:	d404      	bmi.n	800e65e <_fflush_r+0x32>
 800e654:	0599      	lsls	r1, r3, #22
 800e656:	d402      	bmi.n	800e65e <_fflush_r+0x32>
 800e658:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e65a:	f7fe fe26 	bl	800d2aa <__retarget_lock_acquire_recursive>
 800e65e:	4628      	mov	r0, r5
 800e660:	4621      	mov	r1, r4
 800e662:	f7ff ff5f 	bl	800e524 <__sflush_r>
 800e666:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e668:	07da      	lsls	r2, r3, #31
 800e66a:	4605      	mov	r5, r0
 800e66c:	d4e4      	bmi.n	800e638 <_fflush_r+0xc>
 800e66e:	89a3      	ldrh	r3, [r4, #12]
 800e670:	059b      	lsls	r3, r3, #22
 800e672:	d4e1      	bmi.n	800e638 <_fflush_r+0xc>
 800e674:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e676:	f7fe fe19 	bl	800d2ac <__retarget_lock_release_recursive>
 800e67a:	e7dd      	b.n	800e638 <_fflush_r+0xc>

0800e67c <fiprintf>:
 800e67c:	b40e      	push	{r1, r2, r3}
 800e67e:	b503      	push	{r0, r1, lr}
 800e680:	4601      	mov	r1, r0
 800e682:	ab03      	add	r3, sp, #12
 800e684:	4805      	ldr	r0, [pc, #20]	@ (800e69c <fiprintf+0x20>)
 800e686:	f853 2b04 	ldr.w	r2, [r3], #4
 800e68a:	6800      	ldr	r0, [r0, #0]
 800e68c:	9301      	str	r3, [sp, #4]
 800e68e:	f000 f85b 	bl	800e748 <_vfiprintf_r>
 800e692:	b002      	add	sp, #8
 800e694:	f85d eb04 	ldr.w	lr, [sp], #4
 800e698:	b003      	add	sp, #12
 800e69a:	4770      	bx	lr
 800e69c:	20000274 	.word	0x20000274

0800e6a0 <_sbrk_r>:
 800e6a0:	b538      	push	{r3, r4, r5, lr}
 800e6a2:	4d06      	ldr	r5, [pc, #24]	@ (800e6bc <_sbrk_r+0x1c>)
 800e6a4:	2300      	movs	r3, #0
 800e6a6:	4604      	mov	r4, r0
 800e6a8:	4608      	mov	r0, r1
 800e6aa:	602b      	str	r3, [r5, #0]
 800e6ac:	f7f4 fd2a 	bl	8003104 <_sbrk>
 800e6b0:	1c43      	adds	r3, r0, #1
 800e6b2:	d102      	bne.n	800e6ba <_sbrk_r+0x1a>
 800e6b4:	682b      	ldr	r3, [r5, #0]
 800e6b6:	b103      	cbz	r3, 800e6ba <_sbrk_r+0x1a>
 800e6b8:	6023      	str	r3, [r4, #0]
 800e6ba:	bd38      	pop	{r3, r4, r5, pc}
 800e6bc:	200022c4 	.word	0x200022c4

0800e6c0 <abort>:
 800e6c0:	b508      	push	{r3, lr}
 800e6c2:	2006      	movs	r0, #6
 800e6c4:	f000 fba0 	bl	800ee08 <raise>
 800e6c8:	2001      	movs	r0, #1
 800e6ca:	f7f4 fca3 	bl	8003014 <_exit>

0800e6ce <_calloc_r>:
 800e6ce:	b570      	push	{r4, r5, r6, lr}
 800e6d0:	fba1 5402 	umull	r5, r4, r1, r2
 800e6d4:	b934      	cbnz	r4, 800e6e4 <_calloc_r+0x16>
 800e6d6:	4629      	mov	r1, r5
 800e6d8:	f7ff f9ce 	bl	800da78 <_malloc_r>
 800e6dc:	4606      	mov	r6, r0
 800e6de:	b928      	cbnz	r0, 800e6ec <_calloc_r+0x1e>
 800e6e0:	4630      	mov	r0, r6
 800e6e2:	bd70      	pop	{r4, r5, r6, pc}
 800e6e4:	220c      	movs	r2, #12
 800e6e6:	6002      	str	r2, [r0, #0]
 800e6e8:	2600      	movs	r6, #0
 800e6ea:	e7f9      	b.n	800e6e0 <_calloc_r+0x12>
 800e6ec:	462a      	mov	r2, r5
 800e6ee:	4621      	mov	r1, r4
 800e6f0:	f7fe fcf3 	bl	800d0da <memset>
 800e6f4:	e7f4      	b.n	800e6e0 <_calloc_r+0x12>

0800e6f6 <__sfputc_r>:
 800e6f6:	6893      	ldr	r3, [r2, #8]
 800e6f8:	3b01      	subs	r3, #1
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	b410      	push	{r4}
 800e6fe:	6093      	str	r3, [r2, #8]
 800e700:	da08      	bge.n	800e714 <__sfputc_r+0x1e>
 800e702:	6994      	ldr	r4, [r2, #24]
 800e704:	42a3      	cmp	r3, r4
 800e706:	db01      	blt.n	800e70c <__sfputc_r+0x16>
 800e708:	290a      	cmp	r1, #10
 800e70a:	d103      	bne.n	800e714 <__sfputc_r+0x1e>
 800e70c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e710:	f000 babe 	b.w	800ec90 <__swbuf_r>
 800e714:	6813      	ldr	r3, [r2, #0]
 800e716:	1c58      	adds	r0, r3, #1
 800e718:	6010      	str	r0, [r2, #0]
 800e71a:	7019      	strb	r1, [r3, #0]
 800e71c:	4608      	mov	r0, r1
 800e71e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e722:	4770      	bx	lr

0800e724 <__sfputs_r>:
 800e724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e726:	4606      	mov	r6, r0
 800e728:	460f      	mov	r7, r1
 800e72a:	4614      	mov	r4, r2
 800e72c:	18d5      	adds	r5, r2, r3
 800e72e:	42ac      	cmp	r4, r5
 800e730:	d101      	bne.n	800e736 <__sfputs_r+0x12>
 800e732:	2000      	movs	r0, #0
 800e734:	e007      	b.n	800e746 <__sfputs_r+0x22>
 800e736:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e73a:	463a      	mov	r2, r7
 800e73c:	4630      	mov	r0, r6
 800e73e:	f7ff ffda 	bl	800e6f6 <__sfputc_r>
 800e742:	1c43      	adds	r3, r0, #1
 800e744:	d1f3      	bne.n	800e72e <__sfputs_r+0xa>
 800e746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e748 <_vfiprintf_r>:
 800e748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e74c:	460d      	mov	r5, r1
 800e74e:	b09d      	sub	sp, #116	@ 0x74
 800e750:	4614      	mov	r4, r2
 800e752:	4698      	mov	r8, r3
 800e754:	4606      	mov	r6, r0
 800e756:	b118      	cbz	r0, 800e760 <_vfiprintf_r+0x18>
 800e758:	6a03      	ldr	r3, [r0, #32]
 800e75a:	b90b      	cbnz	r3, 800e760 <_vfiprintf_r+0x18>
 800e75c:	f7fe fc44 	bl	800cfe8 <__sinit>
 800e760:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e762:	07d9      	lsls	r1, r3, #31
 800e764:	d405      	bmi.n	800e772 <_vfiprintf_r+0x2a>
 800e766:	89ab      	ldrh	r3, [r5, #12]
 800e768:	059a      	lsls	r2, r3, #22
 800e76a:	d402      	bmi.n	800e772 <_vfiprintf_r+0x2a>
 800e76c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e76e:	f7fe fd9c 	bl	800d2aa <__retarget_lock_acquire_recursive>
 800e772:	89ab      	ldrh	r3, [r5, #12]
 800e774:	071b      	lsls	r3, r3, #28
 800e776:	d501      	bpl.n	800e77c <_vfiprintf_r+0x34>
 800e778:	692b      	ldr	r3, [r5, #16]
 800e77a:	b99b      	cbnz	r3, 800e7a4 <_vfiprintf_r+0x5c>
 800e77c:	4629      	mov	r1, r5
 800e77e:	4630      	mov	r0, r6
 800e780:	f000 fac4 	bl	800ed0c <__swsetup_r>
 800e784:	b170      	cbz	r0, 800e7a4 <_vfiprintf_r+0x5c>
 800e786:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e788:	07dc      	lsls	r4, r3, #31
 800e78a:	d504      	bpl.n	800e796 <_vfiprintf_r+0x4e>
 800e78c:	f04f 30ff 	mov.w	r0, #4294967295
 800e790:	b01d      	add	sp, #116	@ 0x74
 800e792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e796:	89ab      	ldrh	r3, [r5, #12]
 800e798:	0598      	lsls	r0, r3, #22
 800e79a:	d4f7      	bmi.n	800e78c <_vfiprintf_r+0x44>
 800e79c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e79e:	f7fe fd85 	bl	800d2ac <__retarget_lock_release_recursive>
 800e7a2:	e7f3      	b.n	800e78c <_vfiprintf_r+0x44>
 800e7a4:	2300      	movs	r3, #0
 800e7a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7a8:	2320      	movs	r3, #32
 800e7aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e7ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800e7b2:	2330      	movs	r3, #48	@ 0x30
 800e7b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e964 <_vfiprintf_r+0x21c>
 800e7b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e7bc:	f04f 0901 	mov.w	r9, #1
 800e7c0:	4623      	mov	r3, r4
 800e7c2:	469a      	mov	sl, r3
 800e7c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e7c8:	b10a      	cbz	r2, 800e7ce <_vfiprintf_r+0x86>
 800e7ca:	2a25      	cmp	r2, #37	@ 0x25
 800e7cc:	d1f9      	bne.n	800e7c2 <_vfiprintf_r+0x7a>
 800e7ce:	ebba 0b04 	subs.w	fp, sl, r4
 800e7d2:	d00b      	beq.n	800e7ec <_vfiprintf_r+0xa4>
 800e7d4:	465b      	mov	r3, fp
 800e7d6:	4622      	mov	r2, r4
 800e7d8:	4629      	mov	r1, r5
 800e7da:	4630      	mov	r0, r6
 800e7dc:	f7ff ffa2 	bl	800e724 <__sfputs_r>
 800e7e0:	3001      	adds	r0, #1
 800e7e2:	f000 80a7 	beq.w	800e934 <_vfiprintf_r+0x1ec>
 800e7e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e7e8:	445a      	add	r2, fp
 800e7ea:	9209      	str	r2, [sp, #36]	@ 0x24
 800e7ec:	f89a 3000 	ldrb.w	r3, [sl]
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	f000 809f 	beq.w	800e934 <_vfiprintf_r+0x1ec>
 800e7f6:	2300      	movs	r3, #0
 800e7f8:	f04f 32ff 	mov.w	r2, #4294967295
 800e7fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e800:	f10a 0a01 	add.w	sl, sl, #1
 800e804:	9304      	str	r3, [sp, #16]
 800e806:	9307      	str	r3, [sp, #28]
 800e808:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e80c:	931a      	str	r3, [sp, #104]	@ 0x68
 800e80e:	4654      	mov	r4, sl
 800e810:	2205      	movs	r2, #5
 800e812:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e816:	4853      	ldr	r0, [pc, #332]	@ (800e964 <_vfiprintf_r+0x21c>)
 800e818:	f7f1 fcda 	bl	80001d0 <memchr>
 800e81c:	9a04      	ldr	r2, [sp, #16]
 800e81e:	b9d8      	cbnz	r0, 800e858 <_vfiprintf_r+0x110>
 800e820:	06d1      	lsls	r1, r2, #27
 800e822:	bf44      	itt	mi
 800e824:	2320      	movmi	r3, #32
 800e826:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e82a:	0713      	lsls	r3, r2, #28
 800e82c:	bf44      	itt	mi
 800e82e:	232b      	movmi	r3, #43	@ 0x2b
 800e830:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e834:	f89a 3000 	ldrb.w	r3, [sl]
 800e838:	2b2a      	cmp	r3, #42	@ 0x2a
 800e83a:	d015      	beq.n	800e868 <_vfiprintf_r+0x120>
 800e83c:	9a07      	ldr	r2, [sp, #28]
 800e83e:	4654      	mov	r4, sl
 800e840:	2000      	movs	r0, #0
 800e842:	f04f 0c0a 	mov.w	ip, #10
 800e846:	4621      	mov	r1, r4
 800e848:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e84c:	3b30      	subs	r3, #48	@ 0x30
 800e84e:	2b09      	cmp	r3, #9
 800e850:	d94b      	bls.n	800e8ea <_vfiprintf_r+0x1a2>
 800e852:	b1b0      	cbz	r0, 800e882 <_vfiprintf_r+0x13a>
 800e854:	9207      	str	r2, [sp, #28]
 800e856:	e014      	b.n	800e882 <_vfiprintf_r+0x13a>
 800e858:	eba0 0308 	sub.w	r3, r0, r8
 800e85c:	fa09 f303 	lsl.w	r3, r9, r3
 800e860:	4313      	orrs	r3, r2
 800e862:	9304      	str	r3, [sp, #16]
 800e864:	46a2      	mov	sl, r4
 800e866:	e7d2      	b.n	800e80e <_vfiprintf_r+0xc6>
 800e868:	9b03      	ldr	r3, [sp, #12]
 800e86a:	1d19      	adds	r1, r3, #4
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	9103      	str	r1, [sp, #12]
 800e870:	2b00      	cmp	r3, #0
 800e872:	bfbb      	ittet	lt
 800e874:	425b      	neglt	r3, r3
 800e876:	f042 0202 	orrlt.w	r2, r2, #2
 800e87a:	9307      	strge	r3, [sp, #28]
 800e87c:	9307      	strlt	r3, [sp, #28]
 800e87e:	bfb8      	it	lt
 800e880:	9204      	strlt	r2, [sp, #16]
 800e882:	7823      	ldrb	r3, [r4, #0]
 800e884:	2b2e      	cmp	r3, #46	@ 0x2e
 800e886:	d10a      	bne.n	800e89e <_vfiprintf_r+0x156>
 800e888:	7863      	ldrb	r3, [r4, #1]
 800e88a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e88c:	d132      	bne.n	800e8f4 <_vfiprintf_r+0x1ac>
 800e88e:	9b03      	ldr	r3, [sp, #12]
 800e890:	1d1a      	adds	r2, r3, #4
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	9203      	str	r2, [sp, #12]
 800e896:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e89a:	3402      	adds	r4, #2
 800e89c:	9305      	str	r3, [sp, #20]
 800e89e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e974 <_vfiprintf_r+0x22c>
 800e8a2:	7821      	ldrb	r1, [r4, #0]
 800e8a4:	2203      	movs	r2, #3
 800e8a6:	4650      	mov	r0, sl
 800e8a8:	f7f1 fc92 	bl	80001d0 <memchr>
 800e8ac:	b138      	cbz	r0, 800e8be <_vfiprintf_r+0x176>
 800e8ae:	9b04      	ldr	r3, [sp, #16]
 800e8b0:	eba0 000a 	sub.w	r0, r0, sl
 800e8b4:	2240      	movs	r2, #64	@ 0x40
 800e8b6:	4082      	lsls	r2, r0
 800e8b8:	4313      	orrs	r3, r2
 800e8ba:	3401      	adds	r4, #1
 800e8bc:	9304      	str	r3, [sp, #16]
 800e8be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8c2:	4829      	ldr	r0, [pc, #164]	@ (800e968 <_vfiprintf_r+0x220>)
 800e8c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e8c8:	2206      	movs	r2, #6
 800e8ca:	f7f1 fc81 	bl	80001d0 <memchr>
 800e8ce:	2800      	cmp	r0, #0
 800e8d0:	d03f      	beq.n	800e952 <_vfiprintf_r+0x20a>
 800e8d2:	4b26      	ldr	r3, [pc, #152]	@ (800e96c <_vfiprintf_r+0x224>)
 800e8d4:	bb1b      	cbnz	r3, 800e91e <_vfiprintf_r+0x1d6>
 800e8d6:	9b03      	ldr	r3, [sp, #12]
 800e8d8:	3307      	adds	r3, #7
 800e8da:	f023 0307 	bic.w	r3, r3, #7
 800e8de:	3308      	adds	r3, #8
 800e8e0:	9303      	str	r3, [sp, #12]
 800e8e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8e4:	443b      	add	r3, r7
 800e8e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8e8:	e76a      	b.n	800e7c0 <_vfiprintf_r+0x78>
 800e8ea:	fb0c 3202 	mla	r2, ip, r2, r3
 800e8ee:	460c      	mov	r4, r1
 800e8f0:	2001      	movs	r0, #1
 800e8f2:	e7a8      	b.n	800e846 <_vfiprintf_r+0xfe>
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	3401      	adds	r4, #1
 800e8f8:	9305      	str	r3, [sp, #20]
 800e8fa:	4619      	mov	r1, r3
 800e8fc:	f04f 0c0a 	mov.w	ip, #10
 800e900:	4620      	mov	r0, r4
 800e902:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e906:	3a30      	subs	r2, #48	@ 0x30
 800e908:	2a09      	cmp	r2, #9
 800e90a:	d903      	bls.n	800e914 <_vfiprintf_r+0x1cc>
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d0c6      	beq.n	800e89e <_vfiprintf_r+0x156>
 800e910:	9105      	str	r1, [sp, #20]
 800e912:	e7c4      	b.n	800e89e <_vfiprintf_r+0x156>
 800e914:	fb0c 2101 	mla	r1, ip, r1, r2
 800e918:	4604      	mov	r4, r0
 800e91a:	2301      	movs	r3, #1
 800e91c:	e7f0      	b.n	800e900 <_vfiprintf_r+0x1b8>
 800e91e:	ab03      	add	r3, sp, #12
 800e920:	9300      	str	r3, [sp, #0]
 800e922:	462a      	mov	r2, r5
 800e924:	4b12      	ldr	r3, [pc, #72]	@ (800e970 <_vfiprintf_r+0x228>)
 800e926:	a904      	add	r1, sp, #16
 800e928:	4630      	mov	r0, r6
 800e92a:	f3af 8000 	nop.w
 800e92e:	4607      	mov	r7, r0
 800e930:	1c78      	adds	r0, r7, #1
 800e932:	d1d6      	bne.n	800e8e2 <_vfiprintf_r+0x19a>
 800e934:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e936:	07d9      	lsls	r1, r3, #31
 800e938:	d405      	bmi.n	800e946 <_vfiprintf_r+0x1fe>
 800e93a:	89ab      	ldrh	r3, [r5, #12]
 800e93c:	059a      	lsls	r2, r3, #22
 800e93e:	d402      	bmi.n	800e946 <_vfiprintf_r+0x1fe>
 800e940:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e942:	f7fe fcb3 	bl	800d2ac <__retarget_lock_release_recursive>
 800e946:	89ab      	ldrh	r3, [r5, #12]
 800e948:	065b      	lsls	r3, r3, #25
 800e94a:	f53f af1f 	bmi.w	800e78c <_vfiprintf_r+0x44>
 800e94e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e950:	e71e      	b.n	800e790 <_vfiprintf_r+0x48>
 800e952:	ab03      	add	r3, sp, #12
 800e954:	9300      	str	r3, [sp, #0]
 800e956:	462a      	mov	r2, r5
 800e958:	4b05      	ldr	r3, [pc, #20]	@ (800e970 <_vfiprintf_r+0x228>)
 800e95a:	a904      	add	r1, sp, #16
 800e95c:	4630      	mov	r0, r6
 800e95e:	f000 f879 	bl	800ea54 <_printf_i>
 800e962:	e7e4      	b.n	800e92e <_vfiprintf_r+0x1e6>
 800e964:	0800f271 	.word	0x0800f271
 800e968:	0800f27b 	.word	0x0800f27b
 800e96c:	00000000 	.word	0x00000000
 800e970:	0800e725 	.word	0x0800e725
 800e974:	0800f277 	.word	0x0800f277

0800e978 <_printf_common>:
 800e978:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e97c:	4616      	mov	r6, r2
 800e97e:	4698      	mov	r8, r3
 800e980:	688a      	ldr	r2, [r1, #8]
 800e982:	690b      	ldr	r3, [r1, #16]
 800e984:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e988:	4293      	cmp	r3, r2
 800e98a:	bfb8      	it	lt
 800e98c:	4613      	movlt	r3, r2
 800e98e:	6033      	str	r3, [r6, #0]
 800e990:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e994:	4607      	mov	r7, r0
 800e996:	460c      	mov	r4, r1
 800e998:	b10a      	cbz	r2, 800e99e <_printf_common+0x26>
 800e99a:	3301      	adds	r3, #1
 800e99c:	6033      	str	r3, [r6, #0]
 800e99e:	6823      	ldr	r3, [r4, #0]
 800e9a0:	0699      	lsls	r1, r3, #26
 800e9a2:	bf42      	ittt	mi
 800e9a4:	6833      	ldrmi	r3, [r6, #0]
 800e9a6:	3302      	addmi	r3, #2
 800e9a8:	6033      	strmi	r3, [r6, #0]
 800e9aa:	6825      	ldr	r5, [r4, #0]
 800e9ac:	f015 0506 	ands.w	r5, r5, #6
 800e9b0:	d106      	bne.n	800e9c0 <_printf_common+0x48>
 800e9b2:	f104 0a19 	add.w	sl, r4, #25
 800e9b6:	68e3      	ldr	r3, [r4, #12]
 800e9b8:	6832      	ldr	r2, [r6, #0]
 800e9ba:	1a9b      	subs	r3, r3, r2
 800e9bc:	42ab      	cmp	r3, r5
 800e9be:	dc26      	bgt.n	800ea0e <_printf_common+0x96>
 800e9c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e9c4:	6822      	ldr	r2, [r4, #0]
 800e9c6:	3b00      	subs	r3, #0
 800e9c8:	bf18      	it	ne
 800e9ca:	2301      	movne	r3, #1
 800e9cc:	0692      	lsls	r2, r2, #26
 800e9ce:	d42b      	bmi.n	800ea28 <_printf_common+0xb0>
 800e9d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e9d4:	4641      	mov	r1, r8
 800e9d6:	4638      	mov	r0, r7
 800e9d8:	47c8      	blx	r9
 800e9da:	3001      	adds	r0, #1
 800e9dc:	d01e      	beq.n	800ea1c <_printf_common+0xa4>
 800e9de:	6823      	ldr	r3, [r4, #0]
 800e9e0:	6922      	ldr	r2, [r4, #16]
 800e9e2:	f003 0306 	and.w	r3, r3, #6
 800e9e6:	2b04      	cmp	r3, #4
 800e9e8:	bf02      	ittt	eq
 800e9ea:	68e5      	ldreq	r5, [r4, #12]
 800e9ec:	6833      	ldreq	r3, [r6, #0]
 800e9ee:	1aed      	subeq	r5, r5, r3
 800e9f0:	68a3      	ldr	r3, [r4, #8]
 800e9f2:	bf0c      	ite	eq
 800e9f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e9f8:	2500      	movne	r5, #0
 800e9fa:	4293      	cmp	r3, r2
 800e9fc:	bfc4      	itt	gt
 800e9fe:	1a9b      	subgt	r3, r3, r2
 800ea00:	18ed      	addgt	r5, r5, r3
 800ea02:	2600      	movs	r6, #0
 800ea04:	341a      	adds	r4, #26
 800ea06:	42b5      	cmp	r5, r6
 800ea08:	d11a      	bne.n	800ea40 <_printf_common+0xc8>
 800ea0a:	2000      	movs	r0, #0
 800ea0c:	e008      	b.n	800ea20 <_printf_common+0xa8>
 800ea0e:	2301      	movs	r3, #1
 800ea10:	4652      	mov	r2, sl
 800ea12:	4641      	mov	r1, r8
 800ea14:	4638      	mov	r0, r7
 800ea16:	47c8      	blx	r9
 800ea18:	3001      	adds	r0, #1
 800ea1a:	d103      	bne.n	800ea24 <_printf_common+0xac>
 800ea1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ea20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea24:	3501      	adds	r5, #1
 800ea26:	e7c6      	b.n	800e9b6 <_printf_common+0x3e>
 800ea28:	18e1      	adds	r1, r4, r3
 800ea2a:	1c5a      	adds	r2, r3, #1
 800ea2c:	2030      	movs	r0, #48	@ 0x30
 800ea2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ea32:	4422      	add	r2, r4
 800ea34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ea38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ea3c:	3302      	adds	r3, #2
 800ea3e:	e7c7      	b.n	800e9d0 <_printf_common+0x58>
 800ea40:	2301      	movs	r3, #1
 800ea42:	4622      	mov	r2, r4
 800ea44:	4641      	mov	r1, r8
 800ea46:	4638      	mov	r0, r7
 800ea48:	47c8      	blx	r9
 800ea4a:	3001      	adds	r0, #1
 800ea4c:	d0e6      	beq.n	800ea1c <_printf_common+0xa4>
 800ea4e:	3601      	adds	r6, #1
 800ea50:	e7d9      	b.n	800ea06 <_printf_common+0x8e>
	...

0800ea54 <_printf_i>:
 800ea54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ea58:	7e0f      	ldrb	r7, [r1, #24]
 800ea5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ea5c:	2f78      	cmp	r7, #120	@ 0x78
 800ea5e:	4691      	mov	r9, r2
 800ea60:	4680      	mov	r8, r0
 800ea62:	460c      	mov	r4, r1
 800ea64:	469a      	mov	sl, r3
 800ea66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ea6a:	d807      	bhi.n	800ea7c <_printf_i+0x28>
 800ea6c:	2f62      	cmp	r7, #98	@ 0x62
 800ea6e:	d80a      	bhi.n	800ea86 <_printf_i+0x32>
 800ea70:	2f00      	cmp	r7, #0
 800ea72:	f000 80d1 	beq.w	800ec18 <_printf_i+0x1c4>
 800ea76:	2f58      	cmp	r7, #88	@ 0x58
 800ea78:	f000 80b8 	beq.w	800ebec <_printf_i+0x198>
 800ea7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ea80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ea84:	e03a      	b.n	800eafc <_printf_i+0xa8>
 800ea86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ea8a:	2b15      	cmp	r3, #21
 800ea8c:	d8f6      	bhi.n	800ea7c <_printf_i+0x28>
 800ea8e:	a101      	add	r1, pc, #4	@ (adr r1, 800ea94 <_printf_i+0x40>)
 800ea90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ea94:	0800eaed 	.word	0x0800eaed
 800ea98:	0800eb01 	.word	0x0800eb01
 800ea9c:	0800ea7d 	.word	0x0800ea7d
 800eaa0:	0800ea7d 	.word	0x0800ea7d
 800eaa4:	0800ea7d 	.word	0x0800ea7d
 800eaa8:	0800ea7d 	.word	0x0800ea7d
 800eaac:	0800eb01 	.word	0x0800eb01
 800eab0:	0800ea7d 	.word	0x0800ea7d
 800eab4:	0800ea7d 	.word	0x0800ea7d
 800eab8:	0800ea7d 	.word	0x0800ea7d
 800eabc:	0800ea7d 	.word	0x0800ea7d
 800eac0:	0800ebff 	.word	0x0800ebff
 800eac4:	0800eb2b 	.word	0x0800eb2b
 800eac8:	0800ebb9 	.word	0x0800ebb9
 800eacc:	0800ea7d 	.word	0x0800ea7d
 800ead0:	0800ea7d 	.word	0x0800ea7d
 800ead4:	0800ec21 	.word	0x0800ec21
 800ead8:	0800ea7d 	.word	0x0800ea7d
 800eadc:	0800eb2b 	.word	0x0800eb2b
 800eae0:	0800ea7d 	.word	0x0800ea7d
 800eae4:	0800ea7d 	.word	0x0800ea7d
 800eae8:	0800ebc1 	.word	0x0800ebc1
 800eaec:	6833      	ldr	r3, [r6, #0]
 800eaee:	1d1a      	adds	r2, r3, #4
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	6032      	str	r2, [r6, #0]
 800eaf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800eaf8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800eafc:	2301      	movs	r3, #1
 800eafe:	e09c      	b.n	800ec3a <_printf_i+0x1e6>
 800eb00:	6833      	ldr	r3, [r6, #0]
 800eb02:	6820      	ldr	r0, [r4, #0]
 800eb04:	1d19      	adds	r1, r3, #4
 800eb06:	6031      	str	r1, [r6, #0]
 800eb08:	0606      	lsls	r6, r0, #24
 800eb0a:	d501      	bpl.n	800eb10 <_printf_i+0xbc>
 800eb0c:	681d      	ldr	r5, [r3, #0]
 800eb0e:	e003      	b.n	800eb18 <_printf_i+0xc4>
 800eb10:	0645      	lsls	r5, r0, #25
 800eb12:	d5fb      	bpl.n	800eb0c <_printf_i+0xb8>
 800eb14:	f9b3 5000 	ldrsh.w	r5, [r3]
 800eb18:	2d00      	cmp	r5, #0
 800eb1a:	da03      	bge.n	800eb24 <_printf_i+0xd0>
 800eb1c:	232d      	movs	r3, #45	@ 0x2d
 800eb1e:	426d      	negs	r5, r5
 800eb20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eb24:	4858      	ldr	r0, [pc, #352]	@ (800ec88 <_printf_i+0x234>)
 800eb26:	230a      	movs	r3, #10
 800eb28:	e011      	b.n	800eb4e <_printf_i+0xfa>
 800eb2a:	6821      	ldr	r1, [r4, #0]
 800eb2c:	6833      	ldr	r3, [r6, #0]
 800eb2e:	0608      	lsls	r0, r1, #24
 800eb30:	f853 5b04 	ldr.w	r5, [r3], #4
 800eb34:	d402      	bmi.n	800eb3c <_printf_i+0xe8>
 800eb36:	0649      	lsls	r1, r1, #25
 800eb38:	bf48      	it	mi
 800eb3a:	b2ad      	uxthmi	r5, r5
 800eb3c:	2f6f      	cmp	r7, #111	@ 0x6f
 800eb3e:	4852      	ldr	r0, [pc, #328]	@ (800ec88 <_printf_i+0x234>)
 800eb40:	6033      	str	r3, [r6, #0]
 800eb42:	bf14      	ite	ne
 800eb44:	230a      	movne	r3, #10
 800eb46:	2308      	moveq	r3, #8
 800eb48:	2100      	movs	r1, #0
 800eb4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800eb4e:	6866      	ldr	r6, [r4, #4]
 800eb50:	60a6      	str	r6, [r4, #8]
 800eb52:	2e00      	cmp	r6, #0
 800eb54:	db05      	blt.n	800eb62 <_printf_i+0x10e>
 800eb56:	6821      	ldr	r1, [r4, #0]
 800eb58:	432e      	orrs	r6, r5
 800eb5a:	f021 0104 	bic.w	r1, r1, #4
 800eb5e:	6021      	str	r1, [r4, #0]
 800eb60:	d04b      	beq.n	800ebfa <_printf_i+0x1a6>
 800eb62:	4616      	mov	r6, r2
 800eb64:	fbb5 f1f3 	udiv	r1, r5, r3
 800eb68:	fb03 5711 	mls	r7, r3, r1, r5
 800eb6c:	5dc7      	ldrb	r7, [r0, r7]
 800eb6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800eb72:	462f      	mov	r7, r5
 800eb74:	42bb      	cmp	r3, r7
 800eb76:	460d      	mov	r5, r1
 800eb78:	d9f4      	bls.n	800eb64 <_printf_i+0x110>
 800eb7a:	2b08      	cmp	r3, #8
 800eb7c:	d10b      	bne.n	800eb96 <_printf_i+0x142>
 800eb7e:	6823      	ldr	r3, [r4, #0]
 800eb80:	07df      	lsls	r7, r3, #31
 800eb82:	d508      	bpl.n	800eb96 <_printf_i+0x142>
 800eb84:	6923      	ldr	r3, [r4, #16]
 800eb86:	6861      	ldr	r1, [r4, #4]
 800eb88:	4299      	cmp	r1, r3
 800eb8a:	bfde      	ittt	le
 800eb8c:	2330      	movle	r3, #48	@ 0x30
 800eb8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800eb92:	f106 36ff 	addle.w	r6, r6, #4294967295
 800eb96:	1b92      	subs	r2, r2, r6
 800eb98:	6122      	str	r2, [r4, #16]
 800eb9a:	f8cd a000 	str.w	sl, [sp]
 800eb9e:	464b      	mov	r3, r9
 800eba0:	aa03      	add	r2, sp, #12
 800eba2:	4621      	mov	r1, r4
 800eba4:	4640      	mov	r0, r8
 800eba6:	f7ff fee7 	bl	800e978 <_printf_common>
 800ebaa:	3001      	adds	r0, #1
 800ebac:	d14a      	bne.n	800ec44 <_printf_i+0x1f0>
 800ebae:	f04f 30ff 	mov.w	r0, #4294967295
 800ebb2:	b004      	add	sp, #16
 800ebb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebb8:	6823      	ldr	r3, [r4, #0]
 800ebba:	f043 0320 	orr.w	r3, r3, #32
 800ebbe:	6023      	str	r3, [r4, #0]
 800ebc0:	4832      	ldr	r0, [pc, #200]	@ (800ec8c <_printf_i+0x238>)
 800ebc2:	2778      	movs	r7, #120	@ 0x78
 800ebc4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ebc8:	6823      	ldr	r3, [r4, #0]
 800ebca:	6831      	ldr	r1, [r6, #0]
 800ebcc:	061f      	lsls	r7, r3, #24
 800ebce:	f851 5b04 	ldr.w	r5, [r1], #4
 800ebd2:	d402      	bmi.n	800ebda <_printf_i+0x186>
 800ebd4:	065f      	lsls	r7, r3, #25
 800ebd6:	bf48      	it	mi
 800ebd8:	b2ad      	uxthmi	r5, r5
 800ebda:	6031      	str	r1, [r6, #0]
 800ebdc:	07d9      	lsls	r1, r3, #31
 800ebde:	bf44      	itt	mi
 800ebe0:	f043 0320 	orrmi.w	r3, r3, #32
 800ebe4:	6023      	strmi	r3, [r4, #0]
 800ebe6:	b11d      	cbz	r5, 800ebf0 <_printf_i+0x19c>
 800ebe8:	2310      	movs	r3, #16
 800ebea:	e7ad      	b.n	800eb48 <_printf_i+0xf4>
 800ebec:	4826      	ldr	r0, [pc, #152]	@ (800ec88 <_printf_i+0x234>)
 800ebee:	e7e9      	b.n	800ebc4 <_printf_i+0x170>
 800ebf0:	6823      	ldr	r3, [r4, #0]
 800ebf2:	f023 0320 	bic.w	r3, r3, #32
 800ebf6:	6023      	str	r3, [r4, #0]
 800ebf8:	e7f6      	b.n	800ebe8 <_printf_i+0x194>
 800ebfa:	4616      	mov	r6, r2
 800ebfc:	e7bd      	b.n	800eb7a <_printf_i+0x126>
 800ebfe:	6833      	ldr	r3, [r6, #0]
 800ec00:	6825      	ldr	r5, [r4, #0]
 800ec02:	6961      	ldr	r1, [r4, #20]
 800ec04:	1d18      	adds	r0, r3, #4
 800ec06:	6030      	str	r0, [r6, #0]
 800ec08:	062e      	lsls	r6, r5, #24
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	d501      	bpl.n	800ec12 <_printf_i+0x1be>
 800ec0e:	6019      	str	r1, [r3, #0]
 800ec10:	e002      	b.n	800ec18 <_printf_i+0x1c4>
 800ec12:	0668      	lsls	r0, r5, #25
 800ec14:	d5fb      	bpl.n	800ec0e <_printf_i+0x1ba>
 800ec16:	8019      	strh	r1, [r3, #0]
 800ec18:	2300      	movs	r3, #0
 800ec1a:	6123      	str	r3, [r4, #16]
 800ec1c:	4616      	mov	r6, r2
 800ec1e:	e7bc      	b.n	800eb9a <_printf_i+0x146>
 800ec20:	6833      	ldr	r3, [r6, #0]
 800ec22:	1d1a      	adds	r2, r3, #4
 800ec24:	6032      	str	r2, [r6, #0]
 800ec26:	681e      	ldr	r6, [r3, #0]
 800ec28:	6862      	ldr	r2, [r4, #4]
 800ec2a:	2100      	movs	r1, #0
 800ec2c:	4630      	mov	r0, r6
 800ec2e:	f7f1 facf 	bl	80001d0 <memchr>
 800ec32:	b108      	cbz	r0, 800ec38 <_printf_i+0x1e4>
 800ec34:	1b80      	subs	r0, r0, r6
 800ec36:	6060      	str	r0, [r4, #4]
 800ec38:	6863      	ldr	r3, [r4, #4]
 800ec3a:	6123      	str	r3, [r4, #16]
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ec42:	e7aa      	b.n	800eb9a <_printf_i+0x146>
 800ec44:	6923      	ldr	r3, [r4, #16]
 800ec46:	4632      	mov	r2, r6
 800ec48:	4649      	mov	r1, r9
 800ec4a:	4640      	mov	r0, r8
 800ec4c:	47d0      	blx	sl
 800ec4e:	3001      	adds	r0, #1
 800ec50:	d0ad      	beq.n	800ebae <_printf_i+0x15a>
 800ec52:	6823      	ldr	r3, [r4, #0]
 800ec54:	079b      	lsls	r3, r3, #30
 800ec56:	d413      	bmi.n	800ec80 <_printf_i+0x22c>
 800ec58:	68e0      	ldr	r0, [r4, #12]
 800ec5a:	9b03      	ldr	r3, [sp, #12]
 800ec5c:	4298      	cmp	r0, r3
 800ec5e:	bfb8      	it	lt
 800ec60:	4618      	movlt	r0, r3
 800ec62:	e7a6      	b.n	800ebb2 <_printf_i+0x15e>
 800ec64:	2301      	movs	r3, #1
 800ec66:	4632      	mov	r2, r6
 800ec68:	4649      	mov	r1, r9
 800ec6a:	4640      	mov	r0, r8
 800ec6c:	47d0      	blx	sl
 800ec6e:	3001      	adds	r0, #1
 800ec70:	d09d      	beq.n	800ebae <_printf_i+0x15a>
 800ec72:	3501      	adds	r5, #1
 800ec74:	68e3      	ldr	r3, [r4, #12]
 800ec76:	9903      	ldr	r1, [sp, #12]
 800ec78:	1a5b      	subs	r3, r3, r1
 800ec7a:	42ab      	cmp	r3, r5
 800ec7c:	dcf2      	bgt.n	800ec64 <_printf_i+0x210>
 800ec7e:	e7eb      	b.n	800ec58 <_printf_i+0x204>
 800ec80:	2500      	movs	r5, #0
 800ec82:	f104 0619 	add.w	r6, r4, #25
 800ec86:	e7f5      	b.n	800ec74 <_printf_i+0x220>
 800ec88:	0800f282 	.word	0x0800f282
 800ec8c:	0800f293 	.word	0x0800f293

0800ec90 <__swbuf_r>:
 800ec90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec92:	460e      	mov	r6, r1
 800ec94:	4614      	mov	r4, r2
 800ec96:	4605      	mov	r5, r0
 800ec98:	b118      	cbz	r0, 800eca2 <__swbuf_r+0x12>
 800ec9a:	6a03      	ldr	r3, [r0, #32]
 800ec9c:	b90b      	cbnz	r3, 800eca2 <__swbuf_r+0x12>
 800ec9e:	f7fe f9a3 	bl	800cfe8 <__sinit>
 800eca2:	69a3      	ldr	r3, [r4, #24]
 800eca4:	60a3      	str	r3, [r4, #8]
 800eca6:	89a3      	ldrh	r3, [r4, #12]
 800eca8:	071a      	lsls	r2, r3, #28
 800ecaa:	d501      	bpl.n	800ecb0 <__swbuf_r+0x20>
 800ecac:	6923      	ldr	r3, [r4, #16]
 800ecae:	b943      	cbnz	r3, 800ecc2 <__swbuf_r+0x32>
 800ecb0:	4621      	mov	r1, r4
 800ecb2:	4628      	mov	r0, r5
 800ecb4:	f000 f82a 	bl	800ed0c <__swsetup_r>
 800ecb8:	b118      	cbz	r0, 800ecc2 <__swbuf_r+0x32>
 800ecba:	f04f 37ff 	mov.w	r7, #4294967295
 800ecbe:	4638      	mov	r0, r7
 800ecc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ecc2:	6823      	ldr	r3, [r4, #0]
 800ecc4:	6922      	ldr	r2, [r4, #16]
 800ecc6:	1a98      	subs	r0, r3, r2
 800ecc8:	6963      	ldr	r3, [r4, #20]
 800ecca:	b2f6      	uxtb	r6, r6
 800eccc:	4283      	cmp	r3, r0
 800ecce:	4637      	mov	r7, r6
 800ecd0:	dc05      	bgt.n	800ecde <__swbuf_r+0x4e>
 800ecd2:	4621      	mov	r1, r4
 800ecd4:	4628      	mov	r0, r5
 800ecd6:	f7ff fca9 	bl	800e62c <_fflush_r>
 800ecda:	2800      	cmp	r0, #0
 800ecdc:	d1ed      	bne.n	800ecba <__swbuf_r+0x2a>
 800ecde:	68a3      	ldr	r3, [r4, #8]
 800ece0:	3b01      	subs	r3, #1
 800ece2:	60a3      	str	r3, [r4, #8]
 800ece4:	6823      	ldr	r3, [r4, #0]
 800ece6:	1c5a      	adds	r2, r3, #1
 800ece8:	6022      	str	r2, [r4, #0]
 800ecea:	701e      	strb	r6, [r3, #0]
 800ecec:	6962      	ldr	r2, [r4, #20]
 800ecee:	1c43      	adds	r3, r0, #1
 800ecf0:	429a      	cmp	r2, r3
 800ecf2:	d004      	beq.n	800ecfe <__swbuf_r+0x6e>
 800ecf4:	89a3      	ldrh	r3, [r4, #12]
 800ecf6:	07db      	lsls	r3, r3, #31
 800ecf8:	d5e1      	bpl.n	800ecbe <__swbuf_r+0x2e>
 800ecfa:	2e0a      	cmp	r6, #10
 800ecfc:	d1df      	bne.n	800ecbe <__swbuf_r+0x2e>
 800ecfe:	4621      	mov	r1, r4
 800ed00:	4628      	mov	r0, r5
 800ed02:	f7ff fc93 	bl	800e62c <_fflush_r>
 800ed06:	2800      	cmp	r0, #0
 800ed08:	d0d9      	beq.n	800ecbe <__swbuf_r+0x2e>
 800ed0a:	e7d6      	b.n	800ecba <__swbuf_r+0x2a>

0800ed0c <__swsetup_r>:
 800ed0c:	b538      	push	{r3, r4, r5, lr}
 800ed0e:	4b29      	ldr	r3, [pc, #164]	@ (800edb4 <__swsetup_r+0xa8>)
 800ed10:	4605      	mov	r5, r0
 800ed12:	6818      	ldr	r0, [r3, #0]
 800ed14:	460c      	mov	r4, r1
 800ed16:	b118      	cbz	r0, 800ed20 <__swsetup_r+0x14>
 800ed18:	6a03      	ldr	r3, [r0, #32]
 800ed1a:	b90b      	cbnz	r3, 800ed20 <__swsetup_r+0x14>
 800ed1c:	f7fe f964 	bl	800cfe8 <__sinit>
 800ed20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed24:	0719      	lsls	r1, r3, #28
 800ed26:	d422      	bmi.n	800ed6e <__swsetup_r+0x62>
 800ed28:	06da      	lsls	r2, r3, #27
 800ed2a:	d407      	bmi.n	800ed3c <__swsetup_r+0x30>
 800ed2c:	2209      	movs	r2, #9
 800ed2e:	602a      	str	r2, [r5, #0]
 800ed30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed34:	81a3      	strh	r3, [r4, #12]
 800ed36:	f04f 30ff 	mov.w	r0, #4294967295
 800ed3a:	e033      	b.n	800eda4 <__swsetup_r+0x98>
 800ed3c:	0758      	lsls	r0, r3, #29
 800ed3e:	d512      	bpl.n	800ed66 <__swsetup_r+0x5a>
 800ed40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ed42:	b141      	cbz	r1, 800ed56 <__swsetup_r+0x4a>
 800ed44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ed48:	4299      	cmp	r1, r3
 800ed4a:	d002      	beq.n	800ed52 <__swsetup_r+0x46>
 800ed4c:	4628      	mov	r0, r5
 800ed4e:	f7fe fae5 	bl	800d31c <_free_r>
 800ed52:	2300      	movs	r3, #0
 800ed54:	6363      	str	r3, [r4, #52]	@ 0x34
 800ed56:	89a3      	ldrh	r3, [r4, #12]
 800ed58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ed5c:	81a3      	strh	r3, [r4, #12]
 800ed5e:	2300      	movs	r3, #0
 800ed60:	6063      	str	r3, [r4, #4]
 800ed62:	6923      	ldr	r3, [r4, #16]
 800ed64:	6023      	str	r3, [r4, #0]
 800ed66:	89a3      	ldrh	r3, [r4, #12]
 800ed68:	f043 0308 	orr.w	r3, r3, #8
 800ed6c:	81a3      	strh	r3, [r4, #12]
 800ed6e:	6923      	ldr	r3, [r4, #16]
 800ed70:	b94b      	cbnz	r3, 800ed86 <__swsetup_r+0x7a>
 800ed72:	89a3      	ldrh	r3, [r4, #12]
 800ed74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ed78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ed7c:	d003      	beq.n	800ed86 <__swsetup_r+0x7a>
 800ed7e:	4621      	mov	r1, r4
 800ed80:	4628      	mov	r0, r5
 800ed82:	f000 f883 	bl	800ee8c <__smakebuf_r>
 800ed86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed8a:	f013 0201 	ands.w	r2, r3, #1
 800ed8e:	d00a      	beq.n	800eda6 <__swsetup_r+0x9a>
 800ed90:	2200      	movs	r2, #0
 800ed92:	60a2      	str	r2, [r4, #8]
 800ed94:	6962      	ldr	r2, [r4, #20]
 800ed96:	4252      	negs	r2, r2
 800ed98:	61a2      	str	r2, [r4, #24]
 800ed9a:	6922      	ldr	r2, [r4, #16]
 800ed9c:	b942      	cbnz	r2, 800edb0 <__swsetup_r+0xa4>
 800ed9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800eda2:	d1c5      	bne.n	800ed30 <__swsetup_r+0x24>
 800eda4:	bd38      	pop	{r3, r4, r5, pc}
 800eda6:	0799      	lsls	r1, r3, #30
 800eda8:	bf58      	it	pl
 800edaa:	6962      	ldrpl	r2, [r4, #20]
 800edac:	60a2      	str	r2, [r4, #8]
 800edae:	e7f4      	b.n	800ed9a <__swsetup_r+0x8e>
 800edb0:	2000      	movs	r0, #0
 800edb2:	e7f7      	b.n	800eda4 <__swsetup_r+0x98>
 800edb4:	20000274 	.word	0x20000274

0800edb8 <_raise_r>:
 800edb8:	291f      	cmp	r1, #31
 800edba:	b538      	push	{r3, r4, r5, lr}
 800edbc:	4605      	mov	r5, r0
 800edbe:	460c      	mov	r4, r1
 800edc0:	d904      	bls.n	800edcc <_raise_r+0x14>
 800edc2:	2316      	movs	r3, #22
 800edc4:	6003      	str	r3, [r0, #0]
 800edc6:	f04f 30ff 	mov.w	r0, #4294967295
 800edca:	bd38      	pop	{r3, r4, r5, pc}
 800edcc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800edce:	b112      	cbz	r2, 800edd6 <_raise_r+0x1e>
 800edd0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800edd4:	b94b      	cbnz	r3, 800edea <_raise_r+0x32>
 800edd6:	4628      	mov	r0, r5
 800edd8:	f000 f830 	bl	800ee3c <_getpid_r>
 800eddc:	4622      	mov	r2, r4
 800edde:	4601      	mov	r1, r0
 800ede0:	4628      	mov	r0, r5
 800ede2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ede6:	f000 b817 	b.w	800ee18 <_kill_r>
 800edea:	2b01      	cmp	r3, #1
 800edec:	d00a      	beq.n	800ee04 <_raise_r+0x4c>
 800edee:	1c59      	adds	r1, r3, #1
 800edf0:	d103      	bne.n	800edfa <_raise_r+0x42>
 800edf2:	2316      	movs	r3, #22
 800edf4:	6003      	str	r3, [r0, #0]
 800edf6:	2001      	movs	r0, #1
 800edf8:	e7e7      	b.n	800edca <_raise_r+0x12>
 800edfa:	2100      	movs	r1, #0
 800edfc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ee00:	4620      	mov	r0, r4
 800ee02:	4798      	blx	r3
 800ee04:	2000      	movs	r0, #0
 800ee06:	e7e0      	b.n	800edca <_raise_r+0x12>

0800ee08 <raise>:
 800ee08:	4b02      	ldr	r3, [pc, #8]	@ (800ee14 <raise+0xc>)
 800ee0a:	4601      	mov	r1, r0
 800ee0c:	6818      	ldr	r0, [r3, #0]
 800ee0e:	f7ff bfd3 	b.w	800edb8 <_raise_r>
 800ee12:	bf00      	nop
 800ee14:	20000274 	.word	0x20000274

0800ee18 <_kill_r>:
 800ee18:	b538      	push	{r3, r4, r5, lr}
 800ee1a:	4d07      	ldr	r5, [pc, #28]	@ (800ee38 <_kill_r+0x20>)
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	4604      	mov	r4, r0
 800ee20:	4608      	mov	r0, r1
 800ee22:	4611      	mov	r1, r2
 800ee24:	602b      	str	r3, [r5, #0]
 800ee26:	f7f4 f8e5 	bl	8002ff4 <_kill>
 800ee2a:	1c43      	adds	r3, r0, #1
 800ee2c:	d102      	bne.n	800ee34 <_kill_r+0x1c>
 800ee2e:	682b      	ldr	r3, [r5, #0]
 800ee30:	b103      	cbz	r3, 800ee34 <_kill_r+0x1c>
 800ee32:	6023      	str	r3, [r4, #0]
 800ee34:	bd38      	pop	{r3, r4, r5, pc}
 800ee36:	bf00      	nop
 800ee38:	200022c4 	.word	0x200022c4

0800ee3c <_getpid_r>:
 800ee3c:	f7f4 b8d2 	b.w	8002fe4 <_getpid>

0800ee40 <__swhatbuf_r>:
 800ee40:	b570      	push	{r4, r5, r6, lr}
 800ee42:	460c      	mov	r4, r1
 800ee44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee48:	2900      	cmp	r1, #0
 800ee4a:	b096      	sub	sp, #88	@ 0x58
 800ee4c:	4615      	mov	r5, r2
 800ee4e:	461e      	mov	r6, r3
 800ee50:	da0d      	bge.n	800ee6e <__swhatbuf_r+0x2e>
 800ee52:	89a3      	ldrh	r3, [r4, #12]
 800ee54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ee58:	f04f 0100 	mov.w	r1, #0
 800ee5c:	bf14      	ite	ne
 800ee5e:	2340      	movne	r3, #64	@ 0x40
 800ee60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ee64:	2000      	movs	r0, #0
 800ee66:	6031      	str	r1, [r6, #0]
 800ee68:	602b      	str	r3, [r5, #0]
 800ee6a:	b016      	add	sp, #88	@ 0x58
 800ee6c:	bd70      	pop	{r4, r5, r6, pc}
 800ee6e:	466a      	mov	r2, sp
 800ee70:	f000 f848 	bl	800ef04 <_fstat_r>
 800ee74:	2800      	cmp	r0, #0
 800ee76:	dbec      	blt.n	800ee52 <__swhatbuf_r+0x12>
 800ee78:	9901      	ldr	r1, [sp, #4]
 800ee7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ee7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ee82:	4259      	negs	r1, r3
 800ee84:	4159      	adcs	r1, r3
 800ee86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ee8a:	e7eb      	b.n	800ee64 <__swhatbuf_r+0x24>

0800ee8c <__smakebuf_r>:
 800ee8c:	898b      	ldrh	r3, [r1, #12]
 800ee8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ee90:	079d      	lsls	r5, r3, #30
 800ee92:	4606      	mov	r6, r0
 800ee94:	460c      	mov	r4, r1
 800ee96:	d507      	bpl.n	800eea8 <__smakebuf_r+0x1c>
 800ee98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ee9c:	6023      	str	r3, [r4, #0]
 800ee9e:	6123      	str	r3, [r4, #16]
 800eea0:	2301      	movs	r3, #1
 800eea2:	6163      	str	r3, [r4, #20]
 800eea4:	b003      	add	sp, #12
 800eea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eea8:	ab01      	add	r3, sp, #4
 800eeaa:	466a      	mov	r2, sp
 800eeac:	f7ff ffc8 	bl	800ee40 <__swhatbuf_r>
 800eeb0:	9f00      	ldr	r7, [sp, #0]
 800eeb2:	4605      	mov	r5, r0
 800eeb4:	4639      	mov	r1, r7
 800eeb6:	4630      	mov	r0, r6
 800eeb8:	f7fe fdde 	bl	800da78 <_malloc_r>
 800eebc:	b948      	cbnz	r0, 800eed2 <__smakebuf_r+0x46>
 800eebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eec2:	059a      	lsls	r2, r3, #22
 800eec4:	d4ee      	bmi.n	800eea4 <__smakebuf_r+0x18>
 800eec6:	f023 0303 	bic.w	r3, r3, #3
 800eeca:	f043 0302 	orr.w	r3, r3, #2
 800eece:	81a3      	strh	r3, [r4, #12]
 800eed0:	e7e2      	b.n	800ee98 <__smakebuf_r+0xc>
 800eed2:	89a3      	ldrh	r3, [r4, #12]
 800eed4:	6020      	str	r0, [r4, #0]
 800eed6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eeda:	81a3      	strh	r3, [r4, #12]
 800eedc:	9b01      	ldr	r3, [sp, #4]
 800eede:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800eee2:	b15b      	cbz	r3, 800eefc <__smakebuf_r+0x70>
 800eee4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eee8:	4630      	mov	r0, r6
 800eeea:	f000 f81d 	bl	800ef28 <_isatty_r>
 800eeee:	b128      	cbz	r0, 800eefc <__smakebuf_r+0x70>
 800eef0:	89a3      	ldrh	r3, [r4, #12]
 800eef2:	f023 0303 	bic.w	r3, r3, #3
 800eef6:	f043 0301 	orr.w	r3, r3, #1
 800eefa:	81a3      	strh	r3, [r4, #12]
 800eefc:	89a3      	ldrh	r3, [r4, #12]
 800eefe:	431d      	orrs	r5, r3
 800ef00:	81a5      	strh	r5, [r4, #12]
 800ef02:	e7cf      	b.n	800eea4 <__smakebuf_r+0x18>

0800ef04 <_fstat_r>:
 800ef04:	b538      	push	{r3, r4, r5, lr}
 800ef06:	4d07      	ldr	r5, [pc, #28]	@ (800ef24 <_fstat_r+0x20>)
 800ef08:	2300      	movs	r3, #0
 800ef0a:	4604      	mov	r4, r0
 800ef0c:	4608      	mov	r0, r1
 800ef0e:	4611      	mov	r1, r2
 800ef10:	602b      	str	r3, [r5, #0]
 800ef12:	f7f4 f8cf 	bl	80030b4 <_fstat>
 800ef16:	1c43      	adds	r3, r0, #1
 800ef18:	d102      	bne.n	800ef20 <_fstat_r+0x1c>
 800ef1a:	682b      	ldr	r3, [r5, #0]
 800ef1c:	b103      	cbz	r3, 800ef20 <_fstat_r+0x1c>
 800ef1e:	6023      	str	r3, [r4, #0]
 800ef20:	bd38      	pop	{r3, r4, r5, pc}
 800ef22:	bf00      	nop
 800ef24:	200022c4 	.word	0x200022c4

0800ef28 <_isatty_r>:
 800ef28:	b538      	push	{r3, r4, r5, lr}
 800ef2a:	4d06      	ldr	r5, [pc, #24]	@ (800ef44 <_isatty_r+0x1c>)
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	4604      	mov	r4, r0
 800ef30:	4608      	mov	r0, r1
 800ef32:	602b      	str	r3, [r5, #0]
 800ef34:	f7f4 f8ce 	bl	80030d4 <_isatty>
 800ef38:	1c43      	adds	r3, r0, #1
 800ef3a:	d102      	bne.n	800ef42 <_isatty_r+0x1a>
 800ef3c:	682b      	ldr	r3, [r5, #0]
 800ef3e:	b103      	cbz	r3, 800ef42 <_isatty_r+0x1a>
 800ef40:	6023      	str	r3, [r4, #0]
 800ef42:	bd38      	pop	{r3, r4, r5, pc}
 800ef44:	200022c4 	.word	0x200022c4

0800ef48 <_init>:
 800ef48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef4a:	bf00      	nop
 800ef4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef4e:	bc08      	pop	{r3}
 800ef50:	469e      	mov	lr, r3
 800ef52:	4770      	bx	lr

0800ef54 <_fini>:
 800ef54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef56:	bf00      	nop
 800ef58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef5a:	bc08      	pop	{r3}
 800ef5c:	469e      	mov	lr, r3
 800ef5e:	4770      	bx	lr
