# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name data_0_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_0_V \
    op interface \
    ports { data_0_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name data_1_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_1_V \
    op interface \
    ports { data_1_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name data_2_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_2_V \
    op interface \
    ports { data_2_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name data_3_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_3_V \
    op interface \
    ports { data_3_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name data_4_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_4_V \
    op interface \
    ports { data_4_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name data_5_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_5_V \
    op interface \
    ports { data_5_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name data_6_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_6_V \
    op interface \
    ports { data_6_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name data_7_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_7_V \
    op interface \
    ports { data_7_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name data_8_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_8_V \
    op interface \
    ports { data_8_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name data_9_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_9_V \
    op interface \
    ports { data_9_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name data_10_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_10_V \
    op interface \
    ports { data_10_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name data_11_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_11_V \
    op interface \
    ports { data_11_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name data_12_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_12_V \
    op interface \
    ports { data_12_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name data_13_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_13_V \
    op interface \
    ports { data_13_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name data_14_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_14_V \
    op interface \
    ports { data_14_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name data_15_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_15_V \
    op interface \
    ports { data_15_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name data_16_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_16_V \
    op interface \
    ports { data_16_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name data_17_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_17_V \
    op interface \
    ports { data_17_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name data_18_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_18_V \
    op interface \
    ports { data_18_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name data_19_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_19_V \
    op interface \
    ports { data_19_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name data_20_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_20_V \
    op interface \
    ports { data_20_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name data_21_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_21_V \
    op interface \
    ports { data_21_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name data_22_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_22_V \
    op interface \
    ports { data_22_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name data_23_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_23_V \
    op interface \
    ports { data_23_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name data_24_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_24_V \
    op interface \
    ports { data_24_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name data_25_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_25_V \
    op interface \
    ports { data_25_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 360 \
    name data_26_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_26_V \
    op interface \
    ports { data_26_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 361 \
    name data_27_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_27_V \
    op interface \
    ports { data_27_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 362 \
    name data_28_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_28_V \
    op interface \
    ports { data_28_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 363 \
    name data_29_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_29_V \
    op interface \
    ports { data_29_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 364 \
    name data_30_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_30_V \
    op interface \
    ports { data_30_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 365 \
    name data_31_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_31_V \
    op interface \
    ports { data_31_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 366 \
    name res_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_0_V \
    op interface \
    ports { res_0_V { O 6 vector } res_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 367 \
    name res_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_1_V \
    op interface \
    ports { res_1_V { O 6 vector } res_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 368 \
    name res_2_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_2_V \
    op interface \
    ports { res_2_V { O 6 vector } res_2_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 369 \
    name res_3_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_3_V \
    op interface \
    ports { res_3_V { O 6 vector } res_3_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 370 \
    name res_4_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_4_V \
    op interface \
    ports { res_4_V { O 6 vector } res_4_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 371 \
    name res_5_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_5_V \
    op interface \
    ports { res_5_V { O 6 vector } res_5_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 372 \
    name res_6_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_6_V \
    op interface \
    ports { res_6_V { O 6 vector } res_6_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 373 \
    name res_7_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_7_V \
    op interface \
    ports { res_7_V { O 6 vector } res_7_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 374 \
    name res_8_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_8_V \
    op interface \
    ports { res_8_V { O 6 vector } res_8_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 375 \
    name res_9_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_9_V \
    op interface \
    ports { res_9_V { O 6 vector } res_9_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 376 \
    name res_10_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_10_V \
    op interface \
    ports { res_10_V { O 6 vector } res_10_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 377 \
    name res_11_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_11_V \
    op interface \
    ports { res_11_V { O 6 vector } res_11_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 378 \
    name res_12_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_12_V \
    op interface \
    ports { res_12_V { O 6 vector } res_12_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name res_13_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_13_V \
    op interface \
    ports { res_13_V { O 6 vector } res_13_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name res_14_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_14_V \
    op interface \
    ports { res_14_V { O 6 vector } res_14_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name res_15_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_15_V \
    op interface \
    ports { res_15_V { O 6 vector } res_15_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 382 \
    name res_16_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_16_V \
    op interface \
    ports { res_16_V { O 6 vector } res_16_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 383 \
    name res_17_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_17_V \
    op interface \
    ports { res_17_V { O 6 vector } res_17_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 384 \
    name res_18_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_18_V \
    op interface \
    ports { res_18_V { O 6 vector } res_18_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 385 \
    name res_19_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_19_V \
    op interface \
    ports { res_19_V { O 6 vector } res_19_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 386 \
    name res_20_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_20_V \
    op interface \
    ports { res_20_V { O 6 vector } res_20_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 387 \
    name res_21_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_21_V \
    op interface \
    ports { res_21_V { O 6 vector } res_21_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 388 \
    name res_22_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_22_V \
    op interface \
    ports { res_22_V { O 6 vector } res_22_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 389 \
    name res_23_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_23_V \
    op interface \
    ports { res_23_V { O 6 vector } res_23_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 390 \
    name res_24_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_24_V \
    op interface \
    ports { res_24_V { O 6 vector } res_24_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 391 \
    name res_25_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_25_V \
    op interface \
    ports { res_25_V { O 6 vector } res_25_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 392 \
    name res_26_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_26_V \
    op interface \
    ports { res_26_V { O 6 vector } res_26_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 393 \
    name res_27_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_27_V \
    op interface \
    ports { res_27_V { O 6 vector } res_27_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 394 \
    name res_28_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_28_V \
    op interface \
    ports { res_28_V { O 6 vector } res_28_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 395 \
    name res_29_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_29_V \
    op interface \
    ports { res_29_V { O 6 vector } res_29_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 396 \
    name res_30_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_30_V \
    op interface \
    ports { res_30_V { O 6 vector } res_30_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 397 \
    name res_31_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_31_V \
    op interface \
    ports { res_31_V { O 6 vector } res_31_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


