
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90550                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489064                       # Number of bytes of host memory used
host_op_rate                                   103313                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 43414.16                       # Real time elapsed on the host
host_tick_rate                               24107103                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3931173331                       # Number of instructions simulated
sim_ops                                    4485258416                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046590                       # Number of seconds simulated
sim_ticks                                1046589666011                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   139                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5976758                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11953299                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     37.501132                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       116842198                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    311569790                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      6432079                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    299274911                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     15265821                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     15270409                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         4588                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       379511478                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        22303258                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          158                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         547227354                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        537507765                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      6431214                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          333018154                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     134989625                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     20530765                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    230993779                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   1931173330                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2199107974                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2477097574                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.887776                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.061012                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1819618716     73.46%     73.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    285432788     11.52%     84.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     88009507      3.55%     88.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     55021983      2.22%     90.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     33854266      1.37%     92.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     21813233      0.88%     93.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     20312198      0.82%     93.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     18045258      0.73%     94.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    134989625      5.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2477097574                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     20609046                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1826019633                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             432364906                       # Number of loads committed
system.switch_cpus.commit.membars            25092658                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1206917875     54.88%     54.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     41173913      1.87%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     37937263      1.73%     58.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     25093271      1.14%     59.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     10327419      0.47%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     34217811      1.56%     61.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     41179090      1.87%     63.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      5762518      0.26%     63.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     35726928      1.62%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2281088      0.10%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    432364906     19.66%     85.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    326125892     14.83%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2199107974                       # Class of committed instruction
system.switch_cpus.commit.refs              758490798                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         338782843                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          1931173330                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2199107974                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.299628                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.299628                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2014043880                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           884                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    115837697                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2500860883                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        130466747                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         269006583                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        6464702                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4116                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      89823212                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           379511478                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         281021746                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2216991688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       1101641                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2342116482                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           99                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        12931134                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.151211                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    286347736                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    154411277                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.933186                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2509805125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.057018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.464893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2022597268     80.59%     80.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         65519994      2.61%     83.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         39128744      1.56%     84.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         41761065      1.66%     86.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         48222504      1.92%     88.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         23993636      0.96%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         29724062      1.18%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         18217570      0.73%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        220640282      8.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2509805125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      7105878                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        344413716                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.948471                       # Inst execution rate
system.switch_cpus.iew.exec_refs            848662863                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          348282350                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       148375653                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     472081250                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     20532863                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        15951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    369905658                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2429944977                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     500380513                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     21165722                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2380479954                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1532432                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     238948692                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        6464702                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     240640176                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          757                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     33763444                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1330                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        59267                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     37231585                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     39716311                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     43779733                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        59267                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      5602282                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1503596                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2309907863                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2335577453                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.602998                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1392869608                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.930580                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2335895225                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2434459491                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1462028331                       # number of integer regfile writes
system.switch_cpus.ipc                       0.769451                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.769451                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1295130114     53.93%     53.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     41200609      1.72%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     40235590      1.68%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     25094041      1.04%     58.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     11273023      0.47%     58.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     35323962      1.47%     60.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     41179102      1.71%     62.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      6897292      0.29%     62.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     44179709      1.84%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2281088      0.09%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    502794669     20.94%     85.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    356056444     14.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2401645676                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            59200117                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024650                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6103442     10.31%     10.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           3929      0.01%     10.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            85      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      4435163      7.49%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2936917      4.96%     22.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            20      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1944960      3.29%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       25214614     42.59%     68.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      18560987     31.35%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2037811170                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6544130285                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1969039306                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2166860630                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2409412113                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2401645676                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     20532864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    230836878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        21926                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2099                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    293406000                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2509805125                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.956905                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.789130                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1684045281     67.10%     67.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    284253496     11.33%     78.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    160611926      6.40%     84.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    104053590      4.15%     88.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    101168604      4.03%     93.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     65949598      2.63%     95.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     51035780      2.03%     97.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     26124328      1.04%     98.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     32562522      1.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2509805125                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.956904                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      423034591                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    828188235                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    366538147                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    493980142                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     32017020                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     33691415                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    472081250                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    369905658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3711637064                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      236639880                       # number of misc regfile writes
system.switch_cpus.numCycles               2509807352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       510862022                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2348198184                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       28409034                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        166114438                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       75191938                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        205233                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4651282095                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2470194667                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2601578046                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         321204214                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       37510162                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        6464702                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     188069050                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        253379749                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2504359582                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1317090697                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     30211246                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         414245847                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     20533002                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    533248128                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           4772207895                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4892915041                       # The number of ROB writes
system.switch_cpus.timesIdled                      19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        433235119                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       273519041                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          349                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          346                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6056934                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6056710                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12113872                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6057056                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5975634                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1364661                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4611884                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1120                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1120                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5975634                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      8950662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      8979391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17930053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17930053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    469985024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    469716096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    939701120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               939701120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5976754                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5976754    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5976754                       # Request fanout histogram
system.membus.reqLayer0.occupancy         14154492020                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         14092268545                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        56334178426                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6048508                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2809500                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           53                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10669023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8429                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8429                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            56                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6048453                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     18170644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18170805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    960220160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              960233600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7421646                       # Total snoops (count)
system.tol2bus.snoopTraffic                 174677120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13478580                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.449435                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497488                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7421175     55.06%     55.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6057059     44.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    346      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13478580                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7461564480                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12628596885                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            116760                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    381899392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         381901952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     88083072                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       88083072                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2983589                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2983609                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       688149                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            688149                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    364898875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            364901321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      84161993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            84161993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      84161993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    364898875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           449063314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1375451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   5897394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000337627656                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        78357                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        78357                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            9700654                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1298162                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2983609                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    688149                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5967218                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1376298                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 69784                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  847                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           259603                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           197687                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           162289                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           173214                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           242077                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           192816                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           662824                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          1317830                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           169979                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           405781                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          338904                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          810762                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          320717                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          234513                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          214647                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          193791                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            66632                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            35357                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            34723                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            40119                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            42214                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            42196                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            46805                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            39115                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            77174                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           329889                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          223766                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          131582                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           92183                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           62517                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           41858                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           69294                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.17                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.31                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                121341878316                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               29487170000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           231918765816                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20575.37                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39325.37                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 3909587                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 910726                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.29                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               66.21                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5967218                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1376298                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2674963                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2673133                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 275071                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 274186                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     50                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     31                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 56521                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 59231                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 77080                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 78095                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 78419                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 78466                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 78515                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 78590                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 78658                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 78679                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 78946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 78971                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 78677                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 78867                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 78747                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 78371                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 78357                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 78357                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  3858                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    30                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2452543                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   189.787766                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   160.658333                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   147.820869                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        77985      3.18%      3.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1785926     72.82%     76.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       310403     12.66%     88.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       123845      5.05%     93.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        65693      2.68%     96.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        38272      1.56%     97.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        22772      0.93%     98.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        13305      0.54%     99.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        14342      0.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2452543                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        78357                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     75.262963                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    71.931867                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    22.315300                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           66      0.08%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          550      0.70%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         1932      2.47%      3.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         4291      5.48%      8.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         7569      9.66%     18.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        10202     13.02%     31.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        11379     14.52%     45.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79        11083     14.14%     60.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         9531     12.16%     72.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         7559      9.65%     81.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         5328      6.80%     88.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         3624      4.62%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         2314      2.95%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         1369      1.75%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          765      0.98%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          409      0.52%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          196      0.25%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159          100      0.13%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           52      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175           22      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        78357                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        78357                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.553301                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.527065                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.948658                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           18811     24.01%     24.01% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2716      3.47%     27.47% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           52851     67.45%     94.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2685      3.43%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1238      1.58%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              50      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        78357                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             377435776                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                4466176                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               88027136                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              381901952                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            88083072                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      360.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       84.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   364.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    84.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.47                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.82                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1046589359706                       # Total gap between requests
system.mem_ctrls0.avgGap                    285037.67                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    377433216                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     88027136                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2446.039821659288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 360631514.200363874435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 84108546.891647607088                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      5967178                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1376298                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1639764                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 231917126052                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24429037027677                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     40994.10                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38865.46                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  17749816.56                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   66.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          9311545320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4949199915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        19200131160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        5367532860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    429161852670                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     40490936640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      591098034165                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       564.784895                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 101646856454                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 909994909557                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8199625980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4358200770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        22907547600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1812180420                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    447953999130                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     24665959680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      592514349180                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       566.138161                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  60444089167                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 951197676844                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    383118592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         383122560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     86593536                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       86593536                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2993114                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2993145                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       676512                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            676512                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    366063802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            366067593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      82738765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            82738765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      82738765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    366063802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           448806358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1352228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   5928360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000358766312                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        77102                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        77102                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            9732867                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1276263                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2993145                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    676512                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  5986290                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1353024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 57868                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  796                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           229330                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           176128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           189698                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           189189                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           239303                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           270609                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           678634                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          1239287                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           135435                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           396474                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          371954                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          831550                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          307051                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          257045                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          176588                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          240147                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            67884                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            36638                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            33892                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            38875                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            43239                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            43824                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            47140                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            39333                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            36838                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           338247                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          225518                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          132408                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           93265                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           63497                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           43235                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           68372                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.17                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.32                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                123167443527                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               29642110000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           234325356027                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20775.76                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39525.76                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 3906361                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 902601                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                65.89                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               66.75                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              5986290                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1353024                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2685173                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2683596                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 280193                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 279324                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     69                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     58                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 55150                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 57677                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 75837                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 76851                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 77159                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 77223                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 77278                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 77379                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 77413                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 77432                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 77661                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 77636                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 77395                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 77593                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 77490                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 77130                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 77105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 77102                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3684                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    17                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2471660                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   188.520894                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   160.414824                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   144.044531                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        74242      3.00%      3.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1804099     72.99%     76.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       318144     12.87%     88.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       125401      5.07%     93.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        66051      2.67%     96.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        37553      1.52%     98.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        21544      0.87%     99.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        12423      0.50%     99.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        12203      0.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2471660                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        77102                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     76.890171                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    73.478482                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    22.874214                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             5      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           61      0.08%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          437      0.57%      0.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         1655      2.15%      2.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         3918      5.08%      7.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         6914      8.97%     16.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         9515     12.34%     29.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        10856     14.08%     43.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79        10794     14.00%     57.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         9622     12.48%     69.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         7712     10.00%     79.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         5603      7.27%     87.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         3924      5.09%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         2572      3.34%     95.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         1561      2.02%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          872      1.13%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          546      0.71%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          275      0.36%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159          125      0.16%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167           73      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175           31      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183           17      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-215            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        77102                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        77102                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.537872                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.511140                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.957542                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           19167     24.86%     24.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2478      3.21%     28.07% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           51610     66.94%     95.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2587      3.36%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1194      1.55%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              58      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        77102                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             379419008                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                3703552                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               86541120                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              383122560                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            86593536                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      362.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       82.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   366.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    82.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.48                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.83                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1046589576963                       # Total gap between requests
system.mem_ctrls1.avgGap                    285200.93                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    379415040                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     86541120                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3791.361723571897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 362525115.928301393986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 82688681.926169931889                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      5986228                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1353024                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      3061482                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 234322294545                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24432538010778                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     49378.74                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39143.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  18057727.00                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   66.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          9309974520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4948357425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        19393982160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        5227203600                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    429741949080                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     40002466080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      591240768465                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       564.921275                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 100354658797                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 911287107214                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8337713580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4431592275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        22934950920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1831306500                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    447580048920                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     24980898720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      592713346515                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       566.328300                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  61267124048                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 950374641963                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        80179                       # number of demand (read+write) hits
system.l2.demand_hits::total                    80180                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        80179                       # number of overall hits
system.l2.overall_hits::total                   80180                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      5976703                       # number of demand (read+write) misses
system.l2.demand_misses::total                5976754                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      5976703                       # number of overall misses
system.l2.overall_misses::total               5976754                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5006085                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 538870108569                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     538875114654                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5006085                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 538870108569                       # number of overall miss cycles
system.l2.overall_miss_latency::total    538875114654                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6056882                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6056934                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6056882                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6056934                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.980769                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.986762                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986762                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.980769                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.986762                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986762                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 98158.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 90161.767879                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90161.836116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 98158.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90161.767879                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90161.836116                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1364661                       # number of writebacks
system.l2.writebacks::total                   1364661                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      5976703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5976754                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5976703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5976754                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4571520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 487794630322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 487799201842                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4571520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 487794630322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 487799201842                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.980769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.986762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.980769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.986762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986762                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 89637.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81616.006404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81616.074853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 89637.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81616.006404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81616.074853                       # average overall mshr miss latency
system.l2.replacements                        7421642                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1444839                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1444839                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1444839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1444839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           53                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               53                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           53                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           53                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4611823                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4611823                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         7309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7309                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1120                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1120                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     97226052                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      97226052                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         8429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.132875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.132875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86808.975000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86808.975000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     87666146                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     87666146                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.132875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.132875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78273.344643                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78273.344643                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5006085                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5006085                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.980769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 98158.529412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98158.529412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4571520                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4571520                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.980769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 89637.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89637.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        72870                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             72870                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5975583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5975583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 538772882517                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 538772882517                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6048453                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6048453                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.987952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.987952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90162.396291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90162.396291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5975583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5975583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 487706964176                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 487706964176                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.987952                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.987952                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81616.632917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81616.632917                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     7501898                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7421706                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.010805                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.900870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    51.098672                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.201576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.798417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 201240170                       # Number of tag accesses
system.l2.tags.data_accesses                201240170                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    953410333989                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1046589666011                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    281021674                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2281226062                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204388                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    281021674                       # number of overall hits
system.cpu.icache.overall_hits::total      2281226062                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           71                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            960                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          889                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           71                       # number of overall misses
system.cpu.icache.overall_misses::total           960                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6145745                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6145745                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6145745                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6145745                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    281021745                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2281227022                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    281021745                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2281227022                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 86559.788732                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6401.817708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 86559.788732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6401.817708                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          312                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          318                       # number of writebacks
system.cpu.icache.writebacks::total               318                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5092404                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5092404                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5092404                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5092404                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90935.785714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90935.785714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90935.785714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90935.785714                       # average overall mshr miss latency
system.cpu.icache.replacements                    318                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    281021674                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2281226062                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           71                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           960                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6145745                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6145745                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    281021745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2281227022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 86559.788732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6401.817708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5092404                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5092404                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90935.785714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90935.785714                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.448101                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2281227007                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               945                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2413996.832804                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   596.908077                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    26.540023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.956583                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.042532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999116                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998397                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       88967854803                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      88967854803                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    748690511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    703722910                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1452413421                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    748690511                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    703722910                       # number of overall hits
system.cpu.dcache.overall_hits::total      1452413421                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6966858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     15600156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22567014                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6966858                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     15600156                       # number of overall misses
system.cpu.dcache.overall_misses::total      22567014                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1217013289341                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1217013289341                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1217013289341                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1217013289341                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    755657369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    719323066                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1474980435                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    755657369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    719323066                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1474980435                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021687                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015300                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021687                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015300                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78012.892265                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53928.857816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 78012.892265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53928.857816                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       130558                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5406                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               978                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              40                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   133.494888                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   135.150000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3675973                       # number of writebacks
system.cpu.dcache.writebacks::total           3675973                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      9543499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9543499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      9543499                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9543499                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6056657                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6056657                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6056657                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6056657                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 547244966850                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 547244966850                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 547244966850                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 547244966850                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008420                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004106                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008420                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004106                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 90354.293936                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90354.293936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 90354.293936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90354.293936                       # average overall mshr miss latency
system.cpu.dcache.replacements               13025564                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    426303863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    398194688                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       824498551                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6293800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     15533112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      21826912                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1215527533461                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1215527533461                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    432597663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    413727800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    846325463                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.037544                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78253.960537                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55689.395434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      9484879                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      9484879                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6048233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6048233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 547050523086                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 547050523086                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90447.990857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90447.990857                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322386648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    305528222                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      627914870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       673058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        67044                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       740102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1485755880                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1485755880                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    323059706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    305595266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    628654972                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000219                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001177                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 22160.907464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2007.501507                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        58620                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58620                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8424                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8424                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    194443764                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    194443764                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23082.118234                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23082.118234                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20260987                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     20530873                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     40791860                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2081                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          225                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2306                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     20399223                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     20399223                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20263068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     20531098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     40794166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000103                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000057                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 90663.213333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  8846.150477                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     20211573                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     20211573                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 89829.213333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 89829.213333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20263068                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     20530626                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     40793694                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20263068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     20530626                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     40793694                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1547024795                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13025820                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            118.766020                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   147.719384                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   108.279935                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.577029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.422968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       49823211260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      49823211260                       # Number of data accesses

---------- End Simulation Statistics   ----------
