{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 12:30:34 2021 " "Info: Processing started: Mon May 03 12:30:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 计组实践 -c 计组实践 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 计组实践 -c 计组实践" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Info: Found entity 1: CU" {  } { { "CU.bdf" "" { Schematic "F:/quartus/quartus/计组实践/CU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gprs64.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file gprs64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GPRs64 " "Info: Found entity 1: GPRs64" {  } { { "GPRs64.bdf" "" { Schematic "F:/quartus/quartus/计组实践/GPRs64.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file extu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ExtU " "Info: Found entity 1: ExtU" {  } { { "ExtU.bdf" "" { Schematic "F:/quartus/quartus/计组实践/ExtU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file acu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACU " "Info: Found entity 1: ACU" {  } { { "ACU.bdf" "" { Schematic "F:/quartus/quartus/计组实践/ACU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbiu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dbiu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DBIU " "Info: Found entity 1: DBIU" {  } { { "DBIU.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DBIU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Info: Found entity 1: DP" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hold.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hold.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Hold " "Info: Found entity 1: Hold" {  } { { "Hold.bdf" "" { Schematic "F:/quartus/quartus/计组实践/Hold.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ibiu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ibiu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IBIU " "Info: Found entity 1: IBIU" {  } { { "IBIU.bdf" "" { Schematic "F:/quartus/quartus/计组实践/IBIU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "临时.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 临时.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 临时 " "Info: Found entity 1: 临时" {  } { { "临时.bdf" "" { Schematic "F:/quartus/quartus/计组实践/临时.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "F:/quartus/quartus/计组实践/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file imem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Info: Found entity 1: IMEM" {  } { { "IMEM.bdf" "" { Schematic "F:/quartus/quartus/计组实践/IMEM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dmem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Info: Found entity 1: DMEM" {  } { { "DMEM.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DMEM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostmachine.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hostmachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HostMachine " "Info: Found entity 1: HostMachine" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HostMachine " "Info: Elaborating entity \"HostMachine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst3 " "Info: Elaborating entity \"CPU\" for hierarchy \"CPU:inst3\"" {  } { { "HostMachine.bdf" "inst3" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 96 400 600 384 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP CPU:inst3\|DP:inst2 " "Info: Elaborating entity \"DP\" for hierarchy \"CPU:inst3\|DP:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "F:/quartus/quartus/计组实践/CPU.bdf" { { 56 808 1016 376 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "lpm_mux11 inst11 " "Warning: Block or symbol \"lpm_mux11\" of instance \"inst11\" overlaps another block or symbol" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 656 280 416 736 "inst11" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ExtUctr " "Warning: Pin \"ExtUctr\" is missing source" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 704 400 576 720 "ExtUctr" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst3\|DP:inst2\|ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\"" {  } { { "DP.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 656 1120 1296 784 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub0.tdf 1 1 " "Warning: Using design file lpm_add_sub0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_add_sub0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 CPU:inst3\|DP:inst2\|ALU:inst\|lpm_add_sub0:inst " "Info: Elaborating entity \"lpm_add_sub0\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_add_sub0:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { { 144 176 336 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub CPU:inst3\|DP:inst2\|ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.tdf" "lpm_add_sub_component" { Text "F:/quartus/quartus/计组实践/lpm_add_sub0.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_add_sub0.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_add_sub0.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_irh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_irh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_irh " "Info: Found entity 1: add_sub_irh" {  } { { "db/add_sub_irh.tdf" "" { Text "F:/quartus/quartus/计组实践/db/add_sub_irh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_irh CPU:inst3\|DP:inst2\|ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_irh:auto_generated " "Info: Elaborating entity \"add_sub_irh\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_irh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_or0.tdf 1 1 " "Warning: Using design file lpm_or0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_or0 " "Info: Found entity 1: lpm_or0" {  } { { "lpm_or0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_or0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or0 CPU:inst3\|DP:inst2\|ALU:inst\|lpm_or0:inst9 " "Info: Elaborating entity \"lpm_or0\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_or0:inst9\"" {  } { { "ALU.bdf" "inst9" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { { 72 648 712 128 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or CPU:inst3\|DP:inst2\|ALU:inst\|lpm_or0:inst9\|lpm_or:lpm_or_component " "Info: Elaborating entity \"lpm_or\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_or0:inst9\|lpm_or:lpm_or_component\"" {  } { { "lpm_or0.tdf" "lpm_or_component" { Text "F:/quartus/quartus/计组实践/lpm_or0.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|ALU:inst\|lpm_or0:inst9\|lpm_or:lpm_or_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_or0:inst9\|lpm_or:lpm_or_component\"" {  } { { "lpm_or0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_or0.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|ALU:inst\|lpm_or0:inst9\|lpm_or:lpm_or_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_or0:inst9\|lpm_or:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Info: Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_or0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_or0.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.tdf 1 1 " "Warning: Using design file lpm_mux0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux0:inst4 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux0:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { { 216 592 744 424 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux0.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux0.tdf" 57 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 10 " "Info: Parameter \"LPM_SIZE\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux0.tdf" 57 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9tc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_9tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9tc " "Info: Found entity 1: mux_9tc" {  } { { "db/mux_9tc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_9tc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9tc CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_9tc:auto_generated " "Info: Elaborating entity \"mux_9tc\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_9tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_and0.tdf 1 1 " "Warning: Using design file lpm_and0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and0 " "Info: Found entity 1: lpm_and0" {  } { { "lpm_and0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and0 CPU:inst3\|DP:inst2\|ALU:inst\|lpm_and0:inst1 " "Info: Elaborating entity \"lpm_and0\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_and0:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { { 304 216 280 368 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and CPU:inst3\|DP:inst2\|ALU:inst\|lpm_and0:inst1\|lpm_and:lpm_and_component " "Info: Elaborating entity \"lpm_and\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_and0:inst1\|lpm_and:lpm_and_component\"" {  } { { "lpm_and0.tdf" "lpm_and_component" { Text "F:/quartus/quartus/计组实践/lpm_and0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|ALU:inst\|lpm_and0:inst1\|lpm_and:lpm_and_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_and0:inst1\|lpm_and:lpm_and_component\"" {  } { { "lpm_and0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|ALU:inst\|lpm_and0:inst1\|lpm_and:lpm_and_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_and0:inst1\|lpm_and:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_and0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_clshift0.tdf 1 1 " "Warning: Using design file lpm_clshift0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Info: Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_clshift0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift0:inst2 " "Info: Elaborating entity \"lpm_clshift0\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift0:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { { 384 176 360 464 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift0.tdf" "lpm_clshift_component" { Text "F:/quartus/quartus/计组实践/lpm_clshift0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_clshift0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Info: Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 6 " "Info: Parameter \"LPM_WIDTHDIST\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_clshift0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_clshift0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_4lb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_4lb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_4lb " "Info: Found entity 1: lpm_clshift_4lb" {  } { { "db/lpm_clshift_4lb.tdf" "" { Text "F:/quartus/quartus/计组实践/db/lpm_clshift_4lb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_4lb CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_4lb:auto_generated " "Info: Elaborating entity \"lpm_clshift_4lb\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_4lb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_clshift1.tdf 1 1 " "Warning: Using design file lpm_clshift1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1 " "Info: Found entity 1: lpm_clshift1" {  } { { "lpm_clshift1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_clshift1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift1 CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift1:inst3 " "Info: Elaborating entity \"lpm_clshift1\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift1:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { { 488 176 360 568 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift1.tdf" "lpm_clshift_component" { Text "F:/quartus/quartus/计组实践/lpm_clshift1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_clshift1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE ARITHMETIC " "Info: Parameter \"LPM_SHIFTTYPE\" = \"ARITHMETIC\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 6 " "Info: Parameter \"LPM_WIDTHDIST\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_clshift1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_clshift1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_kuc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_kuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_kuc " "Info: Found entity 1: lpm_clshift_kuc" {  } { { "db/lpm_clshift_kuc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/lpm_clshift_kuc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_kuc CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component\|lpm_clshift_kuc:auto_generated " "Info: Elaborating entity \"lpm_clshift_kuc\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component\|lpm_clshift_kuc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux8.tdf 1 1 " "Warning: Using design file lpm_mux8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8 " "Info: Found entity 1: lpm_mux8" {  } { { "lpm_mux8.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux8.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux8 CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux8:inst6 " "Info: Elaborating entity \"lpm_mux8\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux8:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { { 576 200 352 656 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux8.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux8.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux8.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux8.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux8.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux8.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_orc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_orc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_orc " "Info: Found entity 1: mux_orc" {  } { { "db/mux_orc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_orc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_orc CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component\|mux_orc:auto_generated " "Info: Elaborating entity \"mux_orc\" for hierarchy \"CPU:inst3\|DP:inst2\|ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component\|mux_orc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hold CPU:inst3\|DP:inst2\|Hold:inst8 " "Info: Elaborating entity \"Hold\" for hierarchy \"CPU:inst3\|DP:inst2\|Hold:inst8\"" {  } { { "DP.bdf" "inst8" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 376 1120 1256 472 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux9.tdf 1 1 " "Warning: Using design file lpm_mux9.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux9 " "Info: Found entity 1: lpm_mux9" {  } { { "lpm_mux9.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux9.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux9 CPU:inst3\|DP:inst2\|Hold:inst8\|lpm_mux9:inst " "Info: Elaborating entity \"lpm_mux9\" for hierarchy \"CPU:inst3\|DP:inst2\|Hold:inst8\|lpm_mux9:inst\"" {  } { { "Hold.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/Hold.bdf" { { 128 792 880 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU:inst3\|DP:inst2\|Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"CPU:inst3\|DP:inst2\|Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux9.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux9.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux9.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux9.tdf" 55 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux9.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux9.tdf" 55 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_6qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6qc " "Info: Found entity 1: mux_6qc" {  } { { "db/mux_6qc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_6qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6qc CPU:inst3\|DP:inst2\|Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component\|mux_6qc:auto_generated " "Info: Elaborating entity \"mux_6qc\" for hierarchy \"CPU:inst3\|DP:inst2\|Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component\|mux_6qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux14.tdf 1 1 " "Warning: Using design file lpm_mux14.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux14 " "Info: Found entity 1: lpm_mux14" {  } { { "lpm_mux14.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux14.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux14 CPU:inst3\|DP:inst2\|lpm_mux14:inst24 " "Info: Elaborating entity \"lpm_mux14\" for hierarchy \"CPU:inst3\|DP:inst2\|lpm_mux14:inst24\"" {  } { { "DP.bdf" "inst24" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 376 1400 1536 456 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU:inst3\|DP:inst2\|lpm_mux14:inst24\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"CPU:inst3\|DP:inst2\|lpm_mux14:inst24\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux14.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux14.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|lpm_mux14:inst24\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|lpm_mux14:inst24\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux14.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux14.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|lpm_mux14:inst24\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|lpm_mux14:inst24\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux14.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux14.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_1qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1qc " "Info: Found entity 1: mux_1qc" {  } { { "db/mux_1qc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_1qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1qc CPU:inst3\|DP:inst2\|lpm_mux14:inst24\|lpm_mux:lpm_mux_component\|mux_1qc:auto_generated " "Info: Elaborating entity \"mux_1qc\" for hierarchy \"CPU:inst3\|DP:inst2\|lpm_mux14:inst24\|lpm_mux:lpm_mux_component\|mux_1qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IBIU CPU:inst3\|DP:inst2\|IBIU:inst7 " "Info: Elaborating entity \"IBIU\" for hierarchy \"CPU:inst3\|DP:inst2\|IBIU:inst7\"" {  } { { "DP.bdf" "inst7" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 424 80 280 552 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff5.tdf 1 1 " "Warning: Using design file lpm_dff5.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff5 " "Info: Found entity 1: lpm_dff5" {  } { { "lpm_dff5.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff5.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff5 CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst " "Info: Elaborating entity \"lpm_dff5\" for hierarchy \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\"" {  } { { "IBIU.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/IBIU.bdf" { { 248 376 520 344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff5.tdf" "lpm_ff_component" { Text "F:/quartus/quartus/计组实践/lpm_dff5.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff5.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff5.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff5.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff5.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.tdf 1 1 " "Warning: Using design file lpm_counter0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_counter0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 CPU:inst3\|DP:inst2\|lpm_counter0:inst10 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\"" {  } { { "DP.bdf" "inst10" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 496 600 744 624 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.tdf" "lpm_counter_component" { Text "F:/quartus/quartus/计组实践/lpm_counter0.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_counter0.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_counter0.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o7j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_o7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o7j " "Info: Found entity 1: cntr_o7j" {  } { { "db/cntr_o7j.tdf" "" { Text "F:/quartus/quartus/计组实践/db/cntr_o7j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o7j CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated " "Info: Elaborating entity \"cntr_o7j\" for hierarchy \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACU CPU:inst3\|DP:inst2\|ACU:inst9 " "Info: Elaborating entity \"ACU\" for hierarchy \"CPU:inst3\|DP:inst2\|ACU:inst9\"" {  } { { "DP.bdf" "inst9" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 352 584 760 480 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux3.tdf 1 1 " "Warning: Using design file lpm_mux3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Info: Found entity 1: lpm_mux3" {  } { { "lpm_mux3.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux3 CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_mux3:inst3 " "Info: Elaborating entity \"lpm_mux3\" for hierarchy \"CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_mux3:inst3\"" {  } { { "ACU.bdf" "inst3" { Schematic "F:/quartus/quartus/计组实践/ACU.bdf" { { 168 864 1016 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub1.tdf 1 1 " "Warning: Using design file lpm_add_sub1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Info: Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_add_sub1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_add_sub1:inst " "Info: Elaborating entity \"lpm_add_sub1\" for hierarchy \"CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_add_sub1:inst\"" {  } { { "ACU.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/ACU.bdf" { { 136 112 272 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.tdf" "lpm_add_sub_component" { Text "F:/quartus/quartus/计组实践/lpm_add_sub1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_add_sub1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_add_sub1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ph.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7ph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ph " "Info: Found entity 1: add_sub_7ph" {  } { { "db/add_sub_7ph.tdf" "" { Text "F:/quartus/quartus/计组实践/db/add_sub_7ph.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7ph CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_7ph:auto_generated " "Info: Elaborating entity \"add_sub_7ph\" for hierarchy \"CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_7ph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_add_sub1:inst1 " "Info: Elaborating entity \"lpm_add_sub1\" for hierarchy \"CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_add_sub1:inst1\"" {  } { { "ACU.bdf" "inst1" { Schematic "F:/quartus/quartus/计组实践/ACU.bdf" { { 352 392 552 448 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux4.tdf 1 1 " "Warning: Using design file lpm_mux4.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Info: Found entity 1: lpm_mux4" {  } { { "lpm_mux4.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux4.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux4 CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_mux4:inst4 " "Info: Elaborating entity \"lpm_mux4\" for hierarchy \"CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_mux4:inst4\"" {  } { { "ACU.bdf" "inst4" { Schematic "F:/quartus/quartus/计组实践/ACU.bdf" { { 424 72 224 504 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux4.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux4.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux4.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux4.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 43 " "Info: Parameter \"LPM_WIDTH\" = \"43\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux4.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux4.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_krc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_krc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_krc " "Info: Found entity 1: mux_krc" {  } { { "db/mux_krc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_krc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_krc CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated " "Info: Elaborating entity \"mux_krc\" for hierarchy \"CPU:inst3\|DP:inst2\|ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff3.tdf 1 1 " "Warning: Using design file lpm_dff3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff3 " "Info: Found entity 1: lpm_dff3" {  } { { "lpm_dff3.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff3 CPU:inst3\|DP:inst2\|lpm_dff3:inst5 " "Info: Elaborating entity \"lpm_dff3\" for hierarchy \"CPU:inst3\|DP:inst2\|lpm_dff3:inst5\"" {  } { { "DP.bdf" "inst5" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 520 1208 1352 632 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff CPU:inst3\|DP:inst2\|lpm_dff3:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"CPU:inst3\|DP:inst2\|lpm_dff3:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff3.tdf" "lpm_ff_component" { Text "F:/quartus/quartus/计组实践/lpm_dff3.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|lpm_dff3:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|lpm_dff3:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff3.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff3.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|lpm_dff3:inst5\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|lpm_dff3:inst5\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff3.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff3.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 CPU:inst3\|DP:inst2\|74138:inst2 " "Info: Elaborating entity \"74138\" for hierarchy \"CPU:inst3\|DP:inst2\|74138:inst2\"" {  } { { "DP.bdf" "inst2" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 368 888 1008 528 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|74138:inst2 " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|74138:inst2\"" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 368 888 1008 528 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPRs64 CPU:inst3\|DP:inst2\|GPRs64:inst1 " "Info: Elaborating entity \"GPRs64\" for hierarchy \"CPU:inst3\|DP:inst2\|GPRs64:inst1\"" {  } { { "DP.bdf" "inst1" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 656 576 752 816 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux5.tdf 1 1 " "Warning: Using design file lpm_mux5.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Info: Found entity 1: lpm_mux5" {  } { { "lpm_mux5.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux5.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux5 CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_mux5:inst " "Info: Elaborating entity \"lpm_mux5\" for hierarchy \"CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_mux5:inst\"" {  } { { "GPRs64.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/GPRs64.bdf" { { -488 320 480 72 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux5.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux5.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux5.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux5.tdf" 79 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux5.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux5.tdf" 79 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_etc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_etc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_etc " "Info: Found entity 1: mux_etc" {  } { { "db/mux_etc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_etc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_etc CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component\|mux_etc:auto_generated " "Info: Elaborating entity \"mux_etc\" for hierarchy \"CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component\|mux_etc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff2.tdf 1 1 " "Warning: Using design file lpm_dff2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Info: Found entity 1: lpm_dff2" {  } { { "lpm_dff2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff2 CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_dff2:inst3 " "Info: Elaborating entity \"lpm_dff2\" for hierarchy \"CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_dff2:inst3\"" {  } { { "GPRs64.bdf" "inst3" { Schematic "F:/quartus/quartus/计组实践/GPRs64.bdf" { { 88 80 224 184 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.tdf" "lpm_ff_component" { Text "F:/quartus/quartus/计组实践/lpm_dff2.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff2.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff2.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.tdf 1 1 " "Warning: Using design file lpm_decode0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_decode0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_decode0:inst16 " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_decode0:inst16\"" {  } { { "GPRs64.bdf" "inst16" { Schematic "F:/quartus/quartus/计组实践/GPRs64.bdf" { { -480 992 1120 80 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "lpm_decode_component" { Text "F:/quartus/quartus/计组实践/lpm_decode0.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_decode0.tdf" 79 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 32 " "Info: Parameter \"LPM_DECODES\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_decode0.tdf" 79 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rvf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rvf " "Info: Found entity 1: decode_rvf" {  } { { "db/decode_rvf.tdf" "" { Text "F:/quartus/quartus/计组实践/db/decode_rvf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rvf CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_rvf:auto_generated " "Info: Elaborating entity \"decode_rvf\" for hierarchy \"CPU:inst3\|DP:inst2\|GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_rvf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux11.tdf 1 1 " "Warning: Using design file lpm_mux11.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux11 " "Info: Found entity 1: lpm_mux11" {  } { { "lpm_mux11.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux11.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux11 CPU:inst3\|DP:inst2\|lpm_mux11:inst11 " "Info: Elaborating entity \"lpm_mux11\" for hierarchy \"CPU:inst3\|DP:inst2\|lpm_mux11:inst11\"" {  } { { "DP.bdf" "inst11" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 656 280 416 736 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU:inst3\|DP:inst2\|lpm_mux11:inst11\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"CPU:inst3\|DP:inst2\|lpm_mux11:inst11\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux11.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux11.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|lpm_mux11:inst11\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|lpm_mux11:inst11\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux11.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux11.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|lpm_mux11:inst11\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|lpm_mux11:inst11\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux11.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux11.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_2qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2qc " "Info: Found entity 1: mux_2qc" {  } { { "db/mux_2qc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_2qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2qc CPU:inst3\|DP:inst2\|lpm_mux11:inst11\|lpm_mux:lpm_mux_component\|mux_2qc:auto_generated " "Info: Elaborating entity \"mux_2qc\" for hierarchy \"CPU:inst3\|DP:inst2\|lpm_mux11:inst11\|lpm_mux:lpm_mux_component\|mux_2qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux13.tdf 1 1 " "Warning: Using design file lpm_mux13.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux13 " "Info: Found entity 1: lpm_mux13" {  } { { "lpm_mux13.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux13.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux13 CPU:inst3\|DP:inst2\|lpm_mux13:inst22 " "Info: Elaborating entity \"lpm_mux13\" for hierarchy \"CPU:inst3\|DP:inst2\|lpm_mux13:inst22\"" {  } { { "DP.bdf" "inst22" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 816 456 608 912 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU:inst3\|DP:inst2\|lpm_mux13:inst22\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"CPU:inst3\|DP:inst2\|lpm_mux13:inst22\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux13.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux13.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|lpm_mux13:inst22\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|lpm_mux13:inst22\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux13.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux13.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|lpm_mux13:inst22\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|lpm_mux13:inst22\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info: Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux13.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux13.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_prc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_prc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_prc " "Info: Found entity 1: mux_prc" {  } { { "db/mux_prc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_prc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_prc CPU:inst3\|DP:inst2\|lpm_mux13:inst22\|lpm_mux:lpm_mux_component\|mux_prc:auto_generated " "Info: Elaborating entity \"mux_prc\" for hierarchy \"CPU:inst3\|DP:inst2\|lpm_mux13:inst22\|lpm_mux:lpm_mux_component\|mux_prc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DBIU CPU:inst3\|DP:inst2\|DBIU:inst12 " "Info: Elaborating entity \"DBIU\" for hierarchy \"CPU:inst3\|DP:inst2\|DBIU:inst12\"" {  } { { "DP.bdf" "inst12" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 904 1272 1472 1064 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff6.tdf 1 1 " "Warning: Using design file lpm_dff6.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff6 " "Info: Found entity 1: lpm_dff6" {  } { { "lpm_dff6.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff6.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff6 CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2 " "Info: Elaborating entity \"lpm_dff6\" for hierarchy \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\"" {  } { { "DBIU.bdf" "inst2" { Schematic "F:/quartus/quartus/计组实践/DBIU.bdf" { { 24 400 544 120 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff6.tdf" "lpm_ff_component" { Text "F:/quartus/quartus/计组实践/lpm_dff6.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff6.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff6.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff6.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff6.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtU CPU:inst3\|DP:inst2\|ExtU:inst6 " "Info: Elaborating entity \"ExtU\" for hierarchy \"CPU:inst3\|DP:inst2\|ExtU:inst6\"" {  } { { "DP.bdf" "inst6" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 1016 512 704 1144 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux1.tdf 1 1 " "Warning: Using design file lpm_mux1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux1:inst " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux1:inst\"" {  } { { "ExtU.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/ExtU.bdf" { { 184 544 696 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux1.tdf" 53 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 6 " "Info: Parameter \"LPM_SIZE\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux1.tdf" 53 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_trc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_trc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_trc " "Info: Found entity 1: mux_trc" {  } { { "db/mux_trc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_trc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_trc CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\|mux_trc:auto_generated " "Info: Elaborating entity \"mux_trc\" for hierarchy \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\|mux_trc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_clshift2.tdf 1 1 " "Warning: Using design file lpm_clshift2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift2 " "Info: Found entity 1: lpm_clshift2" {  } { { "lpm_clshift2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_clshift2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift2 CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_clshift2:inst14 " "Info: Elaborating entity \"lpm_clshift2\" for hierarchy \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_clshift2:inst14\"" {  } { { "ExtU.bdf" "inst14" { Schematic "F:/quartus/quartus/计组实践/ExtU.bdf" { { 200 120 304 280 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_and2.tdf 1 1 " "Warning: Using design file lpm_and2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and2 " "Info: Found entity 1: lpm_and2" {  } { { "lpm_and2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and2 CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and2:inst20 " "Info: Elaborating entity \"lpm_and2\" for hierarchy \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and2:inst20\"" {  } { { "ExtU.bdf" "inst20" { Schematic "F:/quartus/quartus/计组实践/ExtU.bdf" { { 48 368 432 112 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and2:inst20\|lpm_and:lpm_and_component " "Info: Elaborating entity \"lpm_and\" for hierarchy \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and2:inst20\|lpm_and:lpm_and_component\"" {  } { { "lpm_and2.tdf" "lpm_and_component" { Text "F:/quartus/quartus/计组实践/lpm_and2.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and2:inst20\|lpm_and:lpm_and_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and2:inst20\|lpm_and:lpm_and_component\"" {  } { { "lpm_and2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and2.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and2:inst20\|lpm_and:lpm_and_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and2:inst20\|lpm_and:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_and2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and2.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux2.tdf 1 1 " "Warning: Using design file lpm_mux2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux2:inst23 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux2:inst23\"" {  } { { "ExtU.bdf" "inst23" { Schematic "F:/quartus/quartus/计组实践/ExtU.bdf" { { 624 248 400 704 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 55 " "Info: Parameter \"LPM_WIDTH\" = \"55\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nrc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_nrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nrc " "Info: Found entity 1: mux_nrc" {  } { { "db/mux_nrc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_nrc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nrc CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component\|mux_nrc:auto_generated " "Info: Elaborating entity \"mux_nrc\" for hierarchy \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component\|mux_nrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_and1.tdf 1 1 " "Warning: Using design file lpm_and1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and1 " "Info: Found entity 1: lpm_and1" {  } { { "lpm_and1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and1 CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and1:inst7 " "Info: Elaborating entity \"lpm_and1\" for hierarchy \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and1:inst7\"" {  } { { "ExtU.bdf" "inst7" { Schematic "F:/quartus/quartus/计组实践/ExtU.bdf" { { 552 168 232 608 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and1:inst7\|lpm_and:lpm_and_component " "Info: Elaborating entity \"lpm_and\" for hierarchy \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and1:inst7\|lpm_and:lpm_and_component\"" {  } { { "lpm_and1.tdf" "lpm_and_component" { Text "F:/quartus/quartus/计组实践/lpm_and1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and1:inst7\|lpm_and:lpm_and_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and1:inst7\|lpm_and:lpm_and_component\"" {  } { { "lpm_and1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and1:inst7\|lpm_and:lpm_and_component " "Info: Instantiated megafunction \"CPU:inst3\|DP:inst2\|ExtU:inst6\|lpm_and1:inst7\|lpm_and:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_and1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux7.tdf 1 1 " "Warning: Using design file lpm_mux7.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux7 " "Info: Found entity 1: lpm_mux7" {  } { { "lpm_mux7.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux7.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux7 CPU:inst3\|DP:inst2\|lpm_mux7:inst3 " "Info: Elaborating entity \"lpm_mux7\" for hierarchy \"CPU:inst3\|DP:inst2\|lpm_mux7:inst3\"" {  } { { "DP.bdf" "inst3" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 808 960 792 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CPU:inst3\|CU:inst " "Info: Elaborating entity \"CU\" for hierarchy \"CPU:inst3\|CU:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/CPU.bdf" { { 72 144 312 360 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_or1.tdf 1 1 " "Warning: Using design file lpm_or1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_or1 " "Info: Found entity 1: lpm_or1" {  } { { "lpm_or1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_or1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or1 CPU:inst3\|CU:inst\|lpm_or1:inst1 " "Info: Elaborating entity \"lpm_or1\" for hierarchy \"CPU:inst3\|CU:inst\|lpm_or1:inst1\"" {  } { { "CU.bdf" "inst1" { Schematic "F:/quartus/quartus/计组实践/CU.bdf" { { -56 528 592 0 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or CPU:inst3\|CU:inst\|lpm_or1:inst1\|lpm_or:lpm_or_component " "Info: Elaborating entity \"lpm_or\" for hierarchy \"CPU:inst3\|CU:inst\|lpm_or1:inst1\|lpm_or:lpm_or_component\"" {  } { { "lpm_or1.tdf" "lpm_or_component" { Text "F:/quartus/quartus/计组实践/lpm_or1.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|CU:inst\|lpm_or1:inst1\|lpm_or:lpm_or_component " "Info: Elaborated megafunction instantiation \"CPU:inst3\|CU:inst\|lpm_or1:inst1\|lpm_or:lpm_or_component\"" {  } { { "lpm_or1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_or1.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst3\|CU:inst\|lpm_or1:inst1\|lpm_or:lpm_or_component " "Info: Instantiated megafunction \"CPU:inst3\|CU:inst\|lpm_or1:inst1\|lpm_or:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Info: Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_or1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_or1.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74148 CPU:inst3\|CU:inst\|74148:inst97 " "Info: Elaborating entity \"74148\" for hierarchy \"CPU:inst3\|CU:inst\|74148:inst97\"" {  } { { "CU.bdf" "inst97" { Schematic "F:/quartus/quartus/计组实践/CU.bdf" { { 1464 976 1096 1640 "inst97" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst3\|CU:inst\|74148:inst97 " "Info: Elaborated megafunction instantiation \"CPU:inst3\|CU:inst\|74148:inst97\"" {  } { { "CU.bdf" "" { Schematic "F:/quartus/quartus/计组实践/CU.bdf" { { 1464 976 1096 1640 "inst97" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:inst2 " "Info: Elaborating entity \"DMEM\" for hierarchy \"DMEM:inst2\"" {  } { { "HostMachine.bdf" "inst2" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 400 424 568 528 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq0.tdf 1 1 " "Warning: Using design file lpm_ram_dq0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_ram_dq0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 DMEM:inst2\|lpm_ram_dq0:inst " "Info: Elaborating entity \"lpm_ram_dq0\" for hierarchy \"DMEM:inst2\|lpm_ram_dq0:inst\"" {  } { { "DMEM.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/DMEM.bdf" { { 224 264 424 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DMEM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DMEM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.tdf" "altsyncram_component" { Text "F:/quartus/quartus/计组实践/lpm_ram_dq0.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DMEM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DMEM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_ram_dq0.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMEM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DMEM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info: Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone III " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Info: Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Info: Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Info: Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_NO_NBE_READ " "Info: Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_ram_dq0.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3og1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3og1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3og1 " "Info: Found entity 1: altsyncram_3og1" {  } { { "db/altsyncram_3og1.tdf" "" { Text "F:/quartus/quartus/计组实践/db/altsyncram_3og1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3og1 DMEM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_3og1:auto_generated " "Info: Elaborating entity \"altsyncram_3og1\" for hierarchy \"DMEM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_3og1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:inst1 " "Info: Elaborating entity \"IMEM\" for hierarchy \"IMEM:inst1\"" {  } { { "HostMachine.bdf" "inst1" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { -16 432 576 80 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_rom0.tdf 1 1 " "Warning: Using design file lpm_rom0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_rom0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 IMEM:inst1\|lpm_rom0:inst " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"IMEM:inst1\|lpm_rom0:inst\"" {  } { { "IMEM.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/IMEM.bdf" { { 176 176 336 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMEM:inst1\|lpm_rom0:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"IMEM:inst1\|lpm_rom0:inst\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.tdf" "altsyncram_component" { Text "F:/quartus/quartus/计组实践/lpm_rom0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:inst1\|lpm_rom0:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"IMEM:inst1\|lpm_rom0:inst\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_rom0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:inst1\|lpm_rom0:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"IMEM:inst1\|lpm_rom0:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone III " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Info: Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Info: Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE F:/quartus/quartus/计组实践/rom1.hex " "Info: Parameter \"INIT_FILE\" = \"F:/quartus/quartus/计组实践/rom1.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_rom0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_csb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_csb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_csb1 " "Info: Found entity 1: altsyncram_csb1" {  } { { "db/altsyncram_csb1.tdf" "" { Text "F:/quartus/quartus/计组实践/db/altsyncram_csb1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_csb1 IMEM:inst1\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_csb1:auto_generated " "Info: Elaborating entity \"altsyncram_csb1\" for hierarchy \"IMEM:inst1\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_csb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_rom1.tdf 1 1 " "Warning: Using design file lpm_rom1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom1 " "Info: Found entity 1: lpm_rom1" {  } { { "lpm_rom1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_rom1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom1 IMEM:inst1\|lpm_rom1:inst1 " "Info: Elaborating entity \"lpm_rom1\" for hierarchy \"IMEM:inst1\|lpm_rom1:inst1\"" {  } { { "IMEM.bdf" "inst1" { Schematic "F:/quartus/quartus/计组实践/IMEM.bdf" { { 176 408 568 272 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMEM:inst1\|lpm_rom1:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"IMEM:inst1\|lpm_rom1:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom1.tdf" "altsyncram_component" { Text "F:/quartus/quartus/计组实践/lpm_rom1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:inst1\|lpm_rom1:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"IMEM:inst1\|lpm_rom1:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_rom1.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:inst1\|lpm_rom1:inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"IMEM:inst1\|lpm_rom1:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone III " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Info: Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Info: Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE F:/quartus/quartus/计组实践/rom2.hex " "Info: Parameter \"INIT_FILE\" = \"F:/quartus/quartus/计组实践/rom2.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_rom1.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dsb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsb1 " "Info: Found entity 1: altsyncram_dsb1" {  } { { "db/altsyncram_dsb1.tdf" "" { Text "F:/quartus/quartus/计组实践/db/altsyncram_dsb1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsb1 IMEM:inst1\|lpm_rom1:inst1\|altsyncram:altsyncram_component\|altsyncram_dsb1:auto_generated " "Info: Elaborating entity \"altsyncram_dsb1\" for hierarchy \"IMEM:inst1\|lpm_rom1:inst1\|altsyncram:altsyncram_component\|altsyncram_dsb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_rom2.tdf 1 1 " "Warning: Using design file lpm_rom2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom2 " "Info: Found entity 1: lpm_rom2" {  } { { "lpm_rom2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_rom2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom2 IMEM:inst1\|lpm_rom2:inst2 " "Info: Elaborating entity \"lpm_rom2\" for hierarchy \"IMEM:inst1\|lpm_rom2:inst2\"" {  } { { "IMEM.bdf" "inst2" { Schematic "F:/quartus/quartus/计组实践/IMEM.bdf" { { 176 632 792 272 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMEM:inst1\|lpm_rom2:inst2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"IMEM:inst1\|lpm_rom2:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom2.tdf" "altsyncram_component" { Text "F:/quartus/quartus/计组实践/lpm_rom2.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:inst1\|lpm_rom2:inst2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"IMEM:inst1\|lpm_rom2:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_rom2.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:inst1\|lpm_rom2:inst2\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"IMEM:inst1\|lpm_rom2:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone III " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Info: Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Info: Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE F:/quartus/quartus/计组实践/rom3.hex " "Info: Parameter \"INIT_FILE\" = \"F:/quartus/quartus/计组实践/rom3.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_rom2.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_esb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esb1 " "Info: Found entity 1: altsyncram_esb1" {  } { { "db/altsyncram_esb1.tdf" "" { Text "F:/quartus/quartus/计组实践/db/altsyncram_esb1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_esb1 IMEM:inst1\|lpm_rom2:inst2\|altsyncram:altsyncram_component\|altsyncram_esb1:auto_generated " "Info: Elaborating entity \"altsyncram_esb1\" for hierarchy \"IMEM:inst1\|lpm_rom2:inst2\|altsyncram:altsyncram_component\|altsyncram_esb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_rom3.tdf 1 1 " "Warning: Using design file lpm_rom3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom3 " "Info: Found entity 1: lpm_rom3" {  } { { "lpm_rom3.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_rom3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom3 IMEM:inst1\|lpm_rom3:inst3 " "Info: Elaborating entity \"lpm_rom3\" for hierarchy \"IMEM:inst1\|lpm_rom3:inst3\"" {  } { { "IMEM.bdf" "inst3" { Schematic "F:/quartus/quartus/计组实践/IMEM.bdf" { { 176 856 1016 272 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMEM:inst1\|lpm_rom3:inst3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"IMEM:inst1\|lpm_rom3:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom3.tdf" "altsyncram_component" { Text "F:/quartus/quartus/计组实践/lpm_rom3.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:inst1\|lpm_rom3:inst3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"IMEM:inst1\|lpm_rom3:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom3.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_rom3.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:inst1\|lpm_rom3:inst3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"IMEM:inst1\|lpm_rom3:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone III " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Info: Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Info: Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE F:/quartus/quartus/计组实践/rom4.hex " "Info: Parameter \"INIT_FILE\" = \"F:/quartus/quartus/计组实践/rom4.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom3.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_rom3.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fsb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fsb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fsb1 " "Info: Found entity 1: altsyncram_fsb1" {  } { { "db/altsyncram_fsb1.tdf" "" { Text "F:/quartus/quartus/计组实践/db/altsyncram_fsb1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fsb1 IMEM:inst1\|lpm_rom3:inst3\|altsyncram:altsyncram_component\|altsyncram_fsb1:auto_generated " "Info: Elaborating entity \"altsyncram_fsb1\" for hierarchy \"IMEM:inst1\|lpm_rom3:inst3\|altsyncram:altsyncram_component\|altsyncram_fsb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[6\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[9\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[31\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[31\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[31\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[31\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[31\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[31\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[24\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[24\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[24\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[24\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[24\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[24\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[28\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[27\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[27\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[27\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[27\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[27\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[27\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[25\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[25\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[25\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[25\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[25\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[25\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[11\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[22\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[29\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[29\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[29\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[29\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[29\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[29\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[20\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[20\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[20\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[20\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[20\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[20\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[21\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[21\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[21\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[21\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[21\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[21\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[30\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[30\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[30\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[30\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[30\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[30\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[16\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[17\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[17\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[17\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[17\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[17\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[17\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[18\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[18\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[18\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[18\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[18\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[18\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[19\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[19\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[19\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[19\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[19\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[19\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[13\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[13\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[13\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[13\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[13\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[13\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[14\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[15\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[12\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[10\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[63\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[63\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[63\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[63\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[63\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[63\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[62\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[62\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[62\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[62\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[62\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[62\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[61\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[61\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[61\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[61\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[61\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[61\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[60\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[60\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[60\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[60\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[60\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[60\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[59\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[59\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[59\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[59\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[59\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[59\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[58\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[58\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[58\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[58\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[58\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[58\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[57\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[57\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[57\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[57\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[57\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[57\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[56\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[56\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[56\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[56\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[56\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[56\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[55\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[55\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[55\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[55\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[55\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[55\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[54\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[54\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[54\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[54\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[54\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[54\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[53\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[53\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[53\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[53\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[53\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[53\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[52\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[52\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[52\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[52\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[52\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[52\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[51\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[51\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[51\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[51\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[51\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[51\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[50\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[50\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[50\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[50\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[50\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[50\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[49\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[49\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[49\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[49\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[49\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[49\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[48\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[48\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[48\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[48\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[48\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[48\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[47\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[47\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[47\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[47\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[47\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[47\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[46\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[46\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[46\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[46\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[46\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[46\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[45\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[45\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[45\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[45\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[45\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[45\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[44\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[44\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[44\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[44\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[44\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[44\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[43\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[43\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[43\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[43\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[43\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[43\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[42\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[42\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[42\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[42\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[42\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[42\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[41\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[41\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[41\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[41\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[41\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[41\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[40\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[40\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[40\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[40\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[40\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[40\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[39\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[39\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[39\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[39\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[39\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[39\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[38\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[38\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[38\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[38\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[38\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[38\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[36\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[36\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[36\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[36\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[36\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[36\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[35\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[35\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[35\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[35\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[35\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[35\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[34\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[34\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[34\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[34\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[34\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[34\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[33\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[33\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[33\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[33\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[33\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[33\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[32\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[32\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[32\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[32\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[32\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[32\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[31\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[31\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[31\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[31\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[31\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[31\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[30\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[30\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[30\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[30\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[30\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[30\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[29\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[29\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[29\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[29\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[29\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[29\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[28\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[28\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[28\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[28\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[28\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[28\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[27\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[27\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[27\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[27\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[27\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[27\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[26\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[26\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[26\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[26\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[26\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[26\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[25\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[25\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[25\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[25\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[25\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[25\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[24\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[24\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[24\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[24\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[24\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[24\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[23\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[23\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[23\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[23\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[23\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[23\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[22\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[22\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[22\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[22\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[22\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[22\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[21\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[21\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[21\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[21\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[21\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[21\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[20\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[20\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[20\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[20\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[20\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[20\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[19\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[19\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[19\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[19\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[19\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[19\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[18\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[18\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[18\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[18\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[18\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[18\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[17\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[17\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[17\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[17\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[17\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[17\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[16\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[16\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[16\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[16\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[16\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[16\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[26\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[26\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[26\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[26\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[26\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[26\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[23\] CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[23\]~_emulated CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[23\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[23\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[23\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[23\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[63\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[63\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[63\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[63\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[63\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[63\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[62\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[62\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[62\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[62\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[62\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[62\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[61\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[61\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[61\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[61\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[61\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[61\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[60\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[60\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[60\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[60\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[60\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[60\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[59\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[59\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[59\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[59\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[59\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[59\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[58\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[58\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[58\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[58\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[58\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[58\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[57\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[57\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[57\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[57\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[57\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[57\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[56\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[56\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[56\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[56\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[56\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[56\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[55\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[55\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[55\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[55\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[55\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[55\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[54\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[54\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[54\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[54\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[54\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[54\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[53\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[53\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[53\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[53\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[53\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[53\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[52\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[52\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[52\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[52\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[52\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[52\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[51\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[51\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[51\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[51\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[51\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[51\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[50\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[50\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[50\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[50\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[50\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[50\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[49\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[49\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[49\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[49\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[49\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[49\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[48\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[48\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[48\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[48\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[48\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[48\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[47\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[47\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[47\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[47\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[47\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[47\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[46\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[46\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[46\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[46\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[46\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[46\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[45\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[45\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[45\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[45\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[45\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[45\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[44\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[44\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[44\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[44\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[44\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[44\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[43\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[43\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[43\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[43\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[43\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[43\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[42\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[42\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[42\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[42\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[42\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[42\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[41\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[41\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[41\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[41\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[41\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[41\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[40\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[40\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[40\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[40\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[40\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[40\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[39\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[39\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[39\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[39\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[39\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[39\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[38\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[38\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[38\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[38\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[38\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[38\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[37\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[37\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[37\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[37\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[37\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[37\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[36\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[36\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[36\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[36\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[36\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[36\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[35\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[35\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[35\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[35\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[35\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[35\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[34\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[34\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[34\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[34\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[34\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[34\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[33\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[33\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[33\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[33\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[33\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[33\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[32\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[32\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[32\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[32\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[32\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[32\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[25\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[25\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[25\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[25\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[25\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[25\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[24\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[24\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[24\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[24\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[24\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[24\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[23\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[23\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[23\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[23\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[23\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[23\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[22\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[22\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[22\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[22\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[22\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[22\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[21\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[21\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[21\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[21\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[21\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[21\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[20\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[20\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[20\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[20\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[20\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[20\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[18\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[18\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[18\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[18\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[18\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[18\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[17\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[17\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[17\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[17\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[17\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[17\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[16\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[16\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[16\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[16\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[16\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[16\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~_emulated CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~latch " "Warning (13310): Register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is converted into an equivalent circuit using register \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~_emulated\" and latch \"CPU:inst3\|DP:inst2\|DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 52 " "Info: 52 registers lost all their fanouts during netlist optimizations. The first 52 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[63\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[62\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[61\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[60\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[59\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[58\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[57\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[57\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[56\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[56\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[55\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[54\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[53\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[52\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[51\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[50\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[49\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[48\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[47\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[46\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[45\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[44\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[43\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[42\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[41\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[40\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[39\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[38\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[37\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[36\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[35\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[34\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[33\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[32\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[31\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[30\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[29\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[28\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[27\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[26\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[25\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[24\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[23\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[22\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[21\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[20\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[19\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[18\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[17\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[16\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[15\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[14\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[13\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[12\] " "Info: Register \"CPU:inst3\|DP:inst2\|lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_VIRTUAL_CLK_PIN_MADE_VIRTUAL" "clk~input " "Critical Warning: clock port is fed by virtual pin \"clk~input\"; timing analysis treats input to the clock port as a ripple clock" {  } {  } 1 0 "clock port is fed by virtual pin \"%1!s!\"; timing analysis treats input to the clock port as a ripple clock" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "293 " "Info: Design contains 293 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SF " "Info: Pin \"SF\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 152 688 864 168 "SF" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ZF " "Info: Pin \"ZF\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 168 688 864 184 "ZF" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CF " "Info: Pin \"CF\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 184 688 864 200 "CF" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "OF " "Info: Pin \"OF\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 200 688 864 216 "OF" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[63\] " "Info: Pin \"A\[63\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[62\] " "Info: Pin \"A\[62\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[61\] " "Info: Pin \"A\[61\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[60\] " "Info: Pin \"A\[60\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[59\] " "Info: Pin \"A\[59\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[58\] " "Info: Pin \"A\[58\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[57\] " "Info: Pin \"A\[57\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[56\] " "Info: Pin \"A\[56\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[55\] " "Info: Pin \"A\[55\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[54\] " "Info: Pin \"A\[54\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[53\] " "Info: Pin \"A\[53\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[52\] " "Info: Pin \"A\[52\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[51\] " "Info: Pin \"A\[51\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[50\] " "Info: Pin \"A\[50\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[49\] " "Info: Pin \"A\[49\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[48\] " "Info: Pin \"A\[48\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[47\] " "Info: Pin \"A\[47\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[46\] " "Info: Pin \"A\[46\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[45\] " "Info: Pin \"A\[45\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[44\] " "Info: Pin \"A\[44\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[43\] " "Info: Pin \"A\[43\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[42\] " "Info: Pin \"A\[42\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[41\] " "Info: Pin \"A\[41\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[40\] " "Info: Pin \"A\[40\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[39\] " "Info: Pin \"A\[39\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[38\] " "Info: Pin \"A\[38\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[37\] " "Info: Pin \"A\[37\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[36\] " "Info: Pin \"A\[36\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[35\] " "Info: Pin \"A\[35\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[34\] " "Info: Pin \"A\[34\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[33\] " "Info: Pin \"A\[33\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[32\] " "Info: Pin \"A\[32\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[31\] " "Info: Pin \"A\[31\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[30\] " "Info: Pin \"A\[30\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[29\] " "Info: Pin \"A\[29\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[28\] " "Info: Pin \"A\[28\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[27\] " "Info: Pin \"A\[27\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[26\] " "Info: Pin \"A\[26\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[25\] " "Info: Pin \"A\[25\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[24\] " "Info: Pin \"A\[24\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[23\] " "Info: Pin \"A\[23\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[22\] " "Info: Pin \"A\[22\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[21\] " "Info: Pin \"A\[21\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[20\] " "Info: Pin \"A\[20\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[19\] " "Info: Pin \"A\[19\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[18\] " "Info: Pin \"A\[18\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[17\] " "Info: Pin \"A\[17\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[16\] " "Info: Pin \"A\[16\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[15\] " "Info: Pin \"A\[15\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[14\] " "Info: Pin \"A\[14\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[13\] " "Info: Pin \"A\[13\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[12\] " "Info: Pin \"A\[12\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[11\] " "Info: Pin \"A\[11\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[10\] " "Info: Pin \"A\[10\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[9\] " "Info: Pin \"A\[9\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[8\] " "Info: Pin \"A\[8\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[7\] " "Info: Pin \"A\[7\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[6\] " "Info: Pin \"A\[6\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[5\] " "Info: Pin \"A\[5\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[4\] " "Info: Pin \"A\[4\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[3\] " "Info: Pin \"A\[3\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[2\] " "Info: Pin \"A\[2\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[1\] " "Info: Pin \"A\[1\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "A\[0\] " "Info: Pin \"A\[0\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 232 688 864 248 "A\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[63\] " "Info: Pin \"ALUout\[63\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[62\] " "Info: Pin \"ALUout\[62\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[61\] " "Info: Pin \"ALUout\[61\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[60\] " "Info: Pin \"ALUout\[60\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[59\] " "Info: Pin \"ALUout\[59\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[58\] " "Info: Pin \"ALUout\[58\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[57\] " "Info: Pin \"ALUout\[57\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[56\] " "Info: Pin \"ALUout\[56\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[55\] " "Info: Pin \"ALUout\[55\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[54\] " "Info: Pin \"ALUout\[54\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[53\] " "Info: Pin \"ALUout\[53\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[52\] " "Info: Pin \"ALUout\[52\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[51\] " "Info: Pin \"ALUout\[51\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[50\] " "Info: Pin \"ALUout\[50\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[49\] " "Info: Pin \"ALUout\[49\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[48\] " "Info: Pin \"ALUout\[48\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[47\] " "Info: Pin \"ALUout\[47\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[46\] " "Info: Pin \"ALUout\[46\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[45\] " "Info: Pin \"ALUout\[45\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[44\] " "Info: Pin \"ALUout\[44\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[43\] " "Info: Pin \"ALUout\[43\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[42\] " "Info: Pin \"ALUout\[42\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[41\] " "Info: Pin \"ALUout\[41\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[40\] " "Info: Pin \"ALUout\[40\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[39\] " "Info: Pin \"ALUout\[39\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[38\] " "Info: Pin \"ALUout\[38\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[37\] " "Info: Pin \"ALUout\[37\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[36\] " "Info: Pin \"ALUout\[36\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[35\] " "Info: Pin \"ALUout\[35\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[34\] " "Info: Pin \"ALUout\[34\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[33\] " "Info: Pin \"ALUout\[33\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[32\] " "Info: Pin \"ALUout\[32\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[31\] " "Info: Pin \"ALUout\[31\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[30\] " "Info: Pin \"ALUout\[30\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[29\] " "Info: Pin \"ALUout\[29\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[28\] " "Info: Pin \"ALUout\[28\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[27\] " "Info: Pin \"ALUout\[27\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[26\] " "Info: Pin \"ALUout\[26\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[25\] " "Info: Pin \"ALUout\[25\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[24\] " "Info: Pin \"ALUout\[24\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[23\] " "Info: Pin \"ALUout\[23\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[22\] " "Info: Pin \"ALUout\[22\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[21\] " "Info: Pin \"ALUout\[21\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[20\] " "Info: Pin \"ALUout\[20\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[19\] " "Info: Pin \"ALUout\[19\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[18\] " "Info: Pin \"ALUout\[18\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[17\] " "Info: Pin \"ALUout\[17\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[16\] " "Info: Pin \"ALUout\[16\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[15\] " "Info: Pin \"ALUout\[15\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[14\] " "Info: Pin \"ALUout\[14\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[13\] " "Info: Pin \"ALUout\[13\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[12\] " "Info: Pin \"ALUout\[12\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[11\] " "Info: Pin \"ALUout\[11\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[10\] " "Info: Pin \"ALUout\[10\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[9\] " "Info: Pin \"ALUout\[9\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[8\] " "Info: Pin \"ALUout\[8\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[7\] " "Info: Pin \"ALUout\[7\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[6\] " "Info: Pin \"ALUout\[6\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[5\] " "Info: Pin \"ALUout\[5\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[4\] " "Info: Pin \"ALUout\[4\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[3\] " "Info: Pin \"ALUout\[3\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[2\] " "Info: Pin \"ALUout\[2\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[1\] " "Info: Pin \"ALUout\[1\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[0\] " "Info: Pin \"ALUout\[0\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 264 688 864 280 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[63\] " "Info: Pin \"B\[63\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[62\] " "Info: Pin \"B\[62\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[61\] " "Info: Pin \"B\[61\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[60\] " "Info: Pin \"B\[60\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[59\] " "Info: Pin \"B\[59\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[58\] " "Info: Pin \"B\[58\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[57\] " "Info: Pin \"B\[57\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[56\] " "Info: Pin \"B\[56\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[55\] " "Info: Pin \"B\[55\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[54\] " "Info: Pin \"B\[54\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[53\] " "Info: Pin \"B\[53\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[52\] " "Info: Pin \"B\[52\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[51\] " "Info: Pin \"B\[51\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[50\] " "Info: Pin \"B\[50\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[49\] " "Info: Pin \"B\[49\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[48\] " "Info: Pin \"B\[48\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[47\] " "Info: Pin \"B\[47\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[46\] " "Info: Pin \"B\[46\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[45\] " "Info: Pin \"B\[45\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[44\] " "Info: Pin \"B\[44\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[43\] " "Info: Pin \"B\[43\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[42\] " "Info: Pin \"B\[42\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[41\] " "Info: Pin \"B\[41\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[40\] " "Info: Pin \"B\[40\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[39\] " "Info: Pin \"B\[39\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[38\] " "Info: Pin \"B\[38\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[37\] " "Info: Pin \"B\[37\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[36\] " "Info: Pin \"B\[36\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[35\] " "Info: Pin \"B\[35\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[34\] " "Info: Pin \"B\[34\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[33\] " "Info: Pin \"B\[33\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[32\] " "Info: Pin \"B\[32\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[31\] " "Info: Pin \"B\[31\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[30\] " "Info: Pin \"B\[30\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[29\] " "Info: Pin \"B\[29\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[28\] " "Info: Pin \"B\[28\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[27\] " "Info: Pin \"B\[27\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[26\] " "Info: Pin \"B\[26\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[25\] " "Info: Pin \"B\[25\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[24\] " "Info: Pin \"B\[24\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[23\] " "Info: Pin \"B\[23\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[22\] " "Info: Pin \"B\[22\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[21\] " "Info: Pin \"B\[21\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[20\] " "Info: Pin \"B\[20\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[19\] " "Info: Pin \"B\[19\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[18\] " "Info: Pin \"B\[18\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[17\] " "Info: Pin \"B\[17\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[16\] " "Info: Pin \"B\[16\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[15\] " "Info: Pin \"B\[15\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[14\] " "Info: Pin \"B\[14\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[13\] " "Info: Pin \"B\[13\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[12\] " "Info: Pin \"B\[12\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[11\] " "Info: Pin \"B\[11\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[10\] " "Info: Pin \"B\[10\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[9\] " "Info: Pin \"B\[9\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[8\] " "Info: Pin \"B\[8\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[7\] " "Info: Pin \"B\[7\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[6\] " "Info: Pin \"B\[6\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[5\] " "Info: Pin \"B\[5\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[4\] " "Info: Pin \"B\[4\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[3\] " "Info: Pin \"B\[3\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[2\] " "Info: Pin \"B\[2\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[1\] " "Info: Pin \"B\[1\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "B\[0\] " "Info: Pin \"B\[0\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 280 688 864 296 "B\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[63\] " "Info: Pin \"GPRwr\[63\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[62\] " "Info: Pin \"GPRwr\[62\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[61\] " "Info: Pin \"GPRwr\[61\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[60\] " "Info: Pin \"GPRwr\[60\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[59\] " "Info: Pin \"GPRwr\[59\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[58\] " "Info: Pin \"GPRwr\[58\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[57\] " "Info: Pin \"GPRwr\[57\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[56\] " "Info: Pin \"GPRwr\[56\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[55\] " "Info: Pin \"GPRwr\[55\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[54\] " "Info: Pin \"GPRwr\[54\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[53\] " "Info: Pin \"GPRwr\[53\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[52\] " "Info: Pin \"GPRwr\[52\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[51\] " "Info: Pin \"GPRwr\[51\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[50\] " "Info: Pin \"GPRwr\[50\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[49\] " "Info: Pin \"GPRwr\[49\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[48\] " "Info: Pin \"GPRwr\[48\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[47\] " "Info: Pin \"GPRwr\[47\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[46\] " "Info: Pin \"GPRwr\[46\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[45\] " "Info: Pin \"GPRwr\[45\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[44\] " "Info: Pin \"GPRwr\[44\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[43\] " "Info: Pin \"GPRwr\[43\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[42\] " "Info: Pin \"GPRwr\[42\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[41\] " "Info: Pin \"GPRwr\[41\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[40\] " "Info: Pin \"GPRwr\[40\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[39\] " "Info: Pin \"GPRwr\[39\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[38\] " "Info: Pin \"GPRwr\[38\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[37\] " "Info: Pin \"GPRwr\[37\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[36\] " "Info: Pin \"GPRwr\[36\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[35\] " "Info: Pin \"GPRwr\[35\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[34\] " "Info: Pin \"GPRwr\[34\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[33\] " "Info: Pin \"GPRwr\[33\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[32\] " "Info: Pin \"GPRwr\[32\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[31\] " "Info: Pin \"GPRwr\[31\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[30\] " "Info: Pin \"GPRwr\[30\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[29\] " "Info: Pin \"GPRwr\[29\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[28\] " "Info: Pin \"GPRwr\[28\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[27\] " "Info: Pin \"GPRwr\[27\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[26\] " "Info: Pin \"GPRwr\[26\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[25\] " "Info: Pin \"GPRwr\[25\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[24\] " "Info: Pin \"GPRwr\[24\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[23\] " "Info: Pin \"GPRwr\[23\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[22\] " "Info: Pin \"GPRwr\[22\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[21\] " "Info: Pin \"GPRwr\[21\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[20\] " "Info: Pin \"GPRwr\[20\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[19\] " "Info: Pin \"GPRwr\[19\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[18\] " "Info: Pin \"GPRwr\[18\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[17\] " "Info: Pin \"GPRwr\[17\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[16\] " "Info: Pin \"GPRwr\[16\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[15\] " "Info: Pin \"GPRwr\[15\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[14\] " "Info: Pin \"GPRwr\[14\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[13\] " "Info: Pin \"GPRwr\[13\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[12\] " "Info: Pin \"GPRwr\[12\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[11\] " "Info: Pin \"GPRwr\[11\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[10\] " "Info: Pin \"GPRwr\[10\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[9\] " "Info: Pin \"GPRwr\[9\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[8\] " "Info: Pin \"GPRwr\[8\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[7\] " "Info: Pin \"GPRwr\[7\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[6\] " "Info: Pin \"GPRwr\[6\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[5\] " "Info: Pin \"GPRwr\[5\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[4\] " "Info: Pin \"GPRwr\[4\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[3\] " "Info: Pin \"GPRwr\[3\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[2\] " "Info: Pin \"GPRwr\[2\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[1\] " "Info: Pin \"GPRwr\[1\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRwr\[0\] " "Info: Pin \"GPRwr\[0\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 248 688 864 264 "GPRwr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[31\] " "Info: Pin \"IOUT\[31\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[30\] " "Info: Pin \"IOUT\[30\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[29\] " "Info: Pin \"IOUT\[29\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[28\] " "Info: Pin \"IOUT\[28\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[27\] " "Info: Pin \"IOUT\[27\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[26\] " "Info: Pin \"IOUT\[26\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[25\] " "Info: Pin \"IOUT\[25\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[24\] " "Info: Pin \"IOUT\[24\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[23\] " "Info: Pin \"IOUT\[23\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[22\] " "Info: Pin \"IOUT\[22\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[21\] " "Info: Pin \"IOUT\[21\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[20\] " "Info: Pin \"IOUT\[20\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[19\] " "Info: Pin \"IOUT\[19\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[18\] " "Info: Pin \"IOUT\[18\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[17\] " "Info: Pin \"IOUT\[17\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[16\] " "Info: Pin \"IOUT\[16\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[15\] " "Info: Pin \"IOUT\[15\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[14\] " "Info: Pin \"IOUT\[14\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[13\] " "Info: Pin \"IOUT\[13\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[12\] " "Info: Pin \"IOUT\[12\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[11\] " "Info: Pin \"IOUT\[11\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[10\] " "Info: Pin \"IOUT\[10\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[9\] " "Info: Pin \"IOUT\[9\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[8\] " "Info: Pin \"IOUT\[8\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[7\] " "Info: Pin \"IOUT\[7\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[6\] " "Info: Pin \"IOUT\[6\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[5\] " "Info: Pin \"IOUT\[5\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[4\] " "Info: Pin \"IOUT\[4\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[3\] " "Info: Pin \"IOUT\[3\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[2\] " "Info: Pin \"IOUT\[2\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[1\] " "Info: Pin \"IOUT\[1\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IOUT\[0\] " "Info: Pin \"IOUT\[0\]\" is virtual output pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 216 688 864 232 "IOUT\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "clk " "Info: Pin \"clk\" is virtual input pin" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { { 136 64 232 152 "clk" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "1348 " "Warning: Ignored 1348 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[49\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[53\] " "Warning: Ignored Virtual Pin assignment to \"Din\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[25\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[54\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[25\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[63\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[35\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[61\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[25\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[43\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[16\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[34\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[59\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[52\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[20\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[14\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "I\[5\] " "Warning: Ignored Virtual Pin assignment to \"I\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[43\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[31\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[20\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[26\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ICBUS\[0\] " "Warning: Ignored Virtual Pin assignment to \"ICBUS\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[12\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[9\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[20\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[55\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[59\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[49\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[12\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[14\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[62\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[42\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[16\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[47\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[0\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[3\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[42\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[6\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[11\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RW\[4\] " "Warning: Ignored Virtual Pin assignment to \"RW\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[25\] " "Warning: Ignored Virtual Pin assignment to \"Din\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[26\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PCplus " "Warning: Ignored Virtual Pin assignment to \"PCplus\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[16\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[59\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[47\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[26\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[50\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[54\] " "Warning: Ignored Virtual Pin assignment to \"Din\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[55\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[21\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[15\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[26\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[48\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[36\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[17\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[56\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[50\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[44\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[60\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[35\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[43\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[13\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[53\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[11\] " "Warning: Ignored Virtual Pin assignment to \"out\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[62\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[44\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[48\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[29\] " "Warning: Ignored Virtual Pin assignment to \"out\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[43\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[63\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[19\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[8\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[17\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[3\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RA " "Warning: Ignored Virtual Pin assignment to \"RA\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[18\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[21\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[7\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[26\] " "Warning: Ignored Virtual Pin assignment to \"Din\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[12\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[27\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[38\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[31\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[22\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[16\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[15\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[48\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[57\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[51\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[27\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[55\] " "Warning: Ignored Virtual Pin assignment to \"Din\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[14\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[51\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[13\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RB\[0\] " "Warning: Ignored Virtual Pin assignment to \"RB\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[27\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[57\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[39\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[49\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[61\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "I\[6\] " "Warning: Ignored Virtual Pin assignment to \"I\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[37\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[45\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[36\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[38\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[44\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[54\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[12\] " "Warning: Ignored Virtual Pin assignment to \"out\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out " "Warning: Ignored Virtual Pin assignment to \"out\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[45\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[30\] " "Warning: Ignored Virtual Pin assignment to \"out\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[44\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[9\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[4\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[0\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[0\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[27\] " "Warning: Ignored Virtual Pin assignment to \"Din\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[63\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[60\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[28\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[18\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout " "Warning: Ignored Virtual Pin assignment to \"EXTUout\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[23\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[17\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[4\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[18\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[22\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[18\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[7\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[10\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[58\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[52\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[17\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[28\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[52\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[15\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[49\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[50\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[30\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[45\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[27\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[56\] " "Warning: Ignored Virtual Pin assignment to \"Din\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RB\[1\] " "Warning: Ignored Virtual Pin assignment to \"RB\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[28\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[46\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[16\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "I\[7\] " "Warning: Ignored Virtual Pin assignment to \"I\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[62\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[38\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[37\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[46\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[49\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA " "Warning: Ignored Virtual Pin assignment to \"DataA\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[55\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[19\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[58\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[29\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[28\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[31\] " "Warning: Ignored Virtual Pin assignment to \"out\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[0\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[9\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[24\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[18\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "I " "Warning: Ignored Virtual Pin assignment to \"I\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[1\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[28\] " "Warning: Ignored Virtual Pin assignment to \"Din\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[19\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[59\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[53\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[19\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[16\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[45\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[23\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[13\] " "Warning: Ignored Virtual Pin assignment to \"out\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[51\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[29\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[58\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[46\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[53\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[17\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[6\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[50\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[57\] " "Warning: Ignored Virtual Pin assignment to \"Din\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RB\[2\] " "Warning: Ignored Virtual Pin assignment to \"RB\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[63\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[29\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[30\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[39\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[38\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[29\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[47\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[18\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[10\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[25\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[19\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[20\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[13\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[56\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[32\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[29\] " "Warning: Ignored Virtual Pin assignment to \"Din\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[61\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[11\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[20\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[59\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[60\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[54\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[32\] " "Warning: Ignored Virtual Pin assignment to \"out\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[17\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[1\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[2\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[49\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[52\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[20\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[47\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[5\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[0\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[24\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "I\[8\] " "Warning: Ignored Virtual Pin assignment to \"I\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[14\] " "Warning: Ignored Virtual Pin assignment to \"out\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[54\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[31\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[51\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus " "Warning: Ignored Virtual Pin assignment to \"DIBus\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[19\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[26\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[20\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[58\] " "Warning: Ignored Virtual Pin assignment to \"Din\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[63\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RB\[3\] " "Warning: Ignored Virtual Pin assignment to \"RB\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[16\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[5\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[21\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[30\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[61\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[55\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[40\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[39\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[18\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[48\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[21\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[30\] " "Warning: Ignored Virtual Pin assignment to \"Din\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[14\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[57\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[62\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[53\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[1\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[60\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[14\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[60\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[2\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[28\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[48\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[6\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[11\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[3\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[22\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[21\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[55\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[46\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[32\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[25\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[12\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[40\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[27\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[21\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "op\[0\] " "Warning: Ignored Virtual Pin assignment to \"op\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[22\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[12\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB " "Warning: Ignored Virtual Pin assignment to \"DataB\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[62\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[56\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[52\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[19\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[0\] " "Warning: Ignored Virtual Pin assignment to \"Din\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[39\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[29\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[59\] " "Warning: Ignored Virtual Pin assignment to \"Din\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RA\[0\] " "Warning: Ignored Virtual Pin assignment to \"RA\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RB\[4\] " "Warning: Ignored Virtual Pin assignment to \"RB\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RB " "Warning: Ignored Virtual Pin assignment to \"RB\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[41\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[25\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[54\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[31\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[40\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[41\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[49\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "condSrc " "Warning: Ignored Virtual Pin assignment to \"condSrc\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[7\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[49\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[31\] " "Warning: Ignored Virtual Pin assignment to \"Din\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[15\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[15\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[58\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[59\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[4\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[20\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[61\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[30\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[3\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[17\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "I\[9\] " "Warning: Ignored Virtual Pin assignment to \"I\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[5\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CBus " "Warning: Ignored Virtual Pin assignment to \"CBus\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[33\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[4\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ExtCtr\[0\] " "Warning: Ignored Virtual Pin assignment to \"ExtCtr\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[27\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[28\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[22\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[22\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout " "Warning: Ignored Virtual Pin assignment to \"RAout\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[23\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[63\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[57\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[26\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[20\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A " "Warning: Ignored Virtual Pin assignment to \"A\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[13\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "op\[1\] " "Warning: Ignored Virtual Pin assignment to \"op\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[55\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[63\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[2\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[53\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[50\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[61\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[32\] " "Warning: Ignored Virtual Pin assignment to \"Din\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[60\] " "Warning: Ignored Virtual Pin assignment to \"Din\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[32\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[41\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[4\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[42\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[1\] " "Warning: Ignored Virtual Pin assignment to \"Din\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[18\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[50\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[16\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[59\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[34\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[62\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[29\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[50\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[23\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[14\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ " "Warning: Ignored Virtual Pin assignment to \"RAQ\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[24\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[3\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[58\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[5\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[1\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[47\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[21\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[60\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[15\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[33\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B " "Warning: Ignored Virtual Pin assignment to \"B\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[23\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[56\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "I\[0\] " "Warning: Ignored Virtual Pin assignment to \"I\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[27\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[26\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[51\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[21\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[14\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[0\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[0\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[61\] " "Warning: Ignored Virtual Pin assignment to \"Din\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[54\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[35\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[6\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[1\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[33\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[5\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "I\[10\] " "Warning: Ignored Virtual Pin assignment to \"I\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[2\] " "Warning: Ignored Virtual Pin assignment to \"Din\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[30\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[42\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[24\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[43\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[51\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[25\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[17\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[60\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[59\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[63\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[22\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DCBUS " "Warning: Ignored Virtual Pin assignment to \"DCBUS\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[13\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[57\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[6\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[52\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[16\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[24\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[3\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[48\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[13\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[2\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[51\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[62\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[28\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[1\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "GPRwr " "Warning: Ignored Virtual Pin assignment to \"GPRwr\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[40\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RA\[1\] " "Warning: Ignored Virtual Pin assignment to \"RA\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[36\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[15\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[15\] " "Warning: Ignored Virtual Pin assignment to \"out\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[34\] " "Warning: Ignored Virtual Pin assignment to \"Din\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[25\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[3\] " "Warning: Ignored Virtual Pin assignment to \"Din\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[31\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "op\[2\] " "Warning: Ignored Virtual Pin assignment to \"op\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[25\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[2\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[1\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[26\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[62\] " "Warning: Ignored Virtual Pin assignment to \"Din\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[31\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[55\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[60\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[34\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[50\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[2\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[43\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[23\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[6\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "I\[11\] " "Warning: Ignored Virtual Pin assignment to \"I\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RA\[2\] " "Warning: Ignored Virtual Pin assignment to \"RA\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[44\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[52\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[58\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[18\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[61\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[49\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS " "Warning: Ignored Virtual Pin assignment to \"IABUS\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[53\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[36\] " "Warning: Ignored Virtual Pin assignment to \"out\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[32\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[4\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[7\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[2\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[17\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[25\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegAsrc " "Warning: Ignored Virtual Pin assignment to \"RegAsrc\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[37\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[50\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[41\] " "Warning: Ignored Virtual Pin assignment to \"out\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[35\] " "Warning: Ignored Virtual Pin assignment to \"Din\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[19\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[32\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[29\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[26\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[42\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[3\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[56\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[12\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[27\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[1\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[16\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[61\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[4\] " "Warning: Ignored Virtual Pin assignment to \"Din\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[51\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[24\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[7\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "op\[3\] " "Warning: Ignored Virtual Pin assignment to \"op\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[2\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[59\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Bcond " "Warning: Ignored Virtual Pin assignment to \"Bcond\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[63\] " "Warning: Ignored Virtual Pin assignment to \"Din\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[43\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[56\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[22\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[24\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[35\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[54\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[44\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[45\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[53\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[0\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[19\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[62\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[52\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[3\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IOUT " "Warning: Ignored Virtual Pin assignment to \"IOUT\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[16\] " "Warning: Ignored Virtual Pin assignment to \"out\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "I\[12\] " "Warning: Ignored Virtual Pin assignment to \"I\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[38\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDsrc " "Warning: Ignored Virtual Pin assignment to \"RegDsrc\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[14\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[42\] " "Warning: Ignored Virtual Pin assignment to \"out\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[8\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[33\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[27\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[18\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[50\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[26\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[28\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[62\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[5\] " "Warning: Ignored Virtual Pin assignment to \"Din\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[36\] " "Warning: Ignored Virtual Pin assignment to \"Din\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[52\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[25\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[30\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[15\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[20\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[3\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[60\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[17\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[12\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[8\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[41\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[55\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ " "Warning: Ignored Virtual Pin assignment to \"RBQ\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[11\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[0\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[3\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[57\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[4\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[36\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[45\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[5\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[33\] " "Warning: Ignored Virtual Pin assignment to \"Din\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[46\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[45\] " "Warning: Ignored Virtual Pin assignment to \"out\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[39\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[54\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[43\] " "Warning: Ignored Virtual Pin assignment to \"out\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[23\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[1\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[20\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[63\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[23\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[34\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[28\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[63\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[53\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[37\] " "Warning: Ignored Virtual Pin assignment to \"Din\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[26\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[9\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[20\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[19\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[21\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[29\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[61\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[27\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[6\] " "Warning: Ignored Virtual Pin assignment to \"Din\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[56\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[29\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[31\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "I\[13\] " "Warning: Ignored Virtual Pin assignment to \"I\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RA\[3\] " "Warning: Ignored Virtual Pin assignment to \"RA\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[18\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[5\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[9\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[63\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[47\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[0\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[46\] " "Warning: Ignored Virtual Pin assignment to \"out\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[40\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[44\] " "Warning: Ignored Virtual Pin assignment to \"out\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[4\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[33\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[58\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[35\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[46\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[29\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[37\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[24\] " "Warning: Ignored Virtual Pin assignment to \"out\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[6\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RA\[4\] " "Warning: Ignored Virtual Pin assignment to \"RA\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DCBUS\[2\] " "Warning: Ignored Virtual Pin assignment to \"DCBUS\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[10\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[55\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[2\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[21\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[27\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[17\] " "Warning: Ignored Virtual Pin assignment to \"out\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[22\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[30\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[62\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[7\] " "Warning: Ignored Virtual Pin assignment to \"Din\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[38\] " "Warning: Ignored Virtual Pin assignment to \"Din\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[34\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[22\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[54\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[30\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[57\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[10\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[4\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[20\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[4\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[2\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[28\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[4\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[6\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[0\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[10\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[41\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[19\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[61\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[36\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[30\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[0\] " "Warning: Ignored Virtual Pin assignment to \"out\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "regWr " "Warning: Ignored Virtual Pin assignment to \"regWr\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[48\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[1\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[47\] " "Warning: Ignored Virtual Pin assignment to \"out\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[21\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[26\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[5\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[7\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[51\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[28\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[59\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[47\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[38\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[25\] " "Warning: Ignored Virtual Pin assignment to \"out\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[23\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[31\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[63\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[56\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[40\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[55\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[31\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[3\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[58\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[22\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[32\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[9\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[32\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[15\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[8\] " "Warning: Ignored Virtual Pin assignment to \"Din\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[5\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[16\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[39\] " "Warning: Ignored Virtual Pin assignment to \"Din\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[7\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[1\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[42\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[7\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[11\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[5\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ALUctr\[0\] " "Warning: Ignored Virtual Pin assignment to \"ALUctr\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[21\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[42\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[29\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[21\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[37\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[31\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DCBUS\[1\] " "Warning: Ignored Virtual Pin assignment to \"DCBUS\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[44\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RW " "Warning: Ignored Virtual Pin assignment to \"RW\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[17\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[51\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[22\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[20\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[29\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[24\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[32\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[53\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[49\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[2\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[48\] " "Warning: Ignored Virtual Pin assignment to \"out\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[6\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[45\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[32\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[59\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[60\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[24\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[48\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[39\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[0\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[62\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[26\] " "Warning: Ignored Virtual Pin assignment to \"out\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[16\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[9\] " "Warning: Ignored Virtual Pin assignment to \"Din\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[62\] " "Warning: Ignored Virtual Pin assignment to \"out\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[57\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[6\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[8\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[30\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[2\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[56\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[4\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[23\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[33\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[43\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[0\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[40\] " "Warning: Ignored Virtual Pin assignment to \"Din\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[38\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[32\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[18\] " "Warning: Ignored Virtual Pin assignment to \"out\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[40\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[12\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[8\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[22\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[30\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[30\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[52\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[52\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[25\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[33\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[1\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[50\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[6\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[31\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "clr " "Warning: Ignored Virtual Pin assignment to \"clr\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[21\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[20\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[33\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[60\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[1\] " "Warning: Ignored Virtual Pin assignment to \"out\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[8\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[17\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[3\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[49\] " "Warning: Ignored Virtual Pin assignment to \"out\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[7\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[7\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[9\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[31\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[3\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[42\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[49\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[61\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[0\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[40\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[1\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[27\] " "Warning: Ignored Virtual Pin assignment to \"out\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[44\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[10\] " "Warning: Ignored Virtual Pin assignment to \"Din\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[33\] " "Warning: Ignored Virtual Pin assignment to \"out\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[58\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[8\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[39\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ALUctr\[1\] " "Warning: Ignored Virtual Pin assignment to \"ALUctr\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[33\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[5\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[24\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[41\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[34\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[31\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[33\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[41\] " "Warning: Ignored Virtual Pin assignment to \"Din\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CP " "Warning: Ignored Virtual Pin assignment to \"CP\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[13\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[26\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[34\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[9\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[23\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[31\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[34\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[61\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[63\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[2\] " "Warning: Ignored Virtual Pin assignment to \"out\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[19\] " "Warning: Ignored Virtual Pin assignment to \"out\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[7\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[63\] " "Warning: Ignored Virtual Pin assignment to \"out\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[18\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[51\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[53\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[22\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[8\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[10\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[4\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[45\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[11\] " "Warning: Ignored Virtual Pin assignment to \"Din\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[25\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[30\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[4\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[50\] " "Warning: Ignored Virtual Pin assignment to \"out\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[32\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[19\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[8\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[40\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[34\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[50\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[62\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[42\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[28\] " "Warning: Ignored Virtual Pin assignment to \"out\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS " "Warning: Ignored Virtual Pin assignment to \"DBUS\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[56\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[7\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[34\] " "Warning: Ignored Virtual Pin assignment to \"out\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[32\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[59\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[6\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[23\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[27\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[35\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[9\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[43\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[53\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[35\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[62\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[41\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[42\] " "Warning: Ignored Virtual Pin assignment to \"Din\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[18\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[14\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[19\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[24\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[9\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[11\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[32\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[5\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[35\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[3\] " "Warning: Ignored Virtual Pin assignment to \"out\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[34\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[46\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[52\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[23\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[19\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[41\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[35\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[43\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[6\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[27\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[12\] " "Warning: Ignored Virtual Pin assignment to \"Din\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[10\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[9\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[5\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[33\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[51\] " "Warning: Ignored Virtual Pin assignment to \"out\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[33\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[9\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[51\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[63\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[28\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[36\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[26\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[54\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[29\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[57\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[4\] " "Warning: Ignored Virtual Pin assignment to \"out\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[18\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[35\] " "Warning: Ignored Virtual Pin assignment to \"out\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[63\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[60\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "WrEn " "Warning: Ignored Virtual Pin assignment to \"WrEn\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[7\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[7\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[36\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[12\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[6\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[35\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[42\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[43\] " "Warning: Ignored Virtual Pin assignment to \"Din\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[47\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[15\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[25\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[42\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[36\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[33\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DCBUS\[0\] " "Warning: Ignored Virtual Pin assignment to \"DCBUS\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[36\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM " "Warning: Ignored Virtual Pin assignment to \"IMEM\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[44\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[46\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[13\] " "Warning: Ignored Virtual Pin assignment to \"Din\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[7\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[53\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[24\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[18\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[34\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[8\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[1\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[8\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[10\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[29\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[37\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[10\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[35\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[27\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[58\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[6\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[47\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[52\] " "Warning: Ignored Virtual Pin assignment to \"out\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[10\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[52\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[54\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[5\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[8\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ALUout " "Warning: Ignored Virtual Pin assignment to \"ALUout\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[24\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[2\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[13\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus " "Warning: Ignored Virtual Pin assignment to \"ABus\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[61\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[28\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[8\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[48\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[43\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[28\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[37\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[17\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[43\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[19\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[37\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[37\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[45\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[43\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[44\] " "Warning: Ignored Virtual Pin assignment to \"Din\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[0\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[20\] " "Warning: Ignored Virtual Pin assignment to \"out\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[16\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ALUctr\[2\] " "Warning: Ignored Virtual Pin assignment to \"ALUctr\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[35\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[26\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[48\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[34\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD " "Warning: Ignored Virtual Pin assignment to \"RWD\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[44\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[14\] " "Warning: Ignored Virtual Pin assignment to \"Din\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[30\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[38\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[39\] " "Warning: Ignored Virtual Pin assignment to \"out\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[11\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[25\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[54\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz " "Warning: Ignored Virtual Pin assignment to \"zlz\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[55\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[9\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[59\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[14\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[39\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[7\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[53\] " "Warning: Ignored Virtual Pin assignment to \"out\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[40\] " "Warning: Ignored Virtual Pin assignment to \"out\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[12\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[11\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[53\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[11\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[49\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[44\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[8\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[11\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[44\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[38\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[34\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[46\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[62\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[1\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[4\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[21\] " "Warning: Ignored Virtual Pin assignment to \"out\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[9\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[38\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[36\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din " "Warning: Ignored Virtual Pin assignment to \"Din\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[38\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[15\] " "Warning: Ignored Virtual Pin assignment to \"Din\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[31\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[44\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[45\] " "Warning: Ignored Virtual Pin assignment to \"Din\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[20\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[5\] " "Warning: Ignored Virtual Pin assignment to \"out\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[17\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[27\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[16\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[25\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[27\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[36\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[35\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[54\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[10\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS " "Warning: Ignored Virtual Pin assignment to \"DABUS\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[26\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[15\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[55\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[21\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[50\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[9\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[9\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[57\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[45\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[39\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[60\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[35\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[8\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[54\] " "Warning: Ignored Virtual Pin assignment to \"out\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[47\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[12\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[2\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[54\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[6\] " "Warning: Ignored Virtual Pin assignment to \"out\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[25\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[37\] " "Warning: Ignored Virtual Pin assignment to \"out\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDsrc\[0\] " "Warning: Ignored Virtual Pin assignment to \"RegDsrc\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[37\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ALUctr\[3\] " "Warning: Ignored Virtual Pin assignment to \"ALUctr\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[2\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[63\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[32\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[0\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[10\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[39\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[26\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[49\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[16\] " "Warning: Ignored Virtual Pin assignment to \"Din\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[3\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[12\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[45\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[46\] " "Warning: Ignored Virtual Pin assignment to \"Din\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[18\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[16\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[12\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[28\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[36\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[51\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[29\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[26\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[0\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[15\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[10\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[39\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[27\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[46\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[40\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[61\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[56\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[56\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[22\] " "Warning: Ignored Virtual Pin assignment to \"out\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[48\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[3\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[3\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[38\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[36\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[55\] " "Warning: Ignored Virtual Pin assignment to \"out\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[55\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[9\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[33\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[13\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[26\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[38\] " "Warning: Ignored Virtual Pin assignment to \"out\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDsrc\[1\] " "Warning: Ignored Virtual Pin assignment to \"RegDsrc\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[10\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "I\[1\] " "Warning: Ignored Virtual Pin assignment to \"I\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[4\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[17\] " "Warning: Ignored Virtual Pin assignment to \"Din\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[10\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[55\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[11\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[57\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[17\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin " "Warning: Ignored Virtual Pin assignment to \"IMin\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[40\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[52\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[37\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[1\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[46\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[47\] " "Warning: Ignored Virtual Pin assignment to \"Din\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[11\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[19\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[47\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[41\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[34\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[61\] " "Warning: Ignored Virtual Pin assignment to \"out\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[23\] " "Warning: Ignored Virtual Pin assignment to \"out\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[29\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[4\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[2\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[37\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[45\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[48\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[28\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[39\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[62\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[37\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[57\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[34\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[55\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CBus\[0\] " "Warning: Ignored Virtual Pin assignment to \"CBus\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMRd " "Warning: Ignored Virtual Pin assignment to \"IMRd\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[35\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[25\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[14\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[49\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[56\] " "Warning: Ignored Virtual Pin assignment to \"out\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[56\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[10\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[14\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[27\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[18\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[13\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[0\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[18\] " "Warning: Ignored Virtual Pin assignment to \"Din\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[5\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[13\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[53\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[13\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[12\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[12\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[48\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[42\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[1\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[38\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[41\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[5\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[2\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ALUBsrc " "Warning: Ignored Virtual Pin assignment to \"ALUBsrc\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[47\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[48\] " "Warning: Ignored Virtual Pin assignment to \"Din\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[22\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[40\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[20\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[57\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[30\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[35\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[38\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[58\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[29\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemRd " "Warning: Ignored Virtual Pin assignment to \"MemRd\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[38\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[11\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[58\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[23\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[1\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[7\] " "Warning: Ignored Virtual Pin assignment to \"out\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[27\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[19\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[11\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[46\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[56\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[19\] " "Warning: Ignored Virtual Pin assignment to \"Din\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[14\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[57\] " "Warning: Ignored Virtual Pin assignment to \"out\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[57\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[11\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "I\[2\] " "Warning: Ignored Virtual Pin assignment to \"I\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[54\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[15\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ICBUS " "Warning: Ignored Virtual Pin assignment to \"ICBUS\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[28\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[20\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[24\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[13\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[11\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[13\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[49\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[43\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[1\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[6\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[6\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[30\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[13\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[41\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[45\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[56\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[42\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[36\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[8\] " "Warning: Ignored Virtual Pin assignment to \"out\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[39\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[3\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[48\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[49\] " "Warning: Ignored Virtual Pin assignment to \"Din\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[21\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[2\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[31\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[39\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[20\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[30\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[39\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RW\[0\] " "Warning: Ignored Virtual Pin assignment to \"RW\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[59\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[15\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[55\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[21\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[5\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[14\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[14\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[50\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[44\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[20\] " "Warning: Ignored Virtual Pin assignment to \"Din\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[8\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[7\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[0\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[12\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[58\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[58\] " "Warning: Ignored Virtual Pin assignment to \"out\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[12\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[36\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[16\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemWr " "Warning: Ignored Virtual Pin assignment to \"MemWr\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[29\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[42\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[46\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[14\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[12\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[50\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[6\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[2\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[37\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[7\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[4\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[23\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[12\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[14\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[28\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[43\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[15\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[31\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "I\[3\] " "Warning: Ignored Virtual Pin assignment to \"I\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[49\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[50\] " "Warning: Ignored Virtual Pin assignment to \"Din\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[21\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[40\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[22\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[16\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[36\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[32\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[47\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[40\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[15\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[31\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[51\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[45\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[21\] " "Warning: Ignored Virtual Pin assignment to \"Din\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ALUctr " "Warning: Ignored Virtual Pin assignment to \"ALUctr\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[8\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[11\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[22\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RW\[1\] " "Warning: Ignored Virtual Pin assignment to \"RW\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[56\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[60\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "op " "Warning: Ignored Virtual Pin assignment to \"op\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[40\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[43\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[13\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[51\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[38\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[59\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[50\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[59\] " "Warning: Ignored Virtual Pin assignment to \"out\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[41\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[13\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[17\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[30\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[59\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CBus\[1\] " "Warning: Ignored Virtual Pin assignment to \"CBus\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus " "Warning: Ignored Virtual Pin assignment to \"DOBus\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[3\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[8\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[5\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[22\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[29\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[17\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[44\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[57\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[22\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ICBUS\[2\] " "Warning: Ignored Virtual Pin assignment to \"ICBUS\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[11\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[51\] " "Warning: Ignored Virtual Pin assignment to \"Din\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[52\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[24\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[46\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[23\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[41\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[23\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[9\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[61\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[33\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "I\[4\] " "Warning: Ignored Virtual Pin assignment to \"I\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[41\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[44\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[22\] " "Warning: Ignored Virtual Pin assignment to \"Din\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[47\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[32\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[52\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[57\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[39\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[23\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RW\[2\] " "Warning: Ignored Virtual Pin assignment to \"RW\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin\[15\] " "Warning: Ignored Virtual Pin assignment to \"IMin\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[14\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain " "Warning: Ignored Virtual Pin assignment to \"Ain\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[16\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[60\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[14\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[18\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[31\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[23\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT " "Warning: Ignored Virtual Pin assignment to \"DOUT\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[9\] " "Warning: Ignored Virtual Pin assignment to \"out\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[47\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[18\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[4\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[9\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[58\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ExtCtr\[1\] " "Warning: Ignored Virtual Pin assignment to \"ExtCtr\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[6\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[53\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[47\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[10\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[30\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[45\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[45\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[23\] " "Warning: Ignored Virtual Pin assignment to \"Din\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[52\] " "Warning: Ignored Virtual Pin assignment to \"Din\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[53\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[24\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[42\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[41\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[24\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[40\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[62\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[37\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[58\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[34\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[21\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ICBUS\[1\] " "Warning: Ignored Virtual Pin assignment to \"ICBUS\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[42\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[10\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ExtCtr " "Warning: Ignored Virtual Pin assignment to \"ExtCtr\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[51\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[48\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[33\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[58\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[60\] " "Warning: Ignored Virtual Pin assignment to \"out\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CBus\[2\] " "Warning: Ignored Virtual Pin assignment to \"CBus\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[13\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[24\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ExtCtr\[2\] " "Warning: Ignored Virtual Pin assignment to \"ExtCtr\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RW\[3\] " "Warning: Ignored Virtual Pin assignment to \"RW\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[17\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[24\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABUS\[37\] " "Warning: Ignored Virtual Pin assignment to \"DABUS\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[16\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[15\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[7\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[10\] " "Warning: Ignored Virtual Pin assignment to \"out\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[19\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[13\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABUS\[60\] " "Warning: Ignored Virtual Pin assignment to \"IABUS\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[61\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[15\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[19\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS\[54\] " "Warning: Ignored Virtual Pin assignment to \"DBUS\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[48\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[11\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[17\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[5\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[8\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[10\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[46\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[28\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOUT\[25\] " "Warning: Ignored Virtual Pin assignment to \"DOUT\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[3\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[41\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM " "Warning: Ignored Virtual Pin assignment to \"DMEM\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[46\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[24\] " "Warning: Ignored Virtual Pin assignment to \"Din\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7458 " "Info: Implemented 7458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Info: Implemented 0 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "7362 " "Info: Implemented 7362 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Info: Implemented 96 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1546 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1546 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 12:31:28 2021 " "Info: Processing ended: Mon May 03 12:31:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Info: Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Info: Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
