#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c509767e50 .scope module, "tb_And16_using_NAND" "tb_And16_using_NAND" 2 3;
 .timescale -9 -12;
v000001c5097c3320_0 .var "a", 15 0;
v000001c5097c17a0_0 .var "b", 15 0;
v000001c5097c1840_0 .var "expected_output", 15 0;
v000001c5097c1980_0 .var/i "i", 31 0;
v000001c5097c1a20_0 .net "out", 15 0, L_000001c5097c4c70;  1 drivers
v000001c5097c1ac0_0 .var/i "output_file", 31 0;
S_000001c509767fe0 .scope module, "uut" "And16_using_NAND" 2 13, 3 1 0, S_000001c509767e50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
v000001c5097c2d80_0 .net "a", 15 0, v000001c5097c3320_0;  1 drivers
v000001c5097c2560_0 .net "b", 15 0, v000001c5097c17a0_0;  1 drivers
v000001c5097c1de0_0 .net "nand_out", 15 0, L_000001c5097c5c10;  1 drivers
v000001c5097c31e0_0 .net "out", 15 0, L_000001c5097c4c70;  alias, 1 drivers
L_000001c5097c2060 .part v000001c5097c3320_0, 0, 1;
L_000001c5097c33c0 .part v000001c5097c17a0_0, 0, 1;
L_000001c5097c2100 .part L_000001c5097c5c10, 0, 1;
L_000001c5097c1b60 .part L_000001c5097c5c10, 0, 1;
L_000001c5097c1e80 .part v000001c5097c3320_0, 1, 1;
L_000001c5097c1c00 .part v000001c5097c17a0_0, 1, 1;
L_000001c5097c1f20 .part L_000001c5097c5c10, 1, 1;
L_000001c5097c2420 .part L_000001c5097c5c10, 1, 1;
L_000001c5097c1fc0 .part v000001c5097c3320_0, 2, 1;
L_000001c5097c2740 .part v000001c5097c17a0_0, 2, 1;
L_000001c5097c2880 .part L_000001c5097c5c10, 2, 1;
L_000001c5097c2240 .part L_000001c5097c5c10, 2, 1;
L_000001c5097c22e0 .part v000001c5097c3320_0, 3, 1;
L_000001c5097c2380 .part v000001c5097c17a0_0, 3, 1;
L_000001c5097c2600 .part L_000001c5097c5c10, 3, 1;
L_000001c5097c27e0 .part L_000001c5097c5c10, 3, 1;
L_000001c5097c2920 .part v000001c5097c3320_0, 4, 1;
L_000001c5097c29c0 .part v000001c5097c17a0_0, 4, 1;
L_000001c5097c2ba0 .part L_000001c5097c5c10, 4, 1;
L_000001c5097c2a60 .part L_000001c5097c5c10, 4, 1;
L_000001c5097c2c40 .part v000001c5097c3320_0, 5, 1;
L_000001c5097c2e20 .part v000001c5097c17a0_0, 5, 1;
L_000001c5097c6430 .part L_000001c5097c5c10, 5, 1;
L_000001c5097c62f0 .part L_000001c5097c5c10, 5, 1;
L_000001c5097c5d50 .part v000001c5097c3320_0, 6, 1;
L_000001c5097c55d0 .part v000001c5097c17a0_0, 6, 1;
L_000001c5097c5350 .part L_000001c5097c5c10, 6, 1;
L_000001c5097c6070 .part L_000001c5097c5c10, 6, 1;
L_000001c5097c5710 .part v000001c5097c3320_0, 7, 1;
L_000001c5097c4e50 .part v000001c5097c17a0_0, 7, 1;
L_000001c5097c52b0 .part L_000001c5097c5c10, 7, 1;
L_000001c5097c4ef0 .part L_000001c5097c5c10, 7, 1;
L_000001c5097c5850 .part v000001c5097c3320_0, 8, 1;
L_000001c5097c49f0 .part v000001c5097c17a0_0, 8, 1;
L_000001c5097c5530 .part L_000001c5097c5c10, 8, 1;
L_000001c5097c64d0 .part L_000001c5097c5c10, 8, 1;
L_000001c5097c5a30 .part v000001c5097c3320_0, 9, 1;
L_000001c5097c4f90 .part v000001c5097c17a0_0, 9, 1;
L_000001c5097c53f0 .part L_000001c5097c5c10, 9, 1;
L_000001c5097c6110 .part L_000001c5097c5c10, 9, 1;
L_000001c5097c57b0 .part v000001c5097c3320_0, 10, 1;
L_000001c5097c5030 .part v000001c5097c17a0_0, 10, 1;
L_000001c5097c6750 .part L_000001c5097c5c10, 10, 1;
L_000001c5097c66b0 .part L_000001c5097c5c10, 10, 1;
L_000001c5097c5670 .part v000001c5097c3320_0, 11, 1;
L_000001c5097c48b0 .part v000001c5097c17a0_0, 11, 1;
L_000001c5097c6390 .part L_000001c5097c5c10, 11, 1;
L_000001c5097c50d0 .part L_000001c5097c5c10, 11, 1;
L_000001c5097c6610 .part v000001c5097c3320_0, 12, 1;
L_000001c5097c5f30 .part v000001c5097c17a0_0, 12, 1;
L_000001c5097c5210 .part L_000001c5097c5c10, 12, 1;
L_000001c5097c5490 .part L_000001c5097c5c10, 12, 1;
L_000001c5097c5b70 .part v000001c5097c3320_0, 13, 1;
L_000001c5097c5990 .part v000001c5097c17a0_0, 13, 1;
L_000001c5097c6570 .part L_000001c5097c5c10, 13, 1;
L_000001c5097c5fd0 .part L_000001c5097c5c10, 13, 1;
L_000001c5097c58f0 .part v000001c5097c3320_0, 14, 1;
L_000001c5097c4950 .part v000001c5097c17a0_0, 14, 1;
L_000001c5097c5ad0 .part L_000001c5097c5c10, 14, 1;
L_000001c5097c4a90 .part L_000001c5097c5c10, 14, 1;
LS_000001c5097c5c10_0_0 .concat8 [ 1 1 1 1], L_000001c50975a4c0, L_000001c50975a530, L_000001c50975a760, L_000001c50975aed0;
LS_000001c5097c5c10_0_4 .concat8 [ 1 1 1 1], L_000001c50975af40, L_000001c50975aa00, L_000001c5097c7220, L_000001c5097c7610;
LS_000001c5097c5c10_0_8 .concat8 [ 1 1 1 1], L_000001c5097c75a0, L_000001c5097c7290, L_000001c5097c78b0, L_000001c5097c6dc0;
LS_000001c5097c5c10_0_12 .concat8 [ 1 1 1 1], L_000001c5097c6ff0, L_000001c5097c7370, L_000001c5097c6b20, L_000001c5097c9430;
L_000001c5097c5c10 .concat8 [ 4 4 4 4], LS_000001c5097c5c10_0_0, LS_000001c5097c5c10_0_4, LS_000001c5097c5c10_0_8, LS_000001c5097c5c10_0_12;
L_000001c5097c4bd0 .part v000001c5097c3320_0, 15, 1;
L_000001c5097c4b30 .part v000001c5097c17a0_0, 15, 1;
LS_000001c5097c4c70_0_0 .concat8 [ 1 1 1 1], L_000001c50975b2c0, L_000001c50975a6f0, L_000001c50975a840, L_000001c50975a920;
LS_000001c5097c4c70_0_4 .concat8 [ 1 1 1 1], L_000001c50975b330, L_000001c50975b170, L_000001c5097c7530, L_000001c5097c7140;
LS_000001c5097c4c70_0_8 .concat8 [ 1 1 1 1], L_000001c5097c70d0, L_000001c5097c77d0, L_000001c5097c7300, L_000001c5097c6ea0;
LS_000001c5097c4c70_0_12 .concat8 [ 1 1 1 1], L_000001c5097c6c00, L_000001c5097c7450, L_000001c5097c9580, L_000001c5097c8940;
L_000001c5097c4c70 .concat8 [ 4 4 4 4], LS_000001c5097c4c70_0_0, LS_000001c5097c4c70_0_4, LS_000001c5097c4c70_0_8, LS_000001c5097c4c70_0_12;
L_000001c5097c4d10 .part L_000001c5097c5c10, 15, 1;
L_000001c5097c4db0 .part L_000001c5097c5c10, 15, 1;
S_000001c509746b40 .scope generate, "nand_gates[0]" "nand_gates[0]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c509760510 .param/l "i" 0 3 12, +C4<00>;
L_000001c50975afb0 .functor AND 1, L_000001c5097c2060, L_000001c5097c33c0, C4<1>, C4<1>;
L_000001c50975a4c0 .functor NOT 1, L_000001c50975afb0, C4<0>, C4<0>, C4<0>;
L_000001c50975b250 .functor AND 1, L_000001c5097c2100, L_000001c5097c1b60, C4<1>, C4<1>;
L_000001c50975b2c0 .functor NOT 1, L_000001c50975b250, C4<0>, C4<0>, C4<0>;
v000001c5097625e0_0 .net *"_ivl_0", 0 0, L_000001c5097c2060;  1 drivers
v000001c5097610a0_0 .net *"_ivl_1", 0 0, L_000001c5097c33c0;  1 drivers
v000001c509762680_0 .net *"_ivl_10", 0 0, L_000001c50975b2c0;  1 drivers
v000001c509760b00_0 .net *"_ivl_2", 0 0, L_000001c50975afb0;  1 drivers
v000001c5097611e0_0 .net *"_ivl_4", 0 0, L_000001c50975a4c0;  1 drivers
v000001c509760e20_0 .net *"_ivl_6", 0 0, L_000001c5097c2100;  1 drivers
v000001c509761280_0 .net *"_ivl_7", 0 0, L_000001c5097c1b60;  1 drivers
v000001c509761320_0 .net *"_ivl_8", 0 0, L_000001c50975b250;  1 drivers
S_000001c509746cd0 .scope generate, "nand_gates[1]" "nand_gates[1]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c50975fad0 .param/l "i" 0 3 12, +C4<01>;
L_000001c50975b020 .functor AND 1, L_000001c5097c1e80, L_000001c5097c1c00, C4<1>, C4<1>;
L_000001c50975a530 .functor NOT 1, L_000001c50975b020, C4<0>, C4<0>, C4<0>;
L_000001c50975ab50 .functor AND 1, L_000001c5097c1f20, L_000001c5097c2420, C4<1>, C4<1>;
L_000001c50975a6f0 .functor NOT 1, L_000001c50975ab50, C4<0>, C4<0>, C4<0>;
v000001c509760ba0_0 .net *"_ivl_0", 0 0, L_000001c5097c1e80;  1 drivers
v000001c509762360_0 .net *"_ivl_1", 0 0, L_000001c5097c1c00;  1 drivers
v000001c5097613c0_0 .net *"_ivl_10", 0 0, L_000001c50975a6f0;  1 drivers
v000001c509760c40_0 .net *"_ivl_2", 0 0, L_000001c50975b020;  1 drivers
v000001c5097620e0_0 .net *"_ivl_4", 0 0, L_000001c50975a530;  1 drivers
v000001c509761460_0 .net *"_ivl_6", 0 0, L_000001c5097c1f20;  1 drivers
v000001c509760ec0_0 .net *"_ivl_7", 0 0, L_000001c5097c2420;  1 drivers
v000001c509762400_0 .net *"_ivl_8", 0 0, L_000001c50975ab50;  1 drivers
S_000001c509712b30 .scope generate, "nand_gates[2]" "nand_gates[2]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c50975fb10 .param/l "i" 0 3 12, +C4<010>;
L_000001c50975ac30 .functor AND 1, L_000001c5097c1fc0, L_000001c5097c2740, C4<1>, C4<1>;
L_000001c50975a760 .functor NOT 1, L_000001c50975ac30, C4<0>, C4<0>, C4<0>;
L_000001c50975a7d0 .functor AND 1, L_000001c5097c2880, L_000001c5097c2240, C4<1>, C4<1>;
L_000001c50975a840 .functor NOT 1, L_000001c50975a7d0, C4<0>, C4<0>, C4<0>;
v000001c5097615a0_0 .net *"_ivl_0", 0 0, L_000001c5097c1fc0;  1 drivers
v000001c509761640_0 .net *"_ivl_1", 0 0, L_000001c5097c2740;  1 drivers
v000001c5097616e0_0 .net *"_ivl_10", 0 0, L_000001c50975a840;  1 drivers
v000001c509761780_0 .net *"_ivl_2", 0 0, L_000001c50975ac30;  1 drivers
v000001c509761820_0 .net *"_ivl_4", 0 0, L_000001c50975a760;  1 drivers
v000001c509761f00_0 .net *"_ivl_6", 0 0, L_000001c5097c2880;  1 drivers
v000001c5097618c0_0 .net *"_ivl_7", 0 0, L_000001c5097c2240;  1 drivers
v000001c509761960_0 .net *"_ivl_8", 0 0, L_000001c50975a7d0;  1 drivers
S_000001c509712cc0 .scope generate, "nand_gates[3]" "nand_gates[3]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c50975fe50 .param/l "i" 0 3 12, +C4<011>;
L_000001c50975a8b0 .functor AND 1, L_000001c5097c22e0, L_000001c5097c2380, C4<1>, C4<1>;
L_000001c50975aed0 .functor NOT 1, L_000001c50975a8b0, C4<0>, C4<0>, C4<0>;
L_000001c50975b100 .functor AND 1, L_000001c5097c2600, L_000001c5097c27e0, C4<1>, C4<1>;
L_000001c50975a920 .functor NOT 1, L_000001c50975b100, C4<0>, C4<0>, C4<0>;
v000001c509761a00_0 .net *"_ivl_0", 0 0, L_000001c5097c22e0;  1 drivers
v000001c509761aa0_0 .net *"_ivl_1", 0 0, L_000001c5097c2380;  1 drivers
v000001c509761b40_0 .net *"_ivl_10", 0 0, L_000001c50975a920;  1 drivers
v000001c509761be0_0 .net *"_ivl_2", 0 0, L_000001c50975a8b0;  1 drivers
v000001c509761c80_0 .net *"_ivl_4", 0 0, L_000001c50975aed0;  1 drivers
v000001c509761d20_0 .net *"_ivl_6", 0 0, L_000001c5097c2600;  1 drivers
v000001c509761e60_0 .net *"_ivl_7", 0 0, L_000001c5097c27e0;  1 drivers
v000001c509761fa0_0 .net *"_ivl_8", 0 0, L_000001c50975b100;  1 drivers
S_000001c5097bbae0 .scope generate, "nand_gates[4]" "nand_gates[4]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c509760310 .param/l "i" 0 3 12, +C4<0100>;
L_000001c50975a990 .functor AND 1, L_000001c5097c2920, L_000001c5097c29c0, C4<1>, C4<1>;
L_000001c50975af40 .functor NOT 1, L_000001c50975a990, C4<0>, C4<0>, C4<0>;
L_000001c50975aca0 .functor AND 1, L_000001c5097c2ba0, L_000001c5097c2a60, C4<1>, C4<1>;
L_000001c50975b330 .functor NOT 1, L_000001c50975aca0, C4<0>, C4<0>, C4<0>;
v000001c509762040_0 .net *"_ivl_0", 0 0, L_000001c5097c2920;  1 drivers
v000001c509762180_0 .net *"_ivl_1", 0 0, L_000001c5097c29c0;  1 drivers
v000001c509762220_0 .net *"_ivl_10", 0 0, L_000001c50975b330;  1 drivers
v000001c50974cc00_0 .net *"_ivl_2", 0 0, L_000001c50975a990;  1 drivers
v000001c50974cca0_0 .net *"_ivl_4", 0 0, L_000001c50975af40;  1 drivers
v000001c50974bb20_0 .net *"_ivl_6", 0 0, L_000001c5097c2ba0;  1 drivers
v000001c50974b080_0 .net *"_ivl_7", 0 0, L_000001c5097c2a60;  1 drivers
v000001c50974b940_0 .net *"_ivl_8", 0 0, L_000001c50975aca0;  1 drivers
S_000001c5097bbc70 .scope generate, "nand_gates[5]" "nand_gates[5]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c50975fd50 .param/l "i" 0 3 12, +C4<0101>;
L_000001c50975ad80 .functor AND 1, L_000001c5097c2c40, L_000001c5097c2e20, C4<1>, C4<1>;
L_000001c50975aa00 .functor NOT 1, L_000001c50975ad80, C4<0>, C4<0>, C4<0>;
L_000001c50975adf0 .functor AND 1, L_000001c5097c6430, L_000001c5097c62f0, C4<1>, C4<1>;
L_000001c50975b170 .functor NOT 1, L_000001c50975adf0, C4<0>, C4<0>, C4<0>;
v000001c50974b800_0 .net *"_ivl_0", 0 0, L_000001c5097c2c40;  1 drivers
v000001c50974bd00_0 .net *"_ivl_1", 0 0, L_000001c5097c2e20;  1 drivers
v000001c50974bf80_0 .net *"_ivl_10", 0 0, L_000001c50975b170;  1 drivers
v000001c50974c480_0 .net *"_ivl_2", 0 0, L_000001c50975ad80;  1 drivers
v000001c50974c020_0 .net *"_ivl_4", 0 0, L_000001c50975aa00;  1 drivers
v000001c5097543f0_0 .net *"_ivl_6", 0 0, L_000001c5097c6430;  1 drivers
v000001c509754f30_0 .net *"_ivl_7", 0 0, L_000001c5097c62f0;  1 drivers
v000001c509755b10_0 .net *"_ivl_8", 0 0, L_000001c50975adf0;  1 drivers
S_000001c5097bbe00 .scope generate, "nand_gates[6]" "nand_gates[6]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c509760350 .param/l "i" 0 3 12, +C4<0110>;
L_000001c5097c6c70 .functor AND 1, L_000001c5097c5d50, L_000001c5097c55d0, C4<1>, C4<1>;
L_000001c5097c7220 .functor NOT 1, L_000001c5097c6c70, C4<0>, C4<0>, C4<0>;
L_000001c5097c74c0 .functor AND 1, L_000001c5097c5350, L_000001c5097c6070, C4<1>, C4<1>;
L_000001c5097c7530 .functor NOT 1, L_000001c5097c74c0, C4<0>, C4<0>, C4<0>;
v000001c509755250_0 .net *"_ivl_0", 0 0, L_000001c5097c5d50;  1 drivers
v000001c509755430_0 .net *"_ivl_1", 0 0, L_000001c5097c55d0;  1 drivers
v000001c509754670_0 .net *"_ivl_10", 0 0, L_000001c5097c7530;  1 drivers
v000001c5097556b0_0 .net *"_ivl_2", 0 0, L_000001c5097c6c70;  1 drivers
v000001c509754990_0 .net *"_ivl_4", 0 0, L_000001c5097c7220;  1 drivers
v000001c5097557f0_0 .net *"_ivl_6", 0 0, L_000001c5097c5350;  1 drivers
v000001c509754a30_0 .net *"_ivl_7", 0 0, L_000001c5097c6070;  1 drivers
v000001c50973c910_0 .net *"_ivl_8", 0 0, L_000001c5097c74c0;  1 drivers
S_000001c5097bbf90 .scope generate, "nand_gates[7]" "nand_gates[7]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c5097603d0 .param/l "i" 0 3 12, +C4<0111>;
L_000001c5097c76f0 .functor AND 1, L_000001c5097c5710, L_000001c5097c4e50, C4<1>, C4<1>;
L_000001c5097c7610 .functor NOT 1, L_000001c5097c76f0, C4<0>, C4<0>, C4<0>;
L_000001c5097c7680 .functor AND 1, L_000001c5097c52b0, L_000001c5097c4ef0, C4<1>, C4<1>;
L_000001c5097c7140 .functor NOT 1, L_000001c5097c7680, C4<0>, C4<0>, C4<0>;
v000001c50973cb90_0 .net *"_ivl_0", 0 0, L_000001c5097c5710;  1 drivers
v000001c50973cf50_0 .net *"_ivl_1", 0 0, L_000001c5097c4e50;  1 drivers
v000001c50973d090_0 .net *"_ivl_10", 0 0, L_000001c5097c7140;  1 drivers
v000001c50973d450_0 .net *"_ivl_2", 0 0, L_000001c5097c76f0;  1 drivers
v000001c5097bcc10_0 .net *"_ivl_4", 0 0, L_000001c5097c7610;  1 drivers
v000001c5097bcfd0_0 .net *"_ivl_6", 0 0, L_000001c5097c52b0;  1 drivers
v000001c5097bd7f0_0 .net *"_ivl_7", 0 0, L_000001c5097c4ef0;  1 drivers
v000001c5097bdb10_0 .net *"_ivl_8", 0 0, L_000001c5097c7680;  1 drivers
S_000001c5097be130 .scope generate, "nand_gates[8]" "nand_gates[8]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c50975fe90 .param/l "i" 0 3 12, +C4<01000>;
L_000001c5097c6f80 .functor AND 1, L_000001c5097c5850, L_000001c5097c49f0, C4<1>, C4<1>;
L_000001c5097c75a0 .functor NOT 1, L_000001c5097c6f80, C4<0>, C4<0>, C4<0>;
L_000001c5097c7060 .functor AND 1, L_000001c5097c5530, L_000001c5097c64d0, C4<1>, C4<1>;
L_000001c5097c70d0 .functor NOT 1, L_000001c5097c7060, C4<0>, C4<0>, C4<0>;
v000001c5097bcb70_0 .net *"_ivl_0", 0 0, L_000001c5097c5850;  1 drivers
v000001c5097bccb0_0 .net *"_ivl_1", 0 0, L_000001c5097c49f0;  1 drivers
v000001c5097bcd50_0 .net *"_ivl_10", 0 0, L_000001c5097c70d0;  1 drivers
v000001c5097bcdf0_0 .net *"_ivl_2", 0 0, L_000001c5097c6f80;  1 drivers
v000001c5097bd570_0 .net *"_ivl_4", 0 0, L_000001c5097c75a0;  1 drivers
v000001c5097bd890_0 .net *"_ivl_6", 0 0, L_000001c5097c5530;  1 drivers
v000001c5097bd110_0 .net *"_ivl_7", 0 0, L_000001c5097c64d0;  1 drivers
v000001c5097bded0_0 .net *"_ivl_8", 0 0, L_000001c5097c7060;  1 drivers
S_000001c5097be2c0 .scope generate, "nand_gates[9]" "nand_gates[9]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c509760410 .param/l "i" 0 3 12, +C4<01001>;
L_000001c5097c6ce0 .functor AND 1, L_000001c5097c5a30, L_000001c5097c4f90, C4<1>, C4<1>;
L_000001c5097c7290 .functor NOT 1, L_000001c5097c6ce0, C4<0>, C4<0>, C4<0>;
L_000001c5097c7760 .functor AND 1, L_000001c5097c53f0, L_000001c5097c6110, C4<1>, C4<1>;
L_000001c5097c77d0 .functor NOT 1, L_000001c5097c7760, C4<0>, C4<0>, C4<0>;
v000001c5097bc530_0 .net *"_ivl_0", 0 0, L_000001c5097c5a30;  1 drivers
v000001c5097bd2f0_0 .net *"_ivl_1", 0 0, L_000001c5097c4f90;  1 drivers
v000001c5097bc670_0 .net *"_ivl_10", 0 0, L_000001c5097c77d0;  1 drivers
v000001c5097bce90_0 .net *"_ivl_2", 0 0, L_000001c5097c6ce0;  1 drivers
v000001c5097bdf70_0 .net *"_ivl_4", 0 0, L_000001c5097c7290;  1 drivers
v000001c5097bc5d0_0 .net *"_ivl_6", 0 0, L_000001c5097c53f0;  1 drivers
v000001c5097bd250_0 .net *"_ivl_7", 0 0, L_000001c5097c6110;  1 drivers
v000001c5097bcf30_0 .net *"_ivl_8", 0 0, L_000001c5097c7760;  1 drivers
S_000001c5097be450 .scope generate, "nand_gates[10]" "nand_gates[10]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c509760610 .param/l "i" 0 3 12, +C4<01010>;
L_000001c5097c7840 .functor AND 1, L_000001c5097c57b0, L_000001c5097c5030, C4<1>, C4<1>;
L_000001c5097c78b0 .functor NOT 1, L_000001c5097c7840, C4<0>, C4<0>, C4<0>;
L_000001c5097c6a40 .functor AND 1, L_000001c5097c6750, L_000001c5097c66b0, C4<1>, C4<1>;
L_000001c5097c7300 .functor NOT 1, L_000001c5097c6a40, C4<0>, C4<0>, C4<0>;
v000001c5097bca30_0 .net *"_ivl_0", 0 0, L_000001c5097c57b0;  1 drivers
v000001c5097bdcf0_0 .net *"_ivl_1", 0 0, L_000001c5097c5030;  1 drivers
v000001c5097bd930_0 .net *"_ivl_10", 0 0, L_000001c5097c7300;  1 drivers
v000001c5097bd1b0_0 .net *"_ivl_2", 0 0, L_000001c5097c7840;  1 drivers
v000001c5097bc710_0 .net *"_ivl_4", 0 0, L_000001c5097c78b0;  1 drivers
v000001c5097bcad0_0 .net *"_ivl_6", 0 0, L_000001c5097c6750;  1 drivers
v000001c5097bc490_0 .net *"_ivl_7", 0 0, L_000001c5097c66b0;  1 drivers
v000001c5097bdd90_0 .net *"_ivl_8", 0 0, L_000001c5097c6a40;  1 drivers
S_000001c5097bedf0 .scope generate, "nand_gates[11]" "nand_gates[11]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c50986c5f0 .param/l "i" 0 3 12, +C4<01011>;
L_000001c5097c6d50 .functor AND 1, L_000001c5097c5670, L_000001c5097c48b0, C4<1>, C4<1>;
L_000001c5097c6dc0 .functor NOT 1, L_000001c5097c6d50, C4<0>, C4<0>, C4<0>;
L_000001c5097c69d0 .functor AND 1, L_000001c5097c6390, L_000001c5097c50d0, C4<1>, C4<1>;
L_000001c5097c6ea0 .functor NOT 1, L_000001c5097c69d0, C4<0>, C4<0>, C4<0>;
v000001c5097bd4d0_0 .net *"_ivl_0", 0 0, L_000001c5097c5670;  1 drivers
v000001c5097bc7b0_0 .net *"_ivl_1", 0 0, L_000001c5097c48b0;  1 drivers
v000001c5097be010_0 .net *"_ivl_10", 0 0, L_000001c5097c6ea0;  1 drivers
v000001c5097bd070_0 .net *"_ivl_2", 0 0, L_000001c5097c6d50;  1 drivers
v000001c5097bd390_0 .net *"_ivl_4", 0 0, L_000001c5097c6dc0;  1 drivers
v000001c5097bdbb0_0 .net *"_ivl_6", 0 0, L_000001c5097c6390;  1 drivers
v000001c5097bc8f0_0 .net *"_ivl_7", 0 0, L_000001c5097c50d0;  1 drivers
v000001c5097bd430_0 .net *"_ivl_8", 0 0, L_000001c5097c69d0;  1 drivers
S_000001c5097bef80 .scope generate, "nand_gates[12]" "nand_gates[12]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c50986ccb0 .param/l "i" 0 3 12, +C4<01100>;
L_000001c5097c6e30 .functor AND 1, L_000001c5097c6610, L_000001c5097c5f30, C4<1>, C4<1>;
L_000001c5097c6ff0 .functor NOT 1, L_000001c5097c6e30, C4<0>, C4<0>, C4<0>;
L_000001c5097c6f10 .functor AND 1, L_000001c5097c5210, L_000001c5097c5490, C4<1>, C4<1>;
L_000001c5097c6c00 .functor NOT 1, L_000001c5097c6f10, C4<0>, C4<0>, C4<0>;
v000001c5097bd610_0 .net *"_ivl_0", 0 0, L_000001c5097c6610;  1 drivers
v000001c5097bd6b0_0 .net *"_ivl_1", 0 0, L_000001c5097c5f30;  1 drivers
v000001c5097bd9d0_0 .net *"_ivl_10", 0 0, L_000001c5097c6c00;  1 drivers
v000001c5097bc210_0 .net *"_ivl_2", 0 0, L_000001c5097c6e30;  1 drivers
v000001c5097bd750_0 .net *"_ivl_4", 0 0, L_000001c5097c6ff0;  1 drivers
v000001c5097bda70_0 .net *"_ivl_6", 0 0, L_000001c5097c5210;  1 drivers
v000001c5097bc2b0_0 .net *"_ivl_7", 0 0, L_000001c5097c5490;  1 drivers
v000001c5097bdc50_0 .net *"_ivl_8", 0 0, L_000001c5097c6f10;  1 drivers
S_000001c5097bf110 .scope generate, "nand_gates[13]" "nand_gates[13]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c50986c970 .param/l "i" 0 3 12, +C4<01101>;
L_000001c5097c71b0 .functor AND 1, L_000001c5097c5b70, L_000001c5097c5990, C4<1>, C4<1>;
L_000001c5097c7370 .functor NOT 1, L_000001c5097c71b0, C4<0>, C4<0>, C4<0>;
L_000001c5097c73e0 .functor AND 1, L_000001c5097c6570, L_000001c5097c5fd0, C4<1>, C4<1>;
L_000001c5097c7450 .functor NOT 1, L_000001c5097c73e0, C4<0>, C4<0>, C4<0>;
v000001c5097bde30_0 .net *"_ivl_0", 0 0, L_000001c5097c5b70;  1 drivers
v000001c5097bc170_0 .net *"_ivl_1", 0 0, L_000001c5097c5990;  1 drivers
v000001c5097bc350_0 .net *"_ivl_10", 0 0, L_000001c5097c7450;  1 drivers
v000001c5097bc3f0_0 .net *"_ivl_2", 0 0, L_000001c5097c71b0;  1 drivers
v000001c5097bc850_0 .net *"_ivl_4", 0 0, L_000001c5097c7370;  1 drivers
v000001c5097bc990_0 .net *"_ivl_6", 0 0, L_000001c5097c6570;  1 drivers
v000001c5097c2f60_0 .net *"_ivl_7", 0 0, L_000001c5097c5fd0;  1 drivers
v000001c5097c2ec0_0 .net *"_ivl_8", 0 0, L_000001c5097c73e0;  1 drivers
S_000001c5097c36c0 .scope generate, "nand_gates[14]" "nand_gates[14]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c50986c630 .param/l "i" 0 3 12, +C4<01110>;
L_000001c5097c6ab0 .functor AND 1, L_000001c5097c58f0, L_000001c5097c4950, C4<1>, C4<1>;
L_000001c5097c6b20 .functor NOT 1, L_000001c5097c6ab0, C4<0>, C4<0>, C4<0>;
L_000001c5097c6b90 .functor AND 1, L_000001c5097c5ad0, L_000001c5097c4a90, C4<1>, C4<1>;
L_000001c5097c9580 .functor NOT 1, L_000001c5097c6b90, C4<0>, C4<0>, C4<0>;
v000001c5097c3460_0 .net *"_ivl_0", 0 0, L_000001c5097c58f0;  1 drivers
v000001c5097c3500_0 .net *"_ivl_1", 0 0, L_000001c5097c4950;  1 drivers
v000001c5097c26a0_0 .net *"_ivl_10", 0 0, L_000001c5097c9580;  1 drivers
v000001c5097c24c0_0 .net *"_ivl_2", 0 0, L_000001c5097c6ab0;  1 drivers
v000001c5097c21a0_0 .net *"_ivl_4", 0 0, L_000001c5097c6b20;  1 drivers
v000001c5097c1d40_0 .net *"_ivl_6", 0 0, L_000001c5097c5ad0;  1 drivers
v000001c5097c35a0_0 .net *"_ivl_7", 0 0, L_000001c5097c4a90;  1 drivers
v000001c5097c3000_0 .net *"_ivl_8", 0 0, L_000001c5097c6b90;  1 drivers
S_000001c5097c4390 .scope generate, "nand_gates[15]" "nand_gates[15]" 3 12, 3 12 0, S_000001c509767fe0;
 .timescale 0 0;
P_000001c50986c170 .param/l "i" 0 3 12, +C4<01111>;
L_000001c5097c9510 .functor AND 1, L_000001c5097c4bd0, L_000001c5097c4b30, C4<1>, C4<1>;
L_000001c5097c9430 .functor NOT 1, L_000001c5097c9510, C4<0>, C4<0>, C4<0>;
L_000001c5097c94a0 .functor AND 1, L_000001c5097c4d10, L_000001c5097c4db0, C4<1>, C4<1>;
L_000001c5097c8940 .functor NOT 1, L_000001c5097c94a0, C4<0>, C4<0>, C4<0>;
v000001c5097c30a0_0 .net *"_ivl_0", 0 0, L_000001c5097c4bd0;  1 drivers
v000001c5097c1ca0_0 .net *"_ivl_1", 0 0, L_000001c5097c4b30;  1 drivers
v000001c5097c18e0_0 .net *"_ivl_10", 0 0, L_000001c5097c8940;  1 drivers
v000001c5097c3140_0 .net *"_ivl_2", 0 0, L_000001c5097c9510;  1 drivers
v000001c5097c2b00_0 .net *"_ivl_4", 0 0, L_000001c5097c9430;  1 drivers
v000001c5097c1700_0 .net *"_ivl_6", 0 0, L_000001c5097c4d10;  1 drivers
v000001c5097c2ce0_0 .net *"_ivl_7", 0 0, L_000001c5097c4db0;  1 drivers
v000001c5097c3280_0 .net *"_ivl_8", 0 0, L_000001c5097c94a0;  1 drivers
    .scope S_000001c509767e50;
T_0 ;
    %vpi_call 2 26 "$dumpfile", "And16.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c509767e50 {0 0 0};
    %vpi_func 2 30 "$fopen" 32, "And16.out", "w" {0 0 0};
    %store/vec4 v000001c5097c1ac0_0, 0, 32;
    %vpi_call 2 33 "$fwrite", v000001c5097c1ac0_0, "|        a         |        b         |       out        |\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c5097c1980_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001c5097c1980_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001c5097c1980_0;
    %pad/s 16;
    %store/vec4 v000001c5097c3320_0, 0, 16;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v000001c5097c17a0_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v000001c5097c3320_0;
    %load/vec4 v000001c5097c17a0_0;
    %and;
    %store/vec4 v000001c5097c1840_0, 0, 16;
    %vpi_call 2 47 "$fwrite", v000001c5097c1ac0_0, "| %016b | %016b | %016b |\012", v000001c5097c3320_0, v000001c5097c17a0_0, v000001c5097c1a20_0 {0 0 0};
    %load/vec4 v000001c5097c1980_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c5097c1980_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 51 "$fclose", v000001c5097c1ac0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "And16_tb.v";
    "And16.v";
