   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"stm32f4xx_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.data.APBAHBPrescTable,"aw",%progbits
  20              		.align	2
  23              	APBAHBPrescTable:
  24 0000 00       		.byte	0
  25 0001 00       		.byte	0
  26 0002 00       		.byte	0
  27 0003 00       		.byte	0
  28 0004 01       		.byte	1
  29 0005 02       		.byte	2
  30 0006 03       		.byte	3
  31 0007 04       		.byte	4
  32 0008 01       		.byte	1
  33 0009 02       		.byte	2
  34 000a 03       		.byte	3
  35 000b 04       		.byte	4
  36 000c 06       		.byte	6
  37 000d 07       		.byte	7
  38 000e 08       		.byte	8
  39 000f 09       		.byte	9
  40              		.section	.text.RCC_DeInit,"ax",%progbits
  41              		.align	2
  42              		.global	RCC_DeInit
  43              		.thumb
  44              		.thumb_func
  46              	RCC_DeInit:
  47              	.LFB110:
  48              		.file 1 "lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c"
   1:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
   2:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
   3:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @file    stm32f4xx_rcc.c
   4:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @author  MCD Application Team
   5:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @version V1.0.0
   6:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @date    30-September-2011
   7:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Internal/external clocks, PLL, CSS and MCO configuration
  10:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - System, AHB and APB busses clocks configuration
  11:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Peripheral clocks configuration
  12:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Interrupts and flags management
  13:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  14:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @verbatim
  15:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               
  16:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  17:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                               RCC specific features
  18:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  19:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  20:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          After reset the device is running from Internal High Speed oscillator 
  21:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
  22:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          and I-Cache are disabled, and all peripherals are off except internal
  23:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SRAM, Flash and JTAG.
  24:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  25:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             all peripherals mapped on these busses are running at HSI speed.
  26:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       	  - The clock for all peripherals is switched off, except the SRAM and FLASH.
  27:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - All GPIOs are in input floating state, except the JTAG pins which
  28:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             are assigned to be used for debug purpose.
  29:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
  30:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          Once the device started from reset, the user application has to:        
  31:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source to be used to drive the System clock
  32:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             (if the application needs higher frequency/performance)
  33:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the System clock frequency and Flash settings  
  34:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the AHB and APB busses prescalers
  35:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Enable the clock for the peripheral(s) to be used
  36:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source(s) for peripherals which clocks are not
  37:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      
  38:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                        
  39:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @endverbatim
  40:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  41:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  42:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @attention
  43:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  44:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  45:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  46:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  47:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  48:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  49:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  50:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  51:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  52:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  53:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  54:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  55:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  56:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #include "stm32f4xx_rcc.h"
  57:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  58:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  59:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  60:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  61:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  62:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC 
  63:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief RCC driver modules
  64:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  65:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
  66:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  67:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  68:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  69:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  70:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  71:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CR Register ---*/
  72:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of HSION bit */
  73:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  74:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define HSION_BitNumber           0x00
  75:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  76:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of CSSON bit */
  77:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSSON_BitNumber           0x13
  78:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  79:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLON bit */
  80:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLON_BitNumber           0x18
  81:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  82:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLI2SON bit */
  83:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLI2SON_BitNumber        0x1A
  84:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
  85:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  86:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
  87:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of I2SSRC bit */
  88:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
  89:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define I2SSRC_BitNumber          0x17
  90:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
  91:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  92:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- BDCR Register ---*/
  93:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
  94:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
  95:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RTCEN_BitNumber           0x0F
  96:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  97:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of BDRST bit */
  98:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDRST_BitNumber           0x10
  99:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
 100:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CSR Register ---*/
 101:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of LSION bit */
 102:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x74)
 103:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define LSION_BitNumber           0x00
 104:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 105:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 106:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CFGR register bit mask */
 107:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
 108:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
 109:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 110:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* RCC Flag Mask */
 111:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
 112:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 113:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CR register byte 3 (Bits[23:16]) base address */
 114:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
 115:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 116:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 117:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
 118:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 119:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 120:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
 121:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 122:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* BDCR register base address */
 123:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 124:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 125:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
 126:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
 127:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 128:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 129:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 130:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
 131:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 132:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 133:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 134:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
 135:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 136:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 137:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 138:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 139:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 140:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 141:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       Internal/external clocks, PLL, CSS and MCO configuration functions
 142:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 143:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 144:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the internal/external clocks,
 145:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   PLLs, CSS and MCO pins.
 146:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 147:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 148:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      the PLL as System clock source.
 149:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 150:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 151:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock source.
 152:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 153:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 154:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      through the PLL as System clock source. Can be used also as RTC clock source.
 155:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 156:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 157:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 158:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   5. PLL (clocked by HSI or HSE), featuring two different output clocks:
 159:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The first output is used to generate the high speed system clock (up to 168 MHz)
 160:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The second output is used to generate the clock for the USB OTG FS (48 MHz),
 161:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 162:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 163:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
 164:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      high-quality audio performance on the I2S interface.
 165:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 166:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   7. CSS (Clock security system), once enable and if a HSE clock failure occurs 
 167:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      (HSE used directly or through PLL as System clock source), the System clock
 168:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      is automatically switched to HSI and an interrupt is generated if enabled. 
 169:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
 170:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      exception vector.   
 171:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 172:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 173:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PA8 pin.
 174:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 175:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 176:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PC9 pin.
 177:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 178:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 179:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 180:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 181:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 182:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 183:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 184:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 185:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSI ON and used as system clock source
 186:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 187:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 188:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 189:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - All interrupts disabled
 190:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function doesn't modify the configuration of the
 191:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - Peripheral clocks
 192:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - LSI, LSE and RTC clocks 
 193:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 194:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 195:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 196:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DeInit(void)
 197:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  49              		.loc 1 197 0
  50              		.cfi_startproc
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 1, uses_anonymous_args = 0
  53              		@ link register save eliminated.
  54 0000 80B4     		push	{r7}
  55              	.LCFI0:
  56              		.cfi_def_cfa_offset 4
  57              		.cfi_offset 7, -4
  58 0002 00AF     		add	r7, sp, #0
  59              	.LCFI1:
  60              		.cfi_def_cfa_register 7
 198:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HSION bit */
 199:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  61              		.loc 1 199 0
  62 0004 4FF46053 		mov	r3, #14336
  63 0008 C4F20203 		movt	r3, 16386
  64 000c 4FF46052 		mov	r2, #14336
  65 0010 C4F20202 		movt	r2, 16386
  66 0014 1268     		ldr	r2, [r2]
  67 0016 42F00102 		orr	r2, r2, #1
  68 001a 1A60     		str	r2, [r3]
 200:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 201:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset CFGR register */
 202:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = 0x00000000;
  69              		.loc 1 202 0
  70 001c 4FF46053 		mov	r3, #14336
  71 0020 C4F20203 		movt	r3, 16386
  72 0024 0022     		movs	r2, #0
  73 0026 9A60     		str	r2, [r3, #8]
 203:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 204:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 205:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  74              		.loc 1 205 0
  75 0028 4FF46053 		mov	r3, #14336
  76 002c C4F20203 		movt	r3, 16386
  77 0030 4FF46052 		mov	r2, #14336
  78 0034 C4F20202 		movt	r2, 16386
  79 0038 1268     		ldr	r2, [r2]
  80 003a 22F08472 		bic	r2, r2, #17301504
  81 003e 22F48032 		bic	r2, r2, #65536
  82 0042 1A60     		str	r2, [r3]
 206:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 207:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLCFGR register */
 208:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = 0x24003010;
  83              		.loc 1 208 0
  84 0044 4FF46053 		mov	r3, #14336
  85 0048 C4F20203 		movt	r3, 16386
  86 004c 43F21002 		movw	r2, #12304
  87 0050 C2F20042 		movt	r2, 9216
  88 0054 5A60     		str	r2, [r3, #4]
 209:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 210:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEBYP bit */
 211:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  89              		.loc 1 211 0
  90 0056 4FF46053 		mov	r3, #14336
  91 005a C4F20203 		movt	r3, 16386
  92 005e 4FF46052 		mov	r2, #14336
  93 0062 C4F20202 		movt	r2, 16386
  94 0066 1268     		ldr	r2, [r2]
  95 0068 22F48022 		bic	r2, r2, #262144
  96 006c 1A60     		str	r2, [r3]
 212:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 213:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable all interrupts */
 214:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CIR = 0x00000000;
  97              		.loc 1 214 0
  98 006e 4FF46053 		mov	r3, #14336
  99 0072 C4F20203 		movt	r3, 16386
 100 0076 0022     		movs	r2, #0
 101 0078 DA60     		str	r2, [r3, #12]
 215:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 102              		.loc 1 215 0
 103 007a BD46     		mov	sp, r7
 104              		@ sp needed
 105 007c 5DF8047B 		ldr	r7, [sp], #4
 106 0080 7047     		bx	lr
 107              		.cfi_endproc
 108              	.LFE110:
 110 0082 00BF     		.section	.rodata
 111              		.align	2
 112              	.LC0:
 113 0000 6C69622F 		.ascii	"lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_r"
 113      63686970 
 113      2F53544D 
 113      33324634 
 113      78785F53 
 114 0033 63632E63 		.ascii	"cc.c\000"
 114      00
 115              		.section	.text.RCC_HSEConfig,"ax",%progbits
 116              		.align	2
 117              		.global	RCC_HSEConfig
 118              		.thumb
 119              		.thumb_func
 121              	RCC_HSEConfig:
 122              	.LFB111:
 216:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 217:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 218:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 219:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 220:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on HSERDY flag to be set indicating that HSE clock
 221:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the PLL and/or system clock.
 222:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSE state can not be changed if it is used directly or through the
 223:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLL as system clock. In this case, you have to select another source
 224:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the system clock then change the HSE state (ex. disable it).
 225:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
 226:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
 227:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 228:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         function.    
 229:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 230:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 231:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 232:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 HSE oscillator clock cycles.
 233:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_ON: turn ON the HSE oscillator
 234:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 235:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 236:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 237:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 238:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 123              		.loc 1 238 0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 8
 126              		@ frame_needed = 1, uses_anonymous_args = 0
 127 0000 80B5     		push	{r7, lr}
 128              	.LCFI2:
 129              		.cfi_def_cfa_offset 8
 130              		.cfi_offset 7, -8
 131              		.cfi_offset 14, -4
 132 0002 82B0     		sub	sp, sp, #8
 133              	.LCFI3:
 134              		.cfi_def_cfa_offset 16
 135 0004 00AF     		add	r7, sp, #0
 136              	.LCFI4:
 137              		.cfi_def_cfa_register 7
 138 0006 0346     		mov	r3, r0
 139 0008 FB71     		strb	r3, [r7, #7]
 239:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 240:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 140              		.loc 1 240 0
 141 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 142 000c 002B     		cmp	r3, #0
 143 000e 0CD0     		beq	.L3
 144              		.loc 1 240 0 is_stmt 0 discriminator 1
 145 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 146 0012 012B     		cmp	r3, #1
 147 0014 09D0     		beq	.L3
 148 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 149 0018 052B     		cmp	r3, #5
 150 001a 06D0     		beq	.L3
 151 001c 40F20000 		movw	r0, #:lower16:.LC0
 152 0020 C0F20000 		movt	r0, #:upper16:.LC0
 153 0024 F021     		movs	r1, #240
 154 0026 FFF7FEFF 		bl	assert_failed
 155              	.L3:
 241:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 242:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 243:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 156              		.loc 1 243 0 is_stmt 1
 157 002a 43F60203 		movw	r3, #14338
 158 002e C4F20203 		movt	r3, 16386
 159 0032 0022     		movs	r2, #0
 160 0034 1A70     		strb	r2, [r3]
 244:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 245:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 246:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 161              		.loc 1 246 0
 162 0036 43F60203 		movw	r3, #14338
 163 003a C4F20203 		movt	r3, 16386
 164 003e FA79     		ldrb	r2, [r7, #7]
 165 0040 1A70     		strb	r2, [r3]
 247:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 166              		.loc 1 247 0
 167 0042 0837     		adds	r7, r7, #8
 168 0044 BD46     		mov	sp, r7
 169              		@ sp needed
 170 0046 80BD     		pop	{r7, pc}
 171              		.cfi_endproc
 172              	.LFE111:
 174              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 175              		.align	2
 176              		.global	RCC_WaitForHSEStartUp
 177              		.thumb
 178              		.thumb_func
 180              	RCC_WaitForHSEStartUp:
 181              	.LFB112:
 248:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 249:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 250:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
 251:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
 252:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
 253:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 254:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
 255:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the HSE crystal used in your application. 
 256:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 257:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 258:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 259:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 260:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 261:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 262:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 182              		.loc 1 262 0
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 8
 185              		@ frame_needed = 1, uses_anonymous_args = 0
 186 0000 80B5     		push	{r7, lr}
 187              	.LCFI5:
 188              		.cfi_def_cfa_offset 8
 189              		.cfi_offset 7, -8
 190              		.cfi_offset 14, -4
 191 0002 82B0     		sub	sp, sp, #8
 192              	.LCFI6:
 193              		.cfi_def_cfa_offset 16
 194 0004 00AF     		add	r7, sp, #0
 195              	.LCFI7:
 196              		.cfi_def_cfa_register 7
 263:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 197              		.loc 1 263 0
 198 0006 0023     		movs	r3, #0
 199 0008 3B60     		str	r3, [r7]
 264:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 200              		.loc 1 264 0
 201 000a 0023     		movs	r3, #0
 202 000c FB71     		strb	r3, [r7, #7]
 265:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 203              		.loc 1 265 0
 204 000e 0023     		movs	r3, #0
 205 0010 BB71     		strb	r3, [r7, #6]
 206              	.L6:
 266:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 267:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   do
 268:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 269:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 207              		.loc 1 269 0 discriminator 1
 208 0012 3120     		movs	r0, #49
 209 0014 FFF7FEFF 		bl	RCC_GetFlagStatus
 210 0018 0346     		mov	r3, r0
 211 001a BB71     		strb	r3, [r7, #6]
 270:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 212              		.loc 1 270 0 discriminator 1
 213 001c 3B68     		ldr	r3, [r7]
 214 001e 0133     		adds	r3, r3, #1
 215 0020 3B60     		str	r3, [r7]
 271:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 216              		.loc 1 271 0 discriminator 1
 217 0022 3B68     		ldr	r3, [r7]
 218 0024 B3F5A06F 		cmp	r3, #1280
 219 0028 02D0     		beq	.L5
 220 002a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 221 002c 002B     		cmp	r3, #0
 222 002e F0D0     		beq	.L6
 223              	.L5:
 272:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 273:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 224              		.loc 1 273 0
 225 0030 3120     		movs	r0, #49
 226 0032 FFF7FEFF 		bl	RCC_GetFlagStatus
 227 0036 0346     		mov	r3, r0
 228 0038 002B     		cmp	r3, #0
 229 003a 02D0     		beq	.L7
 274:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 275:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = SUCCESS;
 230              		.loc 1 275 0
 231 003c 0123     		movs	r3, #1
 232 003e FB71     		strb	r3, [r7, #7]
 233 0040 01E0     		b	.L8
 234              	.L7:
 276:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 277:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
 278:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 279:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = ERROR;
 235              		.loc 1 279 0
 236 0042 0023     		movs	r3, #0
 237 0044 FB71     		strb	r3, [r7, #7]
 238              	.L8:
 280:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 281:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return (status);
 239              		.loc 1 281 0
 240 0046 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 282:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 241              		.loc 1 282 0
 242 0048 1846     		mov	r0, r3
 243 004a 0837     		adds	r7, r7, #8
 244 004c BD46     		mov	sp, r7
 245              		@ sp needed
 246 004e 80BD     		pop	{r7, pc}
 247              		.cfi_endproc
 248              	.LFE112:
 250              		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 251              		.align	2
 252              		.global	RCC_AdjustHSICalibrationValue
 253              		.thumb
 254              		.thumb_func
 256              	RCC_AdjustHSICalibrationValue:
 257              	.LFB113:
 283:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 284:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 285:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 286:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 287:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 288:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 289:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 290:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 291:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 292:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 293:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 258              		.loc 1 293 0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 16
 261              		@ frame_needed = 1, uses_anonymous_args = 0
 262 0000 80B5     		push	{r7, lr}
 263              	.LCFI8:
 264              		.cfi_def_cfa_offset 8
 265              		.cfi_offset 7, -8
 266              		.cfi_offset 14, -4
 267 0002 84B0     		sub	sp, sp, #16
 268              	.LCFI9:
 269              		.cfi_def_cfa_offset 24
 270 0004 00AF     		add	r7, sp, #0
 271              	.LCFI10:
 272              		.cfi_def_cfa_register 7
 273 0006 0346     		mov	r3, r0
 274 0008 FB71     		strb	r3, [r7, #7]
 294:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 275              		.loc 1 294 0
 276 000a 0023     		movs	r3, #0
 277 000c FB60     		str	r3, [r7, #12]
 295:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 296:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 278              		.loc 1 296 0
 279 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 280 0010 1F2B     		cmp	r3, #31
 281 0012 07D9     		bls	.L11
 282              		.loc 1 296 0 is_stmt 0 discriminator 1
 283 0014 40F20000 		movw	r0, #:lower16:.LC0
 284 0018 C0F20000 		movt	r0, #:upper16:.LC0
 285 001c 4FF49471 		mov	r1, #296
 286 0020 FFF7FEFF 		bl	assert_failed
 287              	.L11:
 297:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 298:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 288              		.loc 1 298 0 is_stmt 1
 289 0024 4FF46053 		mov	r3, #14336
 290 0028 C4F20203 		movt	r3, 16386
 291 002c 1B68     		ldr	r3, [r3]
 292 002e FB60     		str	r3, [r7, #12]
 299:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 300:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 301:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 293              		.loc 1 301 0
 294 0030 FB68     		ldr	r3, [r7, #12]
 295 0032 23F0F803 		bic	r3, r3, #248
 296 0036 FB60     		str	r3, [r7, #12]
 302:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 303:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 304:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 297              		.loc 1 304 0
 298 0038 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 299 003a DB00     		lsls	r3, r3, #3
 300 003c FA68     		ldr	r2, [r7, #12]
 301 003e 1343     		orrs	r3, r3, r2
 302 0040 FB60     		str	r3, [r7, #12]
 305:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 306:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 307:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 303              		.loc 1 307 0
 304 0042 4FF46053 		mov	r3, #14336
 305 0046 C4F20203 		movt	r3, 16386
 306 004a FA68     		ldr	r2, [r7, #12]
 307 004c 1A60     		str	r2, [r3]
 308:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 308              		.loc 1 308 0
 309 004e 1037     		adds	r7, r7, #16
 310 0050 BD46     		mov	sp, r7
 311              		@ sp needed
 312 0052 80BD     		pop	{r7, pc}
 313              		.cfi_endproc
 314              	.LFE113:
 316              		.section	.text.RCC_HSICmd,"ax",%progbits
 317              		.align	2
 318              		.global	RCC_HSICmd
 319              		.thumb
 320              		.thumb_func
 322              	RCC_HSICmd:
 323              	.LFB114:
 309:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 310:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 311:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 312:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
 313:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         It is used (enabled by hardware) as system clock source after startup
 314:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
 315:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the HSE used directly or indirectly as system clock (if the Clock
 316:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Security System CSS is enabled).             
 317:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used as system clock source. In this case,
 318:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         you have to select another source of the system clock then stop the HSI.  
 319:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSI, the application software should wait on HSIRDY
 320:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         flag to be set indicating that HSI clock is stable and can be used as
 321:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         system clock source.  
 322:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the HSI.
 323:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 324:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
 325:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles.  
 326:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 327:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 328:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 329:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 324              		.loc 1 329 0
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 8
 327              		@ frame_needed = 1, uses_anonymous_args = 0
 328 0000 80B5     		push	{r7, lr}
 329              	.LCFI11:
 330              		.cfi_def_cfa_offset 8
 331              		.cfi_offset 7, -8
 332              		.cfi_offset 14, -4
 333 0002 82B0     		sub	sp, sp, #8
 334              	.LCFI12:
 335              		.cfi_def_cfa_offset 16
 336 0004 00AF     		add	r7, sp, #0
 337              	.LCFI13:
 338              		.cfi_def_cfa_register 7
 339 0006 0346     		mov	r3, r0
 340 0008 FB71     		strb	r3, [r7, #7]
 330:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 331:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 341              		.loc 1 331 0
 342 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 343 000c 002B     		cmp	r3, #0
 344 000e 0AD0     		beq	.L13
 345              		.loc 1 331 0 is_stmt 0 discriminator 1
 346 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 347 0012 012B     		cmp	r3, #1
 348 0014 07D0     		beq	.L13
 349 0016 40F20000 		movw	r0, #:lower16:.LC0
 350 001a C0F20000 		movt	r0, #:upper16:.LC0
 351 001e 40F24B11 		movw	r1, #331
 352 0022 FFF7FEFF 		bl	assert_failed
 353              	.L13:
 332:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 333:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 354              		.loc 1 333 0 is_stmt 1
 355 0026 0023     		movs	r3, #0
 356 0028 C4F24723 		movt	r3, 16967
 357 002c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 358 002e 1A60     		str	r2, [r3]
 334:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 359              		.loc 1 334 0
 360 0030 0837     		adds	r7, r7, #8
 361 0032 BD46     		mov	sp, r7
 362              		@ sp needed
 363 0034 80BD     		pop	{r7, pc}
 364              		.cfi_endproc
 365              	.LFE114:
 367 0036 00BF     		.section	.text.RCC_LSEConfig,"ax",%progbits
 368              		.align	2
 369              		.global	RCC_LSEConfig
 370              		.thumb
 371              		.thumb_func
 373              	RCC_LSEConfig:
 374              	.LFB115:
 335:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 336:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 337:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 338:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the LSE is in the Backup domain and write access is denied to
 339:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this domain after reset, you have to enable write access using 
 340:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 341:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (to be done once after reset).  
 342:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 343:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on LSERDY flag to be set indicating that LSE clock
 344:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the RTC.
 345:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 346:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 347:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 348:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 LSE oscillator clock cycles.
 349:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_ON: turn ON the LSE oscillator
 350:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 351:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 352:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 353:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 354:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 375              		.loc 1 354 0
 376              		.cfi_startproc
 377              		@ args = 0, pretend = 0, frame = 8
 378              		@ frame_needed = 1, uses_anonymous_args = 0
 379 0000 80B5     		push	{r7, lr}
 380              	.LCFI14:
 381              		.cfi_def_cfa_offset 8
 382              		.cfi_offset 7, -8
 383              		.cfi_offset 14, -4
 384 0002 82B0     		sub	sp, sp, #8
 385              	.LCFI15:
 386              		.cfi_def_cfa_offset 16
 387 0004 00AF     		add	r7, sp, #0
 388              	.LCFI16:
 389              		.cfi_def_cfa_register 7
 390 0006 0346     		mov	r3, r0
 391 0008 FB71     		strb	r3, [r7, #7]
 355:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 356:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 392              		.loc 1 356 0
 393 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 394 000c 002B     		cmp	r3, #0
 395 000e 0DD0     		beq	.L15
 396              		.loc 1 356 0 is_stmt 0 discriminator 1
 397 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 398 0012 012B     		cmp	r3, #1
 399 0014 0AD0     		beq	.L15
 400 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 401 0018 042B     		cmp	r3, #4
 402 001a 07D0     		beq	.L15
 403 001c 40F20000 		movw	r0, #:lower16:.LC0
 404 0020 C0F20000 		movt	r0, #:upper16:.LC0
 405 0024 4FF4B271 		mov	r1, #356
 406 0028 FFF7FEFF 		bl	assert_failed
 407              	.L15:
 357:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 358:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 359:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON bit */
 360:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 408              		.loc 1 360 0 is_stmt 1
 409 002c 43F67003 		movw	r3, #14448
 410 0030 C4F20203 		movt	r3, 16386
 411 0034 0022     		movs	r2, #0
 412 0036 1A70     		strb	r2, [r3]
 361:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 362:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEBYP bit */
 363:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 413              		.loc 1 363 0
 414 0038 43F67003 		movw	r3, #14448
 415 003c C4F20203 		movt	r3, 16386
 416 0040 0022     		movs	r2, #0
 417 0042 1A70     		strb	r2, [r3]
 364:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 365:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 366:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 418              		.loc 1 366 0
 419 0044 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 420 0046 012B     		cmp	r3, #1
 421 0048 02D0     		beq	.L17
 422 004a 042B     		cmp	r3, #4
 423 004c 07D0     		beq	.L18
 367:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 368:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_ON:
 369:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEON bit */
 370:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 371:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 372:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 373:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEBYP and LSEON bits */
 374:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 375:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 376:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 377:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 424              		.loc 1 377 0
 425 004e 0DE0     		b	.L14
 426              	.L17:
 370:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 427              		.loc 1 370 0
 428 0050 43F67003 		movw	r3, #14448
 429 0054 C4F20203 		movt	r3, 16386
 430 0058 0122     		movs	r2, #1
 431 005a 1A70     		strb	r2, [r3]
 371:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 432              		.loc 1 371 0
 433 005c 06E0     		b	.L14
 434              	.L18:
 374:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 435              		.loc 1 374 0
 436 005e 43F67003 		movw	r3, #14448
 437 0062 C4F20203 		movt	r3, 16386
 438 0066 0522     		movs	r2, #5
 439 0068 1A70     		strb	r2, [r3]
 375:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 440              		.loc 1 375 0
 441 006a 00BF     		nop
 442              	.L14:
 378:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 379:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 443              		.loc 1 379 0
 444 006c 0837     		adds	r7, r7, #8
 445 006e BD46     		mov	sp, r7
 446              		@ sp needed
 447 0070 80BD     		pop	{r7, pc}
 448              		.cfi_endproc
 449              	.LFE115:
 451 0072 00BF     		.section	.text.RCC_LSICmd,"ax",%progbits
 452              		.align	2
 453              		.global	RCC_LSICmd
 454              		.thumb
 455              		.thumb_func
 457              	RCC_LSICmd:
 458              	.LFB116:
 380:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 381:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 382:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 383:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSI, the application software should wait on 
 384:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         LSIRDY flag to be set indicating that LSI clock is stable and can
 385:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used to clock the IWDG and/or the RTC.
 386:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.  
 387:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the LSI.
 388:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 389:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 390:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles. 
 391:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 392:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 393:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 394:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 459              		.loc 1 394 0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 8
 462              		@ frame_needed = 1, uses_anonymous_args = 0
 463 0000 80B5     		push	{r7, lr}
 464              	.LCFI17:
 465              		.cfi_def_cfa_offset 8
 466              		.cfi_offset 7, -8
 467              		.cfi_offset 14, -4
 468 0002 82B0     		sub	sp, sp, #8
 469              	.LCFI18:
 470              		.cfi_def_cfa_offset 16
 471 0004 00AF     		add	r7, sp, #0
 472              	.LCFI19:
 473              		.cfi_def_cfa_register 7
 474 0006 0346     		mov	r3, r0
 475 0008 FB71     		strb	r3, [r7, #7]
 395:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 396:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 476              		.loc 1 396 0
 477 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 478 000c 002B     		cmp	r3, #0
 479 000e 0AD0     		beq	.L21
 480              		.loc 1 396 0 is_stmt 0 discriminator 1
 481 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 482 0012 012B     		cmp	r3, #1
 483 0014 07D0     		beq	.L21
 484 0016 40F20000 		movw	r0, #:lower16:.LC0
 485 001a C0F20000 		movt	r0, #:upper16:.LC0
 486 001e 4FF4C671 		mov	r1, #396
 487 0022 FFF7FEFF 		bl	assert_failed
 488              	.L21:
 397:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 398:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 489              		.loc 1 398 0 is_stmt 1
 490 0026 4FF46863 		mov	r3, #3712
 491 002a C4F24723 		movt	r3, 16967
 492 002e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 493 0030 1A60     		str	r2, [r3]
 399:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 494              		.loc 1 399 0
 495 0032 0837     		adds	r7, r7, #8
 496 0034 BD46     		mov	sp, r7
 497              		@ sp needed
 498 0036 80BD     		pop	{r7, pc}
 499              		.cfi_endproc
 500              	.LFE116:
 502              		.section	.text.RCC_PLLConfig,"ax",%progbits
 503              		.align	2
 504              		.global	RCC_PLLConfig
 505              		.thumb
 506              		.thumb_func
 508              	RCC_PLLConfig:
 509              	.LFB117:
 400:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 401:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 402:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 403:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 404:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 405:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 406:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 407:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 408:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 409:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 410:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 411:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 412:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 413:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 414:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 415:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 416:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 417:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 418:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 419:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 420:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 421:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 422:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 423:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 424:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 425:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 426:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 427:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 428:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 429:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 430:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 431:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 432:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         correctly.
 433:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 434:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 435:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 436:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 437:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 510              		.loc 1 437 0
 511              		.cfi_startproc
 512              		@ args = 4, pretend = 0, frame = 16
 513              		@ frame_needed = 1, uses_anonymous_args = 0
 514 0000 80B5     		push	{r7, lr}
 515              	.LCFI20:
 516              		.cfi_def_cfa_offset 8
 517              		.cfi_offset 7, -8
 518              		.cfi_offset 14, -4
 519 0002 84B0     		sub	sp, sp, #16
 520              	.LCFI21:
 521              		.cfi_def_cfa_offset 24
 522 0004 00AF     		add	r7, sp, #0
 523              	.LCFI22:
 524              		.cfi_def_cfa_register 7
 525 0006 F860     		str	r0, [r7, #12]
 526 0008 B960     		str	r1, [r7, #8]
 527 000a 7A60     		str	r2, [r7, #4]
 528 000c 3B60     		str	r3, [r7]
 438:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 439:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 529              		.loc 1 439 0
 530 000e FB68     		ldr	r3, [r7, #12]
 531 0010 002B     		cmp	r3, #0
 532 0012 0BD0     		beq	.L23
 533              		.loc 1 439 0 is_stmt 0 discriminator 1
 534 0014 FB68     		ldr	r3, [r7, #12]
 535 0016 B3F5800F 		cmp	r3, #4194304
 536 001a 07D0     		beq	.L23
 537 001c 40F20000 		movw	r0, #:lower16:.LC0
 538 0020 C0F20000 		movt	r0, #:upper16:.LC0
 539 0024 40F2B711 		movw	r1, #439
 540 0028 FFF7FEFF 		bl	assert_failed
 541              	.L23:
 440:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 542              		.loc 1 440 0 is_stmt 1
 543 002c BB68     		ldr	r3, [r7, #8]
 544 002e 3F2B     		cmp	r3, #63
 545 0030 07D9     		bls	.L24
 546              		.loc 1 440 0 is_stmt 0 discriminator 1
 547 0032 40F20000 		movw	r0, #:lower16:.LC0
 548 0036 C0F20000 		movt	r0, #:upper16:.LC0
 549 003a 4FF4DC71 		mov	r1, #440
 550 003e FFF7FEFF 		bl	assert_failed
 551              	.L24:
 441:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 552              		.loc 1 441 0 is_stmt 1
 553 0042 7B68     		ldr	r3, [r7, #4]
 554 0044 BF2B     		cmp	r3, #191
 555 0046 03D9     		bls	.L25
 556              		.loc 1 441 0 is_stmt 0 discriminator 2
 557 0048 7B68     		ldr	r3, [r7, #4]
 558 004a B3F5D87F 		cmp	r3, #432
 559 004e 07D9     		bls	.L26
 560              	.L25:
 561              		.loc 1 441 0 discriminator 1
 562 0050 40F20000 		movw	r0, #:lower16:.LC0
 563 0054 C0F20000 		movt	r0, #:upper16:.LC0
 564 0058 40F2B911 		movw	r1, #441
 565 005c FFF7FEFF 		bl	assert_failed
 566              	.L26:
 442:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 567              		.loc 1 442 0 is_stmt 1
 568 0060 3B68     		ldr	r3, [r7]
 569 0062 022B     		cmp	r3, #2
 570 0064 10D0     		beq	.L27
 571              		.loc 1 442 0 is_stmt 0 discriminator 1
 572 0066 3B68     		ldr	r3, [r7]
 573 0068 042B     		cmp	r3, #4
 574 006a 0DD0     		beq	.L27
 575 006c 3B68     		ldr	r3, [r7]
 576 006e 062B     		cmp	r3, #6
 577 0070 0AD0     		beq	.L27
 578 0072 3B68     		ldr	r3, [r7]
 579 0074 082B     		cmp	r3, #8
 580 0076 07D0     		beq	.L27
 581 0078 40F20000 		movw	r0, #:lower16:.LC0
 582 007c C0F20000 		movt	r0, #:upper16:.LC0
 583 0080 4FF4DD71 		mov	r1, #442
 584 0084 FFF7FEFF 		bl	assert_failed
 585              	.L27:
 443:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 586              		.loc 1 443 0 is_stmt 1
 587 0088 BB69     		ldr	r3, [r7, #24]
 588 008a 032B     		cmp	r3, #3
 589 008c 02D9     		bls	.L28
 590              		.loc 1 443 0 is_stmt 0 discriminator 2
 591 008e BB69     		ldr	r3, [r7, #24]
 592 0090 0F2B     		cmp	r3, #15
 593 0092 07D9     		bls	.L29
 594              	.L28:
 595              		.loc 1 443 0 discriminator 1
 596 0094 40F20000 		movw	r0, #:lower16:.LC0
 597 0098 C0F20000 		movt	r0, #:upper16:.LC0
 598 009c 40F2BB11 		movw	r1, #443
 599 00a0 FFF7FEFF 		bl	assert_failed
 600              	.L29:
 444:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 445:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 601              		.loc 1 445 0 is_stmt 1
 602 00a4 4FF46053 		mov	r3, #14336
 603 00a8 C4F20203 		movt	r3, 16386
 604 00ac 7A68     		ldr	r2, [r7, #4]
 605 00ae 9101     		lsls	r1, r2, #6
 606 00b0 BA68     		ldr	r2, [r7, #8]
 607 00b2 1143     		orrs	r1, r1, r2
 608 00b4 3A68     		ldr	r2, [r7]
 609 00b6 5208     		lsrs	r2, r2, #1
 610 00b8 013A     		subs	r2, r2, #1
 611 00ba 1204     		lsls	r2, r2, #16
 612 00bc 1143     		orrs	r1, r1, r2
 613 00be FA68     		ldr	r2, [r7, #12]
 614 00c0 1143     		orrs	r1, r1, r2
 446:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 615              		.loc 1 446 0
 616 00c2 BA69     		ldr	r2, [r7, #24]
 617 00c4 1206     		lsls	r2, r2, #24
 445:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 618              		.loc 1 445 0
 619 00c6 0A43     		orrs	r2, r2, r1
 620 00c8 5A60     		str	r2, [r3, #4]
 447:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 621              		.loc 1 447 0
 622 00ca 1037     		adds	r7, r7, #16
 623 00cc BD46     		mov	sp, r7
 624              		@ sp needed
 625 00ce 80BD     		pop	{r7, pc}
 626              		.cfi_endproc
 627              	.LFE117:
 629              		.section	.text.RCC_PLLCmd,"ax",%progbits
 630              		.align	2
 631              		.global	RCC_PLLCmd
 632              		.thumb
 633              		.thumb_func
 635              	RCC_PLLCmd:
 636              	.LFB118:
 448:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 449:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 450:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the main PLL.
 451:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the main PLL, the application software should wait on 
 452:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLRDY flag to be set indicating that PLL clock is stable and can
 453:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used as system clock source.
 454:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL can not be disabled if it is used as system clock source
 455:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
 456:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
 457:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 458:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 459:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 460:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 637              		.loc 1 460 0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 8
 640              		@ frame_needed = 1, uses_anonymous_args = 0
 641 0000 80B5     		push	{r7, lr}
 642              	.LCFI23:
 643              		.cfi_def_cfa_offset 8
 644              		.cfi_offset 7, -8
 645              		.cfi_offset 14, -4
 646 0002 82B0     		sub	sp, sp, #8
 647              	.LCFI24:
 648              		.cfi_def_cfa_offset 16
 649 0004 00AF     		add	r7, sp, #0
 650              	.LCFI25:
 651              		.cfi_def_cfa_register 7
 652 0006 0346     		mov	r3, r0
 653 0008 FB71     		strb	r3, [r7, #7]
 461:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 462:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 654              		.loc 1 462 0
 655 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 656 000c 002B     		cmp	r3, #0
 657 000e 0AD0     		beq	.L31
 658              		.loc 1 462 0 is_stmt 0 discriminator 1
 659 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 660 0012 012B     		cmp	r3, #1
 661 0014 07D0     		beq	.L31
 662 0016 40F20000 		movw	r0, #:lower16:.LC0
 663 001a C0F20000 		movt	r0, #:upper16:.LC0
 664 001e 4FF4E771 		mov	r1, #462
 665 0022 FFF7FEFF 		bl	assert_failed
 666              	.L31:
 463:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 667              		.loc 1 463 0 is_stmt 1
 668 0026 6023     		movs	r3, #96
 669 0028 C4F24723 		movt	r3, 16967
 670 002c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 671 002e 1A60     		str	r2, [r3]
 464:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 672              		.loc 1 464 0
 673 0030 0837     		adds	r7, r7, #8
 674 0032 BD46     		mov	sp, r7
 675              		@ sp needed
 676 0034 80BD     		pop	{r7, pc}
 677              		.cfi_endproc
 678              	.LFE118:
 680 0036 00BF     		.section	.text.RCC_PLLI2SConfig,"ax",%progbits
 681              		.align	2
 682              		.global	RCC_PLLI2SConfig
 683              		.thumb
 684              		.thumb_func
 686              	RCC_PLLI2SConfig:
 687              	.LFB119:
 465:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 466:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 467:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 468:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 469:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 470:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 471:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 472:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 473:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 474:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 475:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 476:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 477:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 478:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 479:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 480:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 481:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 482:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 483:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 484:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 485:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
 486:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 688              		.loc 1 486 0
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 8
 691              		@ frame_needed = 1, uses_anonymous_args = 0
 692 0000 80B5     		push	{r7, lr}
 693              	.LCFI26:
 694              		.cfi_def_cfa_offset 8
 695              		.cfi_offset 7, -8
 696              		.cfi_offset 14, -4
 697 0002 82B0     		sub	sp, sp, #8
 698              	.LCFI27:
 699              		.cfi_def_cfa_offset 16
 700 0004 00AF     		add	r7, sp, #0
 701              	.LCFI28:
 702              		.cfi_def_cfa_register 7
 703 0006 7860     		str	r0, [r7, #4]
 704 0008 3960     		str	r1, [r7]
 487:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 488:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 705              		.loc 1 488 0
 706 000a 7B68     		ldr	r3, [r7, #4]
 707 000c BF2B     		cmp	r3, #191
 708 000e 03D9     		bls	.L33
 709              		.loc 1 488 0 is_stmt 0 discriminator 2
 710 0010 7B68     		ldr	r3, [r7, #4]
 711 0012 B3F5D87F 		cmp	r3, #432
 712 0016 07D9     		bls	.L34
 713              	.L33:
 714              		.loc 1 488 0 discriminator 1
 715 0018 40F20000 		movw	r0, #:lower16:.LC0
 716 001c C0F20000 		movt	r0, #:upper16:.LC0
 717 0020 4FF4F471 		mov	r1, #488
 718 0024 FFF7FEFF 		bl	assert_failed
 719              	.L34:
 489:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 720              		.loc 1 489 0 is_stmt 1
 721 0028 3B68     		ldr	r3, [r7]
 722 002a 012B     		cmp	r3, #1
 723 002c 02D9     		bls	.L35
 724              		.loc 1 489 0 is_stmt 0 discriminator 2
 725 002e 3B68     		ldr	r3, [r7]
 726 0030 072B     		cmp	r3, #7
 727 0032 07D9     		bls	.L36
 728              	.L35:
 729              		.loc 1 489 0 discriminator 1
 730 0034 40F20000 		movw	r0, #:lower16:.LC0
 731 0038 C0F20000 		movt	r0, #:upper16:.LC0
 732 003c 40F2E911 		movw	r1, #489
 733 0040 FFF7FEFF 		bl	assert_failed
 734              	.L36:
 490:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 491:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 735              		.loc 1 491 0 is_stmt 1
 736 0044 4FF46053 		mov	r3, #14336
 737 0048 C4F20203 		movt	r3, 16386
 738 004c 7A68     		ldr	r2, [r7, #4]
 739 004e 9101     		lsls	r1, r2, #6
 740 0050 3A68     		ldr	r2, [r7]
 741 0052 1207     		lsls	r2, r2, #28
 742 0054 0A43     		orrs	r2, r2, r1
 743 0056 C3F88420 		str	r2, [r3, #132]
 492:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 744              		.loc 1 492 0
 745 005a 0837     		adds	r7, r7, #8
 746 005c BD46     		mov	sp, r7
 747              		@ sp needed
 748 005e 80BD     		pop	{r7, pc}
 749              		.cfi_endproc
 750              	.LFE119:
 752              		.section	.text.RCC_PLLI2SCmd,"ax",%progbits
 753              		.align	2
 754              		.global	RCC_PLLI2SCmd
 755              		.thumb
 756              		.thumb_func
 758              	RCC_PLLI2SCmd:
 759              	.LFB120:
 493:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 494:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 495:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLI2S. 
 496:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
 497:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
 498:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 499:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 500:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SCmd(FunctionalState NewState)
 501:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 760              		.loc 1 501 0
 761              		.cfi_startproc
 762              		@ args = 0, pretend = 0, frame = 8
 763              		@ frame_needed = 1, uses_anonymous_args = 0
 764 0000 80B5     		push	{r7, lr}
 765              	.LCFI29:
 766              		.cfi_def_cfa_offset 8
 767              		.cfi_offset 7, -8
 768              		.cfi_offset 14, -4
 769 0002 82B0     		sub	sp, sp, #8
 770              	.LCFI30:
 771              		.cfi_def_cfa_offset 16
 772 0004 00AF     		add	r7, sp, #0
 773              	.LCFI31:
 774              		.cfi_def_cfa_register 7
 775 0006 0346     		mov	r3, r0
 776 0008 FB71     		strb	r3, [r7, #7]
 502:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 503:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 777              		.loc 1 503 0
 778 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 779 000c 002B     		cmp	r3, #0
 780 000e 0AD0     		beq	.L38
 781              		.loc 1 503 0 is_stmt 0 discriminator 1
 782 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 783 0012 012B     		cmp	r3, #1
 784 0014 07D0     		beq	.L38
 785 0016 40F20000 		movw	r0, #:lower16:.LC0
 786 001a C0F20000 		movt	r0, #:upper16:.LC0
 787 001e 40F2F711 		movw	r1, #503
 788 0022 FFF7FEFF 		bl	assert_failed
 789              	.L38:
 504:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 790              		.loc 1 504 0 is_stmt 1
 791 0026 6823     		movs	r3, #104
 792 0028 C4F24723 		movt	r3, 16967
 793 002c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 794 002e 1A60     		str	r2, [r3]
 505:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 795              		.loc 1 505 0
 796 0030 0837     		adds	r7, r7, #8
 797 0032 BD46     		mov	sp, r7
 798              		@ sp needed
 799 0034 80BD     		pop	{r7, pc}
 800              		.cfi_endproc
 801              	.LFE120:
 803 0036 00BF     		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 804              		.align	2
 805              		.global	RCC_ClockSecuritySystemCmd
 806              		.thumb
 807              		.thumb_func
 809              	RCC_ClockSecuritySystemCmd:
 810              	.LFB121:
 506:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 507:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 508:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 509:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 510:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 511:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 512:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 513:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 514:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 515:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 516:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 517:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 518:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 519:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 811              		.loc 1 519 0
 812              		.cfi_startproc
 813              		@ args = 0, pretend = 0, frame = 8
 814              		@ frame_needed = 1, uses_anonymous_args = 0
 815 0000 80B5     		push	{r7, lr}
 816              	.LCFI32:
 817              		.cfi_def_cfa_offset 8
 818              		.cfi_offset 7, -8
 819              		.cfi_offset 14, -4
 820 0002 82B0     		sub	sp, sp, #8
 821              	.LCFI33:
 822              		.cfi_def_cfa_offset 16
 823 0004 00AF     		add	r7, sp, #0
 824              	.LCFI34:
 825              		.cfi_def_cfa_register 7
 826 0006 0346     		mov	r3, r0
 827 0008 FB71     		strb	r3, [r7, #7]
 520:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 521:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 828              		.loc 1 521 0
 829 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 830 000c 002B     		cmp	r3, #0
 831 000e 0AD0     		beq	.L40
 832              		.loc 1 521 0 is_stmt 0 discriminator 1
 833 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 834 0012 012B     		cmp	r3, #1
 835 0014 07D0     		beq	.L40
 836 0016 40F20000 		movw	r0, #:lower16:.LC0
 837 001a C0F20000 		movt	r0, #:upper16:.LC0
 838 001e 40F20921 		movw	r1, #521
 839 0022 FFF7FEFF 		bl	assert_failed
 840              	.L40:
 522:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 841              		.loc 1 522 0 is_stmt 1
 842 0026 4C23     		movs	r3, #76
 843 0028 C4F24723 		movt	r3, 16967
 844 002c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 845 002e 1A60     		str	r2, [r3]
 523:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 846              		.loc 1 523 0
 847 0030 0837     		adds	r7, r7, #8
 848 0032 BD46     		mov	sp, r7
 849              		@ sp needed
 850 0034 80BD     		pop	{r7, pc}
 851              		.cfi_endproc
 852              	.LFE121:
 854 0036 00BF     		.section	.text.RCC_MCO1Config,"ax",%progbits
 855              		.align	2
 856              		.global	RCC_MCO1Config
 857              		.thumb
 858              		.thumb_func
 860              	RCC_MCO1Config:
 861              	.LFB122:
 524:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 525:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 526:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8).
 527:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 528:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Source: specifies the clock source to output.
 529:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 530:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
 531:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
 532:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
 533:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
 534:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
 535:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 536:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
 537:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
 538:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
 539:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
 540:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
 541:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 542:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 543:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 544:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 862              		.loc 1 544 0
 863              		.cfi_startproc
 864              		@ args = 0, pretend = 0, frame = 16
 865              		@ frame_needed = 1, uses_anonymous_args = 0
 866 0000 80B5     		push	{r7, lr}
 867              	.LCFI35:
 868              		.cfi_def_cfa_offset 8
 869              		.cfi_offset 7, -8
 870              		.cfi_offset 14, -4
 871 0002 84B0     		sub	sp, sp, #16
 872              	.LCFI36:
 873              		.cfi_def_cfa_offset 24
 874 0004 00AF     		add	r7, sp, #0
 875              	.LCFI37:
 876              		.cfi_def_cfa_register 7
 877 0006 7860     		str	r0, [r7, #4]
 878 0008 3960     		str	r1, [r7]
 545:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 879              		.loc 1 545 0
 880 000a 0023     		movs	r3, #0
 881 000c FB60     		str	r3, [r7, #12]
 546:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 547:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 548:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
 882              		.loc 1 548 0
 883 000e 7B68     		ldr	r3, [r7, #4]
 884 0010 002B     		cmp	r3, #0
 885 0012 13D0     		beq	.L42
 886              		.loc 1 548 0 is_stmt 0 discriminator 1
 887 0014 7B68     		ldr	r3, [r7, #4]
 888 0016 B3F5001F 		cmp	r3, #2097152
 889 001a 0FD0     		beq	.L42
 890 001c 7B68     		ldr	r3, [r7, #4]
 891 001e B3F5800F 		cmp	r3, #4194304
 892 0022 0BD0     		beq	.L42
 893 0024 7B68     		ldr	r3, [r7, #4]
 894 0026 B3F5C00F 		cmp	r3, #6291456
 895 002a 07D0     		beq	.L42
 896 002c 40F20000 		movw	r0, #:lower16:.LC0
 897 0030 C0F20000 		movt	r0, #:upper16:.LC0
 898 0034 4FF40971 		mov	r1, #548
 899 0038 FFF7FEFF 		bl	assert_failed
 900              	.L42:
 549:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
 901              		.loc 1 549 0 is_stmt 1
 902 003c 3B68     		ldr	r3, [r7]
 903 003e 002B     		cmp	r3, #0
 904 0040 17D0     		beq	.L43
 905              		.loc 1 549 0 is_stmt 0 discriminator 1
 906 0042 3B68     		ldr	r3, [r7]
 907 0044 B3F1806F 		cmp	r3, #67108864
 908 0048 13D0     		beq	.L43
 909 004a 3B68     		ldr	r3, [r7]
 910 004c B3F1A06F 		cmp	r3, #83886080
 911 0050 0FD0     		beq	.L43
 912 0052 3B68     		ldr	r3, [r7]
 913 0054 B3F1C06F 		cmp	r3, #100663296
 914 0058 0BD0     		beq	.L43
 915 005a 3B68     		ldr	r3, [r7]
 916 005c B3F1E06F 		cmp	r3, #117440512
 917 0060 07D0     		beq	.L43
 918 0062 40F20000 		movw	r0, #:lower16:.LC0
 919 0066 C0F20000 		movt	r0, #:upper16:.LC0
 920 006a 40F22521 		movw	r1, #549
 921 006e FFF7FEFF 		bl	assert_failed
 922              	.L43:
 550:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 551:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 923              		.loc 1 551 0 is_stmt 1
 924 0072 4FF46053 		mov	r3, #14336
 925 0076 C4F20203 		movt	r3, 16386
 926 007a 9B68     		ldr	r3, [r3, #8]
 927 007c FB60     		str	r3, [r7, #12]
 552:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 553:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
 554:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 928              		.loc 1 554 0
 929 007e FB68     		ldr	r3, [r7, #12]
 930 0080 23F0EC63 		bic	r3, r3, #123731968
 931 0084 FB60     		str	r3, [r7, #12]
 555:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 556:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO1 clock source and prescaler */
 557:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 932              		.loc 1 557 0
 933 0086 7A68     		ldr	r2, [r7, #4]
 934 0088 3B68     		ldr	r3, [r7]
 935 008a 1343     		orrs	r3, r3, r2
 936 008c FA68     		ldr	r2, [r7, #12]
 937 008e 1343     		orrs	r3, r3, r2
 938 0090 FB60     		str	r3, [r7, #12]
 558:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 559:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 560:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 939              		.loc 1 560 0
 940 0092 4FF46053 		mov	r3, #14336
 941 0096 C4F20203 		movt	r3, 16386
 942 009a FA68     		ldr	r2, [r7, #12]
 943 009c 9A60     		str	r2, [r3, #8]
 561:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 944              		.loc 1 561 0
 945 009e 1037     		adds	r7, r7, #16
 946 00a0 BD46     		mov	sp, r7
 947              		@ sp needed
 948 00a2 80BD     		pop	{r7, pc}
 949              		.cfi_endproc
 950              	.LFE122:
 952              		.section	.text.RCC_MCO2Config,"ax",%progbits
 953              		.align	2
 954              		.global	RCC_MCO2Config
 955              		.thumb
 956              		.thumb_func
 958              	RCC_MCO2Config:
 959              	.LFB123:
 562:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 563:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 564:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO2 pin(PC9).
 565:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PC9 should be configured in alternate function mode.
 566:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Source: specifies the clock source to output.
 567:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 568:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 569:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source
 570:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
 571:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
 572:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
 573:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 574:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
 575:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
 576:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
 577:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
 578:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
 579:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 580:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 581:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 582:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 960              		.loc 1 582 0
 961              		.cfi_startproc
 962              		@ args = 0, pretend = 0, frame = 16
 963              		@ frame_needed = 1, uses_anonymous_args = 0
 964 0000 80B5     		push	{r7, lr}
 965              	.LCFI38:
 966              		.cfi_def_cfa_offset 8
 967              		.cfi_offset 7, -8
 968              		.cfi_offset 14, -4
 969 0002 84B0     		sub	sp, sp, #16
 970              	.LCFI39:
 971              		.cfi_def_cfa_offset 24
 972 0004 00AF     		add	r7, sp, #0
 973              	.LCFI40:
 974              		.cfi_def_cfa_register 7
 975 0006 7860     		str	r0, [r7, #4]
 976 0008 3960     		str	r1, [r7]
 583:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 977              		.loc 1 583 0
 978 000a 0023     		movs	r3, #0
 979 000c FB60     		str	r3, [r7, #12]
 584:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 585:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 586:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
 980              		.loc 1 586 0
 981 000e 7B68     		ldr	r3, [r7, #4]
 982 0010 002B     		cmp	r3, #0
 983 0012 13D0     		beq	.L45
 984              		.loc 1 586 0 is_stmt 0 discriminator 1
 985 0014 7B68     		ldr	r3, [r7, #4]
 986 0016 B3F1804F 		cmp	r3, #1073741824
 987 001a 0FD0     		beq	.L45
 988 001c 7B68     		ldr	r3, [r7, #4]
 989 001e B3F1004F 		cmp	r3, #-2147483648
 990 0022 0BD0     		beq	.L45
 991 0024 7B68     		ldr	r3, [r7, #4]
 992 0026 B3F1404F 		cmp	r3, #-1073741824
 993 002a 07D0     		beq	.L45
 994 002c 40F20000 		movw	r0, #:lower16:.LC0
 995 0030 C0F20000 		movt	r0, #:upper16:.LC0
 996 0034 40F24A21 		movw	r1, #586
 997 0038 FFF7FEFF 		bl	assert_failed
 998              	.L45:
 587:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
 999              		.loc 1 587 0 is_stmt 1
 1000 003c 3B68     		ldr	r3, [r7]
 1001 003e 002B     		cmp	r3, #0
 1002 0040 17D0     		beq	.L46
 1003              		.loc 1 587 0 is_stmt 0 discriminator 1
 1004 0042 3B68     		ldr	r3, [r7]
 1005 0044 B3F1005F 		cmp	r3, #536870912
 1006 0048 13D0     		beq	.L46
 1007 004a 3B68     		ldr	r3, [r7]
 1008 004c B3F1205F 		cmp	r3, #671088640
 1009 0050 0FD0     		beq	.L46
 1010 0052 3B68     		ldr	r3, [r7]
 1011 0054 B3F1405F 		cmp	r3, #805306368
 1012 0058 0BD0     		beq	.L46
 1013 005a 3B68     		ldr	r3, [r7]
 1014 005c B3F1605F 		cmp	r3, #939524096
 1015 0060 07D0     		beq	.L46
 1016 0062 40F20000 		movw	r0, #:lower16:.LC0
 1017 0066 C0F20000 		movt	r0, #:upper16:.LC0
 1018 006a 40F24B21 		movw	r1, #587
 1019 006e FFF7FEFF 		bl	assert_failed
 1020              	.L46:
 588:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 589:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 1021              		.loc 1 589 0 is_stmt 1
 1022 0072 4FF46053 		mov	r3, #14336
 1023 0076 C4F20203 		movt	r3, 16386
 1024 007a 9B68     		ldr	r3, [r3, #8]
 1025 007c FB60     		str	r3, [r7, #12]
 590:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 591:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO2 and MCO2PRE[2:0] bits */
 592:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 1026              		.loc 1 592 0
 1027 007e FB68     		ldr	r3, [r7, #12]
 1028 0080 23F07843 		bic	r3, r3, #-134217728
 1029 0084 FB60     		str	r3, [r7, #12]
 593:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 594:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO2 clock source and prescaler */
 595:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 1030              		.loc 1 595 0
 1031 0086 7A68     		ldr	r2, [r7, #4]
 1032 0088 3B68     		ldr	r3, [r7]
 1033 008a 1343     		orrs	r3, r3, r2
 1034 008c FA68     		ldr	r2, [r7, #12]
 1035 008e 1343     		orrs	r3, r3, r2
 1036 0090 FB60     		str	r3, [r7, #12]
 596:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 597:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 598:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 1037              		.loc 1 598 0
 1038 0092 4FF46053 		mov	r3, #14336
 1039 0096 C4F20203 		movt	r3, 16386
 1040 009a FA68     		ldr	r2, [r7, #12]
 1041 009c 9A60     		str	r2, [r3, #8]
 599:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1042              		.loc 1 599 0
 1043 009e 1037     		adds	r7, r7, #16
 1044 00a0 BD46     		mov	sp, r7
 1045              		@ sp needed
 1046 00a2 80BD     		pop	{r7, pc}
 1047              		.cfi_endproc
 1048              	.LFE123:
 1050              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 1051              		.align	2
 1052              		.global	RCC_SYSCLKConfig
 1053              		.thumb
 1054              		.thumb_func
 1056              	RCC_SYSCLKConfig:
 1057              	.LFB124:
 600:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 601:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 602:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 603:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 604:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 605:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 606:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 607:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 608:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 609:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 610:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              System, AHB and APB busses clocks configuration functions
 611:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 612:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 613:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the System, AHB, APB1 and 
 614:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   APB2 busses clocks.
 615:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 616:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 617:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      HSE and PLL.
 618:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The AHB clock (HCLK) is derived from System clock through configurable prescaler
 619:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).
 620:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through 
 621:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      configurable prescalers and used to clock the peripherals mapped on these busses.
 622:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
 623:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 624:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @note All the peripheral clocks are derived from the System clock (SYSCLK) except:
 625:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 626:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           from an external clock mapped on the I2S_CKIN pin. 
 627:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           You have to use RCC_I2SCLKConfig() function to configure this clock. 
 628:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 629:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
 630:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           functions to configure this clock. 
 631:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 632:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to work correctly, while the SDIO require a frequency equal or lower than
 633:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to 48. This clock is derived of the main PLL through PLLQ divider.
 634:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - IWDG clock which is always the LSI clock.
 635:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        
 636:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.
 637:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      Depending on the device voltage range, the maximum frequency should be 
 638:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      adapted accordingly:
 639:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+     
 640:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 641:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|     
 642:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 643:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 644:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|           
 645:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
 646:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 647:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  | 
 648:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 649:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
 650:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 651:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
 652:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 653:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|72 < HCLK <= 90  |64 < HCLK <= 80  |
 654:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 655:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|120< HCLK <= 168|120< HCLK <= 144|90 < HCLK <= 108 |80 < HCLK <= 96  | 
 656:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 657:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|108 < HCLK <= 120|96 < HCLK <= 112 | 
 658:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 659:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |120 < HCLK <= 138|112 < HCLK <= 120| 
 660:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+    
 661:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****    @note When VOS bit (in PWR_CR register) is reset to '0, the maximum value of HCLK is 144 MHz.
 662:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.
 663:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 664:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 665:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 666:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 667:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 668:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 669:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 670:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 671:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 672:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 673:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 674:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 675:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked). 
 676:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 677:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         occur when the clock source will be ready. 
 678:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         You can use RCC_GetSYSCLKSource() function to know which clock is
 679:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         currently used as system clock source. 
 680:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 681:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 682:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source
 683:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
 684:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
 685:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 686:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 687:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 688:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1058              		.loc 1 688 0
 1059              		.cfi_startproc
 1060              		@ args = 0, pretend = 0, frame = 16
 1061              		@ frame_needed = 1, uses_anonymous_args = 0
 1062 0000 80B5     		push	{r7, lr}
 1063              	.LCFI41:
 1064              		.cfi_def_cfa_offset 8
 1065              		.cfi_offset 7, -8
 1066              		.cfi_offset 14, -4
 1067 0002 84B0     		sub	sp, sp, #16
 1068              	.LCFI42:
 1069              		.cfi_def_cfa_offset 24
 1070 0004 00AF     		add	r7, sp, #0
 1071              	.LCFI43:
 1072              		.cfi_def_cfa_register 7
 1073 0006 7860     		str	r0, [r7, #4]
 689:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1074              		.loc 1 689 0
 1075 0008 0023     		movs	r3, #0
 1076 000a FB60     		str	r3, [r7, #12]
 690:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 691:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 692:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 1077              		.loc 1 692 0
 1078 000c 7B68     		ldr	r3, [r7, #4]
 1079 000e 002B     		cmp	r3, #0
 1080 0010 0DD0     		beq	.L48
 1081              		.loc 1 692 0 is_stmt 0 discriminator 1
 1082 0012 7B68     		ldr	r3, [r7, #4]
 1083 0014 012B     		cmp	r3, #1
 1084 0016 0AD0     		beq	.L48
 1085 0018 7B68     		ldr	r3, [r7, #4]
 1086 001a 022B     		cmp	r3, #2
 1087 001c 07D0     		beq	.L48
 1088 001e 40F20000 		movw	r0, #:lower16:.LC0
 1089 0022 C0F20000 		movt	r0, #:upper16:.LC0
 1090 0026 4FF42D71 		mov	r1, #692
 1091 002a FFF7FEFF 		bl	assert_failed
 1092              	.L48:
 693:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 694:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 1093              		.loc 1 694 0 is_stmt 1
 1094 002e 4FF46053 		mov	r3, #14336
 1095 0032 C4F20203 		movt	r3, 16386
 1096 0036 9B68     		ldr	r3, [r3, #8]
 1097 0038 FB60     		str	r3, [r7, #12]
 695:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 696:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear SW[1:0] bits */
 697:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 1098              		.loc 1 697 0
 1099 003a FB68     		ldr	r3, [r7, #12]
 1100 003c 23F00303 		bic	r3, r3, #3
 1101 0040 FB60     		str	r3, [r7, #12]
 698:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 699:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 700:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 1102              		.loc 1 700 0
 1103 0042 FA68     		ldr	r2, [r7, #12]
 1104 0044 7B68     		ldr	r3, [r7, #4]
 1105 0046 1343     		orrs	r3, r3, r2
 1106 0048 FB60     		str	r3, [r7, #12]
 701:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 702:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 703:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 1107              		.loc 1 703 0
 1108 004a 4FF46053 		mov	r3, #14336
 1109 004e C4F20203 		movt	r3, 16386
 1110 0052 FA68     		ldr	r2, [r7, #12]
 1111 0054 9A60     		str	r2, [r3, #8]
 704:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1112              		.loc 1 704 0
 1113 0056 1037     		adds	r7, r7, #16
 1114 0058 BD46     		mov	sp, r7
 1115              		@ sp needed
 1116 005a 80BD     		pop	{r7, pc}
 1117              		.cfi_endproc
 1118              	.LFE124:
 1120              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 1121              		.align	2
 1122              		.global	RCC_GetSYSCLKSource
 1123              		.thumb
 1124              		.thumb_func
 1126              	RCC_GetSYSCLKSource:
 1127              	.LFB125:
 705:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 706:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 707:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
 708:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 709:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one
 710:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the following:
 711:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x00: HSI used as system clock
 712:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x04: HSE used as system clock
 713:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x08: PLL used as system clock
 714:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 715:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 716:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1128              		.loc 1 716 0
 1129              		.cfi_startproc
 1130              		@ args = 0, pretend = 0, frame = 0
 1131              		@ frame_needed = 1, uses_anonymous_args = 0
 1132              		@ link register save eliminated.
 1133 0000 80B4     		push	{r7}
 1134              	.LCFI44:
 1135              		.cfi_def_cfa_offset 4
 1136              		.cfi_offset 7, -4
 1137 0002 00AF     		add	r7, sp, #0
 1138              	.LCFI45:
 1139              		.cfi_def_cfa_register 7
 717:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 1140              		.loc 1 717 0
 1141 0004 4FF46053 		mov	r3, #14336
 1142 0008 C4F20203 		movt	r3, 16386
 1143 000c 9B68     		ldr	r3, [r3, #8]
 1144 000e DBB2     		uxtb	r3, r3
 1145 0010 03F00C03 		and	r3, r3, #12
 1146 0014 DBB2     		uxtb	r3, r3
 718:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1147              		.loc 1 718 0
 1148 0016 1846     		mov	r0, r3
 1149 0018 BD46     		mov	sp, r7
 1150              		@ sp needed
 1151 001a 5DF8047B 		ldr	r7, [sp], #4
 1152 001e 7047     		bx	lr
 1153              		.cfi_endproc
 1154              	.LFE125:
 1156              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 1157              		.align	2
 1158              		.global	RCC_HCLKConfig
 1159              		.thumb
 1160              		.thumb_func
 1162              	RCC_HCLKConfig:
 1163              	.LFB126:
 719:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 720:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 721:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 722:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 723:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         these bits to ensure that HCLK not exceed the maximum allowed frequency
 724:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (for more details refer to section above
 725:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           "CPU, AHB and APB busses clocks configuration functions")
 726:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 727:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the system clock (SYSCLK).
 728:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 729:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 730:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 731:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 732:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 733:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 734:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 735:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 736:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 737:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 738:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 739:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 740:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 741:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1164              		.loc 1 741 0
 1165              		.cfi_startproc
 1166              		@ args = 0, pretend = 0, frame = 16
 1167              		@ frame_needed = 1, uses_anonymous_args = 0
 1168 0000 80B5     		push	{r7, lr}
 1169              	.LCFI46:
 1170              		.cfi_def_cfa_offset 8
 1171              		.cfi_offset 7, -8
 1172              		.cfi_offset 14, -4
 1173 0002 84B0     		sub	sp, sp, #16
 1174              	.LCFI47:
 1175              		.cfi_def_cfa_offset 24
 1176 0004 00AF     		add	r7, sp, #0
 1177              	.LCFI48:
 1178              		.cfi_def_cfa_register 7
 1179 0006 7860     		str	r0, [r7, #4]
 742:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1180              		.loc 1 742 0
 1181 0008 0023     		movs	r3, #0
 1182 000a FB60     		str	r3, [r7, #12]
 743:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 744:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 745:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 1183              		.loc 1 745 0
 1184 000c 7B68     		ldr	r3, [r7, #4]
 1185 000e 002B     		cmp	r3, #0
 1186 0010 1FD0     		beq	.L52
 1187              		.loc 1 745 0 is_stmt 0 discriminator 1
 1188 0012 7B68     		ldr	r3, [r7, #4]
 1189 0014 802B     		cmp	r3, #128
 1190 0016 1CD0     		beq	.L52
 1191 0018 7B68     		ldr	r3, [r7, #4]
 1192 001a 902B     		cmp	r3, #144
 1193 001c 19D0     		beq	.L52
 1194 001e 7B68     		ldr	r3, [r7, #4]
 1195 0020 A02B     		cmp	r3, #160
 1196 0022 16D0     		beq	.L52
 1197 0024 7B68     		ldr	r3, [r7, #4]
 1198 0026 B02B     		cmp	r3, #176
 1199 0028 13D0     		beq	.L52
 1200 002a 7B68     		ldr	r3, [r7, #4]
 1201 002c C02B     		cmp	r3, #192
 1202 002e 10D0     		beq	.L52
 1203 0030 7B68     		ldr	r3, [r7, #4]
 1204 0032 D02B     		cmp	r3, #208
 1205 0034 0DD0     		beq	.L52
 1206 0036 7B68     		ldr	r3, [r7, #4]
 1207 0038 E02B     		cmp	r3, #224
 1208 003a 0AD0     		beq	.L52
 1209 003c 7B68     		ldr	r3, [r7, #4]
 1210 003e F02B     		cmp	r3, #240
 1211 0040 07D0     		beq	.L52
 1212 0042 40F20000 		movw	r0, #:lower16:.LC0
 1213 0046 C0F20000 		movt	r0, #:upper16:.LC0
 1214 004a 40F2E921 		movw	r1, #745
 1215 004e FFF7FEFF 		bl	assert_failed
 1216              	.L52:
 746:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 747:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 1217              		.loc 1 747 0 is_stmt 1
 1218 0052 4FF46053 		mov	r3, #14336
 1219 0056 C4F20203 		movt	r3, 16386
 1220 005a 9B68     		ldr	r3, [r3, #8]
 1221 005c FB60     		str	r3, [r7, #12]
 748:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 749:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HPRE[3:0] bits */
 750:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 1222              		.loc 1 750 0
 1223 005e FB68     		ldr	r3, [r7, #12]
 1224 0060 23F0F003 		bic	r3, r3, #240
 1225 0064 FB60     		str	r3, [r7, #12]
 751:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 752:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 753:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 1226              		.loc 1 753 0
 1227 0066 FA68     		ldr	r2, [r7, #12]
 1228 0068 7B68     		ldr	r3, [r7, #4]
 1229 006a 1343     		orrs	r3, r3, r2
 1230 006c FB60     		str	r3, [r7, #12]
 754:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 755:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 756:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 1231              		.loc 1 756 0
 1232 006e 4FF46053 		mov	r3, #14336
 1233 0072 C4F20203 		movt	r3, 16386
 1234 0076 FA68     		ldr	r2, [r7, #12]
 1235 0078 9A60     		str	r2, [r3, #8]
 757:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1236              		.loc 1 757 0
 1237 007a 1037     		adds	r7, r7, #16
 1238 007c BD46     		mov	sp, r7
 1239              		@ sp needed
 1240 007e 80BD     		pop	{r7, pc}
 1241              		.cfi_endproc
 1242              	.LFE126:
 1244              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 1245              		.align	2
 1246              		.global	RCC_PCLK1Config
 1247              		.thumb
 1248              		.thumb_func
 1250              	RCC_PCLK1Config:
 1251              	.LFB127:
 758:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 759:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 760:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 761:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 762:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 763:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 764:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 765:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
 766:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
 767:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
 768:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
 769:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 770:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 771:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 772:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 773:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1252              		.loc 1 773 0
 1253              		.cfi_startproc
 1254              		@ args = 0, pretend = 0, frame = 16
 1255              		@ frame_needed = 1, uses_anonymous_args = 0
 1256 0000 80B5     		push	{r7, lr}
 1257              	.LCFI49:
 1258              		.cfi_def_cfa_offset 8
 1259              		.cfi_offset 7, -8
 1260              		.cfi_offset 14, -4
 1261 0002 84B0     		sub	sp, sp, #16
 1262              	.LCFI50:
 1263              		.cfi_def_cfa_offset 24
 1264 0004 00AF     		add	r7, sp, #0
 1265              	.LCFI51:
 1266              		.cfi_def_cfa_register 7
 1267 0006 7860     		str	r0, [r7, #4]
 774:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1268              		.loc 1 774 0
 1269 0008 0023     		movs	r3, #0
 1270 000a FB60     		str	r3, [r7, #12]
 775:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 776:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 777:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 1271              		.loc 1 777 0
 1272 000c 7B68     		ldr	r3, [r7, #4]
 1273 000e 002B     		cmp	r3, #0
 1274 0010 17D0     		beq	.L54
 1275              		.loc 1 777 0 is_stmt 0 discriminator 1
 1276 0012 7B68     		ldr	r3, [r7, #4]
 1277 0014 B3F5805F 		cmp	r3, #4096
 1278 0018 13D0     		beq	.L54
 1279 001a 7B68     		ldr	r3, [r7, #4]
 1280 001c B3F5A05F 		cmp	r3, #5120
 1281 0020 0FD0     		beq	.L54
 1282 0022 7B68     		ldr	r3, [r7, #4]
 1283 0024 B3F5C05F 		cmp	r3, #6144
 1284 0028 0BD0     		beq	.L54
 1285 002a 7B68     		ldr	r3, [r7, #4]
 1286 002c B3F5E05F 		cmp	r3, #7168
 1287 0030 07D0     		beq	.L54
 1288 0032 40F20000 		movw	r0, #:lower16:.LC0
 1289 0036 C0F20000 		movt	r0, #:upper16:.LC0
 1290 003a 40F20931 		movw	r1, #777
 1291 003e FFF7FEFF 		bl	assert_failed
 1292              	.L54:
 778:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 779:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 1293              		.loc 1 779 0 is_stmt 1
 1294 0042 4FF46053 		mov	r3, #14336
 1295 0046 C4F20203 		movt	r3, 16386
 1296 004a 9B68     		ldr	r3, [r3, #8]
 1297 004c FB60     		str	r3, [r7, #12]
 780:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 781:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE1[2:0] bits */
 782:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 1298              		.loc 1 782 0
 1299 004e FB68     		ldr	r3, [r7, #12]
 1300 0050 23F4E053 		bic	r3, r3, #7168
 1301 0054 FB60     		str	r3, [r7, #12]
 783:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 784:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 785:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 1302              		.loc 1 785 0
 1303 0056 FA68     		ldr	r2, [r7, #12]
 1304 0058 7B68     		ldr	r3, [r7, #4]
 1305 005a 1343     		orrs	r3, r3, r2
 1306 005c FB60     		str	r3, [r7, #12]
 786:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 787:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 788:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 1307              		.loc 1 788 0
 1308 005e 4FF46053 		mov	r3, #14336
 1309 0062 C4F20203 		movt	r3, 16386
 1310 0066 FA68     		ldr	r2, [r7, #12]
 1311 0068 9A60     		str	r2, [r3, #8]
 789:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1312              		.loc 1 789 0
 1313 006a 1037     		adds	r7, r7, #16
 1314 006c BD46     		mov	sp, r7
 1315              		@ sp needed
 1316 006e 80BD     		pop	{r7, pc}
 1317              		.cfi_endproc
 1318              	.LFE127:
 1320              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 1321              		.align	2
 1322              		.global	RCC_PCLK2Config
 1323              		.thumb
 1324              		.thumb_func
 1326              	RCC_PCLK2Config:
 1327              	.LFB128:
 790:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 791:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 792:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 793:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 794:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 795:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 796:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
 797:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
 798:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
 799:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
 800:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 801:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 802:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 803:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 804:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1328              		.loc 1 804 0
 1329              		.cfi_startproc
 1330              		@ args = 0, pretend = 0, frame = 16
 1331              		@ frame_needed = 1, uses_anonymous_args = 0
 1332 0000 80B5     		push	{r7, lr}
 1333              	.LCFI52:
 1334              		.cfi_def_cfa_offset 8
 1335              		.cfi_offset 7, -8
 1336              		.cfi_offset 14, -4
 1337 0002 84B0     		sub	sp, sp, #16
 1338              	.LCFI53:
 1339              		.cfi_def_cfa_offset 24
 1340 0004 00AF     		add	r7, sp, #0
 1341              	.LCFI54:
 1342              		.cfi_def_cfa_register 7
 1343 0006 7860     		str	r0, [r7, #4]
 805:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1344              		.loc 1 805 0
 1345 0008 0023     		movs	r3, #0
 1346 000a FB60     		str	r3, [r7, #12]
 806:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 807:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 808:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 1347              		.loc 1 808 0
 1348 000c 7B68     		ldr	r3, [r7, #4]
 1349 000e 002B     		cmp	r3, #0
 1350 0010 17D0     		beq	.L56
 1351              		.loc 1 808 0 is_stmt 0 discriminator 1
 1352 0012 7B68     		ldr	r3, [r7, #4]
 1353 0014 B3F5805F 		cmp	r3, #4096
 1354 0018 13D0     		beq	.L56
 1355 001a 7B68     		ldr	r3, [r7, #4]
 1356 001c B3F5A05F 		cmp	r3, #5120
 1357 0020 0FD0     		beq	.L56
 1358 0022 7B68     		ldr	r3, [r7, #4]
 1359 0024 B3F5C05F 		cmp	r3, #6144
 1360 0028 0BD0     		beq	.L56
 1361 002a 7B68     		ldr	r3, [r7, #4]
 1362 002c B3F5E05F 		cmp	r3, #7168
 1363 0030 07D0     		beq	.L56
 1364 0032 40F20000 		movw	r0, #:lower16:.LC0
 1365 0036 C0F20000 		movt	r0, #:upper16:.LC0
 1366 003a 4FF44A71 		mov	r1, #808
 1367 003e FFF7FEFF 		bl	assert_failed
 1368              	.L56:
 809:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 810:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 1369              		.loc 1 810 0 is_stmt 1
 1370 0042 4FF46053 		mov	r3, #14336
 1371 0046 C4F20203 		movt	r3, 16386
 1372 004a 9B68     		ldr	r3, [r3, #8]
 1373 004c FB60     		str	r3, [r7, #12]
 811:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 812:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE2[2:0] bits */
 813:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 1374              		.loc 1 813 0
 1375 004e FB68     		ldr	r3, [r7, #12]
 1376 0050 23F46043 		bic	r3, r3, #57344
 1377 0054 FB60     		str	r3, [r7, #12]
 814:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 815:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 816:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 1378              		.loc 1 816 0
 1379 0056 7B68     		ldr	r3, [r7, #4]
 1380 0058 DB00     		lsls	r3, r3, #3
 1381 005a FA68     		ldr	r2, [r7, #12]
 1382 005c 1343     		orrs	r3, r3, r2
 1383 005e FB60     		str	r3, [r7, #12]
 817:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 818:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 819:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 1384              		.loc 1 819 0
 1385 0060 4FF46053 		mov	r3, #14336
 1386 0064 C4F20203 		movt	r3, 16386
 1387 0068 FA68     		ldr	r2, [r7, #12]
 1388 006a 9A60     		str	r2, [r3, #8]
 820:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1389              		.loc 1 820 0
 1390 006c 1037     		adds	r7, r7, #16
 1391 006e BD46     		mov	sp, r7
 1392              		@ sp needed
 1393 0070 80BD     		pop	{r7, pc}
 1394              		.cfi_endproc
 1395              	.LFE128:
 1397 0072 00BF     		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 1398              		.align	2
 1399              		.global	RCC_GetClocksFreq
 1400              		.thumb
 1401              		.thumb_func
 1403              	RCC_GetClocksFreq:
 1404              	.LFB129:
 821:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 822:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 823:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
 824:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PCLK1 and PCLK2.       
 825:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 826:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 827:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 828:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         constant and the selected clock source:
 829:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 830:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 831:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
 832:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
 833:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 834:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 835:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               in voltage and temperature.
 836:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 837:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 838:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 839:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                have wrong result.
 840:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                
 841:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 842:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         value for HSE crystal.
 843:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 844:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 845:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          the clocks frequencies.
 846:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *     
 847:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used by the user application to compute the 
 848:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 849:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
 850:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         must be called to update the structure's field. Otherwise, any
 851:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         configuration based on this function will be incorrect.
 852:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 853:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 854:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 855:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 856:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1405              		.loc 1 856 0
 1406              		.cfi_startproc
 1407              		@ args = 0, pretend = 0, frame = 32
 1408              		@ frame_needed = 1, uses_anonymous_args = 0
 1409              		@ link register save eliminated.
 1410 0000 80B4     		push	{r7}
 1411              	.LCFI55:
 1412              		.cfi_def_cfa_offset 4
 1413              		.cfi_offset 7, -4
 1414 0002 89B0     		sub	sp, sp, #36
 1415              	.LCFI56:
 1416              		.cfi_def_cfa_offset 40
 1417 0004 00AF     		add	r7, sp, #0
 1418              	.LCFI57:
 1419              		.cfi_def_cfa_register 7
 1420 0006 7860     		str	r0, [r7, #4]
 857:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 1421              		.loc 1 857 0
 1422 0008 0023     		movs	r3, #0
 1423 000a BB61     		str	r3, [r7, #24]
 1424 000c 0023     		movs	r3, #0
 1425 000e 7B61     		str	r3, [r7, #20]
 1426 0010 0023     		movs	r3, #0
 1427 0012 FB61     		str	r3, [r7, #28]
 1428 0014 0223     		movs	r3, #2
 1429 0016 3B61     		str	r3, [r7, #16]
 1430 0018 0023     		movs	r3, #0
 1431 001a FB60     		str	r3, [r7, #12]
 1432 001c 0223     		movs	r3, #2
 1433 001e BB60     		str	r3, [r7, #8]
 858:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 859:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 860:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 1434              		.loc 1 860 0
 1435 0020 4FF46053 		mov	r3, #14336
 1436 0024 C4F20203 		movt	r3, 16386
 1437 0028 9B68     		ldr	r3, [r3, #8]
 1438 002a 03F00C03 		and	r3, r3, #12
 1439 002e BB61     		str	r3, [r7, #24]
 861:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 862:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (tmp)
 1440              		.loc 1 862 0
 1441 0030 BB69     		ldr	r3, [r7, #24]
 1442 0032 042B     		cmp	r3, #4
 1443 0034 0AD0     		beq	.L59
 1444 0036 082B     		cmp	r3, #8
 1445 0038 0FD0     		beq	.L60
 1446 003a 002B     		cmp	r3, #0
 1447 003c 5AD1     		bne	.L65
 863:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 864:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x00:  /* HSI used as system clock source */
 865:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1448              		.loc 1 865 0
 1449 003e 7A68     		ldr	r2, [r7, #4]
 1450 0040 4FF41053 		mov	r3, #9216
 1451 0044 C0F2F403 		movt	r3, 244
 1452 0048 1360     		str	r3, [r2]
 866:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1453              		.loc 1 866 0
 1454 004a 5AE0     		b	.L62
 1455              	.L59:
 867:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x04:  /* HSE used as system clock  source */
 868:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 1456              		.loc 1 868 0
 1457 004c 7A68     		ldr	r2, [r7, #4]
 1458 004e 47F64003 		movw	r3, #30784
 1459 0052 C0F27D13 		movt	r3, 381
 1460 0056 1360     		str	r3, [r2]
 869:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1461              		.loc 1 869 0
 1462 0058 53E0     		b	.L62
 1463              	.L60:
 870:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x08:  /* PLL used as system clock  source */
 871:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 872:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 873:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          SYSCLK = PLL_VCO / PLLP
 874:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          */    
 875:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 1464              		.loc 1 875 0
 1465 005a 4FF46053 		mov	r3, #14336
 1466 005e C4F20203 		movt	r3, 16386
 1467 0062 5B68     		ldr	r3, [r3, #4]
 1468 0064 03F48003 		and	r3, r3, #4194304
 1469 0068 9B0D     		lsrs	r3, r3, #22
 1470 006a FB60     		str	r3, [r7, #12]
 876:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1471              		.loc 1 876 0
 1472 006c 4FF46053 		mov	r3, #14336
 1473 0070 C4F20203 		movt	r3, 16386
 1474 0074 5B68     		ldr	r3, [r3, #4]
 1475 0076 03F03F03 		and	r3, r3, #63
 1476 007a BB60     		str	r3, [r7, #8]
 877:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       
 878:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       if (pllsource != 0)
 1477              		.loc 1 878 0
 1478 007c FB68     		ldr	r3, [r7, #12]
 1479 007e 002B     		cmp	r3, #0
 1480 0080 13D0     		beq	.L63
 879:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 880:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSE used as PLL clock source */
 881:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 1481              		.loc 1 881 0
 1482 0082 47F64003 		movw	r3, #30784
 1483 0086 C0F27D13 		movt	r3, 381
 1484 008a BA68     		ldr	r2, [r7, #8]
 1485 008c B3FBF2F2 		udiv	r2, r3, r2
 1486 0090 4FF46053 		mov	r3, #14336
 1487 0094 C4F20203 		movt	r3, 16386
 1488 0098 5968     		ldr	r1, [r3, #4]
 1489 009a 47F6C073 		movw	r3, #32704
 1490 009e 0B40     		ands	r3, r3, r1
 1491 00a0 9B09     		lsrs	r3, r3, #6
 1492 00a2 03FB02F3 		mul	r3, r3, r2
 1493 00a6 FB61     		str	r3, [r7, #28]
 1494 00a8 12E0     		b	.L64
 1495              	.L63:
 882:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 883:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       else
 884:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 885:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSI used as PLL clock source */
 886:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 1496              		.loc 1 886 0
 1497 00aa 4FF41053 		mov	r3, #9216
 1498 00ae C0F2F403 		movt	r3, 244
 1499 00b2 BA68     		ldr	r2, [r7, #8]
 1500 00b4 B3FBF2F2 		udiv	r2, r3, r2
 1501 00b8 4FF46053 		mov	r3, #14336
 1502 00bc C4F20203 		movt	r3, 16386
 1503 00c0 5968     		ldr	r1, [r3, #4]
 1504 00c2 47F6C073 		movw	r3, #32704
 1505 00c6 0B40     		ands	r3, r3, r1
 1506 00c8 9B09     		lsrs	r3, r3, #6
 1507 00ca 03FB02F3 		mul	r3, r3, r2
 1508 00ce FB61     		str	r3, [r7, #28]
 1509              	.L64:
 887:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 888:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 889:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 1510              		.loc 1 889 0
 1511 00d0 4FF46053 		mov	r3, #14336
 1512 00d4 C4F20203 		movt	r3, 16386
 1513 00d8 5B68     		ldr	r3, [r3, #4]
 1514 00da 03F44033 		and	r3, r3, #196608
 1515 00de 1B0C     		lsrs	r3, r3, #16
 1516 00e0 0133     		adds	r3, r3, #1
 1517 00e2 5B00     		lsls	r3, r3, #1
 1518 00e4 3B61     		str	r3, [r7, #16]
 890:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 1519              		.loc 1 890 0
 1520 00e6 FA69     		ldr	r2, [r7, #28]
 1521 00e8 3B69     		ldr	r3, [r7, #16]
 1522 00ea B2FBF3F2 		udiv	r2, r2, r3
 1523 00ee 7B68     		ldr	r3, [r7, #4]
 1524 00f0 1A60     		str	r2, [r3]
 891:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1525              		.loc 1 891 0
 1526 00f2 06E0     		b	.L62
 1527              	.L65:
 892:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 893:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1528              		.loc 1 893 0
 1529 00f4 7A68     		ldr	r2, [r7, #4]
 1530 00f6 4FF41053 		mov	r3, #9216
 1531 00fa C0F2F403 		movt	r3, 244
 1532 00fe 1360     		str	r3, [r2]
 894:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1533              		.loc 1 894 0
 1534 0100 00BF     		nop
 1535              	.L62:
 895:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 896:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
 897:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 898:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get HCLK prescaler */
 899:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 1536              		.loc 1 899 0
 1537 0102 4FF46053 		mov	r3, #14336
 1538 0106 C4F20203 		movt	r3, 16386
 1539 010a 9B68     		ldr	r3, [r3, #8]
 1540 010c 03F0F003 		and	r3, r3, #240
 1541 0110 BB61     		str	r3, [r7, #24]
 900:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 1542              		.loc 1 900 0
 1543 0112 BB69     		ldr	r3, [r7, #24]
 1544 0114 1B09     		lsrs	r3, r3, #4
 1545 0116 BB61     		str	r3, [r7, #24]
 901:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1546              		.loc 1 901 0
 1547 0118 40F20003 		movw	r3, #:lower16:APBAHBPrescTable
 1548 011c C0F20003 		movt	r3, #:upper16:APBAHBPrescTable
 1549 0120 BA69     		ldr	r2, [r7, #24]
 1550 0122 1344     		add	r3, r3, r2
 1551 0124 1B78     		ldrb	r3, [r3]
 1552 0126 DBB2     		uxtb	r3, r3
 1553 0128 7B61     		str	r3, [r7, #20]
 902:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* HCLK clock frequency */
 903:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 1554              		.loc 1 903 0
 1555 012a 7B68     		ldr	r3, [r7, #4]
 1556 012c 1A68     		ldr	r2, [r3]
 1557 012e 7B69     		ldr	r3, [r7, #20]
 1558 0130 DA40     		lsrs	r2, r2, r3
 1559 0132 7B68     		ldr	r3, [r7, #4]
 1560 0134 5A60     		str	r2, [r3, #4]
 904:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 905:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
 906:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 1561              		.loc 1 906 0
 1562 0136 4FF46053 		mov	r3, #14336
 1563 013a C4F20203 		movt	r3, 16386
 1564 013e 9B68     		ldr	r3, [r3, #8]
 1565 0140 03F4E053 		and	r3, r3, #7168
 1566 0144 BB61     		str	r3, [r7, #24]
 907:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 1567              		.loc 1 907 0
 1568 0146 BB69     		ldr	r3, [r7, #24]
 1569 0148 9B0A     		lsrs	r3, r3, #10
 1570 014a BB61     		str	r3, [r7, #24]
 908:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1571              		.loc 1 908 0
 1572 014c 40F20003 		movw	r3, #:lower16:APBAHBPrescTable
 1573 0150 C0F20003 		movt	r3, #:upper16:APBAHBPrescTable
 1574 0154 BA69     		ldr	r2, [r7, #24]
 1575 0156 1344     		add	r3, r3, r2
 1576 0158 1B78     		ldrb	r3, [r3]
 1577 015a DBB2     		uxtb	r3, r3
 1578 015c 7B61     		str	r3, [r7, #20]
 909:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK1 clock frequency */
 910:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1579              		.loc 1 910 0
 1580 015e 7B68     		ldr	r3, [r7, #4]
 1581 0160 5A68     		ldr	r2, [r3, #4]
 1582 0162 7B69     		ldr	r3, [r7, #20]
 1583 0164 DA40     		lsrs	r2, r2, r3
 1584 0166 7B68     		ldr	r3, [r7, #4]
 1585 0168 9A60     		str	r2, [r3, #8]
 911:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 912:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
 913:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 1586              		.loc 1 913 0
 1587 016a 4FF46053 		mov	r3, #14336
 1588 016e C4F20203 		movt	r3, 16386
 1589 0172 9B68     		ldr	r3, [r3, #8]
 1590 0174 03F46043 		and	r3, r3, #57344
 1591 0178 BB61     		str	r3, [r7, #24]
 914:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 1592              		.loc 1 914 0
 1593 017a BB69     		ldr	r3, [r7, #24]
 1594 017c 5B0B     		lsrs	r3, r3, #13
 1595 017e BB61     		str	r3, [r7, #24]
 915:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1596              		.loc 1 915 0
 1597 0180 40F20003 		movw	r3, #:lower16:APBAHBPrescTable
 1598 0184 C0F20003 		movt	r3, #:upper16:APBAHBPrescTable
 1599 0188 BA69     		ldr	r2, [r7, #24]
 1600 018a 1344     		add	r3, r3, r2
 1601 018c 1B78     		ldrb	r3, [r3]
 1602 018e DBB2     		uxtb	r3, r3
 1603 0190 7B61     		str	r3, [r7, #20]
 916:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK2 clock frequency */
 917:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1604              		.loc 1 917 0
 1605 0192 7B68     		ldr	r3, [r7, #4]
 1606 0194 5A68     		ldr	r2, [r3, #4]
 1607 0196 7B69     		ldr	r3, [r7, #20]
 1608 0198 DA40     		lsrs	r2, r2, r3
 1609 019a 7B68     		ldr	r3, [r7, #4]
 1610 019c DA60     		str	r2, [r3, #12]
 918:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1611              		.loc 1 918 0
 1612 019e 2437     		adds	r7, r7, #36
 1613 01a0 BD46     		mov	sp, r7
 1614              		@ sp needed
 1615 01a2 5DF8047B 		ldr	r7, [sp], #4
 1616 01a6 7047     		bx	lr
 1617              		.cfi_endproc
 1618              	.LFE129:
 1620              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 1621              		.align	2
 1622              		.global	RCC_RTCCLKConfig
 1623              		.thumb
 1624              		.thumb_func
 1626              	RCC_RTCCLKConfig:
 1627              	.LFB130:
 919:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 920:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 921:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 922:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 923:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 924:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
 925:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
 926:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 927:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 928:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 929:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Peripheral clocks configuration functions
 930:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 931:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 932:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the Peripheral clocks. 
 933:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 934:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
 935:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 936:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. After restart from Reset or wakeup from STANDBY, all peripherals are off
 937:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      except internal SRAM, Flash and JTAG. Before to start using a peripheral you
 938:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
 939:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
 940:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 941:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. To reset the peripherals configuration (to the default state after device reset)
 942:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
 943:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphResetCmd() functions.
 944:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 945:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. To further reduce power consumption in SLEEP mode the peripheral clocks can
 946:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      be disabled prior to executing the WFI or WFE instructions. You can do this
 947:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
 948:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphClockLPModeCmd() functions.  
 949:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 950:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 951:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 952:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 953:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 954:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 955:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 956:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the RTC clock configuration bits are in the Backup domain and write
 957:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access is denied to this domain after reset, you have to enable write
 958:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
 959:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the RTC clock source (to be done once after reset).    
 960:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Once the RTC clock is configured it can't be changed unless the  
 961:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Backup domain is reset using RCC_BackupResetCmd() function, or by
 962:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         a Power On Reset (POR).
 963:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 964:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 965:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 966:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 967:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 968:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
 969:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                            as RTC clock, where x:[2,31]
 970:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 971:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
 972:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         work in STOP and STANDBY modes, and can be used as wakeup source.
 973:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         However, when the HSE clock is used as RTC clock source, the RTC
 974:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         cannot be used in STOP and STANDBY modes.    
 975:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
 976:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RTC clock source).
 977:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 978:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 979:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 980:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 981:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1628              		.loc 1 981 0
 1629              		.cfi_startproc
 1630              		@ args = 0, pretend = 0, frame = 16
 1631              		@ frame_needed = 1, uses_anonymous_args = 0
 1632 0000 80B5     		push	{r7, lr}
 1633              	.LCFI58:
 1634              		.cfi_def_cfa_offset 8
 1635              		.cfi_offset 7, -8
 1636              		.cfi_offset 14, -4
 1637 0002 84B0     		sub	sp, sp, #16
 1638              	.LCFI59:
 1639              		.cfi_def_cfa_offset 24
 1640 0004 00AF     		add	r7, sp, #0
 1641              	.LCFI60:
 1642              		.cfi_def_cfa_register 7
 1643 0006 7860     		str	r0, [r7, #4]
 982:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1644              		.loc 1 982 0
 1645 0008 0023     		movs	r3, #0
 1646 000a FB60     		str	r3, [r7, #12]
 983:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 984:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 985:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 1647              		.loc 1 985 0
 1648 000c 7B68     		ldr	r3, [r7, #4]
 1649 000e B3F5807F 		cmp	r3, #256
 1650 0012 00F0EB80 		beq	.L67
 1651              		.loc 1 985 0 is_stmt 0 discriminator 1
 1652 0016 7B68     		ldr	r3, [r7, #4]
 1653 0018 B3F5007F 		cmp	r3, #512
 1654 001c 00F0E680 		beq	.L67
 1655 0020 7A68     		ldr	r2, [r7, #4]
 1656 0022 4FF44073 		mov	r3, #768
 1657 0026 C0F20203 		movt	r3, 2
 1658 002a 9A42     		cmp	r2, r3
 1659 002c 00F0DE80 		beq	.L67
 1660 0030 7A68     		ldr	r2, [r7, #4]
 1661 0032 4FF44073 		mov	r3, #768
 1662 0036 C0F20303 		movt	r3, 3
 1663 003a 9A42     		cmp	r2, r3
 1664 003c 00F0D680 		beq	.L67
 1665 0040 7A68     		ldr	r2, [r7, #4]
 1666 0042 4FF44073 		mov	r3, #768
 1667 0046 C0F20403 		movt	r3, 4
 1668 004a 9A42     		cmp	r2, r3
 1669 004c 00F0CE80 		beq	.L67
 1670 0050 7A68     		ldr	r2, [r7, #4]
 1671 0052 4FF44073 		mov	r3, #768
 1672 0056 C0F20503 		movt	r3, 5
 1673 005a 9A42     		cmp	r2, r3
 1674 005c 00F0C680 		beq	.L67
 1675 0060 7A68     		ldr	r2, [r7, #4]
 1676 0062 4FF44073 		mov	r3, #768
 1677 0066 C0F20603 		movt	r3, 6
 1678 006a 9A42     		cmp	r2, r3
 1679 006c 00F0BE80 		beq	.L67
 1680 0070 7A68     		ldr	r2, [r7, #4]
 1681 0072 4FF44073 		mov	r3, #768
 1682 0076 C0F20703 		movt	r3, 7
 1683 007a 9A42     		cmp	r2, r3
 1684 007c 00F0B680 		beq	.L67
 1685 0080 7A68     		ldr	r2, [r7, #4]
 1686 0082 4FF44073 		mov	r3, #768
 1687 0086 C0F20803 		movt	r3, 8
 1688 008a 9A42     		cmp	r2, r3
 1689 008c 00F0AE80 		beq	.L67
 1690 0090 7A68     		ldr	r2, [r7, #4]
 1691 0092 4FF44073 		mov	r3, #768
 1692 0096 C0F20903 		movt	r3, 9
 1693 009a 9A42     		cmp	r2, r3
 1694 009c 00F0A680 		beq	.L67
 1695 00a0 7A68     		ldr	r2, [r7, #4]
 1696 00a2 4FF44073 		mov	r3, #768
 1697 00a6 C0F20A03 		movt	r3, 10
 1698 00aa 9A42     		cmp	r2, r3
 1699 00ac 00F09E80 		beq	.L67
 1700 00b0 7A68     		ldr	r2, [r7, #4]
 1701 00b2 4FF44073 		mov	r3, #768
 1702 00b6 C0F20B03 		movt	r3, 11
 1703 00ba 9A42     		cmp	r2, r3
 1704 00bc 00F09680 		beq	.L67
 1705 00c0 7A68     		ldr	r2, [r7, #4]
 1706 00c2 4FF44073 		mov	r3, #768
 1707 00c6 C0F20C03 		movt	r3, 12
 1708 00ca 9A42     		cmp	r2, r3
 1709 00cc 00F08E80 		beq	.L67
 1710 00d0 7A68     		ldr	r2, [r7, #4]
 1711 00d2 4FF44073 		mov	r3, #768
 1712 00d6 C0F20D03 		movt	r3, 13
 1713 00da 9A42     		cmp	r2, r3
 1714 00dc 00F08680 		beq	.L67
 1715 00e0 7A68     		ldr	r2, [r7, #4]
 1716 00e2 4FF44073 		mov	r3, #768
 1717 00e6 C0F20E03 		movt	r3, 14
 1718 00ea 9A42     		cmp	r2, r3
 1719 00ec 7ED0     		beq	.L67
 1720 00ee 7A68     		ldr	r2, [r7, #4]
 1721 00f0 4FF44073 		mov	r3, #768
 1722 00f4 C0F20F03 		movt	r3, 15
 1723 00f8 9A42     		cmp	r2, r3
 1724 00fa 77D0     		beq	.L67
 1725 00fc 7A68     		ldr	r2, [r7, #4]
 1726 00fe 4FF44073 		mov	r3, #768
 1727 0102 C0F21003 		movt	r3, 16
 1728 0106 9A42     		cmp	r2, r3
 1729 0108 70D0     		beq	.L67
 1730 010a 7A68     		ldr	r2, [r7, #4]
 1731 010c 4FF44073 		mov	r3, #768
 1732 0110 C0F21103 		movt	r3, 17
 1733 0114 9A42     		cmp	r2, r3
 1734 0116 69D0     		beq	.L67
 1735 0118 7A68     		ldr	r2, [r7, #4]
 1736 011a 4FF44073 		mov	r3, #768
 1737 011e C0F21203 		movt	r3, 18
 1738 0122 9A42     		cmp	r2, r3
 1739 0124 62D0     		beq	.L67
 1740 0126 7A68     		ldr	r2, [r7, #4]
 1741 0128 4FF44073 		mov	r3, #768
 1742 012c C0F21303 		movt	r3, 19
 1743 0130 9A42     		cmp	r2, r3
 1744 0132 5BD0     		beq	.L67
 1745 0134 7A68     		ldr	r2, [r7, #4]
 1746 0136 4FF44073 		mov	r3, #768
 1747 013a C0F21403 		movt	r3, 20
 1748 013e 9A42     		cmp	r2, r3
 1749 0140 54D0     		beq	.L67
 1750 0142 7A68     		ldr	r2, [r7, #4]
 1751 0144 4FF44073 		mov	r3, #768
 1752 0148 C0F21503 		movt	r3, 21
 1753 014c 9A42     		cmp	r2, r3
 1754 014e 4DD0     		beq	.L67
 1755 0150 7A68     		ldr	r2, [r7, #4]
 1756 0152 4FF44073 		mov	r3, #768
 1757 0156 C0F21603 		movt	r3, 22
 1758 015a 9A42     		cmp	r2, r3
 1759 015c 46D0     		beq	.L67
 1760 015e 7A68     		ldr	r2, [r7, #4]
 1761 0160 4FF44073 		mov	r3, #768
 1762 0164 C0F21703 		movt	r3, 23
 1763 0168 9A42     		cmp	r2, r3
 1764 016a 3FD0     		beq	.L67
 1765 016c 7A68     		ldr	r2, [r7, #4]
 1766 016e 4FF44073 		mov	r3, #768
 1767 0172 C0F21803 		movt	r3, 24
 1768 0176 9A42     		cmp	r2, r3
 1769 0178 38D0     		beq	.L67
 1770 017a 7A68     		ldr	r2, [r7, #4]
 1771 017c 4FF44073 		mov	r3, #768
 1772 0180 C0F21903 		movt	r3, 25
 1773 0184 9A42     		cmp	r2, r3
 1774 0186 31D0     		beq	.L67
 1775 0188 7A68     		ldr	r2, [r7, #4]
 1776 018a 4FF44073 		mov	r3, #768
 1777 018e C0F21A03 		movt	r3, 26
 1778 0192 9A42     		cmp	r2, r3
 1779 0194 2AD0     		beq	.L67
 1780 0196 7A68     		ldr	r2, [r7, #4]
 1781 0198 4FF44073 		mov	r3, #768
 1782 019c C0F21B03 		movt	r3, 27
 1783 01a0 9A42     		cmp	r2, r3
 1784 01a2 23D0     		beq	.L67
 1785 01a4 7A68     		ldr	r2, [r7, #4]
 1786 01a6 4FF44073 		mov	r3, #768
 1787 01aa C0F21C03 		movt	r3, 28
 1788 01ae 9A42     		cmp	r2, r3
 1789 01b0 1CD0     		beq	.L67
 1790 01b2 7A68     		ldr	r2, [r7, #4]
 1791 01b4 4FF44073 		mov	r3, #768
 1792 01b8 C0F21D03 		movt	r3, 29
 1793 01bc 9A42     		cmp	r2, r3
 1794 01be 15D0     		beq	.L67
 1795 01c0 7A68     		ldr	r2, [r7, #4]
 1796 01c2 4FF44073 		mov	r3, #768
 1797 01c6 C0F21E03 		movt	r3, 30
 1798 01ca 9A42     		cmp	r2, r3
 1799 01cc 0ED0     		beq	.L67
 1800 01ce 7A68     		ldr	r2, [r7, #4]
 1801 01d0 4FF44073 		mov	r3, #768
 1802 01d4 C0F21F03 		movt	r3, 31
 1803 01d8 9A42     		cmp	r2, r3
 1804 01da 07D0     		beq	.L67
 1805 01dc 40F20000 		movw	r0, #:lower16:.LC0
 1806 01e0 C0F20000 		movt	r0, #:upper16:.LC0
 1807 01e4 40F2D931 		movw	r1, #985
 1808 01e8 FFF7FEFF 		bl	assert_failed
 1809              	.L67:
 986:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 987:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 1810              		.loc 1 987 0 is_stmt 1
 1811 01ec 7B68     		ldr	r3, [r7, #4]
 1812 01ee 03F44073 		and	r3, r3, #768
 1813 01f2 B3F5407F 		cmp	r3, #768
 1814 01f6 17D1     		bne	.L68
 988:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
 989:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
 1815              		.loc 1 989 0
 1816 01f8 4FF46053 		mov	r3, #14336
 1817 01fc C4F20203 		movt	r3, 16386
 1818 0200 9B68     		ldr	r3, [r3, #8]
 1819 0202 FB60     		str	r3, [r7, #12]
 990:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 991:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear RTCPRE[4:0] bits */
 992:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
 1820              		.loc 1 992 0
 1821 0204 FB68     		ldr	r3, [r7, #12]
 1822 0206 23F4F813 		bic	r3, r3, #2031616
 1823 020a FB60     		str	r3, [r7, #12]
 993:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 994:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Configure HSE division factor for RTC clock */
 995:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 1824              		.loc 1 995 0
 1825 020c 7B68     		ldr	r3, [r7, #4]
 1826 020e 23F07043 		bic	r3, r3, #-268435456
 1827 0212 23F44073 		bic	r3, r3, #768
 1828 0216 FA68     		ldr	r2, [r7, #12]
 1829 0218 1343     		orrs	r3, r3, r2
 1830 021a FB60     		str	r3, [r7, #12]
 996:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 997:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Store the new value */
 998:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
 1831              		.loc 1 998 0
 1832 021c 4FF46053 		mov	r3, #14336
 1833 0220 C4F20203 		movt	r3, 16386
 1834 0224 FA68     		ldr	r2, [r7, #12]
 1835 0226 9A60     		str	r2, [r3, #8]
 1836              	.L68:
 999:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1000:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1001:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select the RTC clock source */
1002:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 1837              		.loc 1 1002 0
 1838 0228 4FF46053 		mov	r3, #14336
 1839 022c C4F20203 		movt	r3, 16386
 1840 0230 4FF46052 		mov	r2, #14336
 1841 0234 C4F20202 		movt	r2, 16386
 1842 0238 116F     		ldr	r1, [r2, #112]
 1843 023a 7A68     		ldr	r2, [r7, #4]
 1844 023c C2F30B02 		ubfx	r2, r2, #0, #12
 1845 0240 0A43     		orrs	r2, r2, r1
 1846 0242 1A67     		str	r2, [r3, #112]
1003:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1847              		.loc 1 1003 0
 1848 0244 1037     		adds	r7, r7, #16
 1849 0246 BD46     		mov	sp, r7
 1850              		@ sp needed
 1851 0248 80BD     		pop	{r7, pc}
 1852              		.cfi_endproc
 1853              	.LFE130:
 1855 024a 00BF     		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 1856              		.align	2
 1857              		.global	RCC_RTCCLKCmd
 1858              		.thumb
 1859              		.thumb_func
 1861              	RCC_RTCCLKCmd:
 1862              	.LFB131:
1004:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1005:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1006:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
1007:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1008:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1009:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
1010:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1011:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1012:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1013:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1863              		.loc 1 1013 0
 1864              		.cfi_startproc
 1865              		@ args = 0, pretend = 0, frame = 8
 1866              		@ frame_needed = 1, uses_anonymous_args = 0
 1867 0000 80B5     		push	{r7, lr}
 1868              	.LCFI61:
 1869              		.cfi_def_cfa_offset 8
 1870              		.cfi_offset 7, -8
 1871              		.cfi_offset 14, -4
 1872 0002 82B0     		sub	sp, sp, #8
 1873              	.LCFI62:
 1874              		.cfi_def_cfa_offset 16
 1875 0004 00AF     		add	r7, sp, #0
 1876              	.LCFI63:
 1877              		.cfi_def_cfa_register 7
 1878 0006 0346     		mov	r3, r0
 1879 0008 FB71     		strb	r3, [r7, #7]
1014:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1015:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1880              		.loc 1 1015 0
 1881 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1882 000c 002B     		cmp	r3, #0
 1883 000e 0AD0     		beq	.L70
 1884              		.loc 1 1015 0 is_stmt 0 discriminator 1
 1885 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1886 0012 012B     		cmp	r3, #1
 1887 0014 07D0     		beq	.L70
 1888 0016 40F20000 		movw	r0, #:lower16:.LC0
 1889 001a C0F20000 		movt	r0, #:upper16:.LC0
 1890 001e 40F2F731 		movw	r1, #1015
 1891 0022 FFF7FEFF 		bl	assert_failed
 1892              	.L70:
1016:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1017:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1893              		.loc 1 1017 0 is_stmt 1
 1894 0026 40F63C63 		movw	r3, #3644
 1895 002a C4F24723 		movt	r3, 16967
 1896 002e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1897 0030 1A60     		str	r2, [r3]
1018:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1898              		.loc 1 1018 0
 1899 0032 0837     		adds	r7, r7, #8
 1900 0034 BD46     		mov	sp, r7
 1901              		@ sp needed
 1902 0036 80BD     		pop	{r7, pc}
 1903              		.cfi_endproc
 1904              	.LFE131:
 1906              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 1907              		.align	2
 1908              		.global	RCC_BackupResetCmd
 1909              		.thumb
 1910              		.thumb_func
 1912              	RCC_BackupResetCmd:
 1913              	.LFB132:
1019:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1020:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1021:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1022:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1023:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and the RTC clock source selection in RCC_CSR register.
1024:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The BKPSRAM is not affected by this reset.    
1025:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1026:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1027:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1028:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1029:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1030:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1914              		.loc 1 1030 0
 1915              		.cfi_startproc
 1916              		@ args = 0, pretend = 0, frame = 8
 1917              		@ frame_needed = 1, uses_anonymous_args = 0
 1918 0000 80B5     		push	{r7, lr}
 1919              	.LCFI64:
 1920              		.cfi_def_cfa_offset 8
 1921              		.cfi_offset 7, -8
 1922              		.cfi_offset 14, -4
 1923 0002 82B0     		sub	sp, sp, #8
 1924              	.LCFI65:
 1925              		.cfi_def_cfa_offset 16
 1926 0004 00AF     		add	r7, sp, #0
 1927              	.LCFI66:
 1928              		.cfi_def_cfa_register 7
 1929 0006 0346     		mov	r3, r0
 1930 0008 FB71     		strb	r3, [r7, #7]
1031:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1032:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1931              		.loc 1 1032 0
 1932 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1933 000c 002B     		cmp	r3, #0
 1934 000e 0AD0     		beq	.L72
 1935              		.loc 1 1032 0 is_stmt 0 discriminator 1
 1936 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1937 0012 012B     		cmp	r3, #1
 1938 0014 07D0     		beq	.L72
 1939 0016 40F20000 		movw	r0, #:lower16:.LC0
 1940 001a C0F20000 		movt	r0, #:upper16:.LC0
 1941 001e 4FF48161 		mov	r1, #1032
 1942 0022 FFF7FEFF 		bl	assert_failed
 1943              	.L72:
1033:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1944              		.loc 1 1033 0 is_stmt 1
 1945 0026 4FF46463 		mov	r3, #3648
 1946 002a C4F24723 		movt	r3, 16967
 1947 002e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1948 0030 1A60     		str	r2, [r3]
1034:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1949              		.loc 1 1034 0
 1950 0032 0837     		adds	r7, r7, #8
 1951 0034 BD46     		mov	sp, r7
 1952              		@ sp needed
 1953 0036 80BD     		pop	{r7, pc}
 1954              		.cfi_endproc
 1955              	.LFE132:
 1957              		.section	.text.RCC_I2SCLKConfig,"ax",%progbits
 1958              		.align	2
 1959              		.global	RCC_I2SCLKConfig
 1960              		.thumb
 1961              		.thumb_func
 1963              	RCC_I2SCLKConfig:
 1964              	.LFB133:
1035:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1036:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1037:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1038:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1039:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1040:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1041:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1042:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
1043:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1044:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1045:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1046:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1047:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1965              		.loc 1 1047 0
 1966              		.cfi_startproc
 1967              		@ args = 0, pretend = 0, frame = 8
 1968              		@ frame_needed = 1, uses_anonymous_args = 0
 1969 0000 80B5     		push	{r7, lr}
 1970              	.LCFI67:
 1971              		.cfi_def_cfa_offset 8
 1972              		.cfi_offset 7, -8
 1973              		.cfi_offset 14, -4
 1974 0002 82B0     		sub	sp, sp, #8
 1975              	.LCFI68:
 1976              		.cfi_def_cfa_offset 16
 1977 0004 00AF     		add	r7, sp, #0
 1978              	.LCFI69:
 1979              		.cfi_def_cfa_register 7
 1980 0006 7860     		str	r0, [r7, #4]
1048:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1049:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
 1981              		.loc 1 1049 0
 1982 0008 7B68     		ldr	r3, [r7, #4]
 1983 000a 002B     		cmp	r3, #0
 1984 000c 0AD0     		beq	.L74
 1985              		.loc 1 1049 0 is_stmt 0 discriminator 1
 1986 000e 7B68     		ldr	r3, [r7, #4]
 1987 0010 012B     		cmp	r3, #1
 1988 0012 07D0     		beq	.L74
 1989 0014 40F20000 		movw	r0, #:lower16:.LC0
 1990 0018 C0F20000 		movt	r0, #:upper16:.LC0
 1991 001c 40F21941 		movw	r1, #1049
 1992 0020 FFF7FEFF 		bl	assert_failed
 1993              	.L74:
1050:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1051:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 1994              		.loc 1 1051 0 is_stmt 1
 1995 0024 4FF4AE73 		mov	r3, #348
 1996 0028 C4F24723 		movt	r3, 16967
 1997 002c 7A68     		ldr	r2, [r7, #4]
 1998 002e 1A60     		str	r2, [r3]
1052:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1999              		.loc 1 1052 0
 2000 0030 0837     		adds	r7, r7, #8
 2001 0032 BD46     		mov	sp, r7
 2002              		@ sp needed
 2003 0034 80BD     		pop	{r7, pc}
 2004              		.cfi_endproc
 2005              	.LFE133:
 2007 0036 00BF     		.section	.text.RCC_AHB1PeriphClockCmd,"ax",%progbits
 2008              		.align	2
 2009              		.global	RCC_AHB1PeriphClockCmd
 2010              		.thumb
 2011              		.thumb_func
 2013              	RCC_AHB1PeriphClockCmd:
 2014              	.LFB134:
1053:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1054:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1055:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock.
1056:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1057:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1058:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.   
1059:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1060:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1061:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1062:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1063:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1064:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1065:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1066:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1067:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1068:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1069:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1070:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1071:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1072:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
1073:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1074:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1075:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1076:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1077:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1078:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1079:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1080:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1081:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1082:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1083:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1084:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1085:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1086:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2015              		.loc 1 1086 0
 2016              		.cfi_startproc
 2017              		@ args = 0, pretend = 0, frame = 8
 2018              		@ frame_needed = 1, uses_anonymous_args = 0
 2019 0000 80B5     		push	{r7, lr}
 2020              	.LCFI70:
 2021              		.cfi_def_cfa_offset 8
 2022              		.cfi_offset 7, -8
 2023              		.cfi_offset 14, -4
 2024 0002 82B0     		sub	sp, sp, #8
 2025              	.LCFI71:
 2026              		.cfi_def_cfa_offset 16
 2027 0004 00AF     		add	r7, sp, #0
 2028              	.LCFI72:
 2029              		.cfi_def_cfa_register 7
 2030 0006 7860     		str	r0, [r7, #4]
 2031 0008 0B46     		mov	r3, r1
 2032 000a FB70     		strb	r3, [r7, #3]
1087:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1088:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
 2033              		.loc 1 1088 0
 2034 000c 7A68     		ldr	r2, [r7, #4]
 2035 000e 4FF46E43 		mov	r3, #60928
 2036 0012 C8F28B13 		movt	r3, 33163
 2037 0016 1340     		ands	r3, r3, r2
 2038 0018 002B     		cmp	r3, #0
 2039 001a 02D1     		bne	.L76
 2040              		.loc 1 1088 0 is_stmt 0 discriminator 2
 2041 001c 7B68     		ldr	r3, [r7, #4]
 2042 001e 002B     		cmp	r3, #0
 2043 0020 07D1     		bne	.L77
 2044              	.L76:
 2045              		.loc 1 1088 0 discriminator 1
 2046 0022 40F20000 		movw	r0, #:lower16:.LC0
 2047 0026 C0F20000 		movt	r0, #:upper16:.LC0
 2048 002a 4FF48861 		mov	r1, #1088
 2049 002e FFF7FEFF 		bl	assert_failed
 2050              	.L77:
1089:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1090:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2051              		.loc 1 1090 0 is_stmt 1
 2052 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2053 0034 002B     		cmp	r3, #0
 2054 0036 0AD0     		beq	.L78
 2055              		.loc 1 1090 0 is_stmt 0 discriminator 1
 2056 0038 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2057 003a 012B     		cmp	r3, #1
 2058 003c 07D0     		beq	.L78
 2059 003e 40F20000 		movw	r0, #:lower16:.LC0
 2060 0042 C0F20000 		movt	r0, #:upper16:.LC0
 2061 0046 40F24241 		movw	r1, #1090
 2062 004a FFF7FEFF 		bl	assert_failed
 2063              	.L78:
1091:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2064              		.loc 1 1091 0 is_stmt 1
 2065 004e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2066 0050 002B     		cmp	r3, #0
 2067 0052 0CD0     		beq	.L79
1092:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1093:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 2068              		.loc 1 1093 0
 2069 0054 4FF46053 		mov	r3, #14336
 2070 0058 C4F20203 		movt	r3, 16386
 2071 005c 4FF46052 		mov	r2, #14336
 2072 0060 C4F20202 		movt	r2, 16386
 2073 0064 116B     		ldr	r1, [r2, #48]
 2074 0066 7A68     		ldr	r2, [r7, #4]
 2075 0068 0A43     		orrs	r2, r2, r1
 2076 006a 1A63     		str	r2, [r3, #48]
 2077 006c 0CE0     		b	.L75
 2078              	.L79:
1094:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1095:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1096:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1097:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
 2079              		.loc 1 1097 0
 2080 006e 4FF46053 		mov	r3, #14336
 2081 0072 C4F20203 		movt	r3, 16386
 2082 0076 4FF46052 		mov	r2, #14336
 2083 007a C4F20202 		movt	r2, 16386
 2084 007e 116B     		ldr	r1, [r2, #48]
 2085 0080 7A68     		ldr	r2, [r7, #4]
 2086 0082 D243     		mvns	r2, r2
 2087 0084 0A40     		ands	r2, r2, r1
 2088 0086 1A63     		str	r2, [r3, #48]
 2089              	.L75:
1098:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1099:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2090              		.loc 1 1099 0
 2091 0088 0837     		adds	r7, r7, #8
 2092 008a BD46     		mov	sp, r7
 2093              		@ sp needed
 2094 008c 80BD     		pop	{r7, pc}
 2095              		.cfi_endproc
 2096              	.LFE134:
 2098 008e 00BF     		.section	.text.RCC_AHB2PeriphClockCmd,"ax",%progbits
 2099              		.align	2
 2100              		.global	RCC_AHB2PeriphClockCmd
 2101              		.thumb
 2102              		.thumb_func
 2104              	RCC_AHB2PeriphClockCmd:
 2105              	.LFB135:
1100:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1101:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1102:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock.
1103:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1104:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1105:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1106:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1107:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1108:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1109:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1110:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1111:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1112:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1113:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1114:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1115:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1116:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1117:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1118:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2106              		.loc 1 1118 0
 2107              		.cfi_startproc
 2108              		@ args = 0, pretend = 0, frame = 8
 2109              		@ frame_needed = 1, uses_anonymous_args = 0
 2110 0000 80B5     		push	{r7, lr}
 2111              	.LCFI73:
 2112              		.cfi_def_cfa_offset 8
 2113              		.cfi_offset 7, -8
 2114              		.cfi_offset 14, -4
 2115 0002 82B0     		sub	sp, sp, #8
 2116              	.LCFI74:
 2117              		.cfi_def_cfa_offset 16
 2118 0004 00AF     		add	r7, sp, #0
 2119              	.LCFI75:
 2120              		.cfi_def_cfa_register 7
 2121 0006 7860     		str	r0, [r7, #4]
 2122 0008 0B46     		mov	r3, r1
 2123 000a FB70     		strb	r3, [r7, #3]
1119:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1120:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 2124              		.loc 1 1120 0
 2125 000c 7B68     		ldr	r3, [r7, #4]
 2126 000e 23F0F103 		bic	r3, r3, #241
 2127 0012 002B     		cmp	r3, #0
 2128 0014 02D1     		bne	.L82
 2129              		.loc 1 1120 0 is_stmt 0 discriminator 2
 2130 0016 7B68     		ldr	r3, [r7, #4]
 2131 0018 002B     		cmp	r3, #0
 2132 001a 07D1     		bne	.L83
 2133              	.L82:
 2134              		.loc 1 1120 0 discriminator 1
 2135 001c 40F20000 		movw	r0, #:lower16:.LC0
 2136 0020 C0F20000 		movt	r0, #:upper16:.LC0
 2137 0024 4FF48C61 		mov	r1, #1120
 2138 0028 FFF7FEFF 		bl	assert_failed
 2139              	.L83:
1121:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2140              		.loc 1 1121 0 is_stmt 1
 2141 002c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2142 002e 002B     		cmp	r3, #0
 2143 0030 0AD0     		beq	.L84
 2144              		.loc 1 1121 0 is_stmt 0 discriminator 1
 2145 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2146 0034 012B     		cmp	r3, #1
 2147 0036 07D0     		beq	.L84
 2148 0038 40F20000 		movw	r0, #:lower16:.LC0
 2149 003c C0F20000 		movt	r0, #:upper16:.LC0
 2150 0040 40F26141 		movw	r1, #1121
 2151 0044 FFF7FEFF 		bl	assert_failed
 2152              	.L84:
1122:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1123:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2153              		.loc 1 1123 0 is_stmt 1
 2154 0048 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2155 004a 002B     		cmp	r3, #0
 2156 004c 0CD0     		beq	.L85
1124:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1125:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 2157              		.loc 1 1125 0
 2158 004e 4FF46053 		mov	r3, #14336
 2159 0052 C4F20203 		movt	r3, 16386
 2160 0056 4FF46052 		mov	r2, #14336
 2161 005a C4F20202 		movt	r2, 16386
 2162 005e 516B     		ldr	r1, [r2, #52]
 2163 0060 7A68     		ldr	r2, [r7, #4]
 2164 0062 0A43     		orrs	r2, r2, r1
 2165 0064 5A63     		str	r2, [r3, #52]
 2166 0066 0CE0     		b	.L81
 2167              	.L85:
1126:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1127:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1128:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1129:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
 2168              		.loc 1 1129 0
 2169 0068 4FF46053 		mov	r3, #14336
 2170 006c C4F20203 		movt	r3, 16386
 2171 0070 4FF46052 		mov	r2, #14336
 2172 0074 C4F20202 		movt	r2, 16386
 2173 0078 516B     		ldr	r1, [r2, #52]
 2174 007a 7A68     		ldr	r2, [r7, #4]
 2175 007c D243     		mvns	r2, r2
 2176 007e 0A40     		ands	r2, r2, r1
 2177 0080 5A63     		str	r2, [r3, #52]
 2178              	.L81:
1130:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1131:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2179              		.loc 1 1131 0
 2180 0082 0837     		adds	r7, r7, #8
 2181 0084 BD46     		mov	sp, r7
 2182              		@ sp needed
 2183 0086 80BD     		pop	{r7, pc}
 2184              		.cfi_endproc
 2185              	.LFE135:
 2187              		.section	.text.RCC_AHB3PeriphClockCmd,"ax",%progbits
 2188              		.align	2
 2189              		.global	RCC_AHB3PeriphClockCmd
 2190              		.thumb
 2191              		.thumb_func
 2193              	RCC_AHB3PeriphClockCmd:
 2194              	.LFB136:
1132:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1133:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1134:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock.
1135:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1136:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1137:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1138:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1139:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1140:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1141:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1142:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1143:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1144:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1145:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2195              		.loc 1 1145 0
 2196              		.cfi_startproc
 2197              		@ args = 0, pretend = 0, frame = 8
 2198              		@ frame_needed = 1, uses_anonymous_args = 0
 2199 0000 80B5     		push	{r7, lr}
 2200              	.LCFI76:
 2201              		.cfi_def_cfa_offset 8
 2202              		.cfi_offset 7, -8
 2203              		.cfi_offset 14, -4
 2204 0002 82B0     		sub	sp, sp, #8
 2205              	.LCFI77:
 2206              		.cfi_def_cfa_offset 16
 2207 0004 00AF     		add	r7, sp, #0
 2208              	.LCFI78:
 2209              		.cfi_def_cfa_register 7
 2210 0006 7860     		str	r0, [r7, #4]
 2211 0008 0B46     		mov	r3, r1
 2212 000a FB70     		strb	r3, [r7, #3]
1146:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1147:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
 2213              		.loc 1 1147 0
 2214 000c 7B68     		ldr	r3, [r7, #4]
 2215 000e 23F00103 		bic	r3, r3, #1
 2216 0012 002B     		cmp	r3, #0
 2217 0014 02D1     		bne	.L88
 2218              		.loc 1 1147 0 is_stmt 0 discriminator 2
 2219 0016 7B68     		ldr	r3, [r7, #4]
 2220 0018 002B     		cmp	r3, #0
 2221 001a 07D1     		bne	.L89
 2222              	.L88:
 2223              		.loc 1 1147 0 discriminator 1
 2224 001c 40F20000 		movw	r0, #:lower16:.LC0
 2225 0020 C0F20000 		movt	r0, #:upper16:.LC0
 2226 0024 40F27B41 		movw	r1, #1147
 2227 0028 FFF7FEFF 		bl	assert_failed
 2228              	.L89:
1148:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2229              		.loc 1 1148 0 is_stmt 1
 2230 002c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2231 002e 002B     		cmp	r3, #0
 2232 0030 0AD0     		beq	.L90
 2233              		.loc 1 1148 0 is_stmt 0 discriminator 1
 2234 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2235 0034 012B     		cmp	r3, #1
 2236 0036 07D0     		beq	.L90
 2237 0038 40F20000 		movw	r0, #:lower16:.LC0
 2238 003c C0F20000 		movt	r0, #:upper16:.LC0
 2239 0040 40F27C41 		movw	r1, #1148
 2240 0044 FFF7FEFF 		bl	assert_failed
 2241              	.L90:
1149:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1150:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2242              		.loc 1 1150 0 is_stmt 1
 2243 0048 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2244 004a 002B     		cmp	r3, #0
 2245 004c 0CD0     		beq	.L91
1151:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1152:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 2246              		.loc 1 1152 0
 2247 004e 4FF46053 		mov	r3, #14336
 2248 0052 C4F20203 		movt	r3, 16386
 2249 0056 4FF46052 		mov	r2, #14336
 2250 005a C4F20202 		movt	r2, 16386
 2251 005e 916B     		ldr	r1, [r2, #56]
 2252 0060 7A68     		ldr	r2, [r7, #4]
 2253 0062 0A43     		orrs	r2, r2, r1
 2254 0064 9A63     		str	r2, [r3, #56]
 2255 0066 0CE0     		b	.L87
 2256              	.L91:
1153:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1154:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1155:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1156:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
 2257              		.loc 1 1156 0
 2258 0068 4FF46053 		mov	r3, #14336
 2259 006c C4F20203 		movt	r3, 16386
 2260 0070 4FF46052 		mov	r2, #14336
 2261 0074 C4F20202 		movt	r2, 16386
 2262 0078 916B     		ldr	r1, [r2, #56]
 2263 007a 7A68     		ldr	r2, [r7, #4]
 2264 007c D243     		mvns	r2, r2
 2265 007e 0A40     		ands	r2, r2, r1
 2266 0080 9A63     		str	r2, [r3, #56]
 2267              	.L87:
1157:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1158:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2268              		.loc 1 1158 0
 2269 0082 0837     		adds	r7, r7, #8
 2270 0084 BD46     		mov	sp, r7
 2271              		@ sp needed
 2272 0086 80BD     		pop	{r7, pc}
 2273              		.cfi_endproc
 2274              	.LFE136:
 2276              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 2277              		.align	2
 2278              		.global	RCC_APB1PeriphClockCmd
 2279              		.thumb
 2280              		.thumb_func
 2282              	RCC_APB1PeriphClockCmd:
 2283              	.LFB137:
1159:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1160:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1161:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1162:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1163:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1164:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1165:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1166:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1167:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1168:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1169:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1170:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1171:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1172:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1173:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1174:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1175:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1176:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1177:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1178:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1179:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1180:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1181:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1182:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1183:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1184:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1185:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1186:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1187:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1188:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1189:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1190:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1191:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1192:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1193:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1194:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1195:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2284              		.loc 1 1195 0
 2285              		.cfi_startproc
 2286              		@ args = 0, pretend = 0, frame = 8
 2287              		@ frame_needed = 1, uses_anonymous_args = 0
 2288 0000 80B5     		push	{r7, lr}
 2289              	.LCFI79:
 2290              		.cfi_def_cfa_offset 8
 2291              		.cfi_offset 7, -8
 2292              		.cfi_offset 14, -4
 2293 0002 82B0     		sub	sp, sp, #8
 2294              	.LCFI80:
 2295              		.cfi_def_cfa_offset 16
 2296 0004 00AF     		add	r7, sp, #0
 2297              	.LCFI81:
 2298              		.cfi_def_cfa_register 7
 2299 0006 7860     		str	r0, [r7, #4]
 2300 0008 0B46     		mov	r3, r1
 2301 000a FB70     		strb	r3, [r7, #3]
1196:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1197:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
 2302              		.loc 1 1197 0
 2303 000c 7A68     		ldr	r2, [r7, #4]
 2304 000e 4FF45853 		mov	r3, #13824
 2305 0012 CCF60113 		movt	r3, 51457
 2306 0016 1340     		ands	r3, r3, r2
 2307 0018 002B     		cmp	r3, #0
 2308 001a 02D1     		bne	.L94
 2309              		.loc 1 1197 0 is_stmt 0 discriminator 2
 2310 001c 7B68     		ldr	r3, [r7, #4]
 2311 001e 002B     		cmp	r3, #0
 2312 0020 07D1     		bne	.L95
 2313              	.L94:
 2314              		.loc 1 1197 0 discriminator 1
 2315 0022 40F20000 		movw	r0, #:lower16:.LC0
 2316 0026 C0F20000 		movt	r0, #:upper16:.LC0
 2317 002a 40F2AD41 		movw	r1, #1197
 2318 002e FFF7FEFF 		bl	assert_failed
 2319              	.L95:
1198:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2320              		.loc 1 1198 0 is_stmt 1
 2321 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2322 0034 002B     		cmp	r3, #0
 2323 0036 0AD0     		beq	.L96
 2324              		.loc 1 1198 0 is_stmt 0 discriminator 1
 2325 0038 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2326 003a 012B     		cmp	r3, #1
 2327 003c 07D0     		beq	.L96
 2328 003e 40F20000 		movw	r0, #:lower16:.LC0
 2329 0042 C0F20000 		movt	r0, #:upper16:.LC0
 2330 0046 40F2AE41 		movw	r1, #1198
 2331 004a FFF7FEFF 		bl	assert_failed
 2332              	.L96:
1199:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1200:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2333              		.loc 1 1200 0 is_stmt 1
 2334 004e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2335 0050 002B     		cmp	r3, #0
 2336 0052 0CD0     		beq	.L97
1201:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1202:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 2337              		.loc 1 1202 0
 2338 0054 4FF46053 		mov	r3, #14336
 2339 0058 C4F20203 		movt	r3, 16386
 2340 005c 4FF46052 		mov	r2, #14336
 2341 0060 C4F20202 		movt	r2, 16386
 2342 0064 116C     		ldr	r1, [r2, #64]
 2343 0066 7A68     		ldr	r2, [r7, #4]
 2344 0068 0A43     		orrs	r2, r2, r1
 2345 006a 1A64     		str	r2, [r3, #64]
 2346 006c 0CE0     		b	.L93
 2347              	.L97:
1203:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1204:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1205:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1206:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 2348              		.loc 1 1206 0
 2349 006e 4FF46053 		mov	r3, #14336
 2350 0072 C4F20203 		movt	r3, 16386
 2351 0076 4FF46052 		mov	r2, #14336
 2352 007a C4F20202 		movt	r2, 16386
 2353 007e 116C     		ldr	r1, [r2, #64]
 2354 0080 7A68     		ldr	r2, [r7, #4]
 2355 0082 D243     		mvns	r2, r2
 2356 0084 0A40     		ands	r2, r2, r1
 2357 0086 1A64     		str	r2, [r3, #64]
 2358              	.L93:
1207:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1208:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2359              		.loc 1 1208 0
 2360 0088 0837     		adds	r7, r7, #8
 2361 008a BD46     		mov	sp, r7
 2362              		@ sp needed
 2363 008c 80BD     		pop	{r7, pc}
 2364              		.cfi_endproc
 2365              	.LFE137:
 2367 008e 00BF     		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 2368              		.align	2
 2369              		.global	RCC_APB2PeriphClockCmd
 2370              		.thumb
 2371              		.thumb_func
 2373              	RCC_APB2PeriphClockCmd:
 2374              	.LFB138:
1209:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1210:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1211:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1212:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1213:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1214:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.
1215:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1216:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1217:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1218:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1219:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1220:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1221:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1222:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1223:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1224:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1225:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1226:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1227:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1228:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1229:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1230:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1231:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1232:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1233:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1234:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1235:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2375              		.loc 1 1235 0
 2376              		.cfi_startproc
 2377              		@ args = 0, pretend = 0, frame = 8
 2378              		@ frame_needed = 1, uses_anonymous_args = 0
 2379 0000 80B5     		push	{r7, lr}
 2380              	.LCFI82:
 2381              		.cfi_def_cfa_offset 8
 2382              		.cfi_offset 7, -8
 2383              		.cfi_offset 14, -4
 2384 0002 82B0     		sub	sp, sp, #8
 2385              	.LCFI83:
 2386              		.cfi_def_cfa_offset 16
 2387 0004 00AF     		add	r7, sp, #0
 2388              	.LCFI84:
 2389              		.cfi_def_cfa_register 7
 2390 0006 7860     		str	r0, [r7, #4]
 2391 0008 0B46     		mov	r3, r1
 2392 000a FB70     		strb	r3, [r7, #3]
1236:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1237:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 2393              		.loc 1 1237 0
 2394 000c 7A68     		ldr	r2, [r7, #4]
 2395 000e 4AF2CC03 		movw	r3, #41164
 2396 0012 CFF6F873 		movt	r3, 65528
 2397 0016 1340     		ands	r3, r3, r2
 2398 0018 002B     		cmp	r3, #0
 2399 001a 02D1     		bne	.L100
 2400              		.loc 1 1237 0 is_stmt 0 discriminator 2
 2401 001c 7B68     		ldr	r3, [r7, #4]
 2402 001e 002B     		cmp	r3, #0
 2403 0020 07D1     		bne	.L101
 2404              	.L100:
 2405              		.loc 1 1237 0 discriminator 1
 2406 0022 40F20000 		movw	r0, #:lower16:.LC0
 2407 0026 C0F20000 		movt	r0, #:upper16:.LC0
 2408 002a 40F2D541 		movw	r1, #1237
 2409 002e FFF7FEFF 		bl	assert_failed
 2410              	.L101:
1238:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2411              		.loc 1 1238 0 is_stmt 1
 2412 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2413 0034 002B     		cmp	r3, #0
 2414 0036 0AD0     		beq	.L102
 2415              		.loc 1 1238 0 is_stmt 0 discriminator 1
 2416 0038 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2417 003a 012B     		cmp	r3, #1
 2418 003c 07D0     		beq	.L102
 2419 003e 40F20000 		movw	r0, #:lower16:.LC0
 2420 0042 C0F20000 		movt	r0, #:upper16:.LC0
 2421 0046 40F2D641 		movw	r1, #1238
 2422 004a FFF7FEFF 		bl	assert_failed
 2423              	.L102:
1239:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1240:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2424              		.loc 1 1240 0 is_stmt 1
 2425 004e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2426 0050 002B     		cmp	r3, #0
 2427 0052 0CD0     		beq	.L103
1241:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1242:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 2428              		.loc 1 1242 0
 2429 0054 4FF46053 		mov	r3, #14336
 2430 0058 C4F20203 		movt	r3, 16386
 2431 005c 4FF46052 		mov	r2, #14336
 2432 0060 C4F20202 		movt	r2, 16386
 2433 0064 516C     		ldr	r1, [r2, #68]
 2434 0066 7A68     		ldr	r2, [r7, #4]
 2435 0068 0A43     		orrs	r2, r2, r1
 2436 006a 5A64     		str	r2, [r3, #68]
 2437 006c 0CE0     		b	.L99
 2438              	.L103:
1243:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1244:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1245:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1246:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 2439              		.loc 1 1246 0
 2440 006e 4FF46053 		mov	r3, #14336
 2441 0072 C4F20203 		movt	r3, 16386
 2442 0076 4FF46052 		mov	r2, #14336
 2443 007a C4F20202 		movt	r2, 16386
 2444 007e 516C     		ldr	r1, [r2, #68]
 2445 0080 7A68     		ldr	r2, [r7, #4]
 2446 0082 D243     		mvns	r2, r2
 2447 0084 0A40     		ands	r2, r2, r1
 2448 0086 5A64     		str	r2, [r3, #68]
 2449              	.L99:
1247:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1248:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2450              		.loc 1 1248 0
 2451 0088 0837     		adds	r7, r7, #8
 2452 008a BD46     		mov	sp, r7
 2453              		@ sp needed
 2454 008c 80BD     		pop	{r7, pc}
 2455              		.cfi_endproc
 2456              	.LFE138:
 2458 008e 00BF     		.section	.text.RCC_AHB1PeriphResetCmd,"ax",%progbits
 2459              		.align	2
 2460              		.global	RCC_AHB1PeriphResetCmd
 2461              		.thumb
 2462              		.thumb_func
 2464              	RCC_AHB1PeriphResetCmd:
 2465              	.LFB139:
1249:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1250:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1251:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB1 peripheral reset.
1252:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
1253:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1254:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
1255:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
1256:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
1257:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
1258:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
1259:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
1260:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1261:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1262:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
1263:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:     CRC clock
1264:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
1265:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
1266:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
1267:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
1268:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                  
1269:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1270:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1271:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1272:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1273:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1274:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2466              		.loc 1 1274 0
 2467              		.cfi_startproc
 2468              		@ args = 0, pretend = 0, frame = 8
 2469              		@ frame_needed = 1, uses_anonymous_args = 0
 2470 0000 80B5     		push	{r7, lr}
 2471              	.LCFI85:
 2472              		.cfi_def_cfa_offset 8
 2473              		.cfi_offset 7, -8
 2474              		.cfi_offset 14, -4
 2475 0002 82B0     		sub	sp, sp, #8
 2476              	.LCFI86:
 2477              		.cfi_def_cfa_offset 16
 2478 0004 00AF     		add	r7, sp, #0
 2479              	.LCFI87:
 2480              		.cfi_def_cfa_register 7
 2481 0006 7860     		str	r0, [r7, #4]
 2482 0008 0B46     		mov	r3, r1
 2483 000a FB70     		strb	r3, [r7, #3]
1275:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1276:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
 2484              		.loc 1 1276 0
 2485 000c 7A68     		ldr	r2, [r7, #4]
 2486 000e 4FF46E43 		mov	r3, #60928
 2487 0012 CDF69F53 		movt	r3, 56735
 2488 0016 1340     		ands	r3, r3, r2
 2489 0018 002B     		cmp	r3, #0
 2490 001a 02D1     		bne	.L106
 2491              		.loc 1 1276 0 is_stmt 0 discriminator 2
 2492 001c 7B68     		ldr	r3, [r7, #4]
 2493 001e 002B     		cmp	r3, #0
 2494 0020 07D1     		bne	.L107
 2495              	.L106:
 2496              		.loc 1 1276 0 discriminator 1
 2497 0022 40F20000 		movw	r0, #:lower16:.LC0
 2498 0026 C0F20000 		movt	r0, #:upper16:.LC0
 2499 002a 40F2FC41 		movw	r1, #1276
 2500 002e FFF7FEFF 		bl	assert_failed
 2501              	.L107:
1277:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2502              		.loc 1 1277 0 is_stmt 1
 2503 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2504 0034 002B     		cmp	r3, #0
 2505 0036 0AD0     		beq	.L108
 2506              		.loc 1 1277 0 is_stmt 0 discriminator 1
 2507 0038 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2508 003a 012B     		cmp	r3, #1
 2509 003c 07D0     		beq	.L108
 2510 003e 40F20000 		movw	r0, #:lower16:.LC0
 2511 0042 C0F20000 		movt	r0, #:upper16:.LC0
 2512 0046 40F2FD41 		movw	r1, #1277
 2513 004a FFF7FEFF 		bl	assert_failed
 2514              	.L108:
1278:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1279:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2515              		.loc 1 1279 0 is_stmt 1
 2516 004e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2517 0050 002B     		cmp	r3, #0
 2518 0052 0CD0     		beq	.L109
1280:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1281:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 2519              		.loc 1 1281 0
 2520 0054 4FF46053 		mov	r3, #14336
 2521 0058 C4F20203 		movt	r3, 16386
 2522 005c 4FF46052 		mov	r2, #14336
 2523 0060 C4F20202 		movt	r2, 16386
 2524 0064 1169     		ldr	r1, [r2, #16]
 2525 0066 7A68     		ldr	r2, [r7, #4]
 2526 0068 0A43     		orrs	r2, r2, r1
 2527 006a 1A61     		str	r2, [r3, #16]
 2528 006c 0CE0     		b	.L105
 2529              	.L109:
1282:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1283:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1284:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1285:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 2530              		.loc 1 1285 0
 2531 006e 4FF46053 		mov	r3, #14336
 2532 0072 C4F20203 		movt	r3, 16386
 2533 0076 4FF46052 		mov	r2, #14336
 2534 007a C4F20202 		movt	r2, 16386
 2535 007e 1169     		ldr	r1, [r2, #16]
 2536 0080 7A68     		ldr	r2, [r7, #4]
 2537 0082 D243     		mvns	r2, r2
 2538 0084 0A40     		ands	r2, r2, r1
 2539 0086 1A61     		str	r2, [r3, #16]
 2540              	.L105:
1286:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1287:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2541              		.loc 1 1287 0
 2542 0088 0837     		adds	r7, r7, #8
 2543 008a BD46     		mov	sp, r7
 2544              		@ sp needed
 2545 008c 80BD     		pop	{r7, pc}
 2546              		.cfi_endproc
 2547              	.LFE139:
 2549 008e 00BF     		.section	.text.RCC_AHB2PeriphResetCmd,"ax",%progbits
 2550              		.align	2
 2551              		.global	RCC_AHB2PeriphResetCmd
 2552              		.thumb
 2553              		.thumb_func
 2555              	RCC_AHB2PeriphResetCmd:
 2556              	.LFB140:
1288:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1289:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1290:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB2 peripheral reset.
1291:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
1292:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1293:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1294:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1295:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1296:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1297:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1298:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1299:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1300:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1301:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1302:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1303:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2557              		.loc 1 1303 0
 2558              		.cfi_startproc
 2559              		@ args = 0, pretend = 0, frame = 8
 2560              		@ frame_needed = 1, uses_anonymous_args = 0
 2561 0000 80B5     		push	{r7, lr}
 2562              	.LCFI88:
 2563              		.cfi_def_cfa_offset 8
 2564              		.cfi_offset 7, -8
 2565              		.cfi_offset 14, -4
 2566 0002 82B0     		sub	sp, sp, #8
 2567              	.LCFI89:
 2568              		.cfi_def_cfa_offset 16
 2569 0004 00AF     		add	r7, sp, #0
 2570              	.LCFI90:
 2571              		.cfi_def_cfa_register 7
 2572 0006 7860     		str	r0, [r7, #4]
 2573 0008 0B46     		mov	r3, r1
 2574 000a FB70     		strb	r3, [r7, #3]
1304:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1305:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 2575              		.loc 1 1305 0
 2576 000c 7B68     		ldr	r3, [r7, #4]
 2577 000e 23F0F103 		bic	r3, r3, #241
 2578 0012 002B     		cmp	r3, #0
 2579 0014 02D1     		bne	.L112
 2580              		.loc 1 1305 0 is_stmt 0 discriminator 2
 2581 0016 7B68     		ldr	r3, [r7, #4]
 2582 0018 002B     		cmp	r3, #0
 2583 001a 07D1     		bne	.L113
 2584              	.L112:
 2585              		.loc 1 1305 0 discriminator 1
 2586 001c 40F20000 		movw	r0, #:lower16:.LC0
 2587 0020 C0F20000 		movt	r0, #:upper16:.LC0
 2588 0024 40F21951 		movw	r1, #1305
 2589 0028 FFF7FEFF 		bl	assert_failed
 2590              	.L113:
1306:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2591              		.loc 1 1306 0 is_stmt 1
 2592 002c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2593 002e 002B     		cmp	r3, #0
 2594 0030 0AD0     		beq	.L114
 2595              		.loc 1 1306 0 is_stmt 0 discriminator 1
 2596 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2597 0034 012B     		cmp	r3, #1
 2598 0036 07D0     		beq	.L114
 2599 0038 40F20000 		movw	r0, #:lower16:.LC0
 2600 003c C0F20000 		movt	r0, #:upper16:.LC0
 2601 0040 40F21A51 		movw	r1, #1306
 2602 0044 FFF7FEFF 		bl	assert_failed
 2603              	.L114:
1307:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1308:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2604              		.loc 1 1308 0 is_stmt 1
 2605 0048 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2606 004a 002B     		cmp	r3, #0
 2607 004c 0CD0     		beq	.L115
1309:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1310:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 2608              		.loc 1 1310 0
 2609 004e 4FF46053 		mov	r3, #14336
 2610 0052 C4F20203 		movt	r3, 16386
 2611 0056 4FF46052 		mov	r2, #14336
 2612 005a C4F20202 		movt	r2, 16386
 2613 005e 5169     		ldr	r1, [r2, #20]
 2614 0060 7A68     		ldr	r2, [r7, #4]
 2615 0062 0A43     		orrs	r2, r2, r1
 2616 0064 5A61     		str	r2, [r3, #20]
 2617 0066 0CE0     		b	.L111
 2618              	.L115:
1311:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1312:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1313:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1314:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 2619              		.loc 1 1314 0
 2620 0068 4FF46053 		mov	r3, #14336
 2621 006c C4F20203 		movt	r3, 16386
 2622 0070 4FF46052 		mov	r2, #14336
 2623 0074 C4F20202 		movt	r2, 16386
 2624 0078 5169     		ldr	r1, [r2, #20]
 2625 007a 7A68     		ldr	r2, [r7, #4]
 2626 007c D243     		mvns	r2, r2
 2627 007e 0A40     		ands	r2, r2, r1
 2628 0080 5A61     		str	r2, [r3, #20]
 2629              	.L111:
1315:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1316:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2630              		.loc 1 1316 0
 2631 0082 0837     		adds	r7, r7, #8
 2632 0084 BD46     		mov	sp, r7
 2633              		@ sp needed
 2634 0086 80BD     		pop	{r7, pc}
 2635              		.cfi_endproc
 2636              	.LFE140:
 2638              		.section	.text.RCC_AHB3PeriphResetCmd,"ax",%progbits
 2639              		.align	2
 2640              		.global	RCC_AHB3PeriphResetCmd
 2641              		.thumb
 2642              		.thumb_func
 2644              	RCC_AHB3PeriphResetCmd:
 2645              	.LFB141:
1317:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1318:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1319:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB3 peripheral reset.
1320:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
1321:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1322:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1323:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1324:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1325:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1326:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1327:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2646              		.loc 1 1327 0
 2647              		.cfi_startproc
 2648              		@ args = 0, pretend = 0, frame = 8
 2649              		@ frame_needed = 1, uses_anonymous_args = 0
 2650 0000 80B5     		push	{r7, lr}
 2651              	.LCFI91:
 2652              		.cfi_def_cfa_offset 8
 2653              		.cfi_offset 7, -8
 2654              		.cfi_offset 14, -4
 2655 0002 82B0     		sub	sp, sp, #8
 2656              	.LCFI92:
 2657              		.cfi_def_cfa_offset 16
 2658 0004 00AF     		add	r7, sp, #0
 2659              	.LCFI93:
 2660              		.cfi_def_cfa_register 7
 2661 0006 7860     		str	r0, [r7, #4]
 2662 0008 0B46     		mov	r3, r1
 2663 000a FB70     		strb	r3, [r7, #3]
1328:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1329:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
 2664              		.loc 1 1329 0
 2665 000c 7B68     		ldr	r3, [r7, #4]
 2666 000e 23F00103 		bic	r3, r3, #1
 2667 0012 002B     		cmp	r3, #0
 2668 0014 02D1     		bne	.L118
 2669              		.loc 1 1329 0 is_stmt 0 discriminator 2
 2670 0016 7B68     		ldr	r3, [r7, #4]
 2671 0018 002B     		cmp	r3, #0
 2672 001a 07D1     		bne	.L119
 2673              	.L118:
 2674              		.loc 1 1329 0 discriminator 1
 2675 001c 40F20000 		movw	r0, #:lower16:.LC0
 2676 0020 C0F20000 		movt	r0, #:upper16:.LC0
 2677 0024 40F23151 		movw	r1, #1329
 2678 0028 FFF7FEFF 		bl	assert_failed
 2679              	.L119:
1330:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2680              		.loc 1 1330 0 is_stmt 1
 2681 002c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2682 002e 002B     		cmp	r3, #0
 2683 0030 0AD0     		beq	.L120
 2684              		.loc 1 1330 0 is_stmt 0 discriminator 1
 2685 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2686 0034 012B     		cmp	r3, #1
 2687 0036 07D0     		beq	.L120
 2688 0038 40F20000 		movw	r0, #:lower16:.LC0
 2689 003c C0F20000 		movt	r0, #:upper16:.LC0
 2690 0040 40F23251 		movw	r1, #1330
 2691 0044 FFF7FEFF 		bl	assert_failed
 2692              	.L120:
1331:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1332:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2693              		.loc 1 1332 0 is_stmt 1
 2694 0048 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2695 004a 002B     		cmp	r3, #0
 2696 004c 0CD0     		beq	.L121
1333:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1334:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 2697              		.loc 1 1334 0
 2698 004e 4FF46053 		mov	r3, #14336
 2699 0052 C4F20203 		movt	r3, 16386
 2700 0056 4FF46052 		mov	r2, #14336
 2701 005a C4F20202 		movt	r2, 16386
 2702 005e 9169     		ldr	r1, [r2, #24]
 2703 0060 7A68     		ldr	r2, [r7, #4]
 2704 0062 0A43     		orrs	r2, r2, r1
 2705 0064 9A61     		str	r2, [r3, #24]
 2706 0066 0CE0     		b	.L117
 2707              	.L121:
1335:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1336:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1337:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1338:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 2708              		.loc 1 1338 0
 2709 0068 4FF46053 		mov	r3, #14336
 2710 006c C4F20203 		movt	r3, 16386
 2711 0070 4FF46052 		mov	r2, #14336
 2712 0074 C4F20202 		movt	r2, 16386
 2713 0078 9169     		ldr	r1, [r2, #24]
 2714 007a 7A68     		ldr	r2, [r7, #4]
 2715 007c D243     		mvns	r2, r2
 2716 007e 0A40     		ands	r2, r2, r1
 2717 0080 9A61     		str	r2, [r3, #24]
 2718              	.L117:
1339:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1340:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2719              		.loc 1 1340 0
 2720 0082 0837     		adds	r7, r7, #8
 2721 0084 BD46     		mov	sp, r7
 2722              		@ sp needed
 2723 0086 80BD     		pop	{r7, pc}
 2724              		.cfi_endproc
 2725              	.LFE141:
 2727              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 2728              		.align	2
 2729              		.global	RCC_APB1PeriphResetCmd
 2730              		.thumb
 2731              		.thumb_func
 2733              	RCC_APB1PeriphResetCmd:
 2734              	.LFB142:
1341:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1342:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1343:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1344:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1345:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1346:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1347:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1348:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1349:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1350:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1351:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1352:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1353:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1354:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1355:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1356:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1357:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1358:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1359:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1360:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1361:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1362:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1363:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1364:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1365:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1366:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1367:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1368:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1369:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1370:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1371:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1372:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1373:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1374:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2735              		.loc 1 1374 0
 2736              		.cfi_startproc
 2737              		@ args = 0, pretend = 0, frame = 8
 2738              		@ frame_needed = 1, uses_anonymous_args = 0
 2739 0000 80B5     		push	{r7, lr}
 2740              	.LCFI94:
 2741              		.cfi_def_cfa_offset 8
 2742              		.cfi_offset 7, -8
 2743              		.cfi_offset 14, -4
 2744 0002 82B0     		sub	sp, sp, #8
 2745              	.LCFI95:
 2746              		.cfi_def_cfa_offset 16
 2747 0004 00AF     		add	r7, sp, #0
 2748              	.LCFI96:
 2749              		.cfi_def_cfa_register 7
 2750 0006 7860     		str	r0, [r7, #4]
 2751 0008 0B46     		mov	r3, r1
 2752 000a FB70     		strb	r3, [r7, #3]
1375:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1376:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 2753              		.loc 1 1376 0
 2754 000c 7A68     		ldr	r2, [r7, #4]
 2755 000e 4FF45853 		mov	r3, #13824
 2756 0012 CCF60113 		movt	r3, 51457
 2757 0016 1340     		ands	r3, r3, r2
 2758 0018 002B     		cmp	r3, #0
 2759 001a 02D1     		bne	.L124
 2760              		.loc 1 1376 0 is_stmt 0 discriminator 2
 2761 001c 7B68     		ldr	r3, [r7, #4]
 2762 001e 002B     		cmp	r3, #0
 2763 0020 07D1     		bne	.L125
 2764              	.L124:
 2765              		.loc 1 1376 0 discriminator 1
 2766 0022 40F20000 		movw	r0, #:lower16:.LC0
 2767 0026 C0F20000 		movt	r0, #:upper16:.LC0
 2768 002a 4FF4AC61 		mov	r1, #1376
 2769 002e FFF7FEFF 		bl	assert_failed
 2770              	.L125:
1377:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2771              		.loc 1 1377 0 is_stmt 1
 2772 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2773 0034 002B     		cmp	r3, #0
 2774 0036 0AD0     		beq	.L126
 2775              		.loc 1 1377 0 is_stmt 0 discriminator 1
 2776 0038 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2777 003a 012B     		cmp	r3, #1
 2778 003c 07D0     		beq	.L126
 2779 003e 40F20000 		movw	r0, #:lower16:.LC0
 2780 0042 C0F20000 		movt	r0, #:upper16:.LC0
 2781 0046 40F26151 		movw	r1, #1377
 2782 004a FFF7FEFF 		bl	assert_failed
 2783              	.L126:
1378:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2784              		.loc 1 1378 0 is_stmt 1
 2785 004e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2786 0050 002B     		cmp	r3, #0
 2787 0052 0CD0     		beq	.L127
1379:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1380:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 2788              		.loc 1 1380 0
 2789 0054 4FF46053 		mov	r3, #14336
 2790 0058 C4F20203 		movt	r3, 16386
 2791 005c 4FF46052 		mov	r2, #14336
 2792 0060 C4F20202 		movt	r2, 16386
 2793 0064 116A     		ldr	r1, [r2, #32]
 2794 0066 7A68     		ldr	r2, [r7, #4]
 2795 0068 0A43     		orrs	r2, r2, r1
 2796 006a 1A62     		str	r2, [r3, #32]
 2797 006c 0CE0     		b	.L123
 2798              	.L127:
1381:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1382:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1383:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1384:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 2799              		.loc 1 1384 0
 2800 006e 4FF46053 		mov	r3, #14336
 2801 0072 C4F20203 		movt	r3, 16386
 2802 0076 4FF46052 		mov	r2, #14336
 2803 007a C4F20202 		movt	r2, 16386
 2804 007e 116A     		ldr	r1, [r2, #32]
 2805 0080 7A68     		ldr	r2, [r7, #4]
 2806 0082 D243     		mvns	r2, r2
 2807 0084 0A40     		ands	r2, r2, r1
 2808 0086 1A62     		str	r2, [r3, #32]
 2809              	.L123:
1385:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1386:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2810              		.loc 1 1386 0
 2811 0088 0837     		adds	r7, r7, #8
 2812 008a BD46     		mov	sp, r7
 2813              		@ sp needed
 2814 008c 80BD     		pop	{r7, pc}
 2815              		.cfi_endproc
 2816              	.LFE142:
 2818 008e 00BF     		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 2819              		.align	2
 2820              		.global	RCC_APB2PeriphResetCmd
 2821              		.thumb
 2822              		.thumb_func
 2824              	RCC_APB2PeriphResetCmd:
 2825              	.LFB143:
1387:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1388:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1389:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1390:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1391:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1392:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1393:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1394:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1395:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1396:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1397:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1398:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1399:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1400:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1401:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1402:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1403:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1404:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1405:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1406:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1407:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1408:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1409:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1410:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2826              		.loc 1 1410 0
 2827              		.cfi_startproc
 2828              		@ args = 0, pretend = 0, frame = 8
 2829              		@ frame_needed = 1, uses_anonymous_args = 0
 2830 0000 80B5     		push	{r7, lr}
 2831              	.LCFI97:
 2832              		.cfi_def_cfa_offset 8
 2833              		.cfi_offset 7, -8
 2834              		.cfi_offset 14, -4
 2835 0002 82B0     		sub	sp, sp, #8
 2836              	.LCFI98:
 2837              		.cfi_def_cfa_offset 16
 2838 0004 00AF     		add	r7, sp, #0
 2839              	.LCFI99:
 2840              		.cfi_def_cfa_register 7
 2841 0006 7860     		str	r0, [r7, #4]
 2842 0008 0B46     		mov	r3, r1
 2843 000a FB70     		strb	r3, [r7, #3]
1411:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1412:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
 2844              		.loc 1 1412 0
 2845 000c 7A68     		ldr	r2, [r7, #4]
 2846 000e 4AF2CC63 		movw	r3, #42700
 2847 0012 CFF6F873 		movt	r3, 65528
 2848 0016 1340     		ands	r3, r3, r2
 2849 0018 002B     		cmp	r3, #0
 2850 001a 02D1     		bne	.L130
 2851              		.loc 1 1412 0 is_stmt 0 discriminator 2
 2852 001c 7B68     		ldr	r3, [r7, #4]
 2853 001e 002B     		cmp	r3, #0
 2854 0020 07D1     		bne	.L131
 2855              	.L130:
 2856              		.loc 1 1412 0 discriminator 1
 2857 0022 40F20000 		movw	r0, #:lower16:.LC0
 2858 0026 C0F20000 		movt	r0, #:upper16:.LC0
 2859 002a 40F28451 		movw	r1, #1412
 2860 002e FFF7FEFF 		bl	assert_failed
 2861              	.L131:
1413:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2862              		.loc 1 1413 0 is_stmt 1
 2863 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2864 0034 002B     		cmp	r3, #0
 2865 0036 0AD0     		beq	.L132
 2866              		.loc 1 1413 0 is_stmt 0 discriminator 1
 2867 0038 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2868 003a 012B     		cmp	r3, #1
 2869 003c 07D0     		beq	.L132
 2870 003e 40F20000 		movw	r0, #:lower16:.LC0
 2871 0042 C0F20000 		movt	r0, #:upper16:.LC0
 2872 0046 40F28551 		movw	r1, #1413
 2873 004a FFF7FEFF 		bl	assert_failed
 2874              	.L132:
1414:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2875              		.loc 1 1414 0 is_stmt 1
 2876 004e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2877 0050 002B     		cmp	r3, #0
 2878 0052 0CD0     		beq	.L133
1415:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1416:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 2879              		.loc 1 1416 0
 2880 0054 4FF46053 		mov	r3, #14336
 2881 0058 C4F20203 		movt	r3, 16386
 2882 005c 4FF46052 		mov	r2, #14336
 2883 0060 C4F20202 		movt	r2, 16386
 2884 0064 516A     		ldr	r1, [r2, #36]
 2885 0066 7A68     		ldr	r2, [r7, #4]
 2886 0068 0A43     		orrs	r2, r2, r1
 2887 006a 5A62     		str	r2, [r3, #36]
 2888 006c 0CE0     		b	.L129
 2889              	.L133:
1417:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1418:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1419:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1420:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 2890              		.loc 1 1420 0
 2891 006e 4FF46053 		mov	r3, #14336
 2892 0072 C4F20203 		movt	r3, 16386
 2893 0076 4FF46052 		mov	r2, #14336
 2894 007a C4F20202 		movt	r2, 16386
 2895 007e 516A     		ldr	r1, [r2, #36]
 2896 0080 7A68     		ldr	r2, [r7, #4]
 2897 0082 D243     		mvns	r2, r2
 2898 0084 0A40     		ands	r2, r2, r1
 2899 0086 5A62     		str	r2, [r3, #36]
 2900              	.L129:
1421:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1422:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2901              		.loc 1 1422 0
 2902 0088 0837     		adds	r7, r7, #8
 2903 008a BD46     		mov	sp, r7
 2904              		@ sp needed
 2905 008c 80BD     		pop	{r7, pc}
 2906              		.cfi_endproc
 2907              	.LFE143:
 2909 008e 00BF     		.section	.text.RCC_AHB1PeriphClockLPModeCmd,"ax",%progbits
 2910              		.align	2
 2911              		.global	RCC_AHB1PeriphClockLPModeCmd
 2912              		.thumb
 2913              		.thumb_func
 2915              	RCC_AHB1PeriphClockLPModeCmd:
 2916              	.LFB144:
1423:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1424:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1425:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
1426:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1427:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1428:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1429:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1430:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1431:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1432:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1433:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1434:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1435:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1436:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1437:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1438:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1439:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1440:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1441:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1442:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1443:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1444:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1445:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1446:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1447:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1448:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1449:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1450:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1451:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1452:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1453:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1454:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1455:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1456:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2917              		.loc 1 1456 0
 2918              		.cfi_startproc
 2919              		@ args = 0, pretend = 0, frame = 8
 2920              		@ frame_needed = 1, uses_anonymous_args = 0
 2921 0000 80B5     		push	{r7, lr}
 2922              	.LCFI100:
 2923              		.cfi_def_cfa_offset 8
 2924              		.cfi_offset 7, -8
 2925              		.cfi_offset 14, -4
 2926 0002 82B0     		sub	sp, sp, #8
 2927              	.LCFI101:
 2928              		.cfi_def_cfa_offset 16
 2929 0004 00AF     		add	r7, sp, #0
 2930              	.LCFI102:
 2931              		.cfi_def_cfa_register 7
 2932 0006 7860     		str	r0, [r7, #4]
 2933 0008 0B46     		mov	r3, r1
 2934 000a FB70     		strb	r3, [r7, #3]
1457:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1458:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
 2935              		.loc 1 1458 0
 2936 000c 7A68     		ldr	r2, [r7, #4]
 2937 000e 4FF4DC43 		mov	r3, #28160
 2938 0012 C8F29813 		movt	r3, 33176
 2939 0016 1340     		ands	r3, r3, r2
 2940 0018 002B     		cmp	r3, #0
 2941 001a 02D1     		bne	.L136
 2942              		.loc 1 1458 0 is_stmt 0 discriminator 2
 2943 001c 7B68     		ldr	r3, [r7, #4]
 2944 001e 002B     		cmp	r3, #0
 2945 0020 07D1     		bne	.L137
 2946              	.L136:
 2947              		.loc 1 1458 0 discriminator 1
 2948 0022 40F20000 		movw	r0, #:lower16:.LC0
 2949 0026 C0F20000 		movt	r0, #:upper16:.LC0
 2950 002a 40F2B251 		movw	r1, #1458
 2951 002e FFF7FEFF 		bl	assert_failed
 2952              	.L137:
1459:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2953              		.loc 1 1459 0 is_stmt 1
 2954 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2955 0034 002B     		cmp	r3, #0
 2956 0036 0AD0     		beq	.L138
 2957              		.loc 1 1459 0 is_stmt 0 discriminator 1
 2958 0038 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2959 003a 012B     		cmp	r3, #1
 2960 003c 07D0     		beq	.L138
 2961 003e 40F20000 		movw	r0, #:lower16:.LC0
 2962 0042 C0F20000 		movt	r0, #:upper16:.LC0
 2963 0046 40F2B351 		movw	r1, #1459
 2964 004a FFF7FEFF 		bl	assert_failed
 2965              	.L138:
1460:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2966              		.loc 1 1460 0 is_stmt 1
 2967 004e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2968 0050 002B     		cmp	r3, #0
 2969 0052 0CD0     		beq	.L139
1461:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1462:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 2970              		.loc 1 1462 0
 2971 0054 4FF46053 		mov	r3, #14336
 2972 0058 C4F20203 		movt	r3, 16386
 2973 005c 4FF46052 		mov	r2, #14336
 2974 0060 C4F20202 		movt	r2, 16386
 2975 0064 116D     		ldr	r1, [r2, #80]
 2976 0066 7A68     		ldr	r2, [r7, #4]
 2977 0068 0A43     		orrs	r2, r2, r1
 2978 006a 1A65     		str	r2, [r3, #80]
 2979 006c 0CE0     		b	.L135
 2980              	.L139:
1463:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1464:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1465:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1466:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 2981              		.loc 1 1466 0
 2982 006e 4FF46053 		mov	r3, #14336
 2983 0072 C4F20203 		movt	r3, 16386
 2984 0076 4FF46052 		mov	r2, #14336
 2985 007a C4F20202 		movt	r2, 16386
 2986 007e 116D     		ldr	r1, [r2, #80]
 2987 0080 7A68     		ldr	r2, [r7, #4]
 2988 0082 D243     		mvns	r2, r2
 2989 0084 0A40     		ands	r2, r2, r1
 2990 0086 1A65     		str	r2, [r3, #80]
 2991              	.L135:
1467:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1468:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2992              		.loc 1 1468 0
 2993 0088 0837     		adds	r7, r7, #8
 2994 008a BD46     		mov	sp, r7
 2995              		@ sp needed
 2996 008c 80BD     		pop	{r7, pc}
 2997              		.cfi_endproc
 2998              	.LFE144:
 3000 008e 00BF     		.section	.text.RCC_AHB2PeriphClockLPModeCmd,"ax",%progbits
 3001              		.align	2
 3002              		.global	RCC_AHB2PeriphClockLPModeCmd
 3003              		.thumb
 3004              		.thumb_func
 3006              	RCC_AHB2PeriphClockLPModeCmd:
 3007              	.LFB145:
1469:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1470:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1471:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
1472:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1473:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           power consumption.
1474:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1475:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1476:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1477:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1478:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1479:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1480:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1481:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1482:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
1483:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1484:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1485:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1486:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1487:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1488:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 3008              		.loc 1 1488 0
 3009              		.cfi_startproc
 3010              		@ args = 0, pretend = 0, frame = 8
 3011              		@ frame_needed = 1, uses_anonymous_args = 0
 3012 0000 80B5     		push	{r7, lr}
 3013              	.LCFI103:
 3014              		.cfi_def_cfa_offset 8
 3015              		.cfi_offset 7, -8
 3016              		.cfi_offset 14, -4
 3017 0002 82B0     		sub	sp, sp, #8
 3018              	.LCFI104:
 3019              		.cfi_def_cfa_offset 16
 3020 0004 00AF     		add	r7, sp, #0
 3021              	.LCFI105:
 3022              		.cfi_def_cfa_register 7
 3023 0006 7860     		str	r0, [r7, #4]
 3024 0008 0B46     		mov	r3, r1
 3025 000a FB70     		strb	r3, [r7, #3]
1489:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1490:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 3026              		.loc 1 1490 0
 3027 000c 7B68     		ldr	r3, [r7, #4]
 3028 000e 23F0F103 		bic	r3, r3, #241
 3029 0012 002B     		cmp	r3, #0
 3030 0014 02D1     		bne	.L142
 3031              		.loc 1 1490 0 is_stmt 0 discriminator 2
 3032 0016 7B68     		ldr	r3, [r7, #4]
 3033 0018 002B     		cmp	r3, #0
 3034 001a 07D1     		bne	.L143
 3035              	.L142:
 3036              		.loc 1 1490 0 discriminator 1
 3037 001c 40F20000 		movw	r0, #:lower16:.LC0
 3038 0020 C0F20000 		movt	r0, #:upper16:.LC0
 3039 0024 40F2D251 		movw	r1, #1490
 3040 0028 FFF7FEFF 		bl	assert_failed
 3041              	.L143:
1491:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3042              		.loc 1 1491 0 is_stmt 1
 3043 002c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3044 002e 002B     		cmp	r3, #0
 3045 0030 0AD0     		beq	.L144
 3046              		.loc 1 1491 0 is_stmt 0 discriminator 1
 3047 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3048 0034 012B     		cmp	r3, #1
 3049 0036 07D0     		beq	.L144
 3050 0038 40F20000 		movw	r0, #:lower16:.LC0
 3051 003c C0F20000 		movt	r0, #:upper16:.LC0
 3052 0040 40F2D351 		movw	r1, #1491
 3053 0044 FFF7FEFF 		bl	assert_failed
 3054              	.L144:
1492:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 3055              		.loc 1 1492 0 is_stmt 1
 3056 0048 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3057 004a 002B     		cmp	r3, #0
 3058 004c 0CD0     		beq	.L145
1493:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1494:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 3059              		.loc 1 1494 0
 3060 004e 4FF46053 		mov	r3, #14336
 3061 0052 C4F20203 		movt	r3, 16386
 3062 0056 4FF46052 		mov	r2, #14336
 3063 005a C4F20202 		movt	r2, 16386
 3064 005e 516D     		ldr	r1, [r2, #84]
 3065 0060 7A68     		ldr	r2, [r7, #4]
 3066 0062 0A43     		orrs	r2, r2, r1
 3067 0064 5A65     		str	r2, [r3, #84]
 3068 0066 0CE0     		b	.L141
 3069              	.L145:
1495:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1496:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1497:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1498:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 3070              		.loc 1 1498 0
 3071 0068 4FF46053 		mov	r3, #14336
 3072 006c C4F20203 		movt	r3, 16386
 3073 0070 4FF46052 		mov	r2, #14336
 3074 0074 C4F20202 		movt	r2, 16386
 3075 0078 516D     		ldr	r1, [r2, #84]
 3076 007a 7A68     		ldr	r2, [r7, #4]
 3077 007c D243     		mvns	r2, r2
 3078 007e 0A40     		ands	r2, r2, r1
 3079 0080 5A65     		str	r2, [r3, #84]
 3080              	.L141:
1499:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1500:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 3081              		.loc 1 1500 0
 3082 0082 0837     		adds	r7, r7, #8
 3083 0084 BD46     		mov	sp, r7
 3084              		@ sp needed
 3085 0086 80BD     		pop	{r7, pc}
 3086              		.cfi_endproc
 3087              	.LFE145:
 3089              		.section	.text.RCC_AHB3PeriphClockLPModeCmd,"ax",%progbits
 3090              		.align	2
 3091              		.global	RCC_AHB3PeriphClockLPModeCmd
 3092              		.thumb
 3093              		.thumb_func
 3095              	RCC_AHB3PeriphClockLPModeCmd:
 3096              	.LFB146:
1501:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1502:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1503:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
1504:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1505:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1506:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1507:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1508:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1509:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1510:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1511:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1512:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1513:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1514:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1515:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 3097              		.loc 1 1515 0
 3098              		.cfi_startproc
 3099              		@ args = 0, pretend = 0, frame = 8
 3100              		@ frame_needed = 1, uses_anonymous_args = 0
 3101 0000 80B5     		push	{r7, lr}
 3102              	.LCFI106:
 3103              		.cfi_def_cfa_offset 8
 3104              		.cfi_offset 7, -8
 3105              		.cfi_offset 14, -4
 3106 0002 82B0     		sub	sp, sp, #8
 3107              	.LCFI107:
 3108              		.cfi_def_cfa_offset 16
 3109 0004 00AF     		add	r7, sp, #0
 3110              	.LCFI108:
 3111              		.cfi_def_cfa_register 7
 3112 0006 7860     		str	r0, [r7, #4]
 3113 0008 0B46     		mov	r3, r1
 3114 000a FB70     		strb	r3, [r7, #3]
1516:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1517:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
 3115              		.loc 1 1517 0
 3116 000c 7B68     		ldr	r3, [r7, #4]
 3117 000e 23F00103 		bic	r3, r3, #1
 3118 0012 002B     		cmp	r3, #0
 3119 0014 02D1     		bne	.L148
 3120              		.loc 1 1517 0 is_stmt 0 discriminator 2
 3121 0016 7B68     		ldr	r3, [r7, #4]
 3122 0018 002B     		cmp	r3, #0
 3123 001a 07D1     		bne	.L149
 3124              	.L148:
 3125              		.loc 1 1517 0 discriminator 1
 3126 001c 40F20000 		movw	r0, #:lower16:.LC0
 3127 0020 C0F20000 		movt	r0, #:upper16:.LC0
 3128 0024 40F2ED51 		movw	r1, #1517
 3129 0028 FFF7FEFF 		bl	assert_failed
 3130              	.L149:
1518:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3131              		.loc 1 1518 0 is_stmt 1
 3132 002c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3133 002e 002B     		cmp	r3, #0
 3134 0030 0AD0     		beq	.L150
 3135              		.loc 1 1518 0 is_stmt 0 discriminator 1
 3136 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3137 0034 012B     		cmp	r3, #1
 3138 0036 07D0     		beq	.L150
 3139 0038 40F20000 		movw	r0, #:lower16:.LC0
 3140 003c C0F20000 		movt	r0, #:upper16:.LC0
 3141 0040 40F2EE51 		movw	r1, #1518
 3142 0044 FFF7FEFF 		bl	assert_failed
 3143              	.L150:
1519:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 3144              		.loc 1 1519 0 is_stmt 1
 3145 0048 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3146 004a 002B     		cmp	r3, #0
 3147 004c 0CD0     		beq	.L151
1520:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1521:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 3148              		.loc 1 1521 0
 3149 004e 4FF46053 		mov	r3, #14336
 3150 0052 C4F20203 		movt	r3, 16386
 3151 0056 4FF46052 		mov	r2, #14336
 3152 005a C4F20202 		movt	r2, 16386
 3153 005e 916D     		ldr	r1, [r2, #88]
 3154 0060 7A68     		ldr	r2, [r7, #4]
 3155 0062 0A43     		orrs	r2, r2, r1
 3156 0064 9A65     		str	r2, [r3, #88]
 3157 0066 0CE0     		b	.L147
 3158              	.L151:
1522:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1523:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1524:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1525:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 3159              		.loc 1 1525 0
 3160 0068 4FF46053 		mov	r3, #14336
 3161 006c C4F20203 		movt	r3, 16386
 3162 0070 4FF46052 		mov	r2, #14336
 3163 0074 C4F20202 		movt	r2, 16386
 3164 0078 916D     		ldr	r1, [r2, #88]
 3165 007a 7A68     		ldr	r2, [r7, #4]
 3166 007c D243     		mvns	r2, r2
 3167 007e 0A40     		ands	r2, r2, r1
 3168 0080 9A65     		str	r2, [r3, #88]
 3169              	.L147:
1526:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1527:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 3170              		.loc 1 1527 0
 3171 0082 0837     		adds	r7, r7, #8
 3172 0084 BD46     		mov	sp, r7
 3173              		@ sp needed
 3174 0086 80BD     		pop	{r7, pc}
 3175              		.cfi_endproc
 3176              	.LFE146:
 3178              		.section	.text.RCC_APB1PeriphClockLPModeCmd,"ax",%progbits
 3179              		.align	2
 3180              		.global	RCC_APB1PeriphClockLPModeCmd
 3181              		.thumb
 3182              		.thumb_func
 3184              	RCC_APB1PeriphClockLPModeCmd:
 3185              	.LFB147:
1528:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1529:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1530:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
1531:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1532:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1533:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1534:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1535:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1536:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1537:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1538:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1539:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1540:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1541:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1542:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1543:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1544:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1545:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1546:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1547:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1548:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1549:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1550:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1551:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1552:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1553:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1554:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1555:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1556:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1557:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1558:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1559:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1560:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1561:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1562:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1563:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1564:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1565:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 3186              		.loc 1 1565 0
 3187              		.cfi_startproc
 3188              		@ args = 0, pretend = 0, frame = 8
 3189              		@ frame_needed = 1, uses_anonymous_args = 0
 3190 0000 80B5     		push	{r7, lr}
 3191              	.LCFI109:
 3192              		.cfi_def_cfa_offset 8
 3193              		.cfi_offset 7, -8
 3194              		.cfi_offset 14, -4
 3195 0002 82B0     		sub	sp, sp, #8
 3196              	.LCFI110:
 3197              		.cfi_def_cfa_offset 16
 3198 0004 00AF     		add	r7, sp, #0
 3199              	.LCFI111:
 3200              		.cfi_def_cfa_register 7
 3201 0006 7860     		str	r0, [r7, #4]
 3202 0008 0B46     		mov	r3, r1
 3203 000a FB70     		strb	r3, [r7, #3]
1566:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1567:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 3204              		.loc 1 1567 0
 3205 000c 7A68     		ldr	r2, [r7, #4]
 3206 000e 4FF45853 		mov	r3, #13824
 3207 0012 CCF60113 		movt	r3, 51457
 3208 0016 1340     		ands	r3, r3, r2
 3209 0018 002B     		cmp	r3, #0
 3210 001a 02D1     		bne	.L154
 3211              		.loc 1 1567 0 is_stmt 0 discriminator 2
 3212 001c 7B68     		ldr	r3, [r7, #4]
 3213 001e 002B     		cmp	r3, #0
 3214 0020 07D1     		bne	.L155
 3215              	.L154:
 3216              		.loc 1 1567 0 discriminator 1
 3217 0022 40F20000 		movw	r0, #:lower16:.LC0
 3218 0026 C0F20000 		movt	r0, #:upper16:.LC0
 3219 002a 40F21F61 		movw	r1, #1567
 3220 002e FFF7FEFF 		bl	assert_failed
 3221              	.L155:
1568:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3222              		.loc 1 1568 0 is_stmt 1
 3223 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3224 0034 002B     		cmp	r3, #0
 3225 0036 0AD0     		beq	.L156
 3226              		.loc 1 1568 0 is_stmt 0 discriminator 1
 3227 0038 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3228 003a 012B     		cmp	r3, #1
 3229 003c 07D0     		beq	.L156
 3230 003e 40F20000 		movw	r0, #:lower16:.LC0
 3231 0042 C0F20000 		movt	r0, #:upper16:.LC0
 3232 0046 4FF4C461 		mov	r1, #1568
 3233 004a FFF7FEFF 		bl	assert_failed
 3234              	.L156:
1569:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 3235              		.loc 1 1569 0 is_stmt 1
 3236 004e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3237 0050 002B     		cmp	r3, #0
 3238 0052 0CD0     		beq	.L157
1570:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1571:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 3239              		.loc 1 1571 0
 3240 0054 4FF46053 		mov	r3, #14336
 3241 0058 C4F20203 		movt	r3, 16386
 3242 005c 4FF46052 		mov	r2, #14336
 3243 0060 C4F20202 		movt	r2, 16386
 3244 0064 116E     		ldr	r1, [r2, #96]
 3245 0066 7A68     		ldr	r2, [r7, #4]
 3246 0068 0A43     		orrs	r2, r2, r1
 3247 006a 1A66     		str	r2, [r3, #96]
 3248 006c 0CE0     		b	.L153
 3249              	.L157:
1572:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1573:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1574:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1575:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
 3250              		.loc 1 1575 0
 3251 006e 4FF46053 		mov	r3, #14336
 3252 0072 C4F20203 		movt	r3, 16386
 3253 0076 4FF46052 		mov	r2, #14336
 3254 007a C4F20202 		movt	r2, 16386
 3255 007e 116E     		ldr	r1, [r2, #96]
 3256 0080 7A68     		ldr	r2, [r7, #4]
 3257 0082 D243     		mvns	r2, r2
 3258 0084 0A40     		ands	r2, r2, r1
 3259 0086 1A66     		str	r2, [r3, #96]
 3260              	.L153:
1576:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1577:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 3261              		.loc 1 1577 0
 3262 0088 0837     		adds	r7, r7, #8
 3263 008a BD46     		mov	sp, r7
 3264              		@ sp needed
 3265 008c 80BD     		pop	{r7, pc}
 3266              		.cfi_endproc
 3267              	.LFE147:
 3269 008e 00BF     		.section	.text.RCC_APB2PeriphClockLPModeCmd,"ax",%progbits
 3270              		.align	2
 3271              		.global	RCC_APB2PeriphClockLPModeCmd
 3272              		.thumb
 3273              		.thumb_func
 3275              	RCC_APB2PeriphClockLPModeCmd:
 3276              	.LFB148:
1578:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1579:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1580:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
1581:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1582:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1583:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1584:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1585:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1586:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1587:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1588:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1589:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1590:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1591:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1592:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1593:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1594:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1595:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1596:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1597:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1598:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1599:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1600:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1601:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1602:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1603:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1604:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1605:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 3277              		.loc 1 1605 0
 3278              		.cfi_startproc
 3279              		@ args = 0, pretend = 0, frame = 8
 3280              		@ frame_needed = 1, uses_anonymous_args = 0
 3281 0000 80B5     		push	{r7, lr}
 3282              	.LCFI112:
 3283              		.cfi_def_cfa_offset 8
 3284              		.cfi_offset 7, -8
 3285              		.cfi_offset 14, -4
 3286 0002 82B0     		sub	sp, sp, #8
 3287              	.LCFI113:
 3288              		.cfi_def_cfa_offset 16
 3289 0004 00AF     		add	r7, sp, #0
 3290              	.LCFI114:
 3291              		.cfi_def_cfa_register 7
 3292 0006 7860     		str	r0, [r7, #4]
 3293 0008 0B46     		mov	r3, r1
 3294 000a FB70     		strb	r3, [r7, #3]
1606:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1607:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 3295              		.loc 1 1607 0
 3296 000c 7A68     		ldr	r2, [r7, #4]
 3297 000e 4AF2CC03 		movw	r3, #41164
 3298 0012 CFF6F873 		movt	r3, 65528
 3299 0016 1340     		ands	r3, r3, r2
 3300 0018 002B     		cmp	r3, #0
 3301 001a 02D1     		bne	.L160
 3302              		.loc 1 1607 0 is_stmt 0 discriminator 2
 3303 001c 7B68     		ldr	r3, [r7, #4]
 3304 001e 002B     		cmp	r3, #0
 3305 0020 07D1     		bne	.L161
 3306              	.L160:
 3307              		.loc 1 1607 0 discriminator 1
 3308 0022 40F20000 		movw	r0, #:lower16:.LC0
 3309 0026 C0F20000 		movt	r0, #:upper16:.LC0
 3310 002a 40F24761 		movw	r1, #1607
 3311 002e FFF7FEFF 		bl	assert_failed
 3312              	.L161:
1608:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3313              		.loc 1 1608 0 is_stmt 1
 3314 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3315 0034 002B     		cmp	r3, #0
 3316 0036 0AD0     		beq	.L162
 3317              		.loc 1 1608 0 is_stmt 0 discriminator 1
 3318 0038 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3319 003a 012B     		cmp	r3, #1
 3320 003c 07D0     		beq	.L162
 3321 003e 40F20000 		movw	r0, #:lower16:.LC0
 3322 0042 C0F20000 		movt	r0, #:upper16:.LC0
 3323 0046 4FF4C961 		mov	r1, #1608
 3324 004a FFF7FEFF 		bl	assert_failed
 3325              	.L162:
1609:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 3326              		.loc 1 1609 0 is_stmt 1
 3327 004e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3328 0050 002B     		cmp	r3, #0
 3329 0052 0CD0     		beq	.L163
1610:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1611:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 3330              		.loc 1 1611 0
 3331 0054 4FF46053 		mov	r3, #14336
 3332 0058 C4F20203 		movt	r3, 16386
 3333 005c 4FF46052 		mov	r2, #14336
 3334 0060 C4F20202 		movt	r2, 16386
 3335 0064 516E     		ldr	r1, [r2, #100]
 3336 0066 7A68     		ldr	r2, [r7, #4]
 3337 0068 0A43     		orrs	r2, r2, r1
 3338 006a 5A66     		str	r2, [r3, #100]
 3339 006c 0CE0     		b	.L159
 3340              	.L163:
1612:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1613:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1614:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1615:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
 3341              		.loc 1 1615 0
 3342 006e 4FF46053 		mov	r3, #14336
 3343 0072 C4F20203 		movt	r3, 16386
 3344 0076 4FF46052 		mov	r2, #14336
 3345 007a C4F20202 		movt	r2, 16386
 3346 007e 516E     		ldr	r1, [r2, #100]
 3347 0080 7A68     		ldr	r2, [r7, #4]
 3348 0082 D243     		mvns	r2, r2
 3349 0084 0A40     		ands	r2, r2, r1
 3350 0086 5A66     		str	r2, [r3, #100]
 3351              	.L159:
1616:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1617:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 3352              		.loc 1 1617 0
 3353 0088 0837     		adds	r7, r7, #8
 3354 008a BD46     		mov	sp, r7
 3355              		@ sp needed
 3356 008c 80BD     		pop	{r7, pc}
 3357              		.cfi_endproc
 3358              	.LFE148:
 3360 008e 00BF     		.section	.text.RCC_ITConfig,"ax",%progbits
 3361              		.align	2
 3362              		.global	RCC_ITConfig
 3363              		.thumb
 3364              		.thumb_func
 3366              	RCC_ITConfig:
 3367              	.LFB149:
1618:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1619:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1620:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
1621:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1622:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1623:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
1624:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
1625:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
1626:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
1627:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
1628:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Interrupts and flags management functions
1629:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
1630:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1631:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
1632:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
1633:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1634:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1635:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1636:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
1637:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
1638:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1639:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1640:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1641:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1642:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1643:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1644:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1645:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
1646:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1647:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1648:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1649:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
1650:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 3368              		.loc 1 1650 0
 3369              		.cfi_startproc
 3370              		@ args = 0, pretend = 0, frame = 8
 3371              		@ frame_needed = 1, uses_anonymous_args = 0
 3372 0000 80B5     		push	{r7, lr}
 3373              	.LCFI115:
 3374              		.cfi_def_cfa_offset 8
 3375              		.cfi_offset 7, -8
 3376              		.cfi_offset 14, -4
 3377 0002 82B0     		sub	sp, sp, #8
 3378              	.LCFI116:
 3379              		.cfi_def_cfa_offset 16
 3380 0004 00AF     		add	r7, sp, #0
 3381              	.LCFI117:
 3382              		.cfi_def_cfa_register 7
 3383 0006 0246     		mov	r2, r0
 3384 0008 0B46     		mov	r3, r1
 3385 000a FA71     		strb	r2, [r7, #7]
 3386 000c BB71     		strb	r3, [r7, #6]
1651:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1652:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 3387              		.loc 1 1652 0
 3388 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3389 0010 03F0C003 		and	r3, r3, #192
 3390 0014 002B     		cmp	r3, #0
 3391 0016 02D1     		bne	.L166
 3392              		.loc 1 1652 0 is_stmt 0 discriminator 2
 3393 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3394 001a 002B     		cmp	r3, #0
 3395 001c 07D1     		bne	.L167
 3396              	.L166:
 3397              		.loc 1 1652 0 discriminator 1
 3398 001e 40F20000 		movw	r0, #:lower16:.LC0
 3399 0022 C0F20000 		movt	r0, #:upper16:.LC0
 3400 0026 40F27461 		movw	r1, #1652
 3401 002a FFF7FEFF 		bl	assert_failed
 3402              	.L167:
1653:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3403              		.loc 1 1653 0 is_stmt 1
 3404 002e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 3405 0030 002B     		cmp	r3, #0
 3406 0032 0AD0     		beq	.L168
 3407              		.loc 1 1653 0 is_stmt 0 discriminator 1
 3408 0034 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 3409 0036 012B     		cmp	r3, #1
 3410 0038 07D0     		beq	.L168
 3411 003a 40F20000 		movw	r0, #:lower16:.LC0
 3412 003e C0F20000 		movt	r0, #:upper16:.LC0
 3413 0042 40F27561 		movw	r1, #1653
 3414 0046 FFF7FEFF 		bl	assert_failed
 3415              	.L168:
1654:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 3416              		.loc 1 1654 0 is_stmt 1
 3417 004a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 3418 004c 002B     		cmp	r3, #0
 3419 004e 0ED0     		beq	.L169
1655:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1656:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
1657:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 3420              		.loc 1 1657 0
 3421 0050 43F60D03 		movw	r3, #14349
 3422 0054 C4F20203 		movt	r3, 16386
 3423 0058 43F60D02 		movw	r2, #14349
 3424 005c C4F20202 		movt	r2, 16386
 3425 0060 1278     		ldrb	r2, [r2]
 3426 0062 D1B2     		uxtb	r1, r2
 3427 0064 FA79     		ldrb	r2, [r7, #7]
 3428 0066 0A43     		orrs	r2, r2, r1
 3429 0068 D2B2     		uxtb	r2, r2
 3430 006a 1A70     		strb	r2, [r3]
 3431 006c 0FE0     		b	.L165
 3432              	.L169:
1658:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1659:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1660:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1661:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
1662:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 3433              		.loc 1 1662 0
 3434 006e 43F60D03 		movw	r3, #14349
 3435 0072 C4F20203 		movt	r3, 16386
 3436 0076 43F60D02 		movw	r2, #14349
 3437 007a C4F20202 		movt	r2, 16386
 3438 007e 1278     		ldrb	r2, [r2]
 3439 0080 D1B2     		uxtb	r1, r2
 3440 0082 FA79     		ldrb	r2, [r7, #7]
 3441 0084 D243     		mvns	r2, r2
 3442 0086 D2B2     		uxtb	r2, r2
 3443 0088 0A40     		ands	r2, r2, r1
 3444 008a D2B2     		uxtb	r2, r2
 3445 008c 1A70     		strb	r2, [r3]
 3446              	.L165:
1663:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1664:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 3447              		.loc 1 1664 0
 3448 008e 0837     		adds	r7, r7, #8
 3449 0090 BD46     		mov	sp, r7
 3450              		@ sp needed
 3451 0092 80BD     		pop	{r7, pc}
 3452              		.cfi_endproc
 3453              	.LFE149:
 3455              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 3456              		.align	2
 3457              		.global	RCC_GetFlagStatus
 3458              		.thumb
 3459              		.thumb_func
 3461              	RCC_GetFlagStatus:
 3462              	.LFB150:
1665:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1666:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1667:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1668:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1669:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1670:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1671:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1672:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
1673:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
1674:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1675:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1676:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
1677:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PINRST: Pin reset
1678:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PORRST: POR/PDR reset
1679:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_SFTRST: Software reset
1680:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1681:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1682:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LPWRRST: Low Power reset
1683:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1684:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1685:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1686:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 3463              		.loc 1 1686 0
 3464              		.cfi_startproc
 3465              		@ args = 0, pretend = 0, frame = 24
 3466              		@ frame_needed = 1, uses_anonymous_args = 0
 3467 0000 80B5     		push	{r7, lr}
 3468              	.LCFI118:
 3469              		.cfi_def_cfa_offset 8
 3470              		.cfi_offset 7, -8
 3471              		.cfi_offset 14, -4
 3472 0002 86B0     		sub	sp, sp, #24
 3473              	.LCFI119:
 3474              		.cfi_def_cfa_offset 32
 3475 0004 00AF     		add	r7, sp, #0
 3476              	.LCFI120:
 3477              		.cfi_def_cfa_register 7
 3478 0006 0346     		mov	r3, r0
 3479 0008 FB71     		strb	r3, [r7, #7]
1687:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0;
 3480              		.loc 1 1687 0
 3481 000a 0023     		movs	r3, #0
 3482 000c FB60     		str	r3, [r7, #12]
1688:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t statusreg = 0;
 3483              		.loc 1 1688 0
 3484 000e 0023     		movs	r3, #0
 3485 0010 7B61     		str	r3, [r7, #20]
1689:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
 3486              		.loc 1 1689 0
 3487 0012 0023     		movs	r3, #0
 3488 0014 FB74     		strb	r3, [r7, #19]
1690:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1691:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1692:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
 3489              		.loc 1 1692 0
 3490 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3491 0018 212B     		cmp	r3, #33
 3492 001a 2BD0     		beq	.L172
 3493              		.loc 1 1692 0 is_stmt 0 discriminator 1
 3494 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3495 001e 312B     		cmp	r3, #49
 3496 0020 28D0     		beq	.L172
 3497 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3498 0024 392B     		cmp	r3, #57
 3499 0026 25D0     		beq	.L172
 3500 0028 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3501 002a 412B     		cmp	r3, #65
 3502 002c 22D0     		beq	.L172
 3503 002e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3504 0030 612B     		cmp	r3, #97
 3505 0032 1FD0     		beq	.L172
 3506 0034 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3507 0036 792B     		cmp	r3, #121
 3508 0038 1CD0     		beq	.L172
 3509 003a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3510 003c 7A2B     		cmp	r3, #122
 3511 003e 19D0     		beq	.L172
 3512 0040 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3513 0042 7B2B     		cmp	r3, #123
 3514 0044 16D0     		beq	.L172
 3515 0046 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3516 0048 7C2B     		cmp	r3, #124
 3517 004a 13D0     		beq	.L172
 3518 004c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3519 004e 7D2B     		cmp	r3, #125
 3520 0050 10D0     		beq	.L172
 3521 0052 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3522 0054 7E2B     		cmp	r3, #126
 3523 0056 0DD0     		beq	.L172
 3524 0058 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3525 005a 7F2B     		cmp	r3, #127
 3526 005c 0AD0     		beq	.L172
 3527 005e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3528 0060 3B2B     		cmp	r3, #59
 3529 0062 07D0     		beq	.L172
 3530 0064 40F20000 		movw	r0, #:lower16:.LC0
 3531 0068 C0F20000 		movt	r0, #:upper16:.LC0
 3532 006c 40F29C61 		movw	r1, #1692
 3533 0070 FFF7FEFF 		bl	assert_failed
 3534              	.L172:
1693:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1694:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the RCC register index */
1695:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 3535              		.loc 1 1695 0 is_stmt 1
 3536 0074 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3537 0076 5B09     		lsrs	r3, r3, #5
 3538 0078 DBB2     		uxtb	r3, r3
 3539 007a FB60     		str	r3, [r7, #12]
1696:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 3540              		.loc 1 1696 0
 3541 007c FB68     		ldr	r3, [r7, #12]
 3542 007e 012B     		cmp	r3, #1
 3543 0080 06D1     		bne	.L173
1697:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1698:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
 3544              		.loc 1 1698 0
 3545 0082 4FF46053 		mov	r3, #14336
 3546 0086 C4F20203 		movt	r3, 16386
 3547 008a 1B68     		ldr	r3, [r3]
 3548 008c 7B61     		str	r3, [r7, #20]
 3549 008e 0FE0     		b	.L174
 3550              	.L173:
1699:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1700:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 3551              		.loc 1 1700 0
 3552 0090 FB68     		ldr	r3, [r7, #12]
 3553 0092 022B     		cmp	r3, #2
 3554 0094 06D1     		bne	.L175
1701:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1702:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
 3555              		.loc 1 1702 0
 3556 0096 4FF46053 		mov	r3, #14336
 3557 009a C4F20203 		movt	r3, 16386
 3558 009e 1B6F     		ldr	r3, [r3, #112]
 3559 00a0 7B61     		str	r3, [r7, #20]
 3560 00a2 05E0     		b	.L174
 3561              	.L175:
1703:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1704:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else                       /* The flag to check is in CSR register */
1705:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1706:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
 3562              		.loc 1 1706 0
 3563 00a4 4FF46053 		mov	r3, #14336
 3564 00a8 C4F20203 		movt	r3, 16386
 3565 00ac 5B6F     		ldr	r3, [r3, #116]
 3566 00ae 7B61     		str	r3, [r7, #20]
 3567              	.L174:
1707:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1708:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1709:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the flag position */
1710:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
 3568              		.loc 1 1710 0
 3569 00b0 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3570 00b2 03F01F03 		and	r3, r3, #31
 3571 00b6 FB60     		str	r3, [r7, #12]
1711:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 3572              		.loc 1 1711 0
 3573 00b8 FB68     		ldr	r3, [r7, #12]
 3574 00ba 7A69     		ldr	r2, [r7, #20]
 3575 00bc 22FA03F3 		lsr	r3, r2, r3
 3576 00c0 03F00103 		and	r3, r3, #1
 3577 00c4 002B     		cmp	r3, #0
 3578 00c6 02D0     		beq	.L176
1712:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1713:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 3579              		.loc 1 1713 0
 3580 00c8 0123     		movs	r3, #1
 3581 00ca FB74     		strb	r3, [r7, #19]
 3582 00cc 01E0     		b	.L177
 3583              	.L176:
1714:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1715:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1716:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1717:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 3584              		.loc 1 1717 0
 3585 00ce 0023     		movs	r3, #0
 3586 00d0 FB74     		strb	r3, [r7, #19]
 3587              	.L177:
1718:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1719:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the flag status */
1720:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return bitstatus;
 3588              		.loc 1 1720 0
 3589 00d2 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
1721:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 3590              		.loc 1 1721 0
 3591 00d4 1846     		mov	r0, r3
 3592 00d6 1837     		adds	r7, r7, #24
 3593 00d8 BD46     		mov	sp, r7
 3594              		@ sp needed
 3595 00da 80BD     		pop	{r7, pc}
 3596              		.cfi_endproc
 3597              	.LFE150:
 3599              		.section	.text.RCC_ClearFlag,"ax",%progbits
 3600              		.align	2
 3601              		.global	RCC_ClearFlag
 3602              		.thumb
 3603              		.thumb_func
 3605              	RCC_ClearFlag:
 3606              	.LFB151:
1722:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1723:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1724:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
1725:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
1726:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1727:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
1728:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1729:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1730:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearFlag(void)
1731:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 3607              		.loc 1 1731 0
 3608              		.cfi_startproc
 3609              		@ args = 0, pretend = 0, frame = 0
 3610              		@ frame_needed = 1, uses_anonymous_args = 0
 3611              		@ link register save eliminated.
 3612 0000 80B4     		push	{r7}
 3613              	.LCFI121:
 3614              		.cfi_def_cfa_offset 4
 3615              		.cfi_offset 7, -4
 3616 0002 00AF     		add	r7, sp, #0
 3617              	.LCFI122:
 3618              		.cfi_def_cfa_register 7
1732:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1733:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 3619              		.loc 1 1733 0
 3620 0004 4FF46053 		mov	r3, #14336
 3621 0008 C4F20203 		movt	r3, 16386
 3622 000c 4FF46052 		mov	r2, #14336
 3623 0010 C4F20202 		movt	r2, 16386
 3624 0014 526F     		ldr	r2, [r2, #116]
 3625 0016 42F08072 		orr	r2, r2, #16777216
 3626 001a 5A67     		str	r2, [r3, #116]
1734:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 3627              		.loc 1 1734 0
 3628 001c BD46     		mov	sp, r7
 3629              		@ sp needed
 3630 001e 5DF8047B 		ldr	r7, [sp], #4
 3631 0022 7047     		bx	lr
 3632              		.cfi_endproc
 3633              	.LFE151:
 3635              		.section	.text.RCC_GetITStatus,"ax",%progbits
 3636              		.align	2
 3637              		.global	RCC_GetITStatus
 3638              		.thumb
 3639              		.thumb_func
 3641              	RCC_GetITStatus:
 3642              	.LFB152:
1735:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1736:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1737:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1738:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1739:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1740:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1741:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1742:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1743:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1744:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1745:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1746:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1747:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1748:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1749:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1750:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 3643              		.loc 1 1750 0
 3644              		.cfi_startproc
 3645              		@ args = 0, pretend = 0, frame = 16
 3646              		@ frame_needed = 1, uses_anonymous_args = 0
 3647 0000 80B5     		push	{r7, lr}
 3648              	.LCFI123:
 3649              		.cfi_def_cfa_offset 8
 3650              		.cfi_offset 7, -8
 3651              		.cfi_offset 14, -4
 3652 0002 84B0     		sub	sp, sp, #16
 3653              	.LCFI124:
 3654              		.cfi_def_cfa_offset 24
 3655 0004 00AF     		add	r7, sp, #0
 3656              	.LCFI125:
 3657              		.cfi_def_cfa_register 7
 3658 0006 0346     		mov	r3, r0
 3659 0008 FB71     		strb	r3, [r7, #7]
1751:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
 3660              		.loc 1 1751 0
 3661 000a 0023     		movs	r3, #0
 3662 000c FB73     		strb	r3, [r7, #15]
1752:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1753:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1754:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
 3663              		.loc 1 1754 0
 3664 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3665 0010 012B     		cmp	r3, #1
 3666 0012 19D0     		beq	.L181
 3667              		.loc 1 1754 0 is_stmt 0 discriminator 1
 3668 0014 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3669 0016 022B     		cmp	r3, #2
 3670 0018 16D0     		beq	.L181
 3671 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3672 001c 042B     		cmp	r3, #4
 3673 001e 13D0     		beq	.L181
 3674 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3675 0022 082B     		cmp	r3, #8
 3676 0024 10D0     		beq	.L181
 3677 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3678 0028 102B     		cmp	r3, #16
 3679 002a 0DD0     		beq	.L181
 3680 002c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3681 002e 802B     		cmp	r3, #128
 3682 0030 0AD0     		beq	.L181
 3683 0032 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3684 0034 202B     		cmp	r3, #32
 3685 0036 07D0     		beq	.L181
 3686 0038 40F20000 		movw	r0, #:lower16:.LC0
 3687 003c C0F20000 		movt	r0, #:upper16:.LC0
 3688 0040 40F2DA61 		movw	r1, #1754
 3689 0044 FFF7FEFF 		bl	assert_failed
 3690              	.L181:
1755:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1756:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
1757:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 3691              		.loc 1 1757 0 is_stmt 1
 3692 0048 4FF46053 		mov	r3, #14336
 3693 004c C4F20203 		movt	r3, 16386
 3694 0050 DA68     		ldr	r2, [r3, #12]
 3695 0052 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3696 0054 1340     		ands	r3, r3, r2
 3697 0056 002B     		cmp	r3, #0
 3698 0058 02D0     		beq	.L182
1758:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1759:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 3699              		.loc 1 1759 0
 3700 005a 0123     		movs	r3, #1
 3701 005c FB73     		strb	r3, [r7, #15]
 3702 005e 01E0     		b	.L183
 3703              	.L182:
1760:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1761:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1762:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1763:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 3704              		.loc 1 1763 0
 3705 0060 0023     		movs	r3, #0
 3706 0062 FB73     		strb	r3, [r7, #15]
 3707              	.L183:
1764:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1765:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the RCC_IT status */
1766:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return  bitstatus;
 3708              		.loc 1 1766 0
 3709 0064 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1767:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 3710              		.loc 1 1767 0
 3711 0066 1846     		mov	r0, r3
 3712 0068 1037     		adds	r7, r7, #16
 3713 006a BD46     		mov	sp, r7
 3714              		@ sp needed
 3715 006c 80BD     		pop	{r7, pc}
 3716              		.cfi_endproc
 3717              	.LFE152:
 3719 006e 00BF     		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 3720              		.align	2
 3721              		.global	RCC_ClearITPendingBit
 3722              		.thumb
 3723              		.thumb_func
 3725              	RCC_ClearITPendingBit:
 3726              	.LFB153:
1768:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1769:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1770:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1771:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1772:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1773:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1774:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1775:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1776:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1777:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1778:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1779:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1780:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1781:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1782:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1783:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 3727              		.loc 1 1783 0
 3728              		.cfi_startproc
 3729              		@ args = 0, pretend = 0, frame = 8
 3730              		@ frame_needed = 1, uses_anonymous_args = 0
 3731 0000 80B5     		push	{r7, lr}
 3732              	.LCFI126:
 3733              		.cfi_def_cfa_offset 8
 3734              		.cfi_offset 7, -8
 3735              		.cfi_offset 14, -4
 3736 0002 82B0     		sub	sp, sp, #8
 3737              	.LCFI127:
 3738              		.cfi_def_cfa_offset 16
 3739 0004 00AF     		add	r7, sp, #0
 3740              	.LCFI128:
 3741              		.cfi_def_cfa_register 7
 3742 0006 0346     		mov	r3, r0
 3743 0008 FB71     		strb	r3, [r7, #7]
1784:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1785:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
 3744              		.loc 1 1785 0
 3745 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3746 000c 03F04003 		and	r3, r3, #64
 3747 0010 002B     		cmp	r3, #0
 3748 0012 02D1     		bne	.L186
 3749              		.loc 1 1785 0 is_stmt 0 discriminator 2
 3750 0014 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3751 0016 002B     		cmp	r3, #0
 3752 0018 07D1     		bne	.L187
 3753              	.L186:
 3754              		.loc 1 1785 0 discriminator 1
 3755 001a 40F20000 		movw	r0, #:lower16:.LC0
 3756 001e C0F20000 		movt	r0, #:upper16:.LC0
 3757 0022 40F2F961 		movw	r1, #1785
 3758 0026 FFF7FEFF 		bl	assert_failed
 3759              	.L187:
1786:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1787:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1788:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      pending bits */
1789:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 3760              		.loc 1 1789 0 is_stmt 1
 3761 002a 43F60E03 		movw	r3, #14350
 3762 002e C4F20203 		movt	r3, 16386
 3763 0032 FA79     		ldrb	r2, [r7, #7]
 3764 0034 1A70     		strb	r2, [r3]
1790:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 3765              		.loc 1 1790 0
 3766 0036 0837     		adds	r7, r7, #8
 3767 0038 BD46     		mov	sp, r7
 3768              		@ sp needed
 3769 003a 80BD     		pop	{r7, pc}
 3770              		.cfi_endproc
 3771              	.LFE153:
 3773              		.text
 3774              	.Letext0:
 3775              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 3776              		.file 3 "/usr/include/newlib/stdint.h"
 3777              		.file 4 "lib/chip/CMSIS/ST/STM32F4xx/Include/stm32f4xx.h"
 3778              		.file 5 "lib/chip/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h"
 3779              		.file 6 "lib/chip/CMSIS/Include/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_rcc.c
     /tmp/cc5A8lo7.s:20     .data.APBAHBPrescTable:00000000 $d
     /tmp/cc5A8lo7.s:23     .data.APBAHBPrescTable:00000000 APBAHBPrescTable
     /tmp/cc5A8lo7.s:41     .text.RCC_DeInit:00000000 $t
     /tmp/cc5A8lo7.s:46     .text.RCC_DeInit:00000000 RCC_DeInit
     /tmp/cc5A8lo7.s:111    .rodata:00000000 $d
     /tmp/cc5A8lo7.s:112    .rodata:00000000 .LC0
     /tmp/cc5A8lo7.s:116    .text.RCC_HSEConfig:00000000 $t
     /tmp/cc5A8lo7.s:121    .text.RCC_HSEConfig:00000000 RCC_HSEConfig
     /tmp/cc5A8lo7.s:175    .text.RCC_WaitForHSEStartUp:00000000 $t
     /tmp/cc5A8lo7.s:180    .text.RCC_WaitForHSEStartUp:00000000 RCC_WaitForHSEStartUp
     /tmp/cc5A8lo7.s:3461   .text.RCC_GetFlagStatus:00000000 RCC_GetFlagStatus
     /tmp/cc5A8lo7.s:251    .text.RCC_AdjustHSICalibrationValue:00000000 $t
     /tmp/cc5A8lo7.s:256    .text.RCC_AdjustHSICalibrationValue:00000000 RCC_AdjustHSICalibrationValue
     /tmp/cc5A8lo7.s:317    .text.RCC_HSICmd:00000000 $t
     /tmp/cc5A8lo7.s:322    .text.RCC_HSICmd:00000000 RCC_HSICmd
     /tmp/cc5A8lo7.s:368    .text.RCC_LSEConfig:00000000 $t
     /tmp/cc5A8lo7.s:373    .text.RCC_LSEConfig:00000000 RCC_LSEConfig
     /tmp/cc5A8lo7.s:452    .text.RCC_LSICmd:00000000 $t
     /tmp/cc5A8lo7.s:457    .text.RCC_LSICmd:00000000 RCC_LSICmd
     /tmp/cc5A8lo7.s:503    .text.RCC_PLLConfig:00000000 $t
     /tmp/cc5A8lo7.s:508    .text.RCC_PLLConfig:00000000 RCC_PLLConfig
     /tmp/cc5A8lo7.s:630    .text.RCC_PLLCmd:00000000 $t
     /tmp/cc5A8lo7.s:635    .text.RCC_PLLCmd:00000000 RCC_PLLCmd
     /tmp/cc5A8lo7.s:681    .text.RCC_PLLI2SConfig:00000000 $t
     /tmp/cc5A8lo7.s:686    .text.RCC_PLLI2SConfig:00000000 RCC_PLLI2SConfig
     /tmp/cc5A8lo7.s:753    .text.RCC_PLLI2SCmd:00000000 $t
     /tmp/cc5A8lo7.s:758    .text.RCC_PLLI2SCmd:00000000 RCC_PLLI2SCmd
     /tmp/cc5A8lo7.s:804    .text.RCC_ClockSecuritySystemCmd:00000000 $t
     /tmp/cc5A8lo7.s:809    .text.RCC_ClockSecuritySystemCmd:00000000 RCC_ClockSecuritySystemCmd
     /tmp/cc5A8lo7.s:855    .text.RCC_MCO1Config:00000000 $t
     /tmp/cc5A8lo7.s:860    .text.RCC_MCO1Config:00000000 RCC_MCO1Config
     /tmp/cc5A8lo7.s:953    .text.RCC_MCO2Config:00000000 $t
     /tmp/cc5A8lo7.s:958    .text.RCC_MCO2Config:00000000 RCC_MCO2Config
     /tmp/cc5A8lo7.s:1051   .text.RCC_SYSCLKConfig:00000000 $t
     /tmp/cc5A8lo7.s:1056   .text.RCC_SYSCLKConfig:00000000 RCC_SYSCLKConfig
     /tmp/cc5A8lo7.s:1121   .text.RCC_GetSYSCLKSource:00000000 $t
     /tmp/cc5A8lo7.s:1126   .text.RCC_GetSYSCLKSource:00000000 RCC_GetSYSCLKSource
     /tmp/cc5A8lo7.s:1157   .text.RCC_HCLKConfig:00000000 $t
     /tmp/cc5A8lo7.s:1162   .text.RCC_HCLKConfig:00000000 RCC_HCLKConfig
     /tmp/cc5A8lo7.s:1245   .text.RCC_PCLK1Config:00000000 $t
     /tmp/cc5A8lo7.s:1250   .text.RCC_PCLK1Config:00000000 RCC_PCLK1Config
     /tmp/cc5A8lo7.s:1321   .text.RCC_PCLK2Config:00000000 $t
     /tmp/cc5A8lo7.s:1326   .text.RCC_PCLK2Config:00000000 RCC_PCLK2Config
     /tmp/cc5A8lo7.s:1398   .text.RCC_GetClocksFreq:00000000 $t
     /tmp/cc5A8lo7.s:1403   .text.RCC_GetClocksFreq:00000000 RCC_GetClocksFreq
     /tmp/cc5A8lo7.s:1621   .text.RCC_RTCCLKConfig:00000000 $t
     /tmp/cc5A8lo7.s:1626   .text.RCC_RTCCLKConfig:00000000 RCC_RTCCLKConfig
     /tmp/cc5A8lo7.s:1856   .text.RCC_RTCCLKCmd:00000000 $t
     /tmp/cc5A8lo7.s:1861   .text.RCC_RTCCLKCmd:00000000 RCC_RTCCLKCmd
     /tmp/cc5A8lo7.s:1907   .text.RCC_BackupResetCmd:00000000 $t
     /tmp/cc5A8lo7.s:1912   .text.RCC_BackupResetCmd:00000000 RCC_BackupResetCmd
     /tmp/cc5A8lo7.s:1958   .text.RCC_I2SCLKConfig:00000000 $t
     /tmp/cc5A8lo7.s:1963   .text.RCC_I2SCLKConfig:00000000 RCC_I2SCLKConfig
     /tmp/cc5A8lo7.s:2008   .text.RCC_AHB1PeriphClockCmd:00000000 $t
     /tmp/cc5A8lo7.s:2013   .text.RCC_AHB1PeriphClockCmd:00000000 RCC_AHB1PeriphClockCmd
     /tmp/cc5A8lo7.s:2099   .text.RCC_AHB2PeriphClockCmd:00000000 $t
     /tmp/cc5A8lo7.s:2104   .text.RCC_AHB2PeriphClockCmd:00000000 RCC_AHB2PeriphClockCmd
     /tmp/cc5A8lo7.s:2188   .text.RCC_AHB3PeriphClockCmd:00000000 $t
     /tmp/cc5A8lo7.s:2193   .text.RCC_AHB3PeriphClockCmd:00000000 RCC_AHB3PeriphClockCmd
     /tmp/cc5A8lo7.s:2277   .text.RCC_APB1PeriphClockCmd:00000000 $t
     /tmp/cc5A8lo7.s:2282   .text.RCC_APB1PeriphClockCmd:00000000 RCC_APB1PeriphClockCmd
     /tmp/cc5A8lo7.s:2368   .text.RCC_APB2PeriphClockCmd:00000000 $t
     /tmp/cc5A8lo7.s:2373   .text.RCC_APB2PeriphClockCmd:00000000 RCC_APB2PeriphClockCmd
     /tmp/cc5A8lo7.s:2459   .text.RCC_AHB1PeriphResetCmd:00000000 $t
     /tmp/cc5A8lo7.s:2464   .text.RCC_AHB1PeriphResetCmd:00000000 RCC_AHB1PeriphResetCmd
     /tmp/cc5A8lo7.s:2550   .text.RCC_AHB2PeriphResetCmd:00000000 $t
     /tmp/cc5A8lo7.s:2555   .text.RCC_AHB2PeriphResetCmd:00000000 RCC_AHB2PeriphResetCmd
     /tmp/cc5A8lo7.s:2639   .text.RCC_AHB3PeriphResetCmd:00000000 $t
     /tmp/cc5A8lo7.s:2644   .text.RCC_AHB3PeriphResetCmd:00000000 RCC_AHB3PeriphResetCmd
     /tmp/cc5A8lo7.s:2728   .text.RCC_APB1PeriphResetCmd:00000000 $t
     /tmp/cc5A8lo7.s:2733   .text.RCC_APB1PeriphResetCmd:00000000 RCC_APB1PeriphResetCmd
     /tmp/cc5A8lo7.s:2819   .text.RCC_APB2PeriphResetCmd:00000000 $t
     /tmp/cc5A8lo7.s:2824   .text.RCC_APB2PeriphResetCmd:00000000 RCC_APB2PeriphResetCmd
     /tmp/cc5A8lo7.s:2910   .text.RCC_AHB1PeriphClockLPModeCmd:00000000 $t
     /tmp/cc5A8lo7.s:2915   .text.RCC_AHB1PeriphClockLPModeCmd:00000000 RCC_AHB1PeriphClockLPModeCmd
     /tmp/cc5A8lo7.s:3001   .text.RCC_AHB2PeriphClockLPModeCmd:00000000 $t
     /tmp/cc5A8lo7.s:3006   .text.RCC_AHB2PeriphClockLPModeCmd:00000000 RCC_AHB2PeriphClockLPModeCmd
     /tmp/cc5A8lo7.s:3090   .text.RCC_AHB3PeriphClockLPModeCmd:00000000 $t
     /tmp/cc5A8lo7.s:3095   .text.RCC_AHB3PeriphClockLPModeCmd:00000000 RCC_AHB3PeriphClockLPModeCmd
     /tmp/cc5A8lo7.s:3179   .text.RCC_APB1PeriphClockLPModeCmd:00000000 $t
     /tmp/cc5A8lo7.s:3184   .text.RCC_APB1PeriphClockLPModeCmd:00000000 RCC_APB1PeriphClockLPModeCmd
     /tmp/cc5A8lo7.s:3270   .text.RCC_APB2PeriphClockLPModeCmd:00000000 $t
     /tmp/cc5A8lo7.s:3275   .text.RCC_APB2PeriphClockLPModeCmd:00000000 RCC_APB2PeriphClockLPModeCmd
     /tmp/cc5A8lo7.s:3361   .text.RCC_ITConfig:00000000 $t
     /tmp/cc5A8lo7.s:3366   .text.RCC_ITConfig:00000000 RCC_ITConfig
     /tmp/cc5A8lo7.s:3456   .text.RCC_GetFlagStatus:00000000 $t
     /tmp/cc5A8lo7.s:3600   .text.RCC_ClearFlag:00000000 $t
     /tmp/cc5A8lo7.s:3605   .text.RCC_ClearFlag:00000000 RCC_ClearFlag
     /tmp/cc5A8lo7.s:3636   .text.RCC_GetITStatus:00000000 $t
     /tmp/cc5A8lo7.s:3641   .text.RCC_GetITStatus:00000000 RCC_GetITStatus
     /tmp/cc5A8lo7.s:3720   .text.RCC_ClearITPendingBit:00000000 $t
     /tmp/cc5A8lo7.s:3725   .text.RCC_ClearITPendingBit:00000000 RCC_ClearITPendingBit
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
assert_failed
