============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Mar 21 2024  07:08:35 pm
  Module:                 boundFlasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin temp_reg[12]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-      97                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      9 53.8     0     0    2500    (-,-) 
  g17/Y          -       B->Y  R     NOR2X8         2 17.7   100    49    2549    (-,-) 
  g16/Y          -       A->Y  F     CLKINVX16     13 65.4    85    79    2628    (-,-) 
  g8615__9083/Y  -       B->Y  R     NOR2X4         1  7.0    84    69    2697    (-,-) 
  g8566__2398/Y  -       A->Y  F     NOR2X4         1  7.0    52    60    2756    (-,-) 
  g9050__2346/Y  -       B->Y  R     NAND2X4        1  4.7    44    37    2793    (-,-) 
  temp_reg[12]/D -       -     R     DFFHQX4        1    -     -     0    2793    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin temp_reg[5]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-      97                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      9 53.8     0     0    2500    (-,-) 
  g17/Y          -       B->Y  R     NOR2X8         2 17.7   100    49    2549    (-,-) 
  g16/Y          -       A->Y  F     CLKINVX16     13 65.4    85    79    2628    (-,-) 
  g8603__9072/Y  -       B->Y  R     NOR2X4         1  7.0    84    69    2697    (-,-) 
  g8551__6131/Y  -       A->Y  F     NOR2X4         1  7.0    52    60    2756    (-,-) 
  g9024__1705/Y  -       B->Y  R     NAND2X4        1  4.7    44    37    2793    (-,-) 
  temp_reg[5]/D  -       -     R     DFFHQX4        1    -     -     0    2793    (-,-) 
#---------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin temp_reg[9]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-      97                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     R     (arrival)      9 53.7     0     0    2500    (-,-) 
  g9093/Y        (a)     A->Y  F     CLKINVX12      6 18.3    36    21    2521    (-,-) 
  g45/Y          -       B->Y  R     NAND2X8        1 18.1    82    39    2560    (-,-) 
  g44/Y          -       A->Y  F     CLKINVX20     14 70.3    74    68    2628    (-,-) 
  g8577__5122/Y  -       B->Y  R     NOR2X4         1  6.9    82    65    2692    (-,-) 
  g8563__9086/Y  -       B->Y  F     NOR2X4         1  7.0    77    55    2747    (-,-) 
  g9034__1881/Y  -       B->Y  R     NAND2X4        1  4.7    44    46    2793    (-,-) 
  temp_reg[9]/D  -       -     R     DFFHQX4        1    -     -     0    2793    (-,-) 
#---------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (0 ps) Setup Check with Pin temp_reg[13]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-      97                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      9 53.8     0     0    2500    (-,-) 
  g17/Y          -       B->Y  R     NOR2X8         2 17.7   100    49    2549    (-,-) 
  g16/Y          -       A->Y  F     CLKINVX16     13 65.4    85    79    2628    (-,-) 
  g8609__9078/Y  -       B->Y  R     NOR2X4         1  6.9    95    68    2696    (-,-) 
  g8567__5107/Y  -       B->Y  F     NOR2X4         1  7.0    52    60    2756    (-,-) 
  g9042__6161/Y  -       B->Y  R     NAND2X4        1  4.7    44    37    2793    (-,-) 
  temp_reg[13]/D -       -     R     DFFHQX4        1    -     -     0    2793    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin temp_reg[14]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-      97                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      9 53.8     0     0    2500    (-,-) 
  g17/Y          -       B->Y  R     NOR2X8         2 17.7   100    49    2549    (-,-) 
  g16/Y          -       A->Y  F     CLKINVX16     13 65.4    85    79    2628    (-,-) 
  g8601__9074/Y  -       B->Y  R     NOR2X4         1  7.0    83    69    2697    (-,-) 
  g8560__2883/Y  -       A->Y  F     NOR2X4         1  7.0    52    59    2756    (-,-) 
  g9036__5115/Y  -       B->Y  R     NAND2X4        1  4.7    44    37    2793    (-,-) 
  temp_reg[14]/D -       -     R     DFFHQX4        1    -     -     0    2793    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin counter_reg[30]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     108                  
     Required Time:=    2782                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt9066/Y        -       A->Y  F     CLKINVX16      14 70.3    86    70    2711    (-,-) 
  g8486__8246/Y     -       A1->Y R     OAI21X4         1  4.6    79    71    2782    (-,-) 
  counter_reg[30]/D -       -     R     DFFHQX1         1    -     -     0    2782    (-,-) 
#-------------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin counter_reg[27]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     108                  
     Required Time:=    2782                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt9066/Y        -       A->Y  F     CLKINVX16      14 70.3    86    70    2711    (-,-) 
  g8483__2802/Y     -       A1->Y R     OAI21X4         1  4.6    79    71    2782    (-,-) 
  counter_reg[27]/D -       -     R     DFFHQX1         1    -     -     0    2782    (-,-) 
#-------------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin counter_reg[25]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     108                  
     Required Time:=    2782                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt9066/Y        -       A->Y  F     CLKINVX16      14 70.3    86    70    2711    (-,-) 
  g8481__3680/Y     -       A1->Y R     OAI21X4         1  4.6    79    71    2782    (-,-) 
  counter_reg[25]/D -       -     R     DFFHQX1         1    -     -     0    2782    (-,-) 
#-------------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin counter_reg[21]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     108                  
     Required Time:=    2782                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt9066/Y        -       A->Y  F     CLKINVX16      14 70.3    86    70    2711    (-,-) 
  g8476__6260/Y     -       A1->Y R     OAI21X4         1  4.6    79    71    2782    (-,-) 
  counter_reg[21]/D -       -     R     DFFHQX1         1    -     -     0    2782    (-,-) 
#-------------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin counter_reg[11]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     108                  
     Required Time:=    2782                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt9066/Y        -       A->Y  F     CLKINVX16      14 70.3    86    70    2711    (-,-) 
  g8498__2346/Y     -       A1->Y R     OAI21X4         1  4.6    79    71    2782    (-,-) 
  counter_reg[11]/D -       -     R     DFFHQX1         1    -     -     0    2782    (-,-) 
#-------------------------------------------------------------------------------------------



Path 11: MET (0 ps) Setup Check with Pin counter_reg[7]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     108                  
     Required Time:=    2782                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick            -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y    -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y    -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt9066/Y       -       A->Y  F     CLKINVX16      14 70.3    86    70    2711    (-,-) 
  g8494__6161/Y    -       A1->Y R     OAI21X4         1  4.6    79    71    2782    (-,-) 
  counter_reg[7]/D -       -     R     DFFHQX1         1    -     -     0    2782    (-,-) 
#------------------------------------------------------------------------------------------



Path 12: MET (0 ps) Setup Check with Pin counter_reg[3]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     108                  
     Required Time:=    2782                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick            -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y    -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y    -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt9066/Y       -       A->Y  F     CLKINVX16      14 70.3    86    70    2711    (-,-) 
  g8492__7482/Y    -       A1->Y R     OAI21X4         1  4.6    79    71    2782    (-,-) 
  counter_reg[3]/D -       -     R     DFFHQX1         1    -     -     0    2782    (-,-) 
#------------------------------------------------------------------------------------------



Path 13: MET (1 ps) Setup Check with Pin counter_reg[28]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst               -       -     R     (arrival)      9 53.7     0     0    2500    (-,-) 
  fopt9189/Y        -       A->Y  F     CLKINVX8       3 21.4    55    30    2530    (-,-) 
  fopt9117/Y        -       A->Y  R     CLKINVX8      14 48.5   102    70    2601    (-,-) 
  g8708__1617/Y     -       B->Y  F     NAND2X2        1  6.8   150   110    2711    (-,-) 
  g8484__1705/Y     -       B0->Y R     OAI21X4        1  4.6    78    71    2782    (-,-) 
  counter_reg[28]/D -       -     R     DFFHQX1        1    -     -     0    2782    (-,-) 
#------------------------------------------------------------------------------------------



Path 14: MET (1 ps) Setup Check with Pin temp_reg[11]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-      97                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      9 53.8     0     0    2500    (-,-) 
  g17/Y          -       B->Y  R     NOR2X8         2 17.7   100    49    2549    (-,-) 
  g16/Y          -       A->Y  F     CLKINVX16     13 65.4    85    79    2628    (-,-) 
  g8617__9085/Y  -       B->Y  R     NOR2X4         1  7.0    82    69    2697    (-,-) 
  g8565__5477/Y  -       A->Y  F     NOR2X4         1  7.0    52    59    2756    (-,-) 
  g9040__4733/Y  -       B->Y  R     NAND2X4        1  4.7    44    37    2792    (-,-) 
  temp_reg[11]/D -       -     R     DFFHQX4        1    -     -     0    2793    (-,-) 
#---------------------------------------------------------------------------------------



Path 15: MET (1 ps) Setup Check with Pin temp_reg[8]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-      97                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      9 53.8     0     0    2500    (-,-) 
  g17/Y          -       B->Y  R     NOR2X8         2 17.7   100    49    2549    (-,-) 
  g16/Y          -       A->Y  F     CLKINVX16     13 65.4    85    79    2628    (-,-) 
  g8613__9081/Y  -       B->Y  R     NOR2X4         1  7.0    82    69    2697    (-,-) 
  g8562__1666/Y  -       A->Y  F     NOR2X4         1  7.0    52    59    2756    (-,-) 
  g9048__2883/Y  -       B->Y  R     NAND2X4        1  4.7    44    37    2792    (-,-) 
  temp_reg[8]/D  -       -     R     DFFHQX4        1    -     -     0    2793    (-,-) 
#---------------------------------------------------------------------------------------



Path 16: MET (1 ps) Setup Check with Pin temp_reg[7]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-      97                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      9 53.8     0     0    2500    (-,-) 
  g17/Y          -       B->Y  R     NOR2X8         2 17.7   100    49    2549    (-,-) 
  g16/Y          -       A->Y  F     CLKINVX16     13 65.4    85    79    2628    (-,-) 
  g8610__9079/Y  -       B->Y  R     NOR2X4         1  7.0    82    69    2697    (-,-) 
  g8561__2346/Y  -       A->Y  F     NOR2X4         1  7.0    52    59    2756    (-,-) 
  g9046__9945/Y  -       B->Y  R     NAND2X4        1  4.7    44    37    2792    (-,-) 
  temp_reg[7]/D  -       -     R     DFFHQX4        1    -     -     0    2793    (-,-) 
#---------------------------------------------------------------------------------------



Path 17: MET (1 ps) Setup Check with Pin temp_reg[6]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-      97                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      9 53.8     0     0    2500    (-,-) 
  g17/Y          -       B->Y  R     NOR2X8         2 17.7   100    49    2549    (-,-) 
  g16/Y          -       A->Y  F     CLKINVX16     13 65.4    85    79    2628    (-,-) 
  g8612__9080/Y  -       B->Y  R     NOR2X4         1  7.0    82    69    2697    (-,-) 
  g8568__6260/Y  -       A->Y  F     NOR2X4         1  7.0    52    59    2756    (-,-) 
  g9028__8246/Y  -       B->Y  R     NAND2X4        1  4.7    44    37    2792    (-,-) 
  temp_reg[6]/D  -       -     R     DFFHQX4        1    -     -     0    2793    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (1 ps) Setup Check with Pin temp_reg[1]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-      97                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     293                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      9 53.8     0     0    2500    (-,-) 
  g17/Y          -       B->Y  R     NOR2X8         2 17.7   100    49    2549    (-,-) 
  g16/Y          -       A->Y  F     CLKINVX16     13 65.4    85    79    2628    (-,-) 
  g8606__9076/Y  -       B->Y  R     NOR2X4         1  7.0    82    69    2697    (-,-) 
  g8555__7482/Y  -       A->Y  F     NOR2X4         1  7.0    52    59    2756    (-,-) 
  g9030__7098/Y  -       B->Y  R     NAND2X4        1  4.7    44    37    2792    (-,-) 
  temp_reg[1]/D  -       -     R     DFFHQX4        1    -     -     0    2793    (-,-) 
#---------------------------------------------------------------------------------------



Path 19: MET (1 ps) Setup Check with Pin counter_reg[29]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     108                  
     Required Time:=    2782                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst               -       -     R     (arrival)      9 53.7     0     0    2500    (-,-) 
  fopt9189/Y        -       A->Y  F     CLKINVX8       3 21.4    55    30    2530    (-,-) 
  fopt9117/Y        -       A->Y  R     CLKINVX8      14 48.5   102    70    2601    (-,-) 
  g8690__2346/Y     -       B->Y  F     NAND2X2        1  6.8   149   110    2711    (-,-) 
  g8485__5122/Y     -       B0->Y R     OAI21X4        1  4.6    79    71    2782    (-,-) 
  counter_reg[29]/D -       -     R     DFFHQX1        1    -     -     0    2782    (-,-) 
#------------------------------------------------------------------------------------------



Path 20: MET (1 ps) Setup Check with Pin temp_reg[4]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-      97                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     292                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      9 53.8     0     0    2500    (-,-) 
  g8656__7410/Y  -       B->Y  R     NOR2X6         2  8.7    97    37    2537    (-,-) 
  g9016/Y        -       A->Y  R     BUFX6          8 40.4   114   132    2669    (-,-) 
  g8592__9109/Y  -       B0->Y F     AOI21X4        1  7.1   102    66    2735    (-,-) 
  g9038__7482/Y  -       A->Y  R     NAND2X4        1  4.7    44    57    2792    (-,-) 
  temp_reg[4]/D  -       -     R     DFFHQX4        1    -     -     0    2792    (-,-) 
#---------------------------------------------------------------------------------------



Path 21: MET (1 ps) Setup Check with Pin temp_reg[2]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-      97                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     292                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      9 53.8     0     0    2500    (-,-) 
  g8656__7410/Y  -       B->Y  R     NOR2X6         2  8.7    97    37    2537    (-,-) 
  g9016/Y        -       A->Y  R     BUFX6          8 40.4   114   132    2669    (-,-) 
  g8590__9101/Y  -       B0->Y F     AOI21X4        1  7.1   102    66    2735    (-,-) 
  g9044__9315/Y  -       A->Y  R     NAND2X4        1  4.7    44    57    2792    (-,-) 
  temp_reg[2]/D  -       -     R     DFFHQX4        1    -     -     0    2792    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (1 ps) Setup Check with Pin counter_reg[26]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt9066/Y        -       A->Y  F     CLKINVX16      14 70.3    86    70    2711    (-,-) 
  g8482__1617/Y     -       A1->Y R     OAI21X4         1  4.6    78    71    2782    (-,-) 
  counter_reg[26]/D -       -     R     DFFHQX1         1    -     -     0    2782    (-,-) 
#-------------------------------------------------------------------------------------------



Path 23: MET (1 ps) Setup Check with Pin counter_reg[22]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt9066/Y        -       A->Y  F     CLKINVX16      14 70.3    86    70    2711    (-,-) 
  g8478__8428/Y     -       A1->Y R     OAI21X4         1  4.6    78    71    2782    (-,-) 
  counter_reg[22]/D -       -     R     DFFHQX1         1    -     -     0    2782    (-,-) 
#-------------------------------------------------------------------------------------------



Path 24: MET (1 ps) Setup Check with Pin counter_reg[13]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt9066/Y        -       A->Y  F     CLKINVX16      14 70.3    86    70    2711    (-,-) 
  g8500__7410/Y     -       A1->Y R     OAI21X4         1  4.6    78    71    2782    (-,-) 
  counter_reg[13]/D -       -     R     DFFHQX1         1    -     -     0    2782    (-,-) 
#-------------------------------------------------------------------------------------------



Path 25: MET (1 ps) Setup Check with Pin counter_reg[8]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick            -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y    -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y    -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt9066/Y       -       A->Y  F     CLKINVX16      14 70.3    86    70    2711    (-,-) 
  g8495__9315/Y    -       A1->Y R     OAI21X4         1  4.6    78    71    2782    (-,-) 
  counter_reg[8]/D -       -     R     DFFHQX1         1    -     -     0    2782    (-,-) 
#------------------------------------------------------------------------------------------



Path 26: MET (1 ps) Setup Check with Pin counter_reg[6]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick            -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y    -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y    -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt9066/Y       -       A->Y  F     CLKINVX16      14 70.3    86    70    2711    (-,-) 
  g8493__4733/Y    -       A1->Y R     OAI21X4         1  4.6    78    71    2782    (-,-) 
  counter_reg[6]/D -       -     R     DFFHQX1         1    -     -     0    2782    (-,-) 
#------------------------------------------------------------------------------------------



Path 27: MET (1 ps) Setup Check with Pin counter_reg[5]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick            -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y    -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y    -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt9066/Y       -       A->Y  F     CLKINVX16      14 70.3    86    70    2711    (-,-) 
  g8491__5115/Y    -       A1->Y R     OAI21X4         1  4.6    78    71    2782    (-,-) 
  counter_reg[5]/D -       -     R     DFFHQX1         1    -     -     0    2782    (-,-) 
#------------------------------------------------------------------------------------------



Path 28: MET (1 ps) Setup Check with Pin counter_reg[4]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick            -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y    -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y    -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt9066/Y       -       A->Y  F     CLKINVX16      14 70.3    86    70    2711    (-,-) 
  g8505__6260/Y    -       A1->Y R     OAI21X4         1  4.6    78    71    2782    (-,-) 
  counter_reg[4]/D -       -     R     DFFHQX1         1    -     -     0    2782    (-,-) 
#------------------------------------------------------------------------------------------



Path 29: MET (1 ps) Setup Check with Pin temp_reg[15]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     106                  
     Required Time:=    2784                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     282                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst               -       -     F     (arrival)      9 53.8     0     0    2500    (-,-) 
  g9093/Y           (a)     A->Y  R     CLKINVX12      6 18.3    32    18    2518    (-,-) 
  g8626__2398_dup/Y -       B->Y  R     CLKAND2X8      8 41.0    98   115    2632    (-,-) 
  g3/Y              -       A1->Y F     AOI21X4        1  5.6    91    88    2721    (-,-) 
  g9269/Y           -       B0->Y R     OAI2BB1X2      1  4.6    75    61    2782    (-,-) 
  temp_reg[15]/D    -       -     R     DFFHQX1        1    -     -     0    2782    (-,-) 
#------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 30: MET (2 ps) Setup Check with Pin counter_reg[19]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     108                  
     Required Time:=    2782                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     281                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst               -       -     R     (arrival)      9 53.7     0     0    2500    (-,-) 
  fopt9189/Y        -       A->Y  F     CLKINVX8       3 21.4    55    30    2530    (-,-) 
  fopt9117/Y        -       A->Y  R     CLKINVX8      14 48.5   102    70    2601    (-,-) 
  g8694__6417/Y     -       B->Y  F     NAND2X2        1  6.8   146   110    2711    (-,-) 
  g8477__4319/Y     -       B0->Y R     OAI21X4        1  4.6    79    70    2780    (-,-) 
  counter_reg[19]/D -       -     R     DFFHQX1        1    -     -     0    2781    (-,-) 
#------------------------------------------------------------------------------------------



Path 31: MET (2 ps) Setup Check with Pin counter_reg[15]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     108                  
     Required Time:=    2782                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     280                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst               -       -     R     (arrival)      9 53.7     0     0    2500    (-,-) 
  fopt9189/Y        -       A->Y  F     CLKINVX8       3 21.4    55    30    2530    (-,-) 
  fopt9117/Y        -       A->Y  R     CLKINVX8      14 48.5   102    70    2601    (-,-) 
  g8717__5115/Y     -       B->Y  F     NAND2X2        1  6.8   146   110    2711    (-,-) 
  g8502__5477/Y     -       B0->Y R     OAI21X4        1  4.6    79    70    2780    (-,-) 
  counter_reg[15]/D -       -     R     DFFHQX1        1    -     -     0    2780    (-,-) 
#------------------------------------------------------------------------------------------



Path 32: MET (2 ps) Setup Check with Pin counter_reg[23]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     108                  
     Required Time:=    2782                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     280                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst               -       -     R     (arrival)      9 53.7     0     0    2500    (-,-) 
  fopt9189/Y        -       A->Y  F     CLKINVX8       3 21.4    55    30    2530    (-,-) 
  fopt9117/Y        -       A->Y  R     CLKINVX8      14 48.5   102    70    2601    (-,-) 
  g8680__7482/Y     -       B->Y  F     NAND2X2        1  6.8   145   110    2711    (-,-) 
  g8479__5526/Y     -       B0->Y R     OAI21X4        1  4.6    79    70    2780    (-,-) 
  counter_reg[23]/D -       -     R     DFFHQX1        1    -     -     0    2780    (-,-) 
#------------------------------------------------------------------------------------------



Path 33: MET (2 ps) Setup Check with Pin temp_reg[10]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-      97                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     291                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      9 53.8     0     0    2500    (-,-) 
  g17/Y          -       B->Y  R     NOR2X8         2 17.7   100    49    2549    (-,-) 
  g16/Y          -       A->Y  F     CLKINVX16     13 65.4    85    79    2628    (-,-) 
  g8604__9075/Y  -       B->Y  R     NOR2X4         1  6.9    90    68    2696    (-,-) 
  g8564__6417/Y  -       B->Y  F     NOR2X4         1  7.0    52    58    2754    (-,-) 
  g9026__5122/Y  -       B->Y  R     NAND2X4        1  4.7    44    37    2791    (-,-) 
  temp_reg[10]/D -       -     R     DFFHQX4        1    -     -     0    2791    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (3 ps) Setup Check with Pin counter_reg[1]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     280                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  rst              -       -     R     (arrival)      9 53.7     0     0    2500    (-,-) 
  fopt9189/Y       -       A->Y  F     CLKINVX8       3 21.4    55    30    2530    (-,-) 
  fopt9117/Y       -       A->Y  R     CLKINVX8      14 48.5   102    70    2601    (-,-) 
  g8703__8428/Y    -       B->Y  F     NAND2X2        1  6.8   144   110    2711    (-,-) 
  g8488__6131/Y    -       B0->Y R     OAI21X4        1  4.6    78    69    2780    (-,-) 
  counter_reg[1]/D -       -     R     DFFHQX1        1    -     -     0    2780    (-,-) 
#-----------------------------------------------------------------------------------------



Path 35: MET (3 ps) Setup Check with Pin counter_reg[31]/CK->D
          Group: clk
     Startpoint: (R) rst
          Clock: (R) clk
       Endpoint: (R) counter_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     108                  
     Required Time:=    2782                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     280                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  rst               -       -     R     (arrival)      9 53.7     0     0    2500    (-,-) 
  fopt9189/Y        -       A->Y  F     CLKINVX8       3 21.4    55    30    2530    (-,-) 
  fopt9117/Y        -       A->Y  R     CLKINVX8      14 48.5   102    70    2601    (-,-) 
  g8693__7410/Y     -       B->Y  F     NAND2X2        1  6.8   143   110    2711    (-,-) 
  g8487__7098/Y     -       B0->Y R     OAI21X4        1  4.6    79    69    2779    (-,-) 
  counter_reg[31]/D -       -     R     DFFHQX1        1    -     -     0    2780    (-,-) 
#------------------------------------------------------------------------------------------



Path 36: MET (4 ps) Setup Check with Pin counter_reg[12]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     128                  
     Required Time:=    2762                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     259                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt9329/Y        -       A->Y  F     INVX3           1  5.5    44    48    2689    (-,-) 
  g9260/Y           -       B1->Y R     OAI2BB2X2       1  4.6   143    70    2759    (-,-) 
  counter_reg[12]/D -       -     R     DFFHQX1         1    -     -     0    2759    (-,-) 
#-------------------------------------------------------------------------------------------



Path 37: MET (5 ps) Setup Check with Pin temp_reg[3]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-      97                  
     Required Time:=    2793                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     288                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      9 53.8     0     0    2500    (-,-) 
  g17/Y          -       B->Y  R     NOR2X8         2 17.7   100    49    2549    (-,-) 
  g16/Y          -       A->Y  F     CLKINVX16     13 65.4    85    79    2628    (-,-) 
  g8614__9082/Y  -       B->Y  R     NOR2X4         1  6.9    82    68    2696    (-,-) 
  g8557__6161/Y  -       B->Y  F     NOR2X4         1  7.0    52    55    2751    (-,-) 
  g9032__6131/Y  -       B->Y  R     NAND2X4        1  4.7    44    36    2788    (-,-) 
  temp_reg[3]/D  -       -     R     DFFHQX4        1    -     -     0    2788    (-,-) 
#---------------------------------------------------------------------------------------



Path 38: MET (6 ps) Setup Check with Pin counter_reg[24]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     277                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt/Y            -       A->Y  F     CLKINVX20      16 80.0    80    67    2708    (-,-) 
  g8480__6783/Y     -       A1->Y R     OAI21X4         1  4.6    78    69    2776    (-,-) 
  counter_reg[24]/D -       -     R     DFFHQX1         1    -     -     0    2777    (-,-) 
#-------------------------------------------------------------------------------------------



Path 39: MET (6 ps) Setup Check with Pin counter_reg[20]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     277                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt/Y            -       A->Y  F     CLKINVX20      16 80.0    80    67    2708    (-,-) 
  g8475__5107/Y     -       A1->Y R     OAI21X4         1  4.6    78    69    2776    (-,-) 
  counter_reg[20]/D -       -     R     DFFHQX1         1    -     -     0    2777    (-,-) 
#-------------------------------------------------------------------------------------------



Path 40: MET (6 ps) Setup Check with Pin counter_reg[18]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     277                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt/Y            -       A->Y  F     CLKINVX20      16 80.0    80    67    2708    (-,-) 
  g8490__1881/Y     -       A1->Y R     OAI21X4         1  4.6    78    69    2776    (-,-) 
  counter_reg[18]/D -       -     R     DFFHQX1         1    -     -     0    2777    (-,-) 
#-------------------------------------------------------------------------------------------



Path 41: MET (6 ps) Setup Check with Pin counter_reg[17]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     277                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt/Y            -       A->Y  F     CLKINVX20      16 80.0    80    67    2708    (-,-) 
  g8504__5107/Y     -       A1->Y R     OAI21X4         1  4.6    78    69    2776    (-,-) 
  counter_reg[17]/D -       -     R     DFFHQX1         1    -     -     0    2777    (-,-) 
#-------------------------------------------------------------------------------------------



Path 42: MET (6 ps) Setup Check with Pin counter_reg[16]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     277                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt/Y            -       A->Y  F     CLKINVX20      16 80.0    80    67    2708    (-,-) 
  g8503__2398/Y     -       A1->Y R     OAI21X4         1  4.6    78    69    2776    (-,-) 
  counter_reg[16]/D -       -     R     DFFHQX1         1    -     -     0    2777    (-,-) 
#-------------------------------------------------------------------------------------------



Path 43: MET (6 ps) Setup Check with Pin counter_reg[14]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     277                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt/Y            -       A->Y  F     CLKINVX20      16 80.0    80    67    2708    (-,-) 
  g8501__6417/Y     -       A1->Y R     OAI21X4         1  4.6    78    69    2776    (-,-) 
  counter_reg[14]/D -       -     R     DFFHQX1         1    -     -     0    2777    (-,-) 
#-------------------------------------------------------------------------------------------



Path 44: MET (6 ps) Setup Check with Pin counter_reg[10]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     277                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y     -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y     -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt/Y            -       A->Y  F     CLKINVX20      16 80.0    80    67    2708    (-,-) 
  g8497__2883/Y     -       A1->Y R     OAI21X4         1  4.6    78    69    2776    (-,-) 
  counter_reg[10]/D -       -     R     DFFHQX1         1    -     -     0    2777    (-,-) 
#-------------------------------------------------------------------------------------------



Path 45: MET (6 ps) Setup Check with Pin counter_reg[9]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     277                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick            -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y    -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y    -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt/Y           -       A->Y  F     CLKINVX20      16 80.0    80    67    2708    (-,-) 
  g8496__9945/Y    -       A1->Y R     OAI21X4         1  4.6    78    69    2776    (-,-) 
  counter_reg[9]/D -       -     R     DFFHQX1         1    -     -     0    2777    (-,-) 
#------------------------------------------------------------------------------------------



Path 46: MET (6 ps) Setup Check with Pin counter_reg[2]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     107                  
     Required Time:=    2783                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     277                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick            -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y    -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y    -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  fopt/Y           -       A->Y  F     CLKINVX20      16 80.0    80    67    2708    (-,-) 
  g8474__2398/Y    -       A1->Y R     OAI21X4         1  4.6    78    69    2776    (-,-) 
  counter_reg[2]/D -       -     R     DFFHQX1         1    -     -     0    2777    (-,-) 
#------------------------------------------------------------------------------------------



Path 47: MET (7 ps) Setup Check with Pin temp_reg[0]/CK->D
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) temp_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     102                  
     Required Time:=    2788                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     281                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      9 53.8     0     0    2500    (-,-) 
  g8656__7410/Y  -       B->Y  R     NOR2X6         2  8.7    97    37    2537    (-,-) 
  g9016/Y        -       A->Y  R     BUFX6          8 40.4   114   132    2669    (-,-) 
  g8618__9094/Y  -       A->Y  F     NOR2X4         1  7.0    57    71    2740    (-,-) 
  g8535__8246/Y  -       C->Y  R     NAND3X4        1  4.7    61    41    2781    (-,-) 
  temp_reg[0]/D  -       -     R     DFFHQX4        1    -     -     0    2781    (-,-) 
#---------------------------------------------------------------------------------------



Path 48: MET (13 ps) Setup Check with Pin state_reg[2]/CK->D
          Group: clk
     Startpoint: (R) temp_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     159                  
     Required Time:=    2731                  
      Launch Clock:-       0                  
         Data Path:-    2718                  
             Slack:=      13                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[0]/CK -       -     R     (arrival)     51    -     0     -       0    (-,-) 
  temp_reg[0]/Q  -       CK->Q R     DFFHQX4        5 18.0    84   250     250    (-,-) 
  g8659__2398/Y  -       B->Y  F     NAND3X1        1  4.7   290   193     443    (-,-) 
  g8654__2346/Y  -       C->Y  R     NOR3X1         2  7.3   384   281     724    (-,-) 
  g9018/Y        -       A->Y  F     INVX1          2  7.1   174   211     934    (-,-) 
  g8643__1881/Y  -       A->Y  R     NOR2X1         2  7.4   245   189    1123    (-,-) 
  g9012/Y        -       A->Y  F     INVX1          1  4.5   109   137    1260    (-,-) 
  g8640__7098/Y  -       D->Y  F     OR4X1          2  7.1   170   280    1540    (-,-) 
  g8624__6417/Y  -       A->Y  F     AND2X1         2  7.9   144   177    1718    (-,-) 
  g8600__5526/Y  -       A0->Y R     AOI221X2       2  7.4   252   221    1938    (-,-) 
  g9010/Y        -       A->Y  F     INVX1          1  4.5   110   139    2078    (-,-) 
  g8559__9945/Y  -       C->Y  F     OR3X2          4 12.8   156   263    2341    (-,-) 
  g8533__1705/Y  -       AN->Y F     NAND2BX1       1  4.8   221   192    2533    (-,-) 
  g8511__5526/Y  -       A0->Y R     OAI211X1       1  4.7   200   184    2718    (-,-) 
  state_reg[2]/D -       -     R     DFFRHQX1       1    -     -     0    2718    (-,-) 
#---------------------------------------------------------------------------------------



Path 49: MET (20 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) temp_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     140                  
     Required Time:=    2750                  
      Launch Clock:-       0                  
         Data Path:-    2730                  
             Slack:=      20                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[0]/CK -       -     R     (arrival)     51    -     0     -       0    (-,-) 
  temp_reg[0]/Q  -       CK->Q R     DFFHQX4        5 18.0    84   250     250    (-,-) 
  g8659__2398/Y  -       B->Y  F     NAND3X1        1  4.7   290   193     443    (-,-) 
  g8654__2346/Y  -       C->Y  R     NOR3X1         2  7.3   384   281     724    (-,-) 
  g9018/Y        -       A->Y  F     INVX1          2  7.1   174   211     934    (-,-) 
  g8643__1881/Y  -       A->Y  R     NOR2X1         2  7.4   245   189    1123    (-,-) 
  g9012/Y        -       A->Y  F     INVX1          1  4.5   109   137    1260    (-,-) 
  g8640__7098/Y  -       D->Y  F     OR4X1          2  7.1   170   280    1540    (-,-) 
  g8624__6417/Y  -       A->Y  F     AND2X1         2  7.9   144   177    1718    (-,-) 
  g8600__5526/Y  -       A0->Y R     AOI221X2       2  7.4   252   221    1938    (-,-) 
  g9010/Y        -       A->Y  F     INVX1          1  4.5   110   139    2078    (-,-) 
  g8559__9945/Y  -       C->Y  F     OR3X2          4 12.8   156   263    2341    (-,-) 
  g8522__3680/Y  -       A1->Y R     OAI21X1        1  4.8   186   150    2491    (-,-) 
  g8508__8428/Y  -       B0->Y F     AOI21X1        1  4.8   205   120    2610    (-,-) 
  g8507__4319/Y  -       B0->Y R     OAI2BB1X1      1  4.5   104   120    2730    (-,-) 
  state_reg[1]/D -       -     R     DFFRX1         1    -     -     0    2730    (-,-) 
#---------------------------------------------------------------------------------------



Path 50: MET (20 ps) Setup Check with Pin counter_reg[0]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2890            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2890            0     
                                              
             Setup:-     229                  
     Required Time:=    2661                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     141                  
             Slack:=      20                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick            -       -     F     (arrival)       5 17.5     0     0    2500    (-,-) 
  g9022__9331/Y    -       B->Y  R     NAND2X4         1  7.2    65    22    2522    (-,-) 
  g8512__6783/Y    -       A->Y  R     CLKAND2X12      4 37.6    68   119    2641    (-,-) 
  counter_reg[0]/D -       -     R     SDFFQX1         4    -     -     0    2641    (-,-) 
#------------------------------------------------------------------------------------------

