\hypertarget{union__hw__spi__txfrn}{}\section{\+\_\+hw\+\_\+spi\+\_\+txfrn Union Reference}
\label{union__hw__spi__txfrn}\index{\+\_\+hw\+\_\+spi\+\_\+txfrn@{\+\_\+hw\+\_\+spi\+\_\+txfrn}}


H\+W\+\_\+\+S\+P\+I\+\_\+\+T\+X\+F\+Rn -\/ Transmit F\+I\+FO Registers (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+spi.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__spi__txfrn_1_1__hw__spi__txfrn__bitfields}{\+\_\+hw\+\_\+spi\+\_\+txfrn\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__spi__txfrn_a30da69fb5c253ca3ad60d8e7960ee8cb}{}\label{union__hw__spi__txfrn_a30da69fb5c253ca3ad60d8e7960ee8cb}

\item 
struct \hyperlink{struct__hw__spi__txfrn_1_1__hw__spi__txfrn__bitfields}{\+\_\+hw\+\_\+spi\+\_\+txfrn\+::\+\_\+hw\+\_\+spi\+\_\+txfrn\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__spi__txfrn_a3792f7d953fcefa79664a284806d40a7}{}\label{union__hw__spi__txfrn_a3792f7d953fcefa79664a284806d40a7}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+P\+I\+\_\+\+T\+X\+F\+Rn -\/ Transmit F\+I\+FO Registers (RO) 

Reset value\+: 0x00000000U

T\+X\+F\+Rn registers provide visibility into the TX F\+I\+FO for debugging purposes. Each register is an entry in the TX F\+I\+FO. The registers are read-\/only and cannot be modified. Reading the T\+X\+F\+Rx registers does not alter the state of the TX F\+I\+FO. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+spi.\+h\end{DoxyCompactItemize}
