Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Sat Nov  7 02:27:20 2015
| Host             : debian running 64-bit unknown
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.444 |
| Dynamic (W)              | 1.311 |
| Device Static (W)        | 0.133 |
| Total Off-Chip Power (W) | 0.013 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 68.4  |
| Junction Temperature (C) | 41.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        5 |       --- |             --- |
| Slice Logic              |     0.003 |     2011 |       --- |             --- |
|   LUT as Logic           |     0.002 |      591 |     17600 |            3.36 |
|   Register               |    <0.001 |      938 |     35200 |            2.66 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   CARRY4                 |    <0.001 |       38 |      4400 |            0.86 |
|   LUT as Shift Register  |    <0.001 |       64 |      6000 |            1.07 |
|   Others                 |     0.000 |      299 |       --- |             --- |
| Signals                  |     0.005 |     1510 |       --- |             --- |
| Block RAM                |     0.001 |        1 |        60 |            1.67 |
| I/O                      |     0.010 |       61 |       100 |           61.00 |
| PS7                      |     1.283 |        1 |       --- |             --- |
| Static Power             |     0.133 |          |           |                 |
| Total                    |     1.444 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.024 |       0.017 |      0.006 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.013 |       0.012 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.697 |       0.670 |      0.027 |
| Vccpaux   |       1.800 |     0.037 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------+-----------------+
| Clock      | Domain                                    | Constraint (ns) |
+------------+-------------------------------------------+-----------------+
| adc_clk    | adc_clk_p_i                               |             8.0 |
| clk_fpga_0 | system_i/ps_0/inst/FCLK_CLK_unbuffered[0] |             7.0 |
+------------+-------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| system_wrapper                                   |     1.311 |
|   system_i                                       |     1.309 |
|     adc_0                                        |     0.001 |
|       inst                                       |     0.001 |
|     buf_1                                        |     0.008 |
|       U0                                         |     0.008 |
|         USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I        |     0.004 |
|         USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I        |     0.004 |
|     cfg_0                                        |     0.001 |
|       inst                                       |     0.001 |
|     cntr_0                                       |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_baseblox.i_baseblox_counter          |    <0.001 |
|             the_addsub                           |    <0.001 |
|               no_pipelining.the_addsub           |    <0.001 |
|                 i_lut6.i_lut6_addsub             |    <0.001 |
|                   i_q.i_simple.qreg              |    <0.001 |
|     const_1                                      |     0.000 |
|     conv_0                                       |    <0.001 |
|       inst                                       |    <0.001 |
|         gen_upsizer_conversion.axisc_upsizer_0   |    <0.001 |
|     fifo_0                                       |     0.003 |
|       inst                                       |     0.003 |
|         gen_fifo_gen_ck_conv.axis_data_fifo_0    |     0.003 |
|           gen_fifo_generator.fifo_generator_inst |     0.003 |
|             inst_fifo_gen                        |     0.003 |
|               gaxis_fifo.gaxisf.axisf            |     0.003 |
|                 grf.rf                           |     0.003 |
|                   gntv_or_sync_fifo.gcx.clkx     |    <0.001 |
|                     gsync_stage[1].rd_stg_inst   |    <0.001 |
|                     gsync_stage[1].wr_stg_inst   |    <0.001 |
|                     gsync_stage[2].rd_stg_inst   |    <0.001 |
|                     gsync_stage[2].wr_stg_inst   |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd       |    <0.001 |
|                     gr1.rfwft                    |    <0.001 |
|                     gras.rsts                    |    <0.001 |
|                     rpntr                        |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr       |    <0.001 |
|                     gwas.wsts                    |    <0.001 |
|                     wpntr                        |    <0.001 |
|                   gntv_or_sync_fifo.mem          |     0.001 |
|                     gdm.dm                       |     0.001 |
|                       RAM_reg_0_31_0_5           |    <0.001 |
|                       RAM_reg_0_31_12_17         |    <0.001 |
|                       RAM_reg_0_31_18_23         |    <0.001 |
|                       RAM_reg_0_31_24_29         |    <0.001 |
|                       RAM_reg_0_31_30_31         |    <0.001 |
|                       RAM_reg_0_31_6_11          |    <0.001 |
|                   rstblk                         |    <0.001 |
|     pktzr_0                                      |    <0.001 |
|       inst                                       |    <0.001 |
|     ps_0                                         |     1.284 |
|       inst                                       |     1.284 |
|     ps_0_axi_periph                              |     0.009 |
|       s00_couplers                               |     0.009 |
|         auto_pc                                  |     0.009 |
|           inst                                   |     0.009 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.009 |
|               RD.ar_channel_0                    |     0.002 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |     0.003 |
|                 rd_data_fifo_0                   |     0.002 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.002 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |     0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|     rst_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
|     slice_0                                      |     0.000 |
|     slice_1                                      |     0.000 |
|     slice_2                                      |     0.000 |
|     slice_3                                      |     0.000 |
|     slice_4                                      |     0.000 |
|     writer_0                                     |     0.001 |
|       inst                                       |     0.001 |
+--------------------------------------------------+-----------+


