library ieee;
use ieee.std_logic_1164.all;
entity machine is
	port
	(
		clk   :in  std_logic;
		data_in :in std_logic;
		reset :in std_logic;
		student_id :out std_logic_vector(3 downto 0);
		current_state :out std_logic_vector(3 downto 0)));
end entity;
architecture fsm of machine is 

	type state_type is (s0, s1, s2, s3, s4, s5, s6, s7, s8);
	signal yfsm : state_type;
begin	
	process (clk, reset)
	begin 
		if reset = '1' then	
			yfsm <= s0;
		elsif (clk 'EVENT AND clk = '1') then
		
		case yfsm is 
			when s0=>
			when s1=>
			when s2=>
			when s3=>
			when s4=>
			when s5=>
			when s6=>
			when s7=>
			when s8=>
			
		end case;
	end if;
end process;

process (yfsm, data_in)
begin 
	case yfsm is
		when s0=>
		when s1=>
		when s2=>
		when s3=>
		when s4=>
		when s5=>
		when s6=>
		when s7=>
		when s8=>
	end case;
end process;

			
		