// Seed: 2402206988
module module_0 (
    input tri id_0,
    output wor id_1,
    input supply1 id_2,
    id_4,
    id_5
);
  wire id_6;
  assign id_4 = id_5 - id_5;
  assign id_1 = 1;
  assign id_1 = -1'h0;
  real id_7;
  logic [7:0][1] id_8 = -1;
  wire id_9, id_10;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    id_19,
    input wand id_3,
    input wand id_4,
    output tri id_5,
    input tri0 id_6,
    output wire id_7,
    input wand id_8,
    input wand id_9,
    output supply0 id_10,
    input tri1 id_11,
    input wire id_12,
    input wor id_13,
    input wire id_14,
    output tri0 id_15,
    output wire id_16,
    input wor id_17
);
  assign id_5 = -1 - id_3;
  wire id_20;
  assign id_16 = id_17;
  module_0 modCall_1 (
      id_14,
      id_1,
      id_6
  );
  assign modCall_1.id_4 = 0;
endmodule
