cocci_test_suite() {
	struct dsi_pll_10nm {
		struct msm_dsi_pll base;
		int id;
		struct platform_device *pdev;
		void __iomem *phy_cmn_mmio;
		void __iomem *mmio;
		u64 vco_ref_clk_rate;
		u64 vco_current_rate;
		spinlock_t postdiv_lock;
		int vco_delay;
		struct dsi_pll_config pll_configuration;
		struct dsi_pll_regs reg_setup;
		struct clk_hw *out_div_clk_hw;
		struct clk_hw *bit_clk_hw;
		struct clk_hw *byte_clk_hw;
		struct clk_hw *by_2_bit_clk_hw;
		struct clk_hw *post_out_div_clk_hw;
		struct clk_hw *pclk_mux_hw;
		struct clk_hw *out_dsiclk_hw;
		struct clk_hw_onecell_data *hw_data;
		struct pll_10nm_cached_state cached_state;
		enum msm_dsi_phy_usecase uc;
		struct dsi_pll_10nm *slave;
	} cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 87 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 815 */;
	struct pll_10nm_cached_state {
		unsigned long vco_rate;
		u8 bit_clk_div;
		u8 pix_clk_div;
		u8 pll_out_div;
		u8 pll_mux;
	} cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 79 */;
	const char *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 651 */[];
	struct clk_init_data cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 650 */;
	char cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 648 */[32];
	struct device *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 625 */;
	struct dsi_pll_10nm *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 624 */;
	struct msm_dsi_pll *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 622 */;
	void cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 622 */;
	struct clk_hw_onecell_data *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 610 */;
	struct dsi_pll_config {
		u32 ref_freq;
		bool div_override;
		u32 output_div;
		bool ignore_frac;
		bool disable_prescaler;
		bool enable_ssc;
		bool ssc_center;
		u32 dec_bits;
		u32 frac_bits;
		u32 lock_timer;
		u32 ssc_freq;
		u32 ssc_offset;
		u32 ssc_adj_per;
		u32 thresh_cycles;
		u32 refclk_cycles;
	} cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 61 */;
	struct clk **cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 606 */;
	int cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 605 */;
	enum msm_dsi_phy_usecase cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 576 */;
	void __iomem *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 554 */;
	struct pll_10nm_cached_state *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 553 */;
	const struct clk_ops cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 515 */;
	u64 cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 481 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 475 */;
	struct dsi_pll_regs {
		u32 pll_prop_gain_rate;
		u32 pll_lockdet_rate;
		u32 decimal_div_start;
		u32 frac_div_start_low;
		u32 frac_div_start_mid;
		u32 frac_div_start_high;
		u32 pll_clock_inverters;
		u32 ssc_stepsize_low;
		u32 ssc_stepsize_high;
		u32 ssc_div_per_low;
		u32 ssc_div_per_high;
		u32 ssc_adjper_low;
		u32 ssc_adjper_high;
		u32 ssc_control;
	} cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 44 */;
	struct clk_hw *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 404 */;
	const u32 cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 350 */;
	u32 cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 349 */;
	struct dsi_pll_regs *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 158 */;
	struct dsi_pll_config *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 157 */;
	struct dsi_pll_10nm *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 130 */[DSI_MAX];
	struct dsi_pll_10nm cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c 124 */;
}
