[
 {
  "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/v9958_top.v",
  "InstLine" : 3,
  "InstName" : "v9958_top",
  "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/v9958_top.v",
  "ModuleLine" : 3,
  "ModuleName" : "v9958_top",
  "SubInsts" : [
   {
    "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/v9958_top.v",
    "InstLine" : 75,
    "InstName" : "clk_108_3_inst",
    "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/gowin/clk_108_3.v",
    "ModuleLine" : 10,
    "ModuleName" : "CLK_108_3"
   },
   {
    "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/v9958_top.v",
    "InstLine" : 92,
    "InstName" : "clk_126_inst",
    "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/gowin/clk_126.v",
    "ModuleLine" : 10,
    "ModuleName" : "CLK_126"
   },
   {
    "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/v9958_top.v",
    "InstLine" : 145,
    "InstName" : "vram32k_inst",
    "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/ram32k.v",
    "ModuleLine" : 1,
    "ModuleName" : "ram32k"
   },
   {
    "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/v9958_top.v",
    "InstLine" : 248,
    "InstName" : "u_v9958",
    "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp.vhd",
    "ModuleLine" : 254,
    "ModuleName" : "VDP",
    "SubInsts" : [
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp.vhd",
      "InstLine" : 1037,
      "InstName" : "U_VDP_NTSC_PAL",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_ntsc_pal.vhd",
      "ModuleLine" : 96,
      "ModuleName" : "VDP_NTSC_PAL"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp.vhd",
      "InstLine" : 1056,
      "InstName" : "U_VDP_VGA",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_vga.vhd",
      "ModuleLine" : 102,
      "ModuleName" : "VDP_VGA",
      "SubInsts" : [
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_vga.vhd",
        "InstLine" : 172,
        "InstName" : "DBUF",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_doublebuf.vhd",
        "ModuleLine" : 80,
        "ModuleName" : "VDP_DOUBLEBUF",
        "SubInsts" : [
         {
          "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_doublebuf.vhd",
          "InstLine" : 119,
          "InstName" : "U_BUF_RE",
          "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_linebuf.vhd",
          "ModuleLine" : 89,
          "ModuleName" : "VDP_LINEBUF"
         },
         {
          "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_doublebuf.vhd",
          "InstLine" : 128,
          "InstName" : "U_BUF_GE",
          "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_linebuf.vhd",
          "ModuleLine" : 89,
          "ModuleName" : "VDP_LINEBUF"
         },
         {
          "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_doublebuf.vhd",
          "InstLine" : 137,
          "InstName" : "U_BUF_BE",
          "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_linebuf.vhd",
          "ModuleLine" : 89,
          "ModuleName" : "VDP_LINEBUF"
         },
         {
          "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_doublebuf.vhd",
          "InstLine" : 146,
          "InstName" : "U_BUF_RO",
          "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_linebuf.vhd",
          "ModuleLine" : 89,
          "ModuleName" : "VDP_LINEBUF"
         },
         {
          "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_doublebuf.vhd",
          "InstLine" : 155,
          "InstName" : "U_BUF_GO",
          "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_linebuf.vhd",
          "ModuleLine" : 89,
          "ModuleName" : "VDP_LINEBUF"
         },
         {
          "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_doublebuf.vhd",
          "InstLine" : 164,
          "InstName" : "U_BUF_BO",
          "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_linebuf.vhd",
          "ModuleLine" : 89,
          "ModuleName" : "VDP_LINEBUF"
         }
        ]
       }
      ]
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp.vhd",
      "InstLine" : 1112,
      "InstName" : "U_INTERRUPT",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_interrupt.vhd",
      "ModuleLine" : 65,
      "ModuleName" : "VDP_INTERRUPT"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp.vhd",
      "InstLine" : 1142,
      "InstName" : "U_SSG",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_ssg.vhd",
      "ModuleLine" : 69,
      "ModuleName" : "VDP_SSG",
      "SubInsts" : [
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_ssg.vhd",
        "InstLine" : 182,
        "InstName" : "U_HVCOUNTER",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_hvcounter.vhd",
        "ModuleLine" : 67,
        "ModuleName" : "VDP_HVCOUNTER"
       }
      ]
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp.vhd",
      "InstLine" : 1507,
      "InstName" : "U_VDP_COLORDEC",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_colordec.vhd",
      "ModuleLine" : 68,
      "ModuleName" : "VDP_COLORDEC"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp.vhd",
      "InstLine" : 1555,
      "InstName" : "U_VDP_TEXT12",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_text12.vhd",
      "ModuleLine" : 104,
      "ModuleName" : "VDP_TEXT12"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp.vhd",
      "InstLine" : 1579,
      "InstName" : "U_VDP_GRAPHIC123M",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_graphic123m.vhd",
      "ModuleLine" : 86,
      "ModuleName" : "VDP_GRAPHIC123M"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp.vhd",
      "InstLine" : 1602,
      "InstName" : "U_VDP_GRAPHIC4567",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_graphic4567.vhd",
      "ModuleLine" : 97,
      "ModuleName" : "VDP_GRAPHIC4567",
      "SubInsts" : [
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_graphic4567.vhd",
        "InstLine" : 204,
        "InstName" : "U_FIFOMEM",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/ram.vhd",
        "ModuleLine" : 37,
        "ModuleName" : "ram"
       }
      ]
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp.vhd",
      "InstLine" : 1635,
      "InstName" : "U_SPRITE",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_sprite.vhd",
      "ModuleLine" : 183,
      "ModuleName" : "VDP_SPRITE",
      "SubInsts" : [
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_sprite.vhd",
        "InstLine" : 371,
        "InstName" : "ISPINFORAM",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_spinforam.vhd",
        "ModuleLine" : 88,
        "ModuleName" : "VDP_SPINFORAM"
       },
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_sprite.vhd",
        "InstLine" : 400,
        "InstName" : "U_EVEN_LINE_BUF",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/ram.vhd",
        "ModuleLine" : 37,
        "ModuleName" : "ram"
       },
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_sprite.vhd",
        "InstLine" : 414,
        "InstName" : "U_ODD_LINE_BUF",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/ram.vhd",
        "ModuleLine" : 37,
        "ModuleName" : "ram"
       }
      ]
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp.vhd",
      "InstLine" : 1673,
      "InstName" : "U_VDP_REGISTER",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_register.vhd",
      "ModuleLine" : 89,
      "ModuleName" : "VDP_REGISTER",
      "SubInsts" : [
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_register.vhd",
        "InstLine" : 385,
        "InstName" : "U_PALETTEMEMRB",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/ram.vhd",
        "ModuleLine" : 73,
        "ModuleName" : "palette_rb"
       },
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_register.vhd",
        "InstLine" : 394,
        "InstName" : "U_PALETTEMEMG",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/ram.vhd",
        "ModuleLine" : 128,
        "ModuleName" : "palette_g"
       }
      ]
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp.vhd",
      "InstLine" : 1790,
      "InstName" : "U_VDP_COMMAND",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_command.vhd",
      "ModuleLine" : 67,
      "ModuleName" : "VDP_COMMAND"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp.vhd",
      "InstLine" : 1823,
      "InstName" : "U_VDP_WAIT_CONTROL",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vdp_wait_control.vhd",
      "ModuleLine" : 59,
      "ModuleName" : "VDP_WAIT_CONTROL"
     }
    ]
   },
   {
    "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/v9958_top.v",
    "InstLine" : 360,
    "InstName" : "hdmi",
    "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/hdmi.sv",
    "ModuleLine" : 4,
    "ModuleName" : "hdmi",
    "SubInsts" : [
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/hdmi.sv",
      "InstLine" : 321,
      "InstName" : "true_hdmi_output.packet_picker",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/packet_picker.sv",
      "ModuleLine" : 4,
      "ModuleName" : "packet_picker",
      "SubInsts" : [
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/packet_picker.sv",
        "InstLine" : 51,
        "InstName" : "audio_clock_regeneration_packet",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/audio_clock_regeneration_packet.sv",
        "ModuleLine" : 5,
        "ModuleName" : "audio_clock_regeneration_packet"
       },
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/packet_picker.sv",
        "InstLine" : 131,
        "InstName" : "audio_sample_packet",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/audio_sample_packet.sv",
        "ModuleLine" : 8,
        "ModuleName" : "audio_sample_packet"
       },
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/packet_picker.sv",
        "InstLine" : 137,
        "InstName" : "auxiliary_video_information_info_frame",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/auxiliary_video_information_info_frame.sv",
        "ModuleLine" : 5,
        "ModuleName" : "auxiliary_video_information_info_frame"
       },
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/packet_picker.sv",
        "InstLine" : 140,
        "InstName" : "source_product_description_info_frame",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/source_product_description_info_frame.sv",
        "ModuleLine" : 5,
        "ModuleName" : "source_product_description_info_frame"
       },
       {
        "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/packet_picker.sv",
        "InstLine" : 143,
        "InstName" : "audio_info_frame",
        "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/audio_info_frame.sv",
        "ModuleLine" : 5,
        "ModuleName" : "audio_info_frame"
       }
      ]
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/hdmi.sv",
      "InstLine" : 323,
      "InstName" : "true_hdmi_output.packet_assembler",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/packet_assembler.sv",
      "ModuleLine" : 4,
      "ModuleName" : "packet_assembler"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/hdmi.sv",
      "InstLine" : 374,
      "InstName" : "tmds_gen[0].tmds_channel",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/tmds_channel.sv",
      "ModuleLine" : 4,
      "ModuleName" : "tmds_channel"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/hdmi.sv",
      "InstLine" : 374,
      "InstName" : "tmds_gen[1].tmds_channel",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/tmds_channel.sv",
      "ModuleLine" : 4,
      "ModuleName" : "tmds_channel"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/hdmi.sv",
      "InstLine" : 374,
      "InstName" : "tmds_gen[2].tmds_channel",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/tmds_channel.sv",
      "ModuleLine" : 4,
      "ModuleName" : "tmds_channel"
     },
     {
      "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/hdmi.sv",
      "InstLine" : 378,
      "InstName" : "serializer",
      "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/hdmi/serializer.sv",
      "ModuleLine" : 3,
      "ModuleName" : "serializer"
     }
    ]
   },
   {
    "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/v9958_top.v",
    "InstLine" : 388,
    "InstName" : "SPI_MCP3202",
    "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/SPI_MCP3202.v",
    "ModuleLine" : 20,
    "ModuleName" : "SPI_MCP3202"
   }
  ]
 },
 {
  "InstFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vencode.vhd",
  "InstLine" : 38,
  "InstName" : "VENCODE",
  "ModuleFile" : "D:/src/tn_vdp/fpga/tn_vdp_v2_v9958/src/vdp/vencode.vhd",
  "ModuleLine" : 38,
  "ModuleName" : "VENCODE"
 }
]