
---------- Begin Simulation Statistics ----------
final_tick                               190182174062000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32638                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827940                       # Number of bytes of host memory used
host_op_rate                                    57327                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   306.39                       # Real time elapsed on the host
host_tick_rate                              103266558                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      17564243                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031640                       # Number of seconds simulated
sim_ticks                                 31639793250                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       958757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1921681                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3058831                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       173774                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4196589                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1881832                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3058831                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1176999                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4256753                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           31973                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       115644                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15669776                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9226526                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       173794                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713376                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1367408                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6535669                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564223                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     62261398                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.282105                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.287070                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     58035439     93.21%     93.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1120818      1.80%     95.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       406073      0.65%     95.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       964160      1.55%     97.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       159257      0.26%     97.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       121540      0.20%     97.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        52134      0.08%     97.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        34569      0.06%     97.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1367408      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     62261398                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541010                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353407     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564223                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.327956                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.327956                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      58318704                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26413548                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1222235                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1982148                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         174057                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1578537                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4596802                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1390533                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              388169                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  9703                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4256753                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            883252                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              62121784                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         33736                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16647564                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          198                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          348114                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.067269                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       979629                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1913805                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.263080                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     63275688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.458152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.698390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         58287121     92.12%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           295562      0.47%     92.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           308961      0.49%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           332806      0.53%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           552575      0.87%     94.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           814067      1.29%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           230007      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           219415      0.35%     96.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2235174      3.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     63275688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       221188                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3098570                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.530728                       # Inst execution rate
system.switch_cpus.iew.exec_refs             16942539                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             388155                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        19384723                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5095419                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        27632                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       576467                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24093026                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      16554384                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       379719                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      33584250                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         253267                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       8397263                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         174057                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       8852143                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1223661                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        43329                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          663                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1171413                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       309996                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          663                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       180325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        40863                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          22004269                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21269445                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.709630                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15614880                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.336119                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21326974                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         51520625                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17720611                       # number of integer regfile writes
system.switch_cpus.ipc                       0.158029                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.158029                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100795      0.30%      0.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16818661     49.52%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          518      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     49.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     16633694     48.97%     98.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       410302      1.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33963970                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2396764                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.070568                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           87940      3.67%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2290366     95.56%     99.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18458      0.77%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       36259939                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    133732517                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21269445                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30622051                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24093026                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          33963970                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6528689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       132126                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9744501                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     63275688                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.536762                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.380187                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     51839202     81.93%     81.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3647070      5.76%     87.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1769580      2.80%     90.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1370091      2.17%     92.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2273088      3.59%     96.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1193793      1.89%     98.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       821561      1.30%     99.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       213640      0.34%     99.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       147663      0.23%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     63275688                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.536729                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              883306                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    57                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       203733                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       165609                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5095419                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       576467                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        23607800                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 63279564                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        32352516                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614526                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        8560450                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1770215                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       23231787                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        130476                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67534033                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25520521                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     32121992                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2805143                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          62588                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         174057                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      26171884                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9507302                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34502299                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1866                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1987                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9241082                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1981                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             84993882                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            49224207                       # The number of ROB writes
system.switch_cpus.timesIdled                      45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417279                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        41062                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2835648                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          41062                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             959044                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49130                       # Transaction distribution
system.membus.trans_dist::CleanEvict           909627                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3879                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3879                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        959045                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2884604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2884604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2884604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     64771392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     64771392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                64771392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            962924                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  962924    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              962924                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2253163000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5396422500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  31639793250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410390                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       139403                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2241117                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7975                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7975                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410332                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4253889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4254013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96548864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96552832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          963241                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3144320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2381610                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017241                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.130169                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2340548     98.28%     98.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41062      1.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2381610                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1508095500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2127451500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       455444                       # number of demand (read+write) hits
system.l2.demand_hits::total                   455444                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       455444                       # number of overall hits
system.l2.overall_hits::total                  455444                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       962861                       # number of demand (read+write) misses
system.l2.demand_misses::total                 962925                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       962861                       # number of overall misses
system.l2.overall_misses::total                962925                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4953500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  97713182500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      97718136000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4953500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  97713182500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     97718136000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418305                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418369                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418305                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418369                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.678881                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.678896                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.678881                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.678896                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81204.918033                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101482.127223                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101480.526521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81204.918033                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101482.127223                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101480.526521                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49130                       # number of writebacks
system.l2.writebacks::total                     49130                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       962861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            962922                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       962861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           962922                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4343500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  88084592500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  88088936000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4343500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  88084592500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  88088936000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.678881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.678894                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.678881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.678894                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71204.918033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91482.147994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91480.863455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71204.918033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91482.147994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91480.863455                       # average overall mshr miss latency
system.l2.replacements                         963241                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        90273                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            90273                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        90273                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        90273                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        36579                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         36579                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4096                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3879                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3879                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    328529000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     328529000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.486395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.486395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84694.251096                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84694.251096                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    289739000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    289739000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.486395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.486395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74694.251096                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74694.251096                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4953500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4953500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81204.918033                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79895.161290                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4343500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4343500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71204.918033                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71204.918033                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       451348                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            451348                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       958982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          958984                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  97384653500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  97384653500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.679970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.679970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101550.032743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101549.820956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       958982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       958982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  87794853500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  87794853500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.679970                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.679969                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91550.053599                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91550.053599                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4087.893580                       # Cycle average of tags in use
system.l2.tags.total_refs                     2781642                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    963241                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.887794                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.403601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.006057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.173413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4055.309655                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.990066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998021                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2668                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1021                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12309929                       # Number of tag accesses
system.l2.tags.data_accesses                 12309929                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     61623040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           61627136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3144320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3144320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       962860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              962924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        49130                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49130                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       123389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1947643574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1947773031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       123389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           125412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99378652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99378652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99378652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       123389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1947643574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2047151683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     49064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    961369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023477432250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3056                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3056                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1860645                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46039                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      962921                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49130                       # Number of write requests accepted
system.mem_ctrls.readBursts                    962921                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    49130                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1491                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    66                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             62691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             60703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             59866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             59592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             60392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             59076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             58655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             59745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             59516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            58954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            58547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            60561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            61094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            62839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3088                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  30293564250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4807150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             48320376750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31508.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50258.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    66742                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14824                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                30.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                962921                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                49130                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  214036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  394803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  292350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   60239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       928893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     69.619834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.293199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    29.083016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       873697     94.06%     94.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        49149      5.29%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4386      0.47%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1090      0.12%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          326      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          118      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           59      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           35      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           33      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       928893                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     311.004581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.095016                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7650.712377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         3051     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            2      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            1      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::409600-425983            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3056                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.048757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.045485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.343152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2982     97.58%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      0.62%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               42      1.37%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.33%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3056                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               61531520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   95424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3138880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                61626944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3144320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1944.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1947.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31639643500                       # Total gap between requests
system.mem_ctrls.avgGap                      31262.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     61527616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3138880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 123388.922587223293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1944627624.897643804550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99206716.529350265861                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       962860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        49130                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1830500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  48318546250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 644750380500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30008.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50182.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13123353.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     8.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3315673200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1762291740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3430056000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          130792320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2497282320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14265153450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        136859520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        25538108550                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        807.151562                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    239819750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1056380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30343582250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3316737060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1762857195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3434554200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          125222580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2497282320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14257095360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        143679840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        25537428555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        807.130070                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    258155250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1056380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30325246750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    31639782000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       883129                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           883140                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       883129                       # number of overall hits
system.cpu.icache.overall_hits::total          883140                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          123                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            124                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          123                       # number of overall misses
system.cpu.icache.overall_misses::total           124                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8878000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8878000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8878000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8878000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       883252                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       883264                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       883252                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       883264                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000139                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000140                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000139                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000140                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72178.861789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71596.774194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72178.861789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71596.774194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           62                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5045500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5045500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5045500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5045500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82713.114754                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82713.114754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82713.114754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82713.114754                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       883129                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          883140                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          123                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           124                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8878000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8878000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       883252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       883264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000140                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72178.861789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71596.774194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5045500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5045500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82713.114754                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82713.114754                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006813                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000166                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1766590                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1766590                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1778700                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1778700                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1778700                       # number of overall hits
system.cpu.dcache.overall_hits::total         1778700                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2932301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2932303                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2932301                       # number of overall misses
system.cpu.dcache.overall_misses::total       2932303                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 206688530077                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 206688530077                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 206688530077                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 206688530077                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4711001                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4711003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4711001                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4711003                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.622437                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.622437                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.622437                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.622437                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70486.805439                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70486.757363                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 70486.805439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70486.757363                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     44557073                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           58                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1236905                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.023036                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           58                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        90273                       # number of writebacks
system.cpu.dcache.writebacks::total             90273                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1513996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1513996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1513996                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1513996                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418305                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418305                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 104692964613                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 104692964613                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 104692964613                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 104692964613                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.301062                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.301062                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.301062                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.301062                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73815.550684                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73815.550684                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73815.550684                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73815.550684                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417279                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1520257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1520257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2924273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2924275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 206294792500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 206294792500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4444530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4444532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.657949                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.657949                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 70545.668103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70545.619854                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1513833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1513833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410440                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410440                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 104309559500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 104309559500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.317343                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.317343                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73955.332733                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73955.332733                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8028                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8028                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    393737577                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    393737577                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030127                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030127                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49045.537743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49045.537743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          163                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          163                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7865                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7865                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    383405113                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    383405113                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48748.266116                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48748.266116                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190182174062000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.170263                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3195422                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417279                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.254617                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.170263                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          571                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10840309                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10840309                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190280710561000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47434                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828208                       # Number of bytes of host memory used
host_op_rate                                    84206                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   843.28                       # Real time elapsed on the host
host_tick_rate                              116848883                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      71009647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.098536                       # Number of seconds simulated
sim_ticks                                 98536499000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3459059                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6918115                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5238769                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       107837                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9562208                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4620813                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5238769                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       617956                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9585032                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13605                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        60464                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45731221                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26327408                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       107837                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501738                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4577100                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4371430                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445404                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    196395895                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.272131                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.290381                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    184436762     93.91%     93.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2534140      1.29%     95.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1352444      0.69%     95.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2936329      1.50%     97.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       181490      0.09%     97.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       250510      0.13%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        87761      0.04%     97.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        39359      0.02%     97.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4577100      2.33%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    196395895                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428657                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661127     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445404                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.569099                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.569099                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     187172035                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59150482                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2256788                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2524222                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         107891                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5012062                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13159990                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5118902                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              205089                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6071                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9585032                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            479414                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             196430687                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17218                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34532102                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          215782                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.048637                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       534420                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4634418                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.175225                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    197072998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.310797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.398259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        186249835     94.51%     94.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           680879      0.35%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           685554      0.35%     95.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           679062      0.34%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1184997      0.60%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2296208      1.17%     97.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           474477      0.24%     97.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           483242      0.25%     97.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4338744      2.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    197072998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       131458                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8747951                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.537463                       # Inst execution rate
system.switch_cpus.iew.exec_refs             63076631                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             205087                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        43241951                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13477661                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16001                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       307531                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57806724                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      62871544                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       210200                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     105919395                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         792681                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      33738820                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         107891                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      35194646                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4973445                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23310                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       848974                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167021                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          172                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       107138                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        24320                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          55883702                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55868036                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.739828                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41344311                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.283489                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55895793                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        171155107                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46870807                       # number of integer regfile writes
system.switch_cpus.ipc                       0.152228                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.152228                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        64690      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42925703     40.45%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          295      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     40.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     62921035     59.29%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       217873      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      106129596                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             9560655                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.090085                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           52864      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        9497180     99.34%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10611      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      115625561                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    419051746                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55868036                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62168134                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57806724                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         106129596                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4361308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       158902                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6862884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    197072998                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.538529                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.360263                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    160902273     81.65%     81.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11635712      5.90%     87.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5382756      2.73%     90.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3910744      1.98%     92.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8209758      4.17%     96.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3925548      1.99%     98.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2474839      1.26%     99.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       370610      0.19%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       260758      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    197072998                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.538529                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              479414                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        61243                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        83020                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13477661                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       307531                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        80916811                       # number of misc regfile reads
system.switch_cpus.numCycles                197072998                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        85824956                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303536                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       32033075                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3783302                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       93074288                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        193307                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156646168                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58577260                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76599469                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5462797                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          44683                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         107891                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     101892637                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6295922                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     75993246                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1415                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1022                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          30360233                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1019                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            249635629                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116315475                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5154857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       144496                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10309714                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         144496                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  98536499000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3457954                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        23944                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3435115                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1102                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1102                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3457954                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10377171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10377171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10377171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    222912000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    222912000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               222912000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3459056                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3459056    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3459056                       # Request fanout histogram
system.membus.reqLayer2.occupancy          7399279000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        19471385500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  98536499000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  98536499000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  98536499000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  98536499000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5151930                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79091                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8537510                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2927                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2927                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5151930                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15464571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15464571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    333440256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              333440256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3461744                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1532416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8616601                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016769                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.128407                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8472105     98.32%     98.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 144496      1.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8616601                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5210004000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7732285500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  98536499000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1695799                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1695799                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1695799                       # number of overall hits
system.l2.overall_hits::total                 1695799                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3459058                       # number of demand (read+write) misses
system.l2.demand_misses::total                3459058                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3459058                       # number of overall misses
system.l2.overall_misses::total               3459058                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 352466310500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     352466310500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 352466310500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    352466310500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5154857                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5154857                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5154857                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5154857                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.671029                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.671029                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.671029                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.671029                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101896.617663                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101896.617663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101896.617663                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101896.617663                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               23944                       # number of writebacks
system.l2.writebacks::total                     23944                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3459058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3459058                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3459058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3459058                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 317875750500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 317875750500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 317875750500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 317875750500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.671029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.671029                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.671029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.671029                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91896.623445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91896.623445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91896.623445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91896.623445                       # average overall mshr miss latency
system.l2.replacements                        3461744                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        55147                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            55147                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        55147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        55147                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       141810                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        141810                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1825                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1825                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1102                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    101701000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     101701000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2927                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2927                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.376495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.376495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92287.658802                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92287.658802                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     90681000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     90681000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.376495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.376495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82287.658802                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82287.658802                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1693974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1693974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3457956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3457956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 352364609500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 352364609500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5151930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5151930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.671196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.671196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101899.679898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101899.679898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3457956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3457956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 317785069500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 317785069500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.671196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.671196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91899.685681                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91899.685681                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  98536499000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    10185327                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3465840                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.938776                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.398199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4088.601801                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.998194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2696                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          989                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44700600                       # Number of tag accesses
system.l2.tags.data_accesses                 44700600                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  98536499000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    221379584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          221379584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1532416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1532416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3459056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3459056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        23944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              23944                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2246675965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2246675965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15551760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15551760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15551760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2246675965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2262227725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     23888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3456852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.114309656250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1488                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1488                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6601709                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22435                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3459056                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      23944                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3459056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    23944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2204                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    56                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            225357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            216486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            213828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            214581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            216186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            213132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            214943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            214797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            216162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            213917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           211204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           215530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           212739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           214269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           219524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           224197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1511                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 110327992750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17284260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            175143967750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31915.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50665.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107606                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7224                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  3.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                30.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3459056                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                23944                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  618521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1477143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1137342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  223846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3365899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.183405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.412445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    14.920128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3267974     97.09%     97.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        95140      2.83%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1972      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          468      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          168      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           63      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           51      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           39      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3365899                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2254.246640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.947547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  35452.708512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535         1480     99.46%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071            2      0.13%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607            1      0.07%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-262143            2      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::458752-524287            2      0.13%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+06-1.11411e+06            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1488                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.046371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.043244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.333916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1455     97.78%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.54%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16      1.08%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.54%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1488                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              221238528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  141056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1528128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               221379584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1532416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2245.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2246.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   98536532000                       # Total gap between requests
system.mem_ctrls.avgGap                      28290.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    221238528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1528128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2245244455.052132606506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15508243.295715225860                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3459056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        23944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 175143967750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2300147390750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50633.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  96063623.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     3.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12020482740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6389038095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12334649880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           65286540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7778269200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      44600164140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        279982560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        83467873155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        847.075693                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    369012250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3290300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  94877186750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12012036120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6384548610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12347273400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           59351400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7778269200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      44608648020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        272838240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        83462964990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        847.025882                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    351390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3290300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  94894809000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   130176281000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190280710561000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1362543                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1362554                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1362543                       # number of overall hits
system.cpu.icache.overall_hits::total         1362554                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          123                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            124                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          123                       # number of overall misses
system.cpu.icache.overall_misses::total           124                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8878000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8878000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8878000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8878000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1362666                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1362678                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1362666                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1362678                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000090                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000090                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72178.861789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71596.774194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72178.861789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71596.774194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           62                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5045500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5045500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5045500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5045500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82713.114754                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82713.114754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82713.114754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82713.114754                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1362543                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1362554                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          123                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           124                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8878000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8878000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1362666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1362678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72178.861789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71596.774194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5045500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5045500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82713.114754                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82713.114754                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190280710561000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.038916                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1362616                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21977.677419                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000684                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.038232                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000076                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2725418                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2725418                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190280710561000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190280710561000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190280710561000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190280710561000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190280710561000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190280710561000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190280710561000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4511915                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4511915                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4511915                       # number of overall hits
system.cpu.dcache.overall_hits::total         4511915                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13331395                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13331397                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13331395                       # number of overall misses
system.cpu.dcache.overall_misses::total      13331397                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 940502578468                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 940502578468                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 940502578468                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 940502578468                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17843310                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17843312                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17843310                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17843312                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.747137                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.747137                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.747137                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.747137                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70547.949293                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70547.938709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 70547.949293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70547.938709                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    222073609                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6255204                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.502217                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       145420                       # number of writebacks
system.cpu.dcache.writebacks::total            145420                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6758233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6758233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6758233                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6758233                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6573162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6573162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6573162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6573162                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 482837627552                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 482837627552                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 482837627552                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 482837627552                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368382                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368382                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368382                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368382                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73455.914756                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73455.914756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73455.914756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73455.914756                       # average overall mshr miss latency
system.cpu.dcache.replacements                6572136                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4115955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4115955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13320374                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13320376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 939978352500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 939978352500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17436329                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17436331                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.763944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.763944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 70566.963998                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70566.953403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6757961                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6757961                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6562413                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6562413                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 482329287500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 482329287500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376364                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376364                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73498.770574                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73498.770574                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       395960                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395960                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11021                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11021                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    524225968                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    524225968                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 47566.098176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47566.098176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          272                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          272                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    508340052                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    508340052                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 47291.845939                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47291.845939                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190280710561000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.700451                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11085075                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6573160                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.686415                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.700451                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000684                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000684                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          464                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          559                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42259784                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42259784                       # Number of data accesses

---------- End Simulation Statistics   ----------
