Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto be19da0f367b43c3b1274050c944e8d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_4 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <hdmi_tx_clk_n> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:30]
ERROR: [VRFC 10-718] formal port <hdmi_tx_clk_p> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:31]
ERROR: [VRFC 10-718] formal port <hdmi_tx_d_n> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:32]
ERROR: [VRFC 10-718] formal port <hdmi_tx_d_p> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
