Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon May 19 16:31:18 2025
| Host         : CCL12 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dsp_timing_summary_routed.rpt -pb dsp_timing_summary_routed.pb -rpx dsp_timing_summary_routed.rpx -warn_on_violation
| Design       : dsp
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (267)
5. checking no_input_delay (206)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (267)
--------------------------------------------------
 There are 267 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (206)
--------------------------------
 There are 206 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  312          inf        0.000                      0                  312           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           312 Endpoints
Min Delay           312 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 macc2/genblk7.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            final_out[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.321ns  (logic 5.589ns (54.152%)  route 4.732ns (45.847%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1                      0.000     0.000 r  macc2/genblk7.DSP48E_BL/CLK
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     0.434 r  macc2/genblk7.DSP48E_BL/P[2]
                         net (fo=2, routed)           1.778     2.212    macc2/p2[2]
    SLICE_X12Y134        LUT3 (Prop_lut3_I0_O)        0.153     2.365 r  macc2/final_out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.822     3.187    macc2/final_out_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I3_O)        0.331     3.518 r  macc2/final_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.518    macc2/final_out_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.894 r  macc2/final_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    macc2/final_out_OBUF[3]_inst_i_1_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.011 r  macc2/final_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.011    macc2/final_out_OBUF[7]_inst_i_1_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  macc2/final_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.128    macc2/final_out_OBUF[11]_inst_i_1_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  macc2/final_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    macc2/final_out_OBUF[15]_inst_i_1_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  macc2/final_out_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    macc2/final_out_OBUF[19]_inst_i_1_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  macc2/final_out_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    macc2/final_out_OBUF[23]_inst_i_1_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  macc2/final_out_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.596    macc2/final_out_OBUF[27]_inst_i_1_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.713 r  macc2/final_out_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.713    macc2/final_out_OBUF[31]_inst_i_1_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.830 r  macc2/final_out_OBUF[35]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.830    macc2/final_out_OBUF[35]_inst_i_1_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.947 r  macc2/final_out_OBUF[39]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.947    macc2/final_out_OBUF[39]_inst_i_1_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.064 r  macc2/final_out_OBUF[43]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    macc2/final_out_OBUF[43]_inst_i_1_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.318 r  macc2/final_out_OBUF[44]_inst_i_1/CO[0]
                         net (fo=1, routed)           2.132     7.450    final_out_OBUF[44]
    P21                  OBUF (Prop_obuf_I_O)         2.871    10.321 r  final_out_OBUF[44]_inst/O
                         net (fo=0)                   0.000    10.321    final_out[44]
    P21                                                               r  final_out[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 macc2/genblk7.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            final_out[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.242ns  (logic 5.380ns (52.527%)  route 4.862ns (47.473%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1                      0.000     0.000 r  macc2/genblk7.DSP48E_BL/CLK
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     0.434 r  macc2/genblk7.DSP48E_BL/P[2]
                         net (fo=2, routed)           1.778     2.212    macc2/p2[2]
    SLICE_X12Y134        LUT3 (Prop_lut3_I0_O)        0.153     2.365 r  macc2/final_out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.822     3.187    macc2/final_out_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I3_O)        0.331     3.518 r  macc2/final_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.518    macc2/final_out_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.894 r  macc2/final_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    macc2/final_out_OBUF[3]_inst_i_1_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.011 r  macc2/final_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.011    macc2/final_out_OBUF[7]_inst_i_1_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  macc2/final_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.128    macc2/final_out_OBUF[11]_inst_i_1_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  macc2/final_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    macc2/final_out_OBUF[15]_inst_i_1_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  macc2/final_out_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    macc2/final_out_OBUF[19]_inst_i_1_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  macc2/final_out_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    macc2/final_out_OBUF[23]_inst_i_1_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  macc2/final_out_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.596    macc2/final_out_OBUF[27]_inst_i_1_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.713 r  macc2/final_out_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.713    macc2/final_out_OBUF[31]_inst_i_1_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.830 r  macc2/final_out_OBUF[35]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.830    macc2/final_out_OBUF[35]_inst_i_1_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.145 r  macc2/final_out_OBUF[39]_inst_i_1/O[3]
                         net (fo=1, routed)           2.262     7.407    final_out_OBUF[39]
    U21                  OBUF (Prop_obuf_I_O)         2.835    10.242 r  final_out_OBUF[39]_inst/O
                         net (fo=0)                   0.000    10.242    final_out[39]
    U21                                                               r  final_out[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 macc2/genblk7.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            final_out[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.233ns  (logic 5.503ns (53.780%)  route 4.730ns (46.220%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1                      0.000     0.000 r  macc2/genblk7.DSP48E_BL/CLK
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     0.434 r  macc2/genblk7.DSP48E_BL/P[2]
                         net (fo=2, routed)           1.778     2.212    macc2/p2[2]
    SLICE_X12Y134        LUT3 (Prop_lut3_I0_O)        0.153     2.365 r  macc2/final_out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.822     3.187    macc2/final_out_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I3_O)        0.331     3.518 r  macc2/final_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.518    macc2/final_out_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.894 r  macc2/final_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    macc2/final_out_OBUF[3]_inst_i_1_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.011 r  macc2/final_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.011    macc2/final_out_OBUF[7]_inst_i_1_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  macc2/final_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.128    macc2/final_out_OBUF[11]_inst_i_1_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  macc2/final_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    macc2/final_out_OBUF[15]_inst_i_1_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  macc2/final_out_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    macc2/final_out_OBUF[19]_inst_i_1_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  macc2/final_out_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    macc2/final_out_OBUF[23]_inst_i_1_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  macc2/final_out_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.596    macc2/final_out_OBUF[27]_inst_i_1_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.713 r  macc2/final_out_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.713    macc2/final_out_OBUF[31]_inst_i_1_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.830 r  macc2/final_out_OBUF[35]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.830    macc2/final_out_OBUF[35]_inst_i_1_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.947 r  macc2/final_out_OBUF[39]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.947    macc2/final_out_OBUF[39]_inst_i_1_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.270 r  macc2/final_out_OBUF[43]_inst_i_1/O[1]
                         net (fo=1, routed)           2.130     7.400    final_out_OBUF[41]
    V22                  OBUF (Prop_obuf_I_O)         2.833    10.233 r  final_out_OBUF[41]_inst/O
                         net (fo=0)                   0.000    10.233    final_out[41]
    V22                                                               r  final_out[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 macc2/genblk7.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            final_out[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.224ns  (logic 5.481ns (53.612%)  route 4.743ns (46.388%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1                      0.000     0.000 r  macc2/genblk7.DSP48E_BL/CLK
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     0.434 r  macc2/genblk7.DSP48E_BL/P[2]
                         net (fo=2, routed)           1.778     2.212    macc2/p2[2]
    SLICE_X12Y134        LUT3 (Prop_lut3_I0_O)        0.153     2.365 r  macc2/final_out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.822     3.187    macc2/final_out_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I3_O)        0.331     3.518 r  macc2/final_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.518    macc2/final_out_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.894 r  macc2/final_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    macc2/final_out_OBUF[3]_inst_i_1_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.011 r  macc2/final_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.011    macc2/final_out_OBUF[7]_inst_i_1_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  macc2/final_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.128    macc2/final_out_OBUF[11]_inst_i_1_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  macc2/final_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    macc2/final_out_OBUF[15]_inst_i_1_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  macc2/final_out_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    macc2/final_out_OBUF[19]_inst_i_1_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  macc2/final_out_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    macc2/final_out_OBUF[23]_inst_i_1_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  macc2/final_out_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.596    macc2/final_out_OBUF[27]_inst_i_1_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.713 r  macc2/final_out_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.713    macc2/final_out_OBUF[31]_inst_i_1_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.830 r  macc2/final_out_OBUF[35]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.830    macc2/final_out_OBUF[35]_inst_i_1_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.947 r  macc2/final_out_OBUF[39]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.947    macc2/final_out_OBUF[39]_inst_i_1_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.262 r  macc2/final_out_OBUF[43]_inst_i_1/O[3]
                         net (fo=1, routed)           2.143     7.405    final_out_OBUF[43]
    R21                  OBUF (Prop_obuf_I_O)         2.819    10.224 r  final_out_OBUF[43]_inst/O
                         net (fo=0)                   0.000    10.224    final_out[43]
    R21                                                               r  final_out[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 macc2/genblk7.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            final_out[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.210ns  (logic 5.275ns (51.668%)  route 4.934ns (48.332%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1                      0.000     0.000 r  macc2/genblk7.DSP48E_BL/CLK
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     0.434 r  macc2/genblk7.DSP48E_BL/P[2]
                         net (fo=2, routed)           1.778     2.212    macc2/p2[2]
    SLICE_X12Y134        LUT3 (Prop_lut3_I0_O)        0.153     2.365 r  macc2/final_out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.822     3.187    macc2/final_out_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I3_O)        0.331     3.518 r  macc2/final_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.518    macc2/final_out_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.894 r  macc2/final_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    macc2/final_out_OBUF[3]_inst_i_1_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.011 r  macc2/final_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.011    macc2/final_out_OBUF[7]_inst_i_1_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  macc2/final_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.128    macc2/final_out_OBUF[11]_inst_i_1_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  macc2/final_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    macc2/final_out_OBUF[15]_inst_i_1_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  macc2/final_out_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    macc2/final_out_OBUF[19]_inst_i_1_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  macc2/final_out_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    macc2/final_out_OBUF[23]_inst_i_1_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  macc2/final_out_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.596    macc2/final_out_OBUF[27]_inst_i_1_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.713 r  macc2/final_out_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.713    macc2/final_out_OBUF[31]_inst_i_1_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.036 r  macc2/final_out_OBUF[35]_inst_i_1/O[1]
                         net (fo=1, routed)           2.334     7.370    final_out_OBUF[33]
    W22                  OBUF (Prop_obuf_I_O)         2.839    10.210 r  final_out_OBUF[33]_inst/O
                         net (fo=0)                   0.000    10.210    final_out[33]
    W22                                                               r  final_out[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 macc2/genblk7.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            final_out[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.160ns  (logic 5.251ns (51.683%)  route 4.909ns (48.317%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1                      0.000     0.000 r  macc2/genblk7.DSP48E_BL/CLK
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     0.434 r  macc2/genblk7.DSP48E_BL/P[2]
                         net (fo=2, routed)           1.778     2.212    macc2/p2[2]
    SLICE_X12Y134        LUT3 (Prop_lut3_I0_O)        0.153     2.365 r  macc2/final_out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.822     3.187    macc2/final_out_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I3_O)        0.331     3.518 r  macc2/final_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.518    macc2/final_out_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.894 r  macc2/final_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    macc2/final_out_OBUF[3]_inst_i_1_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.011 r  macc2/final_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.011    macc2/final_out_OBUF[7]_inst_i_1_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  macc2/final_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.128    macc2/final_out_OBUF[11]_inst_i_1_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  macc2/final_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    macc2/final_out_OBUF[15]_inst_i_1_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  macc2/final_out_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    macc2/final_out_OBUF[19]_inst_i_1_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  macc2/final_out_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    macc2/final_out_OBUF[23]_inst_i_1_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  macc2/final_out_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.596    macc2/final_out_OBUF[27]_inst_i_1_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.713 r  macc2/final_out_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.713    macc2/final_out_OBUF[31]_inst_i_1_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.028 r  macc2/final_out_OBUF[35]_inst_i_1/O[3]
                         net (fo=1, routed)           2.309     7.337    final_out_OBUF[35]
    T20                  OBUF (Prop_obuf_I_O)         2.823    10.160 r  final_out_OBUF[35]_inst/O
                         net (fo=0)                   0.000    10.160    final_out[35]
    T20                                                               r  final_out[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 macc2/genblk7.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            final_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.157ns  (logic 4.802ns (47.278%)  route 5.355ns (52.722%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1                      0.000     0.000 r  macc2/genblk7.DSP48E_BL/CLK
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     0.434 r  macc2/genblk7.DSP48E_BL/P[2]
                         net (fo=2, routed)           1.778     2.212    macc2/p2[2]
    SLICE_X12Y134        LUT3 (Prop_lut3_I0_O)        0.153     2.365 r  macc2/final_out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.822     3.187    macc2/final_out_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I3_O)        0.331     3.518 r  macc2/final_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.518    macc2/final_out_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.894 r  macc2/final_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    macc2/final_out_OBUF[3]_inst_i_1_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.011 r  macc2/final_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.011    macc2/final_out_OBUF[7]_inst_i_1_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  macc2/final_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.128    macc2/final_out_OBUF[11]_inst_i_1_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  macc2/final_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    macc2/final_out_OBUF[15]_inst_i_1_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  macc2/final_out_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    macc2/final_out_OBUF[19]_inst_i_1_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.581 r  macc2/final_out_OBUF[23]_inst_i_1/O[0]
                         net (fo=1, routed)           2.755     7.336    final_out_OBUF[20]
    V18                  OBUF (Prop_obuf_I_O)         2.821    10.157 r  final_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000    10.157    final_out[20]
    V18                                                               r  final_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 macc2/genblk7.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            final_out[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.138ns  (logic 5.410ns (53.364%)  route 4.728ns (46.636%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1                      0.000     0.000 r  macc2/genblk7.DSP48E_BL/CLK
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     0.434 r  macc2/genblk7.DSP48E_BL/P[2]
                         net (fo=2, routed)           1.778     2.212    macc2/p2[2]
    SLICE_X12Y134        LUT3 (Prop_lut3_I0_O)        0.153     2.365 r  macc2/final_out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.822     3.187    macc2/final_out_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I3_O)        0.331     3.518 r  macc2/final_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.518    macc2/final_out_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.894 r  macc2/final_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    macc2/final_out_OBUF[3]_inst_i_1_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.011 r  macc2/final_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.011    macc2/final_out_OBUF[7]_inst_i_1_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  macc2/final_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.128    macc2/final_out_OBUF[11]_inst_i_1_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  macc2/final_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    macc2/final_out_OBUF[15]_inst_i_1_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  macc2/final_out_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    macc2/final_out_OBUF[19]_inst_i_1_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  macc2/final_out_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    macc2/final_out_OBUF[23]_inst_i_1_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  macc2/final_out_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.596    macc2/final_out_OBUF[27]_inst_i_1_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.713 r  macc2/final_out_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.713    macc2/final_out_OBUF[31]_inst_i_1_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.830 r  macc2/final_out_OBUF[35]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.830    macc2/final_out_OBUF[35]_inst_i_1_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.947 r  macc2/final_out_OBUF[39]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.947    macc2/final_out_OBUF[39]_inst_i_1_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.186 r  macc2/final_out_OBUF[43]_inst_i_1/O[2]
                         net (fo=1, routed)           2.128     7.314    final_out_OBUF[42]
    U22                  OBUF (Prop_obuf_I_O)         2.824    10.138 r  final_out_OBUF[42]_inst/O
                         net (fo=0)                   0.000    10.138    final_out[42]
    U22                                                               r  final_out[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 macc2/genblk7.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            final_out[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.136ns  (logic 5.365ns (52.927%)  route 4.771ns (47.073%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1                      0.000     0.000 r  macc2/genblk7.DSP48E_BL/CLK
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     0.434 r  macc2/genblk7.DSP48E_BL/P[2]
                         net (fo=2, routed)           1.778     2.212    macc2/p2[2]
    SLICE_X12Y134        LUT3 (Prop_lut3_I0_O)        0.153     2.365 r  macc2/final_out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.822     3.187    macc2/final_out_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I3_O)        0.331     3.518 r  macc2/final_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.518    macc2/final_out_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.894 r  macc2/final_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    macc2/final_out_OBUF[3]_inst_i_1_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.011 r  macc2/final_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.011    macc2/final_out_OBUF[7]_inst_i_1_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  macc2/final_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.128    macc2/final_out_OBUF[11]_inst_i_1_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  macc2/final_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    macc2/final_out_OBUF[15]_inst_i_1_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  macc2/final_out_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    macc2/final_out_OBUF[19]_inst_i_1_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  macc2/final_out_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    macc2/final_out_OBUF[23]_inst_i_1_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  macc2/final_out_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.596    macc2/final_out_OBUF[27]_inst_i_1_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.713 r  macc2/final_out_OBUF[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.713    macc2/final_out_OBUF[31]_inst_i_1_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.830 r  macc2/final_out_OBUF[35]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.830    macc2/final_out_OBUF[35]_inst_i_1_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.153 r  macc2/final_out_OBUF[39]_inst_i_1/O[1]
                         net (fo=1, routed)           2.171     7.324    final_out_OBUF[37]
    R19                  OBUF (Prop_obuf_I_O)         2.812    10.136 r  final_out_OBUF[37]_inst/O
                         net (fo=0)                   0.000    10.136    final_out[37]
    R19                                                               r  final_out[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 macc2/genblk7.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            final_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.131ns  (logic 4.790ns (47.280%)  route 5.341ns (52.720%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1                      0.000     0.000 r  macc2/genblk7.DSP48E_BL/CLK
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     0.434 r  macc2/genblk7.DSP48E_BL/P[2]
                         net (fo=2, routed)           1.778     2.212    macc2/p2[2]
    SLICE_X12Y134        LUT3 (Prop_lut3_I0_O)        0.153     2.365 r  macc2/final_out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.822     3.187    macc2/final_out_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I3_O)        0.331     3.518 r  macc2/final_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.518    macc2/final_out_OBUF[3]_inst_i_5_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.894 r  macc2/final_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.894    macc2/final_out_OBUF[3]_inst_i_1_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.011 r  macc2/final_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.011    macc2/final_out_OBUF[7]_inst_i_1_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  macc2/final_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.128    macc2/final_out_OBUF[11]_inst_i_1_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  macc2/final_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    macc2/final_out_OBUF[15]_inst_i_1_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.560 r  macc2/final_out_OBUF[19]_inst_i_1/O[3]
                         net (fo=1, routed)           2.741     7.301    final_out_OBUF[19]
    V19                  OBUF (Prop_obuf_I_O)         2.830    10.131 r  final_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000    10.131    final_out[19]
    V19                                                               r  final_out[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 preadd1_2[8]
                            (input port)
  Destination:            macc2/genblk7.DSP48E_BL/A[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.147ns (20.330%)  route 0.575ns (79.670%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  preadd1_2[8] (IN)
                         net (fo=0)                   0.000     0.000    preadd1_2[8]
    K17                  IBUF (Prop_ibuf_I_O)         0.147     0.147 r  preadd1_2_IBUF[8]_inst/O
                         net (fo=1, routed)           0.575     0.721    macc2/A[8]
    DSP48_X0Y62          DSP48E1                                      r  macc2/genblk7.DSP48E_BL/A[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 preadd1_2[7]
                            (input port)
  Destination:            macc2/genblk7.DSP48E_BL/A[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.723ns  (logic 0.150ns (20.714%)  route 0.573ns (79.286%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  preadd1_2[7] (IN)
                         net (fo=0)                   0.000     0.000    preadd1_2[7]
    J17                  IBUF (Prop_ibuf_I_O)         0.150     0.150 r  preadd1_2_IBUF[7]_inst/O
                         net (fo=1, routed)           0.573     0.723    macc2/A[7]
    DSP48_X0Y62          DSP48E1                                      r  macc2/genblk7.DSP48E_BL/A[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 preadd1_2[3]
                            (input port)
  Destination:            macc2/genblk7.DSP48E_BL/A[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.154ns (19.675%)  route 0.629ns (80.325%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  preadd1_2[3] (IN)
                         net (fo=0)                   0.000     0.000    preadd1_2[3]
    K16                  IBUF (Prop_ibuf_I_O)         0.154     0.154 r  preadd1_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.629     0.783    macc2/A[3]
    DSP48_X0Y62          DSP48E1                                      r  macc2/genblk7.DSP48E_BL/A[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 preadd1_2[9]
                            (input port)
  Destination:            macc2/genblk7.DSP48E_BL/A[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.817ns  (logic 0.182ns (22.216%)  route 0.636ns (77.784%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  preadd1_2[9] (IN)
                         net (fo=0)                   0.000     0.000    preadd1_2[9]
    L13                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  preadd1_2_IBUF[9]_inst/O
                         net (fo=1, routed)           0.636     0.817    macc2/A[9]
    DSP48_X0Y62          DSP48E1                                      r  macc2/genblk7.DSP48E_BL/A[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 preadd1_2[6]
                            (input port)
  Destination:            macc2/genblk7.DSP48E_BL/A[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.172ns (20.979%)  route 0.647ns (79.021%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  preadd1_2[6] (IN)
                         net (fo=0)                   0.000     0.000    preadd1_2[6]
    L14                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  preadd1_2_IBUF[6]_inst/O
                         net (fo=1, routed)           0.647     0.819    macc2/A[6]
    DSP48_X0Y62          DSP48E1                                      r  macc2/genblk7.DSP48E_BL/A[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 preadd1_2[0]
                            (input port)
  Destination:            macc2/genblk7.DSP48E_BL/A[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.820ns  (logic 0.162ns (19.810%)  route 0.657ns (80.190%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  preadd1_2[0] (IN)
                         net (fo=0)                   0.000     0.000    preadd1_2[0]
    M17                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  preadd1_2_IBUF[0]_inst/O
                         net (fo=1, routed)           0.657     0.820    macc2/A[0]
    DSP48_X0Y62          DSP48E1                                      r  macc2/genblk7.DSP48E_BL/A[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 preadd1_2[13]
                            (input port)
  Destination:            macc2/genblk7.DSP48E_BL/A[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.834ns  (logic 0.176ns (21.085%)  route 0.658ns (78.915%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  preadd1_2[13] (IN)
                         net (fo=0)                   0.000     0.000    preadd1_2[13]
    M20                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  preadd1_2_IBUF[13]_inst/O
                         net (fo=1, routed)           0.658     0.834    macc2/A[13]
    DSP48_X0Y62          DSP48E1                                      r  macc2/genblk7.DSP48E_BL/A[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 preadd1_2[12]
                            (input port)
  Destination:            macc2/genblk7.DSP48E_BL/A[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.840ns  (logic 0.177ns (21.042%)  route 0.663ns (78.958%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  preadd1_2[12] (IN)
                         net (fo=0)                   0.000     0.000    preadd1_2[12]
    K13                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  preadd1_2_IBUF[12]_inst/O
                         net (fo=1, routed)           0.663     0.840    macc2/A[12]
    DSP48_X0Y62          DSP48E1                                      r  macc2/genblk7.DSP48E_BL/A[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 preadd1_2[4]
                            (input port)
  Destination:            macc2/genblk7.DSP48E_BL/A[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.841ns  (logic 0.157ns (18.669%)  route 0.684ns (81.331%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  preadd1_2[4] (IN)
                         net (fo=0)                   0.000     0.000    preadd1_2[4]
    L16                  IBUF (Prop_ibuf_I_O)         0.157     0.157 r  preadd1_2_IBUF[4]_inst/O
                         net (fo=1, routed)           0.684     0.841    macc2/A[4]
    DSP48_X0Y62          DSP48E1                                      r  macc2/genblk7.DSP48E_BL/A[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 preadd1_2[18]
                            (input port)
  Destination:            macc2/genblk7.DSP48E_BL/A[18]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.851ns  (logic 0.174ns (20.410%)  route 0.677ns (79.590%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  preadd1_2[18] (IN)
                         net (fo=0)                   0.000     0.000    preadd1_2[18]
    M18                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  preadd1_2_IBUF[18]_inst/O
                         net (fo=1, routed)           0.677     0.851    macc2/A[18]
    DSP48_X0Y62          DSP48E1                                      r  macc2/genblk7.DSP48E_BL/A[18]
  -------------------------------------------------------------------    -------------------





