# do ALU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 10:54:45 on Jun 14,2023
# vlog -work work ALU.vo 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:54:47 on Jun 14,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 10:54:47 on Jun 14,2023
# vlog -work work ALU.vwf.vt 
# -- Compiling module ALU_vlg_vec_tst
# 
# Top level modules:
# 	ALU_vlg_vec_tst
# End time: 10:54:47 on Jun 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ALU_vlg_vec_tst 
# Start time: 10:54:47 on Jun 14,2023
# Loading work.ALU_vlg_vec_tst
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.ALU
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9696
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9712
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9728
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9744
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9760
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9776
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9792
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9808
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9824
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9840
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9856
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9872
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9888
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9920
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9936
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9952
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9968
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 9984
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10000
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10016
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10032
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10048
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10064
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10080
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10096
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10112
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10128
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10144
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10160
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10176
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10192
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10208
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10219
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10230
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10241
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10252
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10263
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10274
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10285
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10296
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10307
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10318
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10329
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10340
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10351
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10362
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10373
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10384
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10395
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10406
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10417
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10428
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10439
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10450
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10461
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10472
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10483
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10494
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10505
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10516
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10527
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10538
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10549
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10560
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_mac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10571
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10651
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10662
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10673
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10684
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10695
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10706
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10717
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10728
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10739
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10750
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10761
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10772
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10783
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10794
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10805
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10816
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10827
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10838
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10849
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10860
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10871
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10882
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10893
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10915
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10926
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10937
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10948
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10959
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10970
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10981
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 10992
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_mac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11003
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_mac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11085
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11165
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11189
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11213
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11237
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11261
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11285
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11309
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11333
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11357
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11381
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11406
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11431
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11456
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11481
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11506
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11531
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11556
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11581
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11606
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11631
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11656
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_mac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11682
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_mac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11764
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11844
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11868
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11892
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11916
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11940
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11964
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 11988
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12012
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12036
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12060
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12084
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12108
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12132
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12156
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12180
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12205
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12254
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12279
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12304
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12329
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12354
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12379
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12404
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12429
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12454
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12479
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12504
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12529
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12554
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12579
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12604
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12629
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12654
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12679
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12704
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12729
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12754
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12779
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12804
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12829
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12854
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12879
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12929
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12954
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 12979
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13004
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13028
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13053
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13077
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13101
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13126
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13153
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13177
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13202
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13253
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13277
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13304
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13328
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13352
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13379
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13406
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13430
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13455
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13480
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13505
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13530
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13555
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13580
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13605
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13630
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13655
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13680
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13705
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13730
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13755
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13780
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13805
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13830
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13855
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13880
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13905
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13930
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13955
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 13980
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14005
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14030
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14055
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14080
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14105
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14130
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14155
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14180
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14205
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14230
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14254
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14280
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14304
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14328
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14355
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14380
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14431
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14462
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14486
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14511
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14537
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14568
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14599
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14624
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14648
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14672
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14697
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14724
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14748
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14773
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14802
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14832
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14859
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14883
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14910
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14936
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14962
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 14986
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15011
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15040
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15069
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15098
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15127
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15151
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15175
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15199
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15224
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15250
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15275
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15300
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15324
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15349
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15378
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15407
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15436
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15465
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15492
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15516
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15543
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15568
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15595
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15622
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15647
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15671
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15696
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15725
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15754
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15783
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15812
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15841
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15870
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15894
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15919
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15943
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15967
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 15991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16017
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16042
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16067
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16092
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16118
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16142
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16167
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16196
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16225
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16254
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16283
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16312
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16341
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16368
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16392
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16417
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16441
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16468
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16494
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16519
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16545
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16571
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16597
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16622
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16646
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16671
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16700
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16729
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16758
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16787
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16816
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16845
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16874
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16903
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16927
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16951
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16975
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 16999
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17025
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17051
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17077
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17102
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17128
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17154
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17179
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17203
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17228
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17257
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17286
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17315
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17344
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17373
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17402
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17431
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17460
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17487
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17511
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17535
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17562
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17588
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17614
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17640
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17665
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17690
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17716
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17742
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17768
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17792
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17817
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17846
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17875
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17933
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17962
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 17991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18020
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18049
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18078
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18107
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18131
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18156
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18180
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18204
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18255
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18281
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18307
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18333
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18359
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18384
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18410
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18436
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18460
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18485
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18514
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18543
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18572
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18601
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18630
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18659
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18688
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18717
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18746
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18775
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18802
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18826
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18851
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18875
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18902
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18929
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18955
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 18980
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19006
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19032
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19058
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19083
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19108
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19133
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19158
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19182
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19207
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19236
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19265
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19294
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19323
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19352
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19381
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19410
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19439
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19468
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19497
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19526
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19555
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19579
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19603
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19627
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19651
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19676
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19702
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19728
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19754
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19780
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19806
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19831
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19858
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19884
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19910
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19936
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19960
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 19985
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20014
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20043
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20072
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20101
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20130
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20159
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20188
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20217
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20246
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20275
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20304
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20333
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20360
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20384
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20411
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20436
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20462
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20487
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20513
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20539
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20565
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20591
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20617
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20643
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20669
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20695
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20721
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20745
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20770
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20799
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20828
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20857
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20886
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20915
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20944
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 20973
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21002
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21031
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21060
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21089
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21118
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21147
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21176
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21200
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21224
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21248
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21273
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21299
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21325
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21350
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21375
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21402
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21427
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21452
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21477
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21527
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21553
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21578
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21604
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21628
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21653
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21682
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21711
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21740
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21769
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21798
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21827
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21856
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21885
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21914
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21943
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 21972
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22001
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22030
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22059
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22086
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22110
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22137
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22162
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22188
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22213
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22239
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22264
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22290
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22317
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22343
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22370
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22395
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22422
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22447
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22472
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22498
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22522
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22547
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22576
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22605
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22634
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22663
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22692
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22721
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22750
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22779
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22808
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22837
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22866
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22895
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22924
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22953
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 22982
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23011
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23035
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23059
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23083
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23107
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23132
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23157
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23182
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23208
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23233
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23258
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23283
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23308
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23333
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23358
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23385
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23411
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23436
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23461
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23486
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23511
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23537
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23561
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23586
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23615
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23644
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23673
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23702
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23731
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23760
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23789
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23818
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23847
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23876
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23905
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23934
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23963
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 23992
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24021
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24050
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24077
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24101
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24128
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24155
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24180
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24205
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24230
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24256
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24281
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24306
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24332
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24358
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24383
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24409
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24434
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24460
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24486
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24512
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24539
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24563
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24588
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24617
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24646
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24675
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24704
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24733
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24762
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24791
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24820
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24849
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24878
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24907
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24936
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24965
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 24994
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25023
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25052
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25081
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25110
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25134
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25159
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25183
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25208
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25234
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25261
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25286
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25311
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25336
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25362
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25387
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25412
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25438
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25464
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25489
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25515
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25541
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25567
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25593
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25619
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25645
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25669
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25694
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25723
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25752
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25781
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25810
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25839
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25868
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25897
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25926
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25955
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 25984
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26013
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26042
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26071
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26100
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26129
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26158
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26187
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26216
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26243
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26267
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26295
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26321
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26347
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26372
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26397
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26422
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26448
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26473
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26499
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26524
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26550
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26576
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26602
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26628
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26654
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26679
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26705
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26730
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26756
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26780
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26805
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26834
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26863
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26892
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26921
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26950
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 26979
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27008
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27037
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27066
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27124
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27153
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27182
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27211
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27240
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27269
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27298
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27327
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27356
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27385
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27409
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27433
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27457
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27481
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27507
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27532
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27557
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27583
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27608
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27633
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27659
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27684
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27710
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27735
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27761
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27787
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27813
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27840
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27867
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27893
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27918
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27944
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27970
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 27994
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28019
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28048
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28077
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28106
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28135
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28164
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28193
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28222
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28251
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28280
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28309
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28338
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28367
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28396
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28425
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28454
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28483
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28512
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28541
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28570
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28599
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28626
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28650
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28674
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28698
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28725
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28751
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28776
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28801
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28826
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28851
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28878
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28903
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28928
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28954
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 28979
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29005
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29032
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29059
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29085
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29111
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29136
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29162
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29187
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29213
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29239
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29263
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29288
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29317
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29346
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29375
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29404
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29433
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29462
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29491
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29520
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29549
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29578
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29607
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29636
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29665
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29694
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29723
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29752
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29781
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29810
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29839
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29868
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29897
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29926
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29950
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29974
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 29998
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30022
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30048
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30074
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30100
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30125
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30151
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30177
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30202
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30228
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30253
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30278
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30304
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30330
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30356
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30382
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30409
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30435
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30461
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30488
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30514
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30539
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30565
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30589
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30614
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30643
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30672
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30701
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30730
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30759
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30788
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30817
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30846
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30875
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30904
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30933
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30962
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 30991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31020
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31049
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31078
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31107
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31136
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31165
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31194
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31223
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31252
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31279
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31303
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31329
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31354
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31380
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31431
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31457
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31483
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31508
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31533
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31559
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31585
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31611
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31636
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31662
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31688
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31714
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31740
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31766
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31792
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31819
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31845
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31870
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31896
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31920
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31945
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 31974
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32003
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32032
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32061
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32090
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32119
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32148
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32177
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32206
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32235
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32264
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32293
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32322
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32351
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32380
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32409
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32438
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32467
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32496
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32525
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32554
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32583
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32612
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32641
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32665
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32689
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32713
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32738
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32764
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32789
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32814
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32840
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32867
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32893
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32919
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32944
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32969
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 32996
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33022
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33048
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33074
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33099
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33125
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33151
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33177
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33203
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33255
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33280
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33306
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33332
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33356
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33381
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33410
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33439
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33468
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33497
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33526
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33555
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33584
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33613
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33642
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33671
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33700
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33729
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33758
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33787
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33816
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33845
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33874
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33903
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33932
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33961
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 33990
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34019
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34048
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34077
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34104
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34128
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34155
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34180
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34206
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34231
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34256
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34282
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34308
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34334
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34360
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34385
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34411
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34437
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34463
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34489
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34515
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34541
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34567
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34593
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34619
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34645
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34671
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34698
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34723
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34748
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34774
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34798
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34823
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34852
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34881
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34910
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34939
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34968
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 34997
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35026
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35055
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35084
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35113
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35142
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35171
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35200
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35229
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35258
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35287
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35316
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35345
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35374
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35403
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35432
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35461
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35490
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35519
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35548
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35577
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35601
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35625
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35649
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35673
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35699
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35725
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35751
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35776
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35802
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35828
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35854
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35880
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35906
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35932
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35959
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 35984
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36010
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36035
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36061
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36088
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36114
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36140
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36165
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36191
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36217
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36243
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36269
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36294
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36320
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36344
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36369
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36398
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36427
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36456
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36485
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36514
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36543
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36572
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36601
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36630
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36659
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36688
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36717
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36746
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36775
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36804
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36833
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36862
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36891
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36920
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36949
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 36978
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37007
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37036
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37065
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37094
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37123
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37150
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37174
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37201
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37227
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37252
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37278
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37304
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37329
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37356
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37382
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37407
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37433
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37459
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37485
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37510
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37536
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37562
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37587
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37613
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37638
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37665
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37692
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37718
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37744
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37770
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37796
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37822
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37848
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37874
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37898
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37923
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37952
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 37981
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38010
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38039
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38068
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38097
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38126
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38155
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38184
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38213
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38242
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38271
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38300
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38329
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38358
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38387
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38416
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38445
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38474
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38503
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38532
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38561
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38590
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38619
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38648
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38677
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38706
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38735
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38759
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38784
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38808
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38833
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38858
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38883
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38909
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38935
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38961
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 38987
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39012
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39038
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39064
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39090
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39115
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39142
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39167
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39194
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39220
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39246
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39271
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39297
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39323
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39349
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39375
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39401
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39426
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39452
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39477
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39528
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39552
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39577
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39606
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39635
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39664
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39693
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39722
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39751
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39780
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39809
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39838
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39867
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39896
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39925
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39954
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 39983
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40012
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40041
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40070
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40099
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40128
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40157
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40186
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40215
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40244
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40273
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40302
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40331
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40360
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40389
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40416
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40440
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40464
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40493
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40519
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40545
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40571
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40597
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40623
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40649
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40675
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40701
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40727
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40753
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40779
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40805
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40831
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40857
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40884
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40910
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40936
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40962
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 40988
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41013
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41039
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41065
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41091
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41117
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41143
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41169
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41195
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41221
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41245
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41270
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41299
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41328
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41357
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41386
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41415
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41444
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41473
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41531
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41560
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41589
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41618
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41647
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41676
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41705
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41734
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41763
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41792
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41821
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41850
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41879
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41908
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41937
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41966
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 41995
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42024
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42053
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42082
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42111
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42140
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42164
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42189
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42213
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42239
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42265
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42291
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42316
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42342
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42369
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42395
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42420
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42447
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42473
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42498
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42524
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42551
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42576
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42602
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42628
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42655
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42681
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42707
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42734
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42759
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42785
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42811
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42837
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42862
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42887
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42912
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42937
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42962
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 42986
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43010
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43036
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43062
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43088
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43114
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43140
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43166
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43192
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43218
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43244
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43270
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43296
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43322
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43348
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43374
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43400
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43426
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43452
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43478
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43504
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43530
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43556
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43582
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43608
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43634
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43660
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43686
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43712
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43738
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43764
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43790
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43815
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43839
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43864
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43889
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43900
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_mac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43911
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_mac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 43995
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44075
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44100
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44125
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44150
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44175
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44200
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44225
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44250
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44275
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44300
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44325
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44350
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44375
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44400
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44425
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44450
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44476
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44487
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44498
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44523
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44548
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44573
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44598
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44624
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44650
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44675
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44701
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44727
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44753
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44778
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44802
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44826
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44850
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44874
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44899
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44923
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44948
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44973
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 44997
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45022
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45047
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45071
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45120
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45144
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45168
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45193
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45217
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45242
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45266
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45291
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45315
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45340
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45366
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45390
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45414
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45440
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45466
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45495
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45519
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45544
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45569
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45594
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45622
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45648
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45677
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45708
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45732
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45757
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45782
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45808
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45832
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45857
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45885
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45914
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45941
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45965
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 45989
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46016
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46042
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46068
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46092
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46117
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46144
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46173
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46202
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46231
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46255
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46280
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46304
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46328
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46352
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46378
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46404
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46430
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46454
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46479
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46506
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46535
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46564
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46593
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46620
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46644
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46668
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46695
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46721
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46746
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46772
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46797
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46821
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46846
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46873
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46902
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46931
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46960
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 46989
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47018
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47042
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47066
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47090
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47114
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47140
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47166
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47191
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47217
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47242
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47266
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47291
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47318
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47347
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47376
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47434
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47463
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47490
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47514
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47541
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47566
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47591
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47617
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47643
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47668
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47693
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47717
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47742
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47769
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47798
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47827
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47856
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47885
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47914
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47943
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47972
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 47996
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48020
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48044
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48069
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48094
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48119
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48144
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48170
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48195
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48221
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48246
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48270
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48295
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48322
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48351
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48380
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48409
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48438
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48467
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48496
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48525
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48552
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48576
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48603
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48629
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48655
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48681
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48706
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48731
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48757
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48782
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48807
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48831
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48856
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48883
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48912
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48941
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48970
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 48999
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49028
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49057
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49086
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49115
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49144
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49168
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49192
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49216
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49240
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49266
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49292
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49318
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49343
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49369
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49395
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49421
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49447
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49472
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49496
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49521
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49548
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49577
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49606
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49635
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49664
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49693
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49722
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49751
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49780
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49809
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49836
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49860
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49884
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49911
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49936
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49962
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 49987
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50012
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50038
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50063
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50088
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50113
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50139
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50164
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50188
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50213
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50240
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50269
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50298
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50327
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50356
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50385
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50414
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50443
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50472
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50501
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50530
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50559
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50583
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50607
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50631
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50657
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50683
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50709
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50734
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50759
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50785
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50810
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50835
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50860
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50885
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50910
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50934
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50959
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 50986
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51015
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51044
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51073
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51102
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51131
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51160
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51189
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51218
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51247
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51276
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51305
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51332
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51356
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51383
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51409
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51434
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51459
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51485
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51510
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51536
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51562
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51587
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51612
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51638
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51664
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51689
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51713
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51738
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51765
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51794
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51823
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51852
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51881
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51910
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51939
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51968
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 51997
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52026
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52055
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52084
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52113
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52142
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52166
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52190
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52214
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52238
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52264
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52290
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52316
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52342
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52368
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52393
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52419
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52445
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52470
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52495
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52521
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52547
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52572
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52596
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52621
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52648
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52677
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52706
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52735
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52764
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52793
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52822
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52851
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52880
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52909
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52938
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52967
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 52996
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53025
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53052
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53076
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53100
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53127
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53152
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53177
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53202
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53227
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53253
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53279
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53304
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53330
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53356
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53382
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53408
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53434
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53460
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53485
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53509
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53534
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53561
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53590
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53619
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53648
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53677
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53706
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53735
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53764
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53793
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53822
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53851
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53880
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53909
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53938
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53967
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 53996
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54020
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54044
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54068
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54093
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54118
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54143
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54168
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54195
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54222
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54248
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54275
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54302
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54328
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54353
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54379
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54431
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54457
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54482
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54506
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54531
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54558
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54587
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54616
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54645
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54674
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54703
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54732
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54761
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54790
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54819
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54848
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54877
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54906
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54935
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54964
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 54993
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55020
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55044
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55068
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55120
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55145
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55171
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55197
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55224
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55275
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55302
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55328
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55354
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55379
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55431
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55456
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55482
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55507
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55531
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55556
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55583
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55612
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55641
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55670
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55699
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55728
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55757
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55786
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55815
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55844
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55873
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55902
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55931
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55960
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 55989
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56018
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56047
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56076
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56100
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56124
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56148
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56173
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56199
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56224
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56275
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56327
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56353
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56379
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56404
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56430
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56456
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56482
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56508
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56533
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56558
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56583
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56607
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56632
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56659
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56688
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56717
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56746
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56775
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56804
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56833
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56862
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56891
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56920
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56949
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 56978
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57007
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57036
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57065
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57094
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57123
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57152
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57179
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57203
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57230
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57255
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57281
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57307
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57333
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57359
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57384
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57410
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57437
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57462
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57488
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57514
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57540
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57566
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57592
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57618
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57644
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57671
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57696
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57720
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57745
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57772
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57801
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57830
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57859
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57888
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57917
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57946
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 57975
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58004
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58033
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58062
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58091
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58120
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58149
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58178
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58207
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58236
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58265
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58294
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58323
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58347
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58371
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58396
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58421
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58446
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58471
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58498
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58524
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58551
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58576
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58601
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58627
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58653
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58679
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58705
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58731
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58757
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58783
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58809
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58836
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58862
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58888
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58913
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58937
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58962
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 58989
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59018
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59047
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59076
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59105
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59134
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59163
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59192
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59221
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59250
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59279
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59308
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59337
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59366
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59395
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59424
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59453
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59482
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59511
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59540
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59567
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59591
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59615
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59642
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59667
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59693
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59720
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59746
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59772
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59797
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59822
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59847
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59872
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59898
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59924
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59950
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 59976
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60001
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60027
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60054
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60081
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60106
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60132
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60157
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60181
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60206
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60233
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60262
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60291
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60320
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60349
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60378
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60407
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60436
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60465
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60494
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60523
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60552
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60581
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60610
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60639
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60668
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60697
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60726
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60755
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60784
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60813
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60842
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60866
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60890
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60915
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60941
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60967
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 60994
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61020
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61045
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61070
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61121
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61146
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61172
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61198
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61223
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61274
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61300
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61326
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61352
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61378
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61403
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61430
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61455
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61479
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61504
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61531
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61560
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61589
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61618
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61647
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61676
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61705
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61734
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61763
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61792
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61821
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61850
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61879
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61908
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61937
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61966
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 61995
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62024
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62053
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62082
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62111
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62140
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62167
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62191
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62217
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62243
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62268
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62294
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62320
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62346
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62373
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62399
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62425
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62450
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62476
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62502
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62528
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62554
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62580
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62606
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62632
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62658
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62684
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62710
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62736
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62762
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62787
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62811
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62836
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62863
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62892
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62921
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62950
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 62979
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63008
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63037
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63066
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63095
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63124
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63153
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63182
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63211
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63240
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63269
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63298
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63327
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63356
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63385
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63414
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63443
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63472
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63501
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63530
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63554
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63578
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63602
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63627
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63653
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63679
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63705
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63731
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63756
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63782
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63809
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63834
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63859
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63885
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63910
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63935
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63960
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 63987
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64012
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64038
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64064
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64089
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64115
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64141
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64168
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64194
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64221
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64245
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64270
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64297
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64326
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64355
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64384
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64413
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64442
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64471
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64500
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64529
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64558
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64587
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64616
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64645
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64674
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64703
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64732
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64761
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64790
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64819
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64848
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64877
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64906
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64935
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64964
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 64991
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65015
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65042
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65068
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65094
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65120
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65146
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65172
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65198
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65223
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65249
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65275
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65301
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65326
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65352
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65377
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65404
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65430
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65457
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65483
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65509
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65535
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65560
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65585
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65611
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65637
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65662
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65686
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65711
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65738
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65767
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65796
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65825
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65854
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65883
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65912
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65941
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65970
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 65999
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66028
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66057
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66086
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66115
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66144
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66173
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66202
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66231
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66260
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66289
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66318
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66347
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66376
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66405
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66434
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66463
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66487
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66511
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66535
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66559
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66585
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66611
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66636
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66661
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66687
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66713
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66739
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66765
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66791
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66816
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66843
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66869
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66894
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66920
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66946
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66972
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 66997
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67023
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67048
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67073
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67099
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67125
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67150
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67177
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67203
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67227
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67252
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67279
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67308
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67337
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67366
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67395
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67424
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67453
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67482
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67511
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67540
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67569
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67598
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67627
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67656
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67685
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67714
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67743
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67772
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67801
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67830
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67859
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67888
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67917
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67946
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 67975
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68004
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68031
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68055
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68079
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68106
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68131
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68156
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68182
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68208
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68234
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68259
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68285
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68312
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68338
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68364
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68390
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68416
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68442
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68467
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68493
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68518
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68544
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68571
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68597
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68623
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68648
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68673
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68698
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68723
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68748
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68773
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68797
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68822
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68849
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68878
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68907
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68936
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68965
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 68994
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69023
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69052
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69081
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69110
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69139
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69168
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69197
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69226
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69255
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69284
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69313
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69342
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69371
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69400
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69429
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69458
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69487
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69516
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69545
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69574
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69603
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69632
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69656
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69681
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69707
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69733
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69759
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69786
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69812
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69838
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69863
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69889
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69915
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69941
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69968
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 69994
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70020
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70046
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70072
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70098
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70123
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70149
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70175
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70202
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70227
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70253
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70279
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70304
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70329
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70355
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70381
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70406
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70430
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70455
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70482
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70511
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70540
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70569
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70598
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70627
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70656
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70685
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70714
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70743
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70772
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70801
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70830
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70859
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70888
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70917
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70946
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 70975
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71004
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71033
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71062
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71091
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71120
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71149
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71178
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71207
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71236
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71265
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71292
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71316
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71343
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71370
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71396
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71421
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71448
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71474
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71499
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71524
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71549
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71576
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71601
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71627
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71653
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71678
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71704
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71730
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71755
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71781
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71807
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71832
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71857
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71883
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71908
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71934
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71959
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 71985
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72011
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72036
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72061
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72085
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72110
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72137
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72166
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72195
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72224
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72253
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72282
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72311
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72340
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72369
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72398
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72427
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72456
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72485
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72514
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72543
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72572
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72601
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72630
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72659
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72688
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72717
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72746
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72775
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72804
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72833
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72862
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72891
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72920
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72949
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 72978
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73002
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73026
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73050
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73075
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73102
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73127
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73153
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73178
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73203
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73228
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73254
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73280
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73307
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73333
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73358
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73384
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73410
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73435
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73461
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73487
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73513
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73539
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73565
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73591
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) Instantiation of 'cyclonev_lcell_comb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1 File: ALU.vo Line: 73617
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cyclonev_ver' at "cyclonev_ver".
# No such file or directory. (errno = ENOENT)
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_mf
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/220model
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/sgate
#             /home/leorb/intelFPGA_lite/21.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/leorb/UnB/5º_semestre/OAC/Lab/Lab2/ALU_restored/simulation/qsim/work
