#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002e068084360 .scope module, "testbench" "testbench" 2 5;
 .timescale -12 -12;
v000002e068133130_0 .net "DataAdr", 31 0, v000002e0681930a0_0;  1 drivers
v000002e068133c70_0 .net "MemWrite", 0 0, L_000002e0680fa900;  1 drivers
v000002e068133630_0 .net "WriteData", 31 0, L_000002e0681ec450;  1 drivers
v000002e068134a30_0 .var "clk", 0 0;
v000002e0681347b0_0 .var "reset", 0 0;
E_000002e0681067f0 .event negedge, v000002e06810c7b0_0;
S_000002e068114670 .scope module, "dut" "top" 2 11, 3 5 0, S_000002e068084360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000002e068134670_0 .net "DataAdr", 31 0, v000002e0681930a0_0;  alias, 1 drivers
v000002e068134210_0 .net "Instr", 31 0, L_000002e068135e60;  1 drivers
v000002e068133b30_0 .net "MemWrite", 0 0, L_000002e0680fa900;  alias, 1 drivers
v000002e068133270_0 .net "PC", 31 0, v000002e06812a250_0;  1 drivers
v000002e068134f30_0 .net "ReadData", 31 0, L_000002e068135ae0;  1 drivers
v000002e068133a90_0 .net "WriteData", 31 0, L_000002e0681ec450;  alias, 1 drivers
v000002e068133ef0_0 .net "clk", 0 0, v000002e068134a30_0;  1 drivers
v000002e068134990_0 .net "reset", 0 0, v000002e0681347b0_0;  1 drivers
S_000002e0680ce420 .scope module, "arm" "arm" 3 20, 4 4 0, S_000002e068114670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v000002e068130cf0_0 .net "ALUControl", 1 0, v000002e068193140_0;  1 drivers
v000002e068130610_0 .net "ALUFlags", 3 0, L_000002e0681eddf0;  1 drivers
v000002e0681306b0_0 .net "ALUResult", 31 0, v000002e0681930a0_0;  alias, 1 drivers
v000002e068130a70_0 .net "ALUSrc", 0 0, L_000002e0681331d0;  1 drivers
v000002e068131d30_0 .net "ImmSrc", 1 0, L_000002e068134d50;  1 drivers
v000002e0681310b0_0 .net "Instr", 31 0, L_000002e068135e60;  alias, 1 drivers
v000002e068130570_0 .net "MemWrite", 0 0, L_000002e0680fa900;  alias, 1 drivers
v000002e068130d90_0 .net "MemtoReg", 0 0, L_000002e068134350;  1 drivers
v000002e068131f10_0 .net "PC", 31 0, v000002e06812a250_0;  alias, 1 drivers
v000002e068130750_0 .net "PCSrc", 0 0, L_000002e0680faac0;  1 drivers
v000002e068131510_0 .net "ReadData", 31 0, L_000002e068135ae0;  alias, 1 drivers
v000002e068130bb0_0 .net "RegSrc", 1 0, L_000002e068134fd0;  1 drivers
v000002e068130890_0 .net "RegWrite", 0 0, L_000002e0680fa890;  1 drivers
v000002e068130e30_0 .net "WriteData", 31 0, L_000002e0681ec450;  alias, 1 drivers
v000002e068130f70_0 .net "clk", 0 0, v000002e068134a30_0;  alias, 1 drivers
v000002e068130c50_0 .net "reset", 0 0, v000002e0681347b0_0;  alias, 1 drivers
v000002e068130110_0 .net "wireSLT", 0 0, L_000002e068134b70;  1 drivers
L_000002e0681340d0 .part L_000002e068135e60, 12, 20;
S_000002e0680ce5b0 .scope module, "c" "controller" 4 31, 5 4 0, S_000002e0680ce420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 2 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
    .port_info 12 /OUTPUT 1 "wireSLT";
v000002e068192c40_0 .net "ALUControl", 1 0, v000002e068193140_0;  alias, 1 drivers
v000002e068192ce0_0 .net "ALUFlags", 3 0, L_000002e0681eddf0;  alias, 1 drivers
v000002e068193500_0 .net "ALUSrc", 0 0, L_000002e0681331d0;  alias, 1 drivers
v000002e0681935a0_0 .net "FlagW", 1 0, v000002e0681929c0_0;  1 drivers
v000002e068192600_0 .net "ImmSrc", 1 0, L_000002e068134d50;  alias, 1 drivers
v000002e068192f60_0 .net "Instr", 31 12, L_000002e0681340d0;  1 drivers
v000002e068193aa0_0 .net "MemW", 0 0, L_000002e068134030;  1 drivers
v000002e068193dc0_0 .net "MemWrite", 0 0, L_000002e0680fa900;  alias, 1 drivers
v000002e068193e60_0 .net "MemtoReg", 0 0, L_000002e068134350;  alias, 1 drivers
v000002e068192380_0 .net "NoWrite", 0 0, v000002e068192560_0;  1 drivers
v000002e068192d80_0 .net "PCS", 0 0, L_000002e0680fa660;  1 drivers
v000002e0681926a0_0 .net "PCSrc", 0 0, L_000002e0680faac0;  alias, 1 drivers
v000002e068192100_0 .net "RegSrc", 1 0, L_000002e068134fd0;  alias, 1 drivers
v000002e068192740_0 .net "RegW", 0 0, L_000002e068133e50;  1 drivers
v000002e068192ba0_0 .net "RegWrite", 0 0, L_000002e0680fa890;  alias, 1 drivers
v000002e068192e20_0 .net "clk", 0 0, v000002e068134a30_0;  alias, 1 drivers
v000002e068193460_0 .net "reset", 0 0, v000002e0681347b0_0;  alias, 1 drivers
v000002e0681921a0_0 .net "wireSLT", 0 0, L_000002e068134b70;  alias, 1 drivers
L_000002e068134710 .part L_000002e0681340d0, 14, 2;
L_000002e068133d10 .part L_000002e0681340d0, 8, 6;
L_000002e0681348f0 .part L_000002e0681340d0, 0, 4;
L_000002e068133f90 .part L_000002e0681340d0, 16, 4;
S_000002e0680aa550 .scope module, "cl" "condlogic" 5 58, 6 4 0, S_000002e0680ce5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
    .port_info 11 /INPUT 1 "NoWrite";
L_000002e0680fb070 .functor AND 2, v000002e0681929c0_0, L_000002e068134850, C4<11>, C4<11>;
L_000002e0680fa2e0 .functor AND 1, L_000002e068133e50, v000002e06810ce90_0, C4<1>, C4<1>;
L_000002e0680faf90 .functor NOT 1, v000002e068192560_0, C4<0>, C4<0>, C4<0>;
L_000002e0680fa890 .functor AND 1, L_000002e0680fa2e0, L_000002e0680faf90, C4<1>, C4<1>;
L_000002e0680fa900 .functor AND 1, L_000002e068134030, v000002e06810ce90_0, C4<1>, C4<1>;
L_000002e0680faac0 .functor AND 1, L_000002e0680fa660, v000002e06810ce90_0, C4<1>, C4<1>;
v000002e06810c8f0_0 .net "ALUFlags", 3 0, L_000002e0681eddf0;  alias, 1 drivers
v000002e06810c210_0 .net "Cond", 3 0, L_000002e068133f90;  1 drivers
v000002e06810c2b0_0 .net "CondEx", 0 0, v000002e06810ce90_0;  1 drivers
v000002e06810c990_0 .net "FlagW", 1 0, v000002e0681929c0_0;  alias, 1 drivers
v000002e06810c3f0_0 .net "FlagWrite", 1 0, L_000002e0680fb070;  1 drivers
v000002e06810c490_0 .net "Flags", 3 0, L_000002e0681342b0;  1 drivers
v000002e06810c850_0 .net "MemW", 0 0, L_000002e068134030;  alias, 1 drivers
v000002e06810bef0_0 .net "MemWrite", 0 0, L_000002e0680fa900;  alias, 1 drivers
v000002e06810bf90_0 .net "NoWrite", 0 0, v000002e068192560_0;  alias, 1 drivers
v000002e06810ca30_0 .net "PCS", 0 0, L_000002e0680fa660;  alias, 1 drivers
v000002e06810c350_0 .net "PCSrc", 0 0, L_000002e0680faac0;  alias, 1 drivers
v000002e06810c530_0 .net "RegW", 0 0, L_000002e068133e50;  alias, 1 drivers
v000002e0680ecad0_0 .net "RegWrite", 0 0, L_000002e0680fa890;  alias, 1 drivers
v000002e0680ec490_0 .net *"_ivl_13", 1 0, L_000002e068134850;  1 drivers
v000002e0680f5e80_0 .net *"_ivl_17", 0 0, L_000002e0680fa2e0;  1 drivers
v000002e0680f5fc0_0 .net *"_ivl_19", 0 0, L_000002e0680faf90;  1 drivers
v000002e068193be0_0 .net "clk", 0 0, v000002e068134a30_0;  alias, 1 drivers
v000002e068193a00_0 .net "reset", 0 0, v000002e0681347b0_0;  alias, 1 drivers
L_000002e0681334f0 .part L_000002e0680fb070, 1, 1;
L_000002e068134c10 .part L_000002e0681eddf0, 2, 2;
L_000002e068134e90 .part L_000002e0680fb070, 0, 1;
L_000002e068133310 .part L_000002e0681eddf0, 0, 2;
L_000002e0681342b0 .concat8 [ 2 2 0 0], v000002e06810cdf0_0, v000002e06810ba90_0;
L_000002e068134850 .concat [ 1 1 0 0], v000002e06810ce90_0, v000002e06810ce90_0;
S_000002e0680aa6e0 .scope module, "cc" "condcheck" 6 47, 7 1 0, S_000002e0680aa550;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_000002e0680fadd0 .functor BUFZ 4, L_000002e0681342b0, C4<0000>, C4<0000>, C4<0000>;
L_000002e0680fa270 .functor XNOR 1, L_000002e068133810, L_000002e068133770, C4<0>, C4<0>;
v000002e06810bdb0_0 .net "Cond", 3 0, L_000002e068133f90;  alias, 1 drivers
v000002e06810ce90_0 .var "CondEx", 0 0;
v000002e06810ccb0_0 .net "Flags", 3 0, L_000002e0681342b0;  alias, 1 drivers
v000002e06810cd50_0 .net *"_ivl_6", 3 0, L_000002e0680fadd0;  1 drivers
v000002e06810b4f0_0 .net "carry", 0 0, L_000002e068134530;  1 drivers
v000002e06810b770_0 .net "ge", 0 0, L_000002e0680fa270;  1 drivers
v000002e06810b950_0 .net "neg", 0 0, L_000002e068133810;  1 drivers
v000002e06810b590_0 .net "overflow", 0 0, L_000002e068133770;  1 drivers
v000002e06810c170_0 .net "zero", 0 0, L_000002e068133bd0;  1 drivers
E_000002e0681063b0/0 .event anyedge, v000002e06810bdb0_0, v000002e06810c170_0, v000002e06810b4f0_0, v000002e06810b950_0;
E_000002e0681063b0/1 .event anyedge, v000002e06810b590_0, v000002e06810b770_0;
E_000002e0681063b0 .event/or E_000002e0681063b0/0, E_000002e0681063b0/1;
L_000002e068133810 .part L_000002e0680fadd0, 3, 1;
L_000002e068133bd0 .part L_000002e0680fadd0, 2, 1;
L_000002e068134530 .part L_000002e0680fadd0, 1, 1;
L_000002e068133770 .part L_000002e0680fadd0, 0, 1;
S_000002e0680a2980 .scope module, "flagreg0" "flopenr" 6 40, 8 1 0, S_000002e0680aa550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_000002e068106df0 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v000002e06810c7b0_0 .net "clk", 0 0, v000002e068134a30_0;  alias, 1 drivers
v000002e06810c030_0 .net "d", 1 0, L_000002e068133310;  1 drivers
v000002e06810be50_0 .net "en", 0 0, L_000002e068134e90;  1 drivers
v000002e06810cdf0_0 .var "q", 1 0;
v000002e06810b9f0_0 .net "reset", 0 0, v000002e0681347b0_0;  alias, 1 drivers
E_000002e068106830 .event posedge, v000002e06810b9f0_0, v000002e06810c7b0_0;
S_000002e0680a2b10 .scope module, "flagreg1" "flopenr" 6 33, 8 1 0, S_000002e0680aa550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_000002e068106a30 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v000002e06810cf30_0 .net "clk", 0 0, v000002e068134a30_0;  alias, 1 drivers
v000002e06810cad0_0 .net "d", 1 0, L_000002e068134c10;  1 drivers
v000002e06810b630_0 .net "en", 0 0, L_000002e0681334f0;  1 drivers
v000002e06810ba90_0 .var "q", 1 0;
v000002e06810cfd0_0 .net "reset", 0 0, v000002e0681347b0_0;  alias, 1 drivers
S_000002e0680a0440 .scope module, "dec" "decode" 5 42, 9 1 0, S_000002e0680ce5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
    .port_info 12 /OUTPUT 1 "NoWrite";
    .port_info 13 /OUTPUT 1 "wireSLT";
L_000002e0680fa820 .functor AND 1, L_000002e068134170, L_000002e068133e50, C4<1>, C4<1>;
L_000002e0680fa660 .functor OR 1, L_000002e0680fa820, L_000002e068134df0, C4<0>, C4<0>;
v000002e068193140_0 .var "ALUControl", 1 0;
v000002e068193640_0 .net "ALUOp", 0 0, L_000002e068134490;  1 drivers
v000002e068192880_0 .net "ALUSrc", 0 0, L_000002e0681331d0;  alias, 1 drivers
v000002e0681936e0_0 .net "Branch", 0 0, L_000002e068134df0;  1 drivers
v000002e0681929c0_0 .var "FlagW", 1 0;
v000002e068193780_0 .net "Funct", 5 0, L_000002e068133d10;  1 drivers
v000002e068192920_0 .net "ImmSrc", 1 0, L_000002e068134d50;  alias, 1 drivers
v000002e068192060_0 .net "MemW", 0 0, L_000002e068134030;  alias, 1 drivers
v000002e0681927e0_0 .net "MemtoReg", 0 0, L_000002e068134350;  alias, 1 drivers
v000002e068192560_0 .var "NoWrite", 0 0;
v000002e068193c80_0 .net "Op", 1 0, L_000002e068134710;  1 drivers
v000002e0681931e0_0 .net "PCS", 0 0, L_000002e0680fa660;  alias, 1 drivers
v000002e068193f00_0 .net "Rd", 3 0, L_000002e0681348f0;  1 drivers
v000002e068193d20_0 .net "RegSrc", 1 0, L_000002e068134fd0;  alias, 1 drivers
v000002e068193820_0 .net "RegW", 0 0, L_000002e068133e50;  alias, 1 drivers
v000002e068192a60_0 .net *"_ivl_10", 10 0, L_000002e0681336d0;  1 drivers
L_000002e068194028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002e0681938c0_0 .net *"_ivl_13", 0 0, L_000002e068194028;  1 drivers
L_000002e068194070 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002e068192420_0 .net/2u *"_ivl_14", 3 0, L_000002e068194070;  1 drivers
v000002e068192b00_0 .net *"_ivl_16", 0 0, L_000002e068134170;  1 drivers
v000002e068193b40_0 .net *"_ivl_18", 0 0, L_000002e0680fa820;  1 drivers
v000002e068193960_0 .var "controls", 9 0;
v000002e0681924c0_0 .net "wireSLT", 0 0, L_000002e068134b70;  alias, 1 drivers
E_000002e068106a70 .event anyedge, v000002e068193640_0, v000002e068193780_0, v000002e068193140_0;
E_000002e068107d70 .event anyedge, v000002e068193c80_0, v000002e068193780_0;
L_000002e068134fd0 .part L_000002e0681336d0, 9, 2;
L_000002e068134d50 .part L_000002e0681336d0, 7, 2;
L_000002e0681331d0 .part L_000002e0681336d0, 6, 1;
L_000002e068134350 .part L_000002e0681336d0, 5, 1;
L_000002e068133e50 .part L_000002e0681336d0, 4, 1;
L_000002e068134030 .part L_000002e0681336d0, 3, 1;
L_000002e068134df0 .part L_000002e0681336d0, 2, 1;
L_000002e068134490 .part L_000002e0681336d0, 1, 1;
L_000002e068134b70 .part L_000002e0681336d0, 0, 1;
L_000002e0681336d0 .concat [ 10 1 0 0], v000002e068193960_0, L_000002e068194028;
L_000002e068134170 .cmp/eq 4, L_000002e0681348f0, L_000002e068194070;
S_000002e0680a05d0 .scope module, "dp" "datapath" 4 46, 10 9 0, S_000002e0680ce420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
    .port_info 15 /INPUT 1 "wireSLT";
L_000002e0681356f0 .functor NOT 1, L_000002e068134b70, C4<0>, C4<0>, C4<0>;
v000002e06812d310_0 .net "ALUControl", 1 0, v000002e068193140_0;  alias, 1 drivers
v000002e06812d3b0_0 .net "ALUFlags", 3 0, L_000002e0681eddf0;  alias, 1 drivers
v000002e06812d450_0 .net "ALUResult", 31 0, v000002e0681930a0_0;  alias, 1 drivers
v000002e06812d9f0_0 .net "ALUSrc", 0 0, L_000002e0681331d0;  alias, 1 drivers
v000002e06812db30_0 .net "ExtImm", 31 0, v000002e0681293f0_0;  1 drivers
v000002e06812dd10_0 .net "ImmSrc", 1 0, L_000002e068134d50;  alias, 1 drivers
v000002e06812ddb0_0 .net "Instr", 31 0, L_000002e068135e60;  alias, 1 drivers
v000002e068131650_0 .net "MemtoReg", 0 0, L_000002e068134350;  alias, 1 drivers
v000002e0681302f0_0 .net "PC", 31 0, v000002e06812a250_0;  alias, 1 drivers
v000002e068130390_0 .net "PCNext", 31 0, L_000002e068134ad0;  1 drivers
v000002e068130430_0 .net "PCPlus4", 31 0, L_000002e0681345d0;  1 drivers
v000002e068130b10_0 .net "PCPlus8", 31 0, L_000002e068134cb0;  1 drivers
v000002e068130250_0 .net "PCSrc", 0 0, L_000002e0680faac0;  alias, 1 drivers
v000002e068130930_0 .net "RA1", 3 0, L_000002e0681333b0;  1 drivers
v000002e068131790_0 .net "RA2", 3 0, L_000002e0681338b0;  1 drivers
v000002e0681304d0_0 .net "ReadData", 31 0, L_000002e068135ae0;  alias, 1 drivers
v000002e068131830_0 .net "RegSrc", 1 0, L_000002e068134fd0;  alias, 1 drivers
v000002e068131150_0 .net "RegWrite", 0 0, L_000002e0680fa890;  alias, 1 drivers
v000002e0681301b0_0 .net "Result", 31 0, L_000002e0681ecef0;  1 drivers
v000002e0681307f0_0 .net "Result1", 31 0, L_000002e0681ec810;  1 drivers
v000002e0681316f0_0 .net "SrcA", 31 0, L_000002e0681edb70;  1 drivers
v000002e068131bf0_0 .net "SrcB", 31 0, L_000002e0681edc10;  1 drivers
v000002e0681311f0_0 .net "WriteData", 31 0, L_000002e0681ec450;  alias, 1 drivers
v000002e068131ab0_0 .net *"_ivl_24", 0 0, L_000002e0681356f0;  1 drivers
v000002e068131c90_0 .net *"_ivl_27", 0 0, L_000002e0681ec1d0;  1 drivers
v000002e068131e70_0 .net "clk", 0 0, v000002e068134a30_0;  alias, 1 drivers
v000002e0681309d0_0 .net "reset", 0 0, v000002e0681347b0_0;  alias, 1 drivers
v000002e068131290_0 .net "wireSLT", 0 0, L_000002e068134b70;  alias, 1 drivers
L_000002e068133590 .part L_000002e068135e60, 16, 4;
L_000002e0681343f0 .part L_000002e068134fd0, 0, 1;
L_000002e068133db0 .part L_000002e068135e60, 0, 4;
L_000002e068133950 .part L_000002e068135e60, 12, 4;
L_000002e0681339f0 .part L_000002e068134fd0, 1, 1;
L_000002e0681ed3f0 .part L_000002e068135e60, 12, 4;
L_000002e0681ed490 .part L_000002e068135e60, 0, 24;
L_000002e0681ec1d0 .part L_000002e0681eddf0, 1, 1;
L_000002e0681ec270 .concat [ 1 1 0 0], L_000002e0681ec1d0, L_000002e0681356f0;
S_000002e0680caa80 .scope module, "alu" "alu" 10 118, 11 1 0, S_000002e0680a05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_000002e0680fae40 .functor NOT 32, L_000002e0681edc10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002e0681943d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002e0680faeb0 .functor XNOR 1, L_000002e0681ed850, L_000002e0681943d0, C4<0>, C4<0>;
L_000002e0680fb000 .functor AND 1, L_000002e0680faeb0, L_000002e0681ec9f0, C4<1>, C4<1>;
L_000002e068194418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002e0680faf20 .functor XNOR 1, L_000002e0681ecbd0, L_000002e068194418, C4<0>, C4<0>;
L_000002e0680fb0e0 .functor XOR 1, L_000002e0681ed5d0, L_000002e0681ecc70, C4<0>, C4<0>;
L_000002e0680d7e00 .functor XOR 1, L_000002e0680fb0e0, L_000002e0681eda30, C4<0>, C4<0>;
L_000002e0680d8810 .functor NOT 1, L_000002e0680d7e00, C4<0>, C4<0>, C4<0>;
L_000002e0680d8490 .functor AND 1, L_000002e0680faf20, L_000002e0680d8810, C4<1>, C4<1>;
L_000002e06808d0b0 .functor XOR 1, L_000002e0681edad0, L_000002e0681edcb0, C4<0>, C4<0>;
L_000002e068095410 .functor AND 1, L_000002e0680d8490, L_000002e06808d0b0, C4<1>, C4<1>;
v000002e068192ec0_0 .net "ALUControl", 1 0, v000002e068193140_0;  alias, 1 drivers
v000002e068193000_0 .net "ALUFlags", 3 0, L_000002e0681eddf0;  alias, 1 drivers
v000002e0681930a0_0 .var "Result", 31 0;
v000002e068193280_0 .net *"_ivl_1", 0 0, L_000002e0681ed990;  1 drivers
v000002e068193320_0 .net *"_ivl_10", 32 0, L_000002e0681ed8f0;  1 drivers
L_000002e0681942f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002e0681933c0_0 .net *"_ivl_13", 0 0, L_000002e0681942f8;  1 drivers
v000002e068192240_0 .net *"_ivl_14", 32 0, L_000002e0681ec090;  1 drivers
v000002e0681922e0_0 .net *"_ivl_17", 0 0, L_000002e0681ec590;  1 drivers
v000002e068129d50_0 .net *"_ivl_18", 32 0, L_000002e0681ec630;  1 drivers
v000002e06812a4d0_0 .net *"_ivl_2", 31 0, L_000002e0680fae40;  1 drivers
L_000002e068194340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e06812ad90_0 .net *"_ivl_21", 31 0, L_000002e068194340;  1 drivers
L_000002e068194388 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e0681292b0_0 .net/2u *"_ivl_26", 31 0, L_000002e068194388;  1 drivers
v000002e068129170_0 .net *"_ivl_31", 0 0, L_000002e0681ed850;  1 drivers
v000002e06812a570_0 .net/2u *"_ivl_32", 0 0, L_000002e0681943d0;  1 drivers
v000002e06812ae30_0 .net *"_ivl_34", 0 0, L_000002e0680faeb0;  1 drivers
v000002e068129df0_0 .net *"_ivl_37", 0 0, L_000002e0681ec9f0;  1 drivers
v000002e06812a610_0 .net *"_ivl_41", 0 0, L_000002e0681ecbd0;  1 drivers
v000002e06812a6b0_0 .net/2u *"_ivl_42", 0 0, L_000002e068194418;  1 drivers
v000002e06812ab10_0 .net *"_ivl_44", 0 0, L_000002e0680faf20;  1 drivers
v000002e06812a7f0_0 .net *"_ivl_47", 0 0, L_000002e0681ed5d0;  1 drivers
v000002e06812ac50_0 .net *"_ivl_49", 0 0, L_000002e0681ecc70;  1 drivers
v000002e068129670_0 .net *"_ivl_50", 0 0, L_000002e0680fb0e0;  1 drivers
v000002e068129e90_0 .net *"_ivl_53", 0 0, L_000002e0681eda30;  1 drivers
v000002e0681295d0_0 .net *"_ivl_54", 0 0, L_000002e0680d7e00;  1 drivers
v000002e06812abb0_0 .net *"_ivl_56", 0 0, L_000002e0680d8810;  1 drivers
v000002e0681290d0_0 .net *"_ivl_58", 0 0, L_000002e0680d8490;  1 drivers
v000002e068129850_0 .net *"_ivl_6", 32 0, L_000002e0681ed7b0;  1 drivers
v000002e068129530_0 .net *"_ivl_61", 0 0, L_000002e0681edad0;  1 drivers
v000002e068129710_0 .net *"_ivl_63", 0 0, L_000002e0681edcb0;  1 drivers
v000002e068129350_0 .net *"_ivl_64", 0 0, L_000002e06808d0b0;  1 drivers
L_000002e0681942b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002e068129210_0 .net *"_ivl_9", 0 0, L_000002e0681942b0;  1 drivers
v000002e06812aed0_0 .net "a", 31 0, L_000002e0681edb70;  alias, 1 drivers
v000002e0681298f0_0 .net "b", 31 0, L_000002e0681edc10;  alias, 1 drivers
v000002e068129f30_0 .net "carry", 0 0, L_000002e0680fb000;  1 drivers
v000002e068129990_0 .net "condinvb", 31 0, L_000002e0681edd50;  1 drivers
v000002e06812a750_0 .net "neg", 0 0, L_000002e0681ec6d0;  1 drivers
v000002e068129a30_0 .net "overflow", 0 0, L_000002e068095410;  1 drivers
v000002e06812af70_0 .net "sum", 32 0, L_000002e0681ed0d0;  1 drivers
v000002e06812a890_0 .net "zero", 0 0, L_000002e0681ec130;  1 drivers
E_000002e0681080b0 .event anyedge, v000002e068193140_0, v000002e06812af70_0, v000002e06812aed0_0, v000002e0681298f0_0;
L_000002e0681ed990 .part v000002e068193140_0, 0, 1;
L_000002e0681edd50 .functor MUXZ 32, L_000002e0681edc10, L_000002e0680fae40, L_000002e0681ed990, C4<>;
L_000002e0681ed7b0 .concat [ 32 1 0 0], L_000002e0681edb70, L_000002e0681942b0;
L_000002e0681ed8f0 .concat [ 32 1 0 0], L_000002e0681edd50, L_000002e0681942f8;
L_000002e0681ec090 .arith/sum 33, L_000002e0681ed7b0, L_000002e0681ed8f0;
L_000002e0681ec590 .part v000002e068193140_0, 0, 1;
L_000002e0681ec630 .concat [ 1 32 0 0], L_000002e0681ec590, L_000002e068194340;
L_000002e0681ed0d0 .arith/sum 33, L_000002e0681ec090, L_000002e0681ec630;
L_000002e0681ec6d0 .part v000002e0681930a0_0, 31, 1;
L_000002e0681ec130 .cmp/eq 32, v000002e0681930a0_0, L_000002e068194388;
L_000002e0681ed850 .part v000002e068193140_0, 1, 1;
L_000002e0681ec9f0 .part L_000002e0681ed0d0, 32, 1;
L_000002e0681ecbd0 .part v000002e068193140_0, 1, 1;
L_000002e0681ed5d0 .part L_000002e0681edb70, 31, 1;
L_000002e0681ecc70 .part L_000002e0681edc10, 31, 1;
L_000002e0681eda30 .part v000002e068193140_0, 0, 1;
L_000002e0681edad0 .part L_000002e0681edb70, 31, 1;
L_000002e0681edcb0 .part L_000002e0681ed0d0, 31, 1;
L_000002e0681eddf0 .concat [ 1 1 1 1], L_000002e068095410, L_000002e0680fb000, L_000002e0681ec130, L_000002e0681ec6d0;
S_000002e0680a56e0 .scope module, "ext" "extend" 10 107, 12 1 0, S_000002e0680a05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v000002e0681293f0_0 .var "ExtImm", 31 0;
v000002e06812acf0_0 .net "ImmSrc", 1 0, L_000002e068134d50;  alias, 1 drivers
v000002e06812a390_0 .net "Instr", 23 0, L_000002e0681ed490;  1 drivers
E_000002e0681077f0 .event anyedge, v000002e068192920_0, v000002e06812a390_0;
S_000002e0680a5870 .scope module, "pcadd1" "adder" 10 68, 13 1 0, S_000002e0680a05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_000002e0681073b0 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v000002e06812aa70_0 .net "a", 31 0, v000002e06812a250_0;  alias, 1 drivers
L_000002e0681940b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002e068129490_0 .net "b", 31 0, L_000002e0681940b8;  1 drivers
v000002e06812a110_0 .net "y", 31 0, L_000002e0681345d0;  alias, 1 drivers
L_000002e0681345d0 .arith/sum 32, v000002e06812a250_0, L_000002e0681940b8;
S_000002e06808d4d0 .scope module, "pcadd2" "adder" 10 73, 13 1 0, S_000002e0680a05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_000002e0681072f0 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v000002e068129c10_0 .net "a", 31 0, L_000002e0681345d0;  alias, 1 drivers
L_000002e068194100 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002e0681297b0_0 .net "b", 31 0, L_000002e068194100;  1 drivers
v000002e068129ad0_0 .net "y", 31 0, L_000002e068134cb0;  alias, 1 drivers
L_000002e068134cb0 .arith/sum 32, L_000002e0681345d0, L_000002e068194100;
S_000002e06808d660 .scope module, "pcmux" "mux2" 10 56, 14 1 0, S_000002e0680a05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002e068107eb0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v000002e068129b70_0 .net "d0", 31 0, L_000002e0681345d0;  alias, 1 drivers
v000002e068129cb0_0 .net "d1", 31 0, L_000002e0681ec810;  alias, 1 drivers
v000002e068129fd0_0 .net "s", 0 0, L_000002e0680faac0;  alias, 1 drivers
v000002e06812a070_0 .net "y", 31 0, L_000002e068134ad0;  alias, 1 drivers
L_000002e068134ad0 .functor MUXZ 32, L_000002e0681345d0, L_000002e0681ec810, L_000002e0680faac0, C4<>;
S_000002e0680ad3e0 .scope module, "pcreg" "flopr" 10 62, 15 1 0, S_000002e0680a05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000002e068107bf0 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v000002e06812a1b0_0 .net "clk", 0 0, v000002e068134a30_0;  alias, 1 drivers
v000002e06812a930_0 .net "d", 31 0, L_000002e068134ad0;  alias, 1 drivers
v000002e06812a250_0 .var "q", 31 0;
v000002e06812a2f0_0 .net "reset", 0 0, v000002e0681347b0_0;  alias, 1 drivers
S_000002e06812b0e0 .scope module, "ra1mux" "mux2" 10 78, 14 1 0, S_000002e0680a05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_000002e068107df0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v000002e06812a430_0 .net "d0", 3 0, L_000002e068133590;  1 drivers
L_000002e068194148 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002e06812a9d0_0 .net "d1", 3 0, L_000002e068194148;  1 drivers
v000002e06812c370_0 .net "s", 0 0, L_000002e0681343f0;  1 drivers
v000002e06812c550_0 .net "y", 3 0, L_000002e0681333b0;  alias, 1 drivers
L_000002e0681333b0 .functor MUXZ 4, L_000002e068133590, L_000002e068194148, L_000002e0681343f0, C4<>;
S_000002e06812ba40 .scope module, "ra2mux" "mux2" 10 84, 14 1 0, S_000002e0680a05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_000002e068107fb0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v000002e06812def0_0 .net "d0", 3 0, L_000002e068133db0;  1 drivers
v000002e06812ccd0_0 .net "d1", 3 0, L_000002e068133950;  1 drivers
v000002e06812d4f0_0 .net "s", 0 0, L_000002e0681339f0;  1 drivers
v000002e06812da90_0 .net "y", 3 0, L_000002e0681338b0;  alias, 1 drivers
L_000002e0681338b0 .functor MUXZ 4, L_000002e068133db0, L_000002e068133950, L_000002e0681339f0, C4<>;
S_000002e06812bd60 .scope module, "resmux" "mux2" 10 101, 14 1 0, S_000002e0680a05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002e0681079b0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v000002e06812c2d0_0 .net "d0", 31 0, v000002e0681930a0_0;  alias, 1 drivers
v000002e06812df90_0 .net "d1", 31 0, L_000002e068135ae0;  alias, 1 drivers
v000002e06812caf0_0 .net "s", 0 0, L_000002e068134350;  alias, 1 drivers
v000002e06812d630_0 .net "y", 31 0, L_000002e0681ecef0;  alias, 1 drivers
L_000002e0681ecef0 .functor MUXZ 32, v000002e0681930a0_0, L_000002e068135ae0, L_000002e068134350, C4<>;
S_000002e06812b720 .scope module, "rf" "regfile" 10 90, 16 1 0, S_000002e0680a05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_000002e068194190 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002e06812d590_0 .net/2u *"_ivl_0", 3 0, L_000002e068194190;  1 drivers
L_000002e068194220 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002e06812cd70_0 .net/2u *"_ivl_12", 3 0, L_000002e068194220;  1 drivers
v000002e06812c410_0 .net *"_ivl_14", 0 0, L_000002e0681ecb30;  1 drivers
v000002e06812c190_0 .net *"_ivl_16", 31 0, L_000002e0681ec3b0;  1 drivers
v000002e06812d6d0_0 .net *"_ivl_18", 5 0, L_000002e0681ed210;  1 drivers
v000002e06812c4b0_0 .net *"_ivl_2", 0 0, L_000002e0681ed670;  1 drivers
L_000002e068194268 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002e06812d090_0 .net *"_ivl_21", 1 0, L_000002e068194268;  1 drivers
v000002e06812d810_0 .net *"_ivl_4", 31 0, L_000002e0681ec4f0;  1 drivers
v000002e06812c5f0_0 .net *"_ivl_6", 5 0, L_000002e0681ed710;  1 drivers
L_000002e0681941d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002e06812c690_0 .net *"_ivl_9", 1 0, L_000002e0681941d8;  1 drivers
v000002e06812dc70_0 .net "clk", 0 0, v000002e068134a30_0;  alias, 1 drivers
v000002e06812cc30_0 .net "r15", 31 0, L_000002e068134cb0;  alias, 1 drivers
v000002e06812c910_0 .net "ra1", 3 0, L_000002e0681333b0;  alias, 1 drivers
v000002e06812c0f0_0 .net "ra2", 3 0, L_000002e0681338b0;  alias, 1 drivers
v000002e06812d770_0 .net "rd1", 31 0, L_000002e0681edb70;  alias, 1 drivers
v000002e06812c230_0 .net "rd2", 31 0, L_000002e0681ec450;  alias, 1 drivers
v000002e06812c730 .array "rf", 0 14, 31 0;
v000002e06812dbd0_0 .net "wa3", 3 0, L_000002e0681ed3f0;  1 drivers
v000002e06812c7d0_0 .net "wd3", 31 0, L_000002e0681ec810;  alias, 1 drivers
v000002e06812c870_0 .net "we3", 0 0, L_000002e0680fa890;  alias, 1 drivers
E_000002e068107cb0 .event posedge, v000002e06810c7b0_0;
L_000002e0681ed670 .cmp/eq 4, L_000002e0681333b0, L_000002e068194190;
L_000002e0681ec4f0 .array/port v000002e06812c730, L_000002e0681ed710;
L_000002e0681ed710 .concat [ 4 2 0 0], L_000002e0681333b0, L_000002e0681941d8;
L_000002e0681edb70 .functor MUXZ 32, L_000002e0681ec4f0, L_000002e068134cb0, L_000002e0681ed670, C4<>;
L_000002e0681ecb30 .cmp/eq 4, L_000002e0681338b0, L_000002e068194220;
L_000002e0681ec3b0 .array/port v000002e06812c730, L_000002e0681ed210;
L_000002e0681ed210 .concat [ 4 2 0 0], L_000002e0681338b0, L_000002e068194268;
L_000002e0681ec450 .functor MUXZ 32, L_000002e0681ec3b0, L_000002e068134cb0, L_000002e0681ecb30, C4<>;
S_000002e06812b8b0 .scope module, "sltmux" "mux3" 10 139, 17 1 0, S_000002e0680a05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000002e0681073f0 .param/l "WIDTH" 0 17 8, +C4<00000000000000000000000000100000>;
v000002e06812ce10_0 .net *"_ivl_1", 0 0, L_000002e0681ede90;  1 drivers
v000002e06812c9b0_0 .net *"_ivl_3", 0 0, L_000002e0681ecd10;  1 drivers
v000002e06812ceb0_0 .net *"_ivl_4", 31 0, L_000002e0681edf30;  1 drivers
L_000002e068194460 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002e06812d8b0_0 .net "d0", 31 0, L_000002e068194460;  1 drivers
L_000002e0681944a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e06812de50_0 .net "d1", 31 0, L_000002e0681944a8;  1 drivers
v000002e06812ca50_0 .net "d2", 31 0, L_000002e0681ecef0;  alias, 1 drivers
v000002e06812d1d0_0 .net "s", 1 0, L_000002e0681ec270;  1 drivers
v000002e06812cf50_0 .net "y", 31 0, L_000002e0681ec810;  alias, 1 drivers
L_000002e0681ede90 .part L_000002e0681ec270, 1, 1;
L_000002e0681ecd10 .part L_000002e0681ec270, 0, 1;
L_000002e0681edf30 .functor MUXZ 32, L_000002e068194460, L_000002e0681944a8, L_000002e0681ecd10, C4<>;
L_000002e0681ec810 .functor MUXZ 32, L_000002e0681edf30, L_000002e0681ecef0, L_000002e0681ede90, C4<>;
S_000002e06812b270 .scope module, "srcbmux" "mux2" 10 112, 14 1 0, S_000002e0680a05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002e068107c30 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v000002e06812cb90_0 .net "d0", 31 0, L_000002e0681ec450;  alias, 1 drivers
v000002e06812cff0_0 .net "d1", 31 0, v000002e0681293f0_0;  alias, 1 drivers
v000002e06812d950_0 .net "s", 0 0, L_000002e0681331d0;  alias, 1 drivers
v000002e06812d270_0 .net "y", 31 0, L_000002e0681edc10;  alias, 1 drivers
L_000002e0681edc10 .functor MUXZ 32, L_000002e0681ec450, v000002e0681293f0_0, L_000002e0681331d0, C4<>;
S_000002e06812b590 .scope module, "dmem" "dmem" 3 34, 18 1 0, S_000002e068114670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000002e068135ae0 .functor BUFZ 32, L_000002e0681eca90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002e068130ed0 .array "RAM", 0 63, 31 0;
v000002e068131b50_0 .net *"_ivl_0", 31 0, L_000002e0681eca90;  1 drivers
v000002e068131010_0 .net *"_ivl_3", 29 0, L_000002e0681ec950;  1 drivers
v000002e068131fb0_0 .net "a", 31 0, v000002e0681930a0_0;  alias, 1 drivers
v000002e068131330_0 .net "clk", 0 0, v000002e068134a30_0;  alias, 1 drivers
v000002e0681313d0_0 .net "rd", 31 0, L_000002e068135ae0;  alias, 1 drivers
v000002e068131470_0 .net "wd", 31 0, L_000002e0681ec450;  alias, 1 drivers
v000002e0681315b0_0 .net "we", 0 0, L_000002e0680fa900;  alias, 1 drivers
L_000002e0681eca90 .array/port v000002e068130ed0, L_000002e0681ec950;
L_000002e0681ec950 .part v000002e0681930a0_0, 2, 30;
S_000002e06812bbd0 .scope module, "imem" "imem" 3 30, 19 1 0, S_000002e068114670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000002e068135e60 .functor BUFZ 32, L_000002e0681ec770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002e0681318d0 .array "RAM", 0 63, 31 0;
v000002e068131970_0 .net *"_ivl_0", 31 0, L_000002e0681ec770;  1 drivers
v000002e068131a10_0 .net *"_ivl_3", 29 0, L_000002e0681ec8b0;  1 drivers
v000002e068131dd0_0 .net "a", 31 0, v000002e06812a250_0;  alias, 1 drivers
v000002e068133450_0 .net "rd", 31 0, L_000002e068135e60;  alias, 1 drivers
L_000002e0681ec770 .array/port v000002e0681318d0, L_000002e0681ec8b0;
L_000002e0681ec8b0 .part v000002e06812a250_0, 2, 30;
    .scope S_000002e0680a0440;
T_0 ;
    %wait E_000002e068107d70;
    %load/vec4 v000002e068193c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v000002e068193960_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000002e068193780_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v000002e068193780_0;
    %parti/s 4, 1, 2;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002e068193780_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 83, 0, 10;
    %store/vec4 v000002e068193960_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 82, 0, 10;
    %store/vec4 v000002e068193960_0, 0, 10;
T_0.8 ;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 18, 0, 10;
    %store/vec4 v000002e068193960_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000002e068193780_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 240, 0, 10;
    %store/vec4 v000002e068193960_0, 0, 10;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 232, 0, 10;
    %store/vec4 v000002e068193960_0, 0, 10;
T_0.10 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 836, 0, 10;
    %store/vec4 v000002e068193960_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002e0680a0440;
T_1 ;
    %wait E_000002e068106a70;
    %load/vec4 v000002e068193640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002e068193780_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000002e068193140_0, 0, 2;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002e068193140_0, 0, 2;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002e068193140_0, 0, 2;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002e068193140_0, 0, 2;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002e068193140_0, 0, 2;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002e068193140_0, 0, 2;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v000002e068193780_0;
    %parti/s 4, 1, 2;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002e068193780_0;
    %parti/s 1, 0, 2;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002e0681929c0_0, 4, 1;
    %load/vec4 v000002e068193780_0;
    %parti/s 4, 1, 2;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002e068193780_0;
    %parti/s 1, 0, 2;
    %or;
    %load/vec4 v000002e068193140_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002e068193140_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002e0681929c0_0, 4, 1;
    %load/vec4 v000002e068193780_0;
    %parti/s 4, 1, 2;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002e068193780_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002e068192560_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002e068193140_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002e0681929c0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002e0680a2b10;
T_2 ;
    %wait E_000002e068106830;
    %load/vec4 v000002e06810cfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002e06810ba90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002e06810b630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002e06810cad0_0;
    %assign/vec4 v000002e06810ba90_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002e0680a2980;
T_3 ;
    %wait E_000002e068106830;
    %load/vec4 v000002e06810b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002e06810cdf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002e06810be50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002e06810c030_0;
    %assign/vec4 v000002e06810cdf0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002e0680aa6e0;
T_4 ;
    %wait E_000002e0681063b0;
    %load/vec4 v000002e06810bdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v000002e06810c170_0;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v000002e06810c170_0;
    %inv;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v000002e06810b4f0_0;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v000002e06810b4f0_0;
    %inv;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v000002e06810b950_0;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v000002e06810b950_0;
    %inv;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v000002e06810b590_0;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v000002e06810b590_0;
    %inv;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v000002e06810b4f0_0;
    %load/vec4 v000002e06810c170_0;
    %inv;
    %and;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v000002e06810b4f0_0;
    %load/vec4 v000002e06810c170_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v000002e06810b770_0;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v000002e06810b770_0;
    %inv;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v000002e06810c170_0;
    %inv;
    %load/vec4 v000002e06810b770_0;
    %and;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v000002e06810c170_0;
    %inv;
    %load/vec4 v000002e06810b770_0;
    %and;
    %inv;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e06810ce90_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002e0680ad3e0;
T_5 ;
    %wait E_000002e068106830;
    %load/vec4 v000002e06812a2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002e06812a250_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002e06812a930_0;
    %assign/vec4 v000002e06812a250_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002e06812b720;
T_6 ;
    %wait E_000002e068107cb0;
    %load/vec4 v000002e06812c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002e06812c7d0_0;
    %load/vec4 v000002e06812dbd0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e06812c730, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002e0680a56e0;
T_7 ;
    %wait E_000002e0681077f0;
    %load/vec4 v000002e06812acf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002e0681293f0_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002e06812a390_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002e0681293f0_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000002e06812a390_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002e0681293f0_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000002e06812a390_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v000002e06812a390_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v000002e0681293f0_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002e0680caa80;
T_8 ;
    %wait E_000002e0681080b0;
    %load/vec4 v000002e068192ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v000002e06812af70_0;
    %pad/u 32;
    %store/vec4 v000002e0681930a0_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v000002e06812aed0_0;
    %load/vec4 v000002e0681298f0_0;
    %and;
    %store/vec4 v000002e0681930a0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000002e06812aed0_0;
    %load/vec4 v000002e0681298f0_0;
    %or;
    %store/vec4 v000002e0681930a0_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002e06812bbd0;
T_9 ;
    %vpi_call 19 8 "$readmemh", "memfile2.dat", v000002e0681318d0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000002e06812b590;
T_10 ;
    %wait E_000002e068107cb0;
    %load/vec4 v000002e0681315b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002e068131470_0;
    %load/vec4 v000002e068131fb0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e068130ed0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002e068084360;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e0681347b0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e0681347b0_0, 0;
    %end;
    .thread T_11;
    .scope S_000002e068084360;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e068134a30_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e068134a30_0, 0;
    %delay 5, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002e068084360;
T_13 ;
    %delay 500, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000002e068084360;
T_14 ;
    %wait E_000002e0681067f0;
    %load/vec4 v000002e068133c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000002e068133130_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000002e068133630_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %vpi_call 2 42 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 43 "$stop" {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000002e068133130_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_14.4, 6;
    %vpi_call 2 46 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 47 "$stop" {0 0 0};
T_14.4 ;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002e068084360;
T_15 ;
    %vpi_call 2 50 "$dumpfile", "singleCycle_tb.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002e068084360 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "singleCycle_tb.v";
    "./top.v";
    "./arm.v";
    "./controller.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopenr.v";
    "./decode.v";
    "./datapath.v";
    "./alu.v";
    "./extend.v";
    "./adder.v";
    "./mux2.v";
    "./flopr.v";
    "./regfile.v";
    "./mux3.v";
    "./dmem.v";
    "./imem.v";
