Version 4
SHEET 1 5752 8804
WIRE -2176 5360 -2176 5344
WIRE -1616 5360 -1616 5344
WIRE -1136 5360 -1136 5344
WIRE -704 5360 -704 5344
WIRE -16 5360 -16 5344
WIRE 368 5392 304 5392
WIRE 880 5392 432 5392
WIRE 1312 5392 1248 5392
WIRE 1824 5392 1376 5392
WIRE 736 5456 592 5456
WIRE 880 5456 880 5392
WIRE 880 5456 816 5456
WIRE 1680 5456 1536 5456
WIRE 1824 5456 1824 5392
WIRE 1824 5456 1760 5456
WIRE 3776 5456 3776 5440
WIRE -1808 5552 -1808 5520
WIRE 656 5616 656 5536
WIRE 1632 5616 1632 5600
WIRE 1824 5632 1824 5456
WIRE 1888 5632 1824 5632
WIRE 1984 5632 1888 5632
WIRE 2304 5632 2256 5632
WIRE 2368 5632 2304 5632
WIRE 2512 5632 2448 5632
WIRE 2752 5632 2512 5632
WIRE 2976 5632 2752 5632
WIRE 3104 5632 2976 5632
WIRE 3280 5632 3184 5632
WIRE 3584 5632 3280 5632
WIRE 3696 5632 3584 5632
WIRE -2272 5664 -2272 5648
WIRE -2272 5664 -2496 5664
WIRE -2160 5664 -2272 5664
WIRE -1952 5664 -2160 5664
WIRE -1808 5664 -1808 5616
WIRE -1808 5664 -1872 5664
WIRE -1616 5664 -1808 5664
WIRE -1360 5664 -1616 5664
WIRE -1216 5664 -1280 5664
WIRE 128 5680 64 5680
WIRE 256 5680 208 5680
WIRE 304 5680 304 5392
WIRE 304 5680 256 5680
WIRE 368 5680 304 5680
WIRE 592 5680 592 5456
WIRE 592 5680 432 5680
WIRE 624 5680 592 5680
WIRE 880 5680 880 5456
WIRE 880 5680 784 5680
WIRE 1072 5680 880 5680
WIRE 1200 5680 1152 5680
WIRE 1248 5680 1248 5392
WIRE 1248 5680 1200 5680
WIRE 1312 5680 1248 5680
WIRE 1536 5680 1536 5456
WIRE 1536 5680 1376 5680
WIRE 1600 5680 1536 5680
WIRE 1824 5680 1824 5632
WIRE 1824 5680 1760 5680
WIRE 1984 5680 1984 5632
WIRE 2256 5680 2256 5632
WIRE 2256 5680 2048 5680
WIRE 3280 5680 3280 5632
WIRE -2496 5696 -2496 5664
WIRE 256 5696 256 5680
WIRE 1200 5696 1200 5680
WIRE -1216 5712 -1216 5664
WIRE -1088 5712 -1216 5712
WIRE -960 5712 -1088 5712
WIRE -736 5712 -896 5712
WIRE -448 5712 -528 5712
WIRE -288 5712 -448 5712
WIRE 0 5712 -80 5712
WIRE 64 5712 64 5680
WIRE 64 5712 0 5712
WIRE 2512 5712 2512 5696
WIRE 2512 5712 2480 5712
WIRE 2800 5712 2752 5712
WIRE 592 5744 528 5744
WIRE 624 5744 592 5744
WIRE 880 5744 784 5744
WIRE 1072 5744 880 5744
WIRE 1536 5744 1472 5744
WIRE 1600 5744 1536 5744
WIRE 1824 5744 1760 5744
WIRE 2256 5744 2048 5744
WIRE -960 5776 -1008 5776
WIRE -736 5776 -896 5776
WIRE -432 5776 -528 5776
WIRE -288 5776 -432 5776
WIRE 0 5776 -80 5776
WIRE 128 5776 0 5776
WIRE 256 5776 208 5776
WIRE 304 5776 256 5776
WIRE 368 5776 304 5776
WIRE 528 5776 528 5744
WIRE 528 5776 432 5776
WIRE 1072 5776 1072 5744
WIRE 1200 5776 1152 5776
WIRE 1248 5776 1200 5776
WIRE 1312 5776 1248 5776
WIRE 1472 5776 1472 5744
WIRE 1472 5776 1376 5776
WIRE 1824 5792 1824 5744
WIRE 1856 5792 1824 5792
WIRE 1984 5792 1984 5744
WIRE 1984 5792 1856 5792
WIRE 2256 5792 2256 5744
WIRE 2368 5792 2256 5792
WIRE 2512 5792 2512 5776
WIRE 2512 5792 2448 5792
WIRE 2752 5792 2512 5792
WIRE 2992 5792 2752 5792
WIRE 3104 5792 2992 5792
WIRE 3280 5792 3280 5744
WIRE 3280 5792 3184 5792
WIRE 3584 5792 3280 5792
WIRE 3696 5792 3584 5792
WIRE 752 5808 688 5808
WIRE -2496 5824 -2496 5776
WIRE -2160 5824 -2496 5824
WIRE -2064 5824 -2064 5648
WIRE -2064 5824 -2160 5824
WIRE -1952 5824 -2064 5824
WIRE -1808 5824 -1872 5824
WIRE -1616 5824 -1808 5824
WIRE -1360 5824 -1616 5824
WIRE -1104 5824 -1280 5824
WIRE -1008 5824 -1008 5776
WIRE -1008 5824 -1104 5824
WIRE 1632 5824 1632 5808
WIRE -2272 5856 -2272 5664
WIRE -2064 5856 -2064 5824
WIRE 1664 5856 1664 5808
WIRE -1808 5872 -1808 5824
WIRE 656 5888 656 5808
WIRE -704 5952 -704 5904
WIRE -640 5952 -640 5904
WIRE -640 5952 -704 5952
WIRE -560 5952 -560 5904
WIRE -256 5952 -256 5904
WIRE -192 5952 -192 5904
WIRE -192 5952 -256 5952
WIRE -112 5952 -112 5904
WIRE -1808 5968 -1808 5936
WIRE 592 5984 592 5744
WIRE 736 5984 592 5984
WIRE 880 5984 880 5744
WIRE 880 5984 816 5984
WIRE 1536 5984 1536 5744
WIRE 1680 5984 1536 5984
WIRE 1824 5984 1824 5792
WIRE 1824 5984 1760 5984
WIRE -704 6000 -704 5952
WIRE -256 6000 -256 5952
WIRE 304 6048 304 5776
WIRE 368 6048 304 6048
WIRE 880 6048 880 5984
WIRE 880 6048 432 6048
WIRE 1248 6048 1248 5776
WIRE 1312 6048 1248 6048
WIRE 1824 6048 1824 5984
WIRE 1824 6048 1376 6048
WIRE 2304 6080 2304 5632
WIRE 2528 6080 2304 6080
WIRE 2672 6080 2608 6080
WIRE 2976 6080 2672 6080
WIRE 3312 6080 2976 6080
WIRE 3440 6080 3392 6080
WIRE 3488 6080 3440 6080
WIRE 3584 6080 3488 6080
WIRE 3696 6080 3584 6080
WIRE 3488 6128 3488 6080
WIRE 3776 6128 3776 6112
WIRE 2672 6160 2672 6144
WIRE 2672 6160 2640 6160
WIRE 2256 6240 2256 5792
WIRE 2528 6240 2256 6240
WIRE 2672 6240 2672 6224
WIRE 2672 6240 2608 6240
WIRE 2976 6240 2672 6240
WIRE 3312 6240 2976 6240
WIRE 3440 6240 3392 6240
WIRE 3488 6240 3488 6192
WIRE 3488 6240 3440 6240
WIRE 3600 6240 3488 6240
WIRE 3696 6240 3600 6240
WIRE -960 6304 -960 6288
WIRE 352 6480 160 6480
WIRE 160 6496 160 6480
WIRE 352 6496 352 6480
WIRE 2992 6576 2992 6560
WIRE 352 6592 352 6576
WIRE 432 6592 352 6592
WIRE 464 6592 432 6592
WIRE 352 6624 352 6592
WIRE 160 6784 160 6576
WIRE 352 6784 352 6704
FLAG -2176 5440 0
FLAG -2176 5344 Sig_IN
FLAG -2160 5664 IN_p
FLAG -2160 5824 IN_n
FLAG -704 6000 3.3V
FLAG -448 5712 OUT_POS
FLAG -432 5776 OUT_NEG
FLAG -256 6000 3.3V
FLAG 0 5712 OUT_POS2
FLAG 0 5776 OUT_NEG2
FLAG -1088 5712 IN_p3
FLAG -1104 5824 IN_n3
FLAG -2272 5568 3.3V
FLAG -2064 5568 3.3V
FLAG -2272 5936 0
FLAG -2064 5936 0
FLAG -560 5952 0
FLAG -112 5952 0
FLAG 160 6480 3.3V
FLAG 1632 5600 3.3V
FLAG 352 6784 0
FLAG 432 6592 Vref
FLAG 1632 5824 0
FLAG 656 5536 3.3V
FLAG 752 5808 Vref
FLAG 656 5888 0
FLAG -960 6384 0
FLAG -960 6288 LNA_PGA_OUT2
FLAG -704 5440 0
FLAG -704 5344 LNA_PGA_OUT1
FLAG 160 6784 0
FLAG -1136 5440 0
FLAG -1136 5344 Sig_IN3
FLAG -1616 5440 0
FLAG -1616 5344 Sig_IN2
FLAG -1616 5664 IN_p2
FLAG -1616 5824 IN_n2
FLAG -1808 5968 0
FLAG -1808 5520 0
FLAG 1664 5856 Vref
FLAG 1888 5632 OUT-
FLAG 1856 5792 OUT+
FLAG -16 5440 0
FLAG -16 5344 Out_BP_Diff_Value
FLAG 2480 5712 0
FLAG 2976 5632 FPGA_Pin_p
FLAG 2992 5792 FPGA_Pin_n
FLAG 3776 5536 0
FLAG 3776 5440 FPGA_ADC_Diff_Internal
FLAG 3440 6080 Ch_p
FLAG 3440 6240 Ch_n
FLAG 2640 6160 0
FLAG 2976 6080 MCU_ADC_Pin_p
FLAG 2976 6240 MCU_ADC_Pin_n
FLAG 3776 6208 0
FLAG 3776 6112 MCU_ADC_Diff_Internal
FLAG 3584 6080 MCU_ADC_INT_p
FLAG 3600 6240 MCU_ADC_INT_n
FLAG 3584 5632 FPGA_ADC_INT_p
FLAG 3584 5792 FPGA_ADC_INT_n
FLAG 2800 5712 0
FLAG 2992 6656 0
FLAG 2992 6560 MCU_AIN_PIN
SYMBOL res -1264 5648 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R37
SYMATTR Value {mc(7.5k, tol_R)}
SYMBOL res -1264 5808 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R38
SYMATTR Value {mc(7.5k, tol_R)}
SYMBOL res -1856 5648 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R4
SYMATTR Value {mc(2.5k, tol_R)}
SYMBOL res -1856 5808 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R5
SYMATTR Value {mc(2.5k, tol_R)}
SYMBOL bv -2176 5344 R0
SYMATTR InstName B3
SYMATTR Value V=V(IN_p,IN_n)
SYMBOL AutoGenerated\\ADA8282 -640 5744 R0
SYMATTR InstName U2
SYMBOL AutoGenerated\\ADA8282 -192 5744 R0
SYMATTR InstName U3
SYMBOL res -2256 5664 R180
WINDOW 0 36 76 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName R3
SYMATTR Value 100k
SYMBOL res -2288 5840 R0
SYMATTR InstName R6
SYMATTR Value 100k
SYMBOL res -2048 5664 R180
WINDOW 0 36 76 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName R9
SYMATTR Value 100k
SYMBOL res -2080 5840 R0
SYMATTR InstName R10
SYMATTR Value 100k
SYMBOL cap -896 5696 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 -66 40 VTop 2
SYMATTR InstName C3
SYMATTR Value {mc(0.1u, tol_C*1)}
SYMBOL cap -896 5760 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 82 131 VTop 2
SYMATTR InstName C4
SYMATTR Value {mc(0.1u, tol_C*1)}
SYMBOL cap 2048 5664 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 -90 9 VTop 2
SYMATTR InstName C2
SYMATTR Value {mc(0.1u, tol_C*10)}
SYMBOL cap 2048 5728 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 89 49 VTop 2
SYMATTR InstName C8
SYMATTR Value {mc(0.1u, tol_C*10)}
SYMBOL voltage 160 6480 R0
WINDOW 123 0 0 Left 2
SYMATTR InstName Vcc4
SYMATTR Value 3.3
SYMBOL res 1168 5760 R90
WINDOW 0 65 57 VBottom 2
WINDOW 3 65 58 VTop 2
SYMATTR InstName RG1
SYMATTR Value {mc(RIN_2, tol_R)}
SYMBOL res 1776 5968 R90
WINDOW 0 10 118 VBottom 2
WINDOW 3 39 130 VTop 2
SYMATTR InstName RF1
SYMATTR Value {mc(R_FEEDBACK_2, tol_R)}
SYMBOL res 1168 5664 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG2
SYMATTR Value {mc(RIN_2, tol_R)}
SYMBOL res 1776 5440 R90
WINDOW 0 56 54 VBottom 2
WINDOW 3 -33 127 VTop 2
SYMATTR InstName RF2
SYMATTR Value {mc(R_FEEDBACK_2, tol_R)}
SYMBOL res 336 6480 R0
SYMATTR InstName R2
SYMATTR Value 1k
SYMBOL res 336 6608 R0
SYMATTR InstName R8
SYMATTR Value 1k
SYMBOL cap 1376 5664 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C5
SYMATTR Value {mc(C2, tol_C)}
SYMBOL cap 1376 5760 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C6
SYMATTR Value {mc(C2, tol_C)}
SYMBOL cap 1376 5376 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C7
SYMATTR Value {mc(C2, tol_C)}
SYMBOL cap 1376 6032 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C9
SYMATTR Value {mc(C2, tol_C)}
SYMBOL res 1216 5792 R180
WINDOW 0 36 76 Left 2
WINDOW 3 102 74 Left 2
SYMATTR InstName RG3
SYMATTR Value {mc(R_GAIN_2, tol_R)}
SYMBOL res 224 5760 R90
WINDOW 0 65 57 VBottom 2
WINDOW 3 65 58 VTop 2
SYMATTR InstName RG4
SYMATTR Value {mc(RIN_1, tol_R)}
SYMBOL res 832 5968 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 30 135 VTop 2
SYMATTR InstName RF3
SYMATTR Value {mc(R_FEEDBACK_1, tol_R)}
SYMBOL res 224 5664 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG5
SYMATTR Value {mc(RIN_1, tol_R)}
SYMBOL res 832 5440 R90
WINDOW 0 63 57 VBottom 2
WINDOW 3 -35 130 VTop 2
SYMATTR InstName RF4
SYMATTR Value {mc(R_FEEDBACK_1, tol_R)}
SYMBOL AD8137 656 5712 R0
SYMATTR InstName U4
SYMBOL cap 432 5664 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C11
SYMATTR Value {mc(C1, tol_C)}
SYMBOL cap 432 5760 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C13
SYMATTR Value {mc(C1, tol_C)}
SYMBOL cap 432 5376 R90
WINDOW 0 16 0 VBottom 2
WINDOW 3 -40 -52 VTop 2
SYMATTR InstName C15
SYMATTR Value {mc(C1, tol_C)}
SYMBOL cap 432 6032 R90
WINDOW 0 46 -2 VBottom 2
WINDOW 3 48 -55 VTop 2
SYMATTR InstName C16
SYMATTR Value {mc(C1, tol_C)}
SYMBOL res 272 5792 R180
WINDOW 0 36 76 Left 2
WINDOW 3 39 55 Left 2
SYMATTR InstName RG6
SYMATTR Value {mc(R_GAIN_1, tol_R)}
SYMBOL bv -960 6288 R0
SYMATTR InstName B4
SYMATTR Value V=V(OUT_POS2,OUT_NEG2)
SYMBOL bv -704 5344 R0
SYMATTR InstName B5
SYMATTR Value V=V(OUT_POS,OUT_NEG)
SYMBOL bv -1136 5344 R0
SYMATTR InstName B6
SYMATTR Value V=V(IN_p3,IN_n3)
SYMBOL bv -1616 5344 R0
SYMATTR InstName B7
SYMATTR Value V=V(IN_p2,IN_n2)
SYMBOL voltage -2496 5680 R0
WINDOW 123 47 46 Left 2
WINDOW 39 0 0 Left 0
WINDOW 3 -84 183 Left 2
WINDOW 0 47 13 Left 2
SYMATTR Value2 AC 10u
SYMATTR Value SINE(0 1000 120k)
SYMATTR InstName V1
SYMBOL cap -1824 5872 R0
SYMATTR InstName C12
SYMATTR Value {mc(12p, tol_C*10)}
SYMBOL cap -1824 5552 R0
SYMATTR InstName C14
SYMATTR Value {mc(12p, tol_C*10)}
SYMBOL AD8137 1632 5712 R0
SYMATTR InstName U1
SYMBOL bv -16 5344 R0
SYMATTR InstName B9
SYMATTR Value V=V(OUT-,OUT+)
SYMBOL res 2464 5616 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG11
SYMATTR Value {mc(1k, tol_R)}
SYMBOL res 2464 5776 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG12
SYMATTR Value {mc(1k, tol_R)}
SYMBOL cap 2496 5632 R0
WINDOW 3 25 -27 Left 2
SYMATTR Value {mc(1000p, tol_C)}
SYMATTR InstName C21
SYMBOL cap 2496 5712 R0
WINDOW 3 -14 89 Left 2
SYMATTR Value {mc(1000p, tol_C)}
SYMATTR InstName C22
SYMBOL res 3408 6064 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R11
SYMATTR Value 1.2k
SYMBOL res 3408 6224 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R14
SYMATTR Value 1.2k
SYMBOL bv 3776 5440 R0
SYMATTR InstName B10
SYMATTR Value V=V(FPGA_ADC_INT_p,FPGA_ADC_INT_n)
SYMBOL cap 3472 6128 R0
WINDOW 3 39 34 Left 2
WINDOW 0 39 11 Left 2
SYMATTR Value 8pF
SYMATTR InstName Ch2
SYMBOL res 2624 6064 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG13
SYMATTR Value {mc(330, tol_R)}
SYMBOL res 2624 6224 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG14
SYMATTR Value {mc(330, tol_R)}
SYMBOL cap 2656 6080 R0
SYMATTR InstName C23
SYMATTR Value {mc(1n, tol_C)}
SYMBOL cap 2656 6160 R0
WINDOW 3 -14 89 Left 2
SYMATTR Value {mc(1n, tol_C)}
SYMATTR InstName C24
SYMBOL res 3200 5616 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R15
SYMATTR Value 10k
SYMBOL res 3200 5776 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R16
SYMATTR Value 10k
SYMBOL cap 3264 5680 R0
WINDOW 3 39 34 Left 2
WINDOW 0 39 11 Left 2
SYMATTR Value 3pF
SYMATTR InstName Ch3
SYMBOL bv 3776 6112 R0
SYMATTR InstName B11
SYMATTR Value V=V(MCU_ADC_INT_p,MCU_ADC_INT_n)
SYMBOL res 2768 5728 R180
WINDOW 0 36 76 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName RG7
SYMATTR Value {mc(590, tol_R)}
SYMBOL res 2768 5808 R180
WINDOW 0 36 76 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName RG8
SYMATTR Value {mc(590, tol_R)}
SYMBOL bv 2992 6560 R0
SYMATTR InstName B1
SYMATTR Value V=V(MCU_ADC_Pin_p,MCU_ADC_Pin_n)
TEXT -1184 4680 Left 2 !;tran 1m
TEXT -1176 4632 Left 2 !;ac dec 100 1k 750k
TEXT -2472 4896 Left 2 !.PARAM k12_2   0.000001
TEXT -2472 4936 Left 2 !.PARAM M12_2 {{k12_2}*(sqrt({L1s_2}*{L2s_2})*({N1_2}/{N2_2}))}
TEXT -2472 4968 Left 2 !.PARAM M21_2 {{k12_2}*(sqrt({L1s_2}*{L2s_2})*({N2_2}/{N1_2}))}
TEXT -2472 4848 Left 2 !.PARAM L1s_2 36u
TEXT -2472 4872 Left 2 !.PARAM L2s_2 1.7u
TEXT -2472 4792 Left 2 !.PARAM N1_2 1
TEXT -2472 4816 Left 2 !.PARAM N2_2 1
TEXT -2472 5008 Left 2 !.PARAM L1l_2 {{L1s_2}-{M12_2}}
TEXT -2472 5040 Left 2 !.PARAM L2l_2 {{L2s_2}-{M21_2}}
TEXT -1184 4736 Left 2 !.param C_HP1 {270p}
TEXT -1184 4776 Left 2 !.param C_LP1 {10p}
TEXT -2104 4856 Left 2 ;.step param k12_2  0.000001 0.004 0.0005
TEXT -2104 4888 Left 2 ;.step param k12_2 0.000002 0.05 0.049998
TEXT -768 4632 Left 2 !.param tol_C=0.01 ;   +/-1% capacitor component tolerance
TEXT -768 4672 Left 2 !.param tol_R=0.001 ;   +/-0.1% resistor component tolerance
TEXT -3168 5960 Left 2 !.PARAM I_AMP_120kHz_week 260m
TEXT -3168 5928 Left 2 !.PARAM I_AMP_85kHz_week {I_AMP_120kHz_week*40}
TEXT -768 4728 Left 2 !.step param X 0 10 1 ; a dummy parameter to cycle Monte Carlo runs
TEXT 2840 5488 Left 6 ;FPGA_INTERFACE
TEXT 2936 5968 Left 6 ;MCU_INTERFACE
TEXT -936 5064 Left 2 !.noise V(MCU_AIN_PIN) V1 dec 100 1k 750k
TEXT 672 5272 Left 2 !.param R_FEEDBACK_1 82k*ScaleFactor
TEXT 1216 5232 Left 2 !.param RIN_2 4.7k*ScaleFactor
TEXT 672 5240 Left 2 !.param RIN_1 6.8k*ScaleFactor
TEXT 1216 5200 Left 2 !.param C2 100p/ScaleFactor
TEXT 664 5208 Left 2 !.param C1 100p/ScaleFactor
TEXT 1216 5264 Left 2 !.param R_FEEDBACK_2 56k*ScaleFactor
TEXT 672 5304 Left 2 !.param R_GAIN_1 8.2k*ScaleFactor
TEXT 1216 5296 Left 2 !.param R_GAIN_2 5.6k*ScaleFactor
TEXT 888 5152 Left 2 !.param ScaleFactor 1
