Analysis & Synthesis report for Lab_9
Mon May 07 23:32:59 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Top_file|midi_serial:midi|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated
 13. Source assignments for mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated
 14. Parameter Settings for User Entity Instance: mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "clk_div:Clock_Div"
 18. Port Connectivity Checks: "midi_serial:midi"
 19. Port Connectivity Checks: "mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"
 20. Port Connectivity Checks: "mips:mips_component|mips_control:CONTROL"
 21. Port Connectivity Checks: "mips:mips_component"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 07 23:32:59 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; Lab_9                                       ;
; Top-level Entity Name           ; Top_file                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 29                                          ;
; Total pins                      ; 3                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Top_file           ; Lab_9              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; CLK_DIV.vhd                      ; yes             ; User VHDL File                   ; C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/CLK_DIV.vhd            ;         ;
; midi_serial.vhd                  ; yes             ; User VHDL File                   ; C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/midi_serial.vhd        ;         ;
; memory_mapped.vhd                ; yes             ; User VHDL File                   ; C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd      ;         ;
; ROM1PORT.vhd                     ; yes             ; User Wizard-Generated File       ; C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd           ;         ;
; data_memory_module.vhd           ; yes             ; User Wizard-Generated File       ; C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd ;         ;
; signExtImm.vhd                   ; yes             ; User VHDL File                   ; C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/signExtImm.vhd         ;         ;
; PCReg.vhd                        ; yes             ; User VHDL File                   ; C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/PCReg.vhd              ;         ;
; mips_register_file.vhd           ; yes             ; User VHDL File                   ; C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_register_file.vhd ;         ;
; mips_control.vhd                 ; yes             ; User VHDL File                   ; C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd       ;         ;
; mips_alu.vhd                     ; yes             ; User VHDL File                   ; C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_alu.vhd           ;         ;
; mips.vhd                         ; yes             ; User VHDL File                   ; C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd               ;         ;
; PCReg.mif                        ; yes             ; User Memory Initialization File  ; C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/PCReg.mif              ;         ;
; Top_file.vhd                     ; yes             ; User VHDL File                   ; C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; db/altsyncram_2504.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf ;         ;
; db/altsyncram_1024.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                   ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 20                              ;
;                                             ;                                 ;
; Combinational ALUT usage for logic          ; 32                              ;
;     -- 7 input functions                    ; 0                               ;
;     -- 6 input functions                    ; 6                               ;
;     -- 5 input functions                    ; 8                               ;
;     -- 4 input functions                    ; 2                               ;
;     -- <=3 input functions                  ; 16                              ;
;                                             ;                                 ;
; Dedicated logic registers                   ; 29                              ;
;                                             ;                                 ;
; I/O pins                                    ; 3                               ;
;                                             ;                                 ;
; Total DSP Blocks                            ; 0                               ;
;                                             ;                                 ;
; Maximum fan-out node                        ; clk_div:Clock_Div|clock_31250Hz ;
; Maximum fan-out                             ; 12                              ;
; Total fan-out                               ; 194                             ;
; Average fan-out                             ; 2.90                            ;
+---------------------------------------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                            ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name         ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------+-------------+--------------+
; |Top_file                  ; 32 (0)              ; 29 (0)                    ; 0                 ; 0          ; 3    ; 0            ; |Top_file                   ; Top_file    ; work         ;
;    |clk_div:Clock_Div|     ; 16 (16)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Top_file|clk_div:Clock_Div ; clk_div     ; work         ;
;    |midi_serial:midi|      ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Top_file|midi_serial:midi  ; midi_serial ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_file|midi_serial:midi|state                                                                        ;
+------------------+------------------+------------------+------------------+----------------+---------------+------------+
; Name             ; state.send_byte3 ; state.send_byte2 ; state.send_byte1 ; state.startbit ; state.stopbit ; state.idle ;
+------------------+------------------+------------------+------------------+----------------+---------------+------------+
; state.idle       ; 0                ; 0                ; 0                ; 0              ; 0             ; 0          ;
; state.stopbit    ; 0                ; 0                ; 0                ; 0              ; 1             ; 1          ;
; state.startbit   ; 0                ; 0                ; 0                ; 1              ; 0             ; 1          ;
; state.send_byte1 ; 0                ; 0                ; 1                ; 0              ; 0             ; 1          ;
; state.send_byte2 ; 0                ; 1                ; 0                ; 0              ; 0             ; 1          ;
; state.send_byte3 ; 1                ; 0                ; 0                ; 0              ; 0             ; 1          ;
+------------------+------------------+------------------+------------------+----------------+---------------+------------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+------------------------------------------------------------------+--------------------+
; Register name                                                    ; Reason for Removal ;
+------------------------------------------------------------------+--------------------+
; clk_div:Clock_Div|clock_100Khz_int                               ; Lost fanout        ;
; clk_div:Clock_Div|count_100Khz[0..2]                             ; Lost fanout        ;
; clk_div:Clock_Div|clock_100Khz_reg                               ; Lost fanout        ;
; clk_div:Clock_Div|clock_100KHz                                   ; Lost fanout        ;
; clk_div:Clock_Div|clock_1MHz                                     ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][31]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][30]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][29]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][28]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][27]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][26]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][25]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][24]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][23]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][22]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][21]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][20]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][19]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][18]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][17]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][16]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][15]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][14]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][13]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][12]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][11]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][10]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][9]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][8]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][7]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][6]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][5]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][4]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][3]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][2]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][1]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[0][0]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][31]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][30]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][29]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][28]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][27]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][26]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][25]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][24]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][23]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][22]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][21]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][20]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][19]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][18]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][17]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][16]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][15]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][14]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][13]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][12]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][11]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][10]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][9]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][8]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][7]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][6]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][5]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][4]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][3]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][2]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][1]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[1][0]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][31]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][30]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][29]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][28]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][27]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][26]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][25]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][24]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][23]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][22]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][21]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][20]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][19]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][18]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][17]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][16]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][15]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][14]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][13]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][12]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][11]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][10]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][9]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][8]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][7]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][6]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][5]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][4]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][3]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][2]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][1]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[2][0]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][31]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][30]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][29]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][28]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][27]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][26]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][25]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][24]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][23]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][22]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][21]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][20]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][19]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][18]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][17]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][16]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][15]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][14]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][13]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][12]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][11]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][10]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][9]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][8]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][7]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][6]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][5]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][4]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][3]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][2]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][1]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[3][0]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][31]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][30]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][29]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][28]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][27]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][26]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][25]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][24]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][23]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][22]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][21]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][20]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][19]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][18]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][17]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][16]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][15]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][14]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][13]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][12]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][11]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][10]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][9]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][8]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][7]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][6]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][5]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][4]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][3]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][2]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][1]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[4][0]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][31]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][30]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][29]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][28]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][27]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][26]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][25]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][24]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][23]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][22]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][21]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][20]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][19]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][18]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][17]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][16]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][15]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][14]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][13]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][12]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][11]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][10]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][9]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][8]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][7]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][6]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][5]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][4]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][3]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][2]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][1]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[5][0]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][31]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][30]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][29]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][28]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][27]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][26]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][25]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][24]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][23]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][22]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][21]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][20]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][19]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][18]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][17]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][16]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][15]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][14]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][13]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][12]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][11]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][10]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][9]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][8]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][7]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][6]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][5]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][4]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][3]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][2]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][1]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[6][0]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][31]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][30]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][29]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][28]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][27]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][26]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][25]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][24]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][23]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][22]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][21]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][20]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][19]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][18]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][17]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][16]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][15]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][14]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][13]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][12]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][11]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][10]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][9]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][8]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][7]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][6]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][5]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][4]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][3]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][2]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][1]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[7][0]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][31]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][30]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][29]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][28]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][27]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][26]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][25]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][24]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][23]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][22]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][21]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][20]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][19]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][18]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][17]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][16]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][15]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][14]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][13]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][12]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][11]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][10]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][9]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][8]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][7]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][6]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][5]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][4]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][3]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][2]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][1]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[8][0]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][31]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][30]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][29]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][28]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][27]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][26]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][25]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][24]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][23]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][22]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][21]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][20]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][19]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][18]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][17]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][16]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][15]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][14]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][13]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][12]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][11]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][10]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][9]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][8]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][7]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][6]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][5]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][4]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][3]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][2]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][1]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[9][0]   ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[10][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[11][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[12][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[13][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[14][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[15][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[16][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[17][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[18][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[19][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[20][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[21][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[22][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[23][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[24][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[25][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[26][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[27][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[28][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[29][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[30][0]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][31] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][30] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][29] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][28] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][27] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][26] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][25] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][24] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][23] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][22] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][21] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][20] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][19] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][18] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][17] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][16] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][15] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][14] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][13] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][12] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][11] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][10] ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][9]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][8]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][7]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][6]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][5]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][4]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][3]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][2]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][1]  ; Lost fanout        ;
; mips:mips_component|mips_register_file:REGFILE|registers[31][0]  ; Lost fanout        ;
; mips:mips_component|PCReg:PC|PC[0..31]                           ; Lost fanout        ;
; Total Number of Removed Registers = 1063                         ;                    ;
+------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 29    ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 6     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Top_file|midi_serial:midi|byte_count[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Top_file|midi_serial:midi|counter[2]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2504      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; PCReg.mif            ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_1024      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                               ;
; Entity Instance                           ; mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 0                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 64                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 0                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_div:Clock_Div"                                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_10khz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_1khz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_100hz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_10hz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_1hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "midi_serial:midi"                                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; midi_output_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_component|mips_control:CONTROL"                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; memread ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_component"                                                                                                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pc_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; instruction_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_reg1_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_reg2_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data1_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; read_data2_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; write_data_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; write_reg_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 29                          ;
;     CLR               ; 6                           ;
;     SCLR              ; 7                           ;
;     plain             ; 16                          ;
; arriav_lcell_comb     ; 32                          ;
;     arith             ; 7                           ;
;         1 data inputs ; 7                           ;
;     normal            ; 25                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 8                           ;
;         6 data inputs ; 6                           ;
; boundary_port         ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon May 07 23:32:38 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_9 -c Lab_9
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/CLK_DIV.vhd Line: 22
    Info (12023): Found entity 1: clk_div File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/CLK_DIV.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file uart/uart_tx.vhd
    Info (12022): Found design unit 1: UART_TX-RTL File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/uart/uart_tx.vhd Line: 34
    Info (12023): Found entity 1: UART_TX File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/uart/uart_tx.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file uart/uart_top.vhd
    Info (12022): Found design unit 1: uart_top-rtl File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/uart/uart_top.vhd Line: 18
    Info (12023): Found entity 1: uart_top File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/uart/uart_top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file uart/uart_rx.vhd
    Info (12022): Found design unit 1: UART_RX-rtl File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/uart/uart_rx.vhd Line: 32
    Info (12023): Found entity 1: UART_RX File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/uart/uart_rx.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file keyboard.vhd
    Info (12022): Found design unit 1: keyboard-a File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/KEYBOARD.vhd Line: 13
    Info (12023): Found entity 1: keyboard File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/KEYBOARD.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file midi_serial.vhd
    Info (12022): Found design unit 1: midi_serial-a File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/midi_serial.vhd Line: 16
    Info (12023): Found entity 1: midi_serial File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/midi_serial.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file memory_mapped.vhd
    Info (12022): Found design unit 1: memory_mapped-memory_mapped_IO File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 21
    Info (12023): Found entity 1: memory_mapped File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rom1port.vhd
    Info (12022): Found design unit 1: rom1port-SYN File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd Line: 52
    Info (12023): Found entity 1: ROM1PORT File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file data_memory_module.vhd
    Info (12022): Found design unit 1: data_memory_module-SYN File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd Line: 54
    Info (12023): Found entity 1: data_memory_module File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file signextimm.vhd
    Info (12022): Found design unit 1: signExtImm-arch File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/signExtImm.vhd Line: 14
    Info (12023): Found entity 1: signExtImm File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/signExtImm.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-behavioral File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/register_file.vhd Line: 21
    Info (12023): Found entity 1: register_file File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/register_file.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pcreg.vhd
    Info (12022): Found design unit 1: PCReg-Behavior File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/PCReg.vhd Line: 14
    Info (12023): Found entity 1: PCReg File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/PCReg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mips_register_file.vhd
    Info (12022): Found design unit 1: mips_register_file-arch File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_register_file.vhd Line: 16
    Info (12023): Found entity 1: mips_register_file File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_register_file.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mips_control.vhd
    Info (12022): Found design unit 1: mips_control-Behavioral File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd Line: 18
    Info (12023): Found entity 1: mips_control File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mips_alu.vhd
    Info (12022): Found design unit 1: mips_alu-arch File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_alu.vhd Line: 17
    Info (12023): Found entity 1: mips_alu File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_alu.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mips.vhd
    Info (12022): Found design unit 1: mips-behavior File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd Line: 26
    Info (12023): Found entity 1: mips File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file filestuff.vhd
    Info (12022): Found design unit 1: filestuff-SYN File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/filestuff.vhd Line: 54
    Info (12023): Found entity 1: filestuff File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/filestuff.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: Counter-Behavioral File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Counter.vhd Line: 13
    Info (12023): Found entity 1: Counter File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Counter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file top_file.vhd
    Info (12022): Found design unit 1: Top_file-Top_level File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd Line: 16
    Info (12023): Found entity 1: Top_file File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd Line: 7
Info (12127): Elaborating entity "Top_file" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Top_file.vhd(21): used implicit default value for signal "ready" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd Line: 21
Info (12128): Elaborating entity "mips" for hierarchy "mips:mips_component" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at mips.vhd(9): used implicit default value for signal "midi_data_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd Line: 9
Warning (10036): Verilog HDL or VHDL warning at mips.vhd(122): object "MEM_Read" assigned a value but never read File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at mips.vhd(131): object "OUT_Sig1" assigned a value but never read File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd Line: 131
Warning (10541): VHDL Signal Declaration warning at mips.vhd(133): used implicit default value for signal "MEM_IO_INPUT_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd Line: 133
Warning (10541): VHDL Signal Declaration warning at mips.vhd(134): used implicit default value for signal "MEM_IO_INPUT_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd Line: 134
Info (12128): Elaborating entity "PCReg" for hierarchy "mips:mips_component|PCReg:PC" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd Line: 141
Info (12128): Elaborating entity "mips_control" for hierarchy "mips:mips_component|mips_control:CONTROL" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd Line: 142
Warning (10631): VHDL Process Statement warning at mips_control.vhd(20): inferring latch(es) for signal or variable "ALUControl", which holds its previous value in one or more paths through the process File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd Line: 20
Info (10041): Inferred latch for "ALUControl[0]" at mips_control.vhd(20) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd Line: 20
Info (10041): Inferred latch for "ALUControl[1]" at mips_control.vhd(20) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd Line: 20
Info (10041): Inferred latch for "ALUControl[2]" at mips_control.vhd(20) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd Line: 20
Info (10041): Inferred latch for "ALUControl[3]" at mips_control.vhd(20) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd Line: 20
Info (12128): Elaborating entity "mips_register_file" for hierarchy "mips:mips_component|mips_register_file:REGFILE" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd Line: 145
Info (12128): Elaborating entity "mips_alu" for hierarchy "mips:mips_component|mips_alu:ALU" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd Line: 148
Info (12128): Elaborating entity "memory_mapped" for hierarchy "mips:mips_component|memory_mapped:MEMORY_MAPPED_IO" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd Line: 150
Warning (10445): VHDL Subtype or Type Declaration warning at memory_mapped.vhd(22): subtype or type has null range File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at memory_mapped.vhd(17): used implicit default value for signal "midi_send_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 17
Warning (10631): VHDL Process Statement warning at memory_mapped.vhd(37): inferring latch(es) for signal or variable "midi_output_data", which holds its previous value in one or more paths through the process File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[8]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[9]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[10]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[11]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[12]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[13]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[14]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[15]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[16]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[17]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[18]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[19]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[20]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[21]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[22]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[23]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[24]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[25]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[26]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[27]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[28]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[29]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[30]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (10041): Inferred latch for "midi_output_data[31]" at memory_mapped.vhd(37) File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd Line: 37
Info (12128): Elaborating entity "signExtImm" for hierarchy "mips:mips_component|signExtImm:EXTIMM" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd Line: 154
Info (12128): Elaborating entity "data_memory_module" for hierarchy "mips:mips_component|data_memory_module:DATAMEMM" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd Line: 155
Info (12128): Elaborating entity "altsyncram" for hierarchy "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd Line: 61
Info (12133): Instantiated megafunction "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2504.tdf
    Info (12023): Found entity 1: altsyncram_2504 File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2504" for hierarchy "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ROM1PORT" for hierarchy "mips:mips_component|ROM1PORT:PCREGDATA" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd Line: 157
Info (12128): Elaborating entity "altsyncram" for hierarchy "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd Line: 59
Info (12133): Instantiated megafunction "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "PCReg.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1024.tdf
    Info (12023): Found entity 1: altsyncram_1024 File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1024" for hierarchy "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "midi_serial" for hierarchy "midi_serial:midi" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd Line: 65
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:Clock_Div" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd Line: 68
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[0]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 34
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[1]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 56
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[2]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 78
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[3]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 100
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[4]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 122
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[5]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 144
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[6]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 166
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[7]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 188
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[8]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 210
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[9]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 232
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[10]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 254
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[11]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 276
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[12]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 298
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[13]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 320
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[14]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 342
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[15]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 364
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[16]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 386
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[17]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 408
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[18]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 430
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[19]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 452
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[20]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 474
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[21]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 496
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[22]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 518
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[23]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 540
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[24]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 562
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[25]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 584
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[26]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 606
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[27]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 628
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[28]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 650
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[29]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 672
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[30]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 694
        Warning (14320): Synthesized away node "mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|q_a[31]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf Line: 716
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[0]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 36
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[1]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 58
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[2]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 80
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[3]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 102
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[4]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 124
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[5]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 146
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[6]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 168
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[7]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 190
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[8]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 212
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[9]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 234
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[10]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 256
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[11]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 278
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[12]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 300
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[13]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 322
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[14]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 344
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[15]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 366
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[16]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 388
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[17]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 410
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[18]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 432
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[19]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 454
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[20]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 476
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[21]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 498
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[22]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 520
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[23]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 542
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[24]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 564
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[25]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 586
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[26]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 608
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[27]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 630
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[28]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 652
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[29]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 674
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[30]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 696
        Warning (14320): Synthesized away node "mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|q_a[31]" File: C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf Line: 718
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1063 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 38 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 35 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 804 megabytes
    Info: Processing ended: Mon May 07 23:32:59 2018
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:37


