
*** Running vivado
    with args -log design_1_axi_mem_intercon_imp_auto_us_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_mem_intercon_imp_auto_us_0.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Fri Feb 20 15:25:51 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

ERROR: [Common 17-354] Could not open 'C' for writing.
source design_1_axi_mem_intercon_imp_auto_us_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 600.180 ; gain = 219.355
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/yolov5s_conv/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2025.2/Vivado/data/ip'.
Command: synth_design -top design_1_axi_mem_intercon_imp_auto_us_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6896
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1389.180 ; gain = 540.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mem_intercon_imp_auto_us_0' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/synth/design_1_axi_mem_intercon_imp_auto_us_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_37_top' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/21f8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14527]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_37_axi_upsizer' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/21f8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7025]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_37_r_upsizer' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/21f8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4643]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_37_r_upsizer' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/21f8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4643]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axi_register_slice' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized0' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized0' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized1' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized1' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized2' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized2' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axi_register_slice' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_36_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/21f8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8463]
INFO: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_36_axi_register_slice' has 93 connections declared, but only 92 given [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/21f8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8463]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_37_a_upsizer' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/21f8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_command_fifo' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_command_fifo' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_37_a_upsizer' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/21f8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axi_register_slice__parameterized0' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized3' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized3' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized4' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized4' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized5' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized5' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axi_register_slice__parameterized0' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_36_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/21f8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
INFO: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_36_axi_register_slice' has 93 connections declared, but only 92 given [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/21f8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_37_axi_upsizer' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/21f8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7025]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_37_top' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/21f8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14527]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mem_intercon_imp_auto_us_0' (0#1) [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/synth/design_1_axi_mem_intercon_imp_auto_us_0.v:53]
INFO: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_36_axic_register_slice__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_36_axic_register_slice__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_36_axi_register_slice__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port cmd_id_ready in module axi_dwidth_converter_v2_1_37_a_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AID[0] in module axi_dwidth_converter_v2_1_37_a_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_36_axi_register_slice is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awlock[1] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[31] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[30] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[29] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[28] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[27] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[26] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[25] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[24] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[23] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[22] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[21] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[20] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[19] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[18] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[17] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[16] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[15] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[14] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[13] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[12] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[11] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[10] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[9] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[8] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[7] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[6] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[5] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[4] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[3] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[2] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[1] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wdata[0] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wstrb[3] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wstrb[2] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wstrb[1] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wstrb[0] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wlast in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wvalid in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_bready in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arlock[1] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_aresetn in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_aclk in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_awready in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_wready in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_bresp[1] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_bresp[0] in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_bvalid in module axi_dwidth_converter_v2_1_37_axi_upsizer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1656.910 ; gain = 808.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1656.910 ; gain = 808.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1656.910 ; gain = 808.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1656.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/design_1_axi_mem_intercon_imp_auto_us_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/yolov5s_conv/yolov5s_conv.runs/design_1_axi_mem_intercon_imp_auto_us_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/yolov5s_conv/yolov5s_conv.runs/design_1_axi_mem_intercon_imp_auto_us_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1656.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1656.910 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1656.910 ; gain = 808.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1656.910 ; gain = 808.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1656.910 ; gain = 808.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1656.910 ; gain = 808.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [d:/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-7129] Port s_axi_awid[0] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[31] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[30] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[29] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[28] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[27] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[26] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[25] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[24] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[23] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[22] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[21] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[20] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[19] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[18] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[17] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[16] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[15] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[14] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[13] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[12] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[11] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[10] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[9] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[8] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[7] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[6] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[5] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[4] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[3] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[2] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[1] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awaddr[0] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awlen[7] in module axi_dwidth_converter_v2_1_37_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1656.910 ; gain = 808.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1730.164 ; gain = 881.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1759.070 ; gain = 910.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1759.070 ; gain = 910.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1992.391 ; gain = 1144.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1992.391 ; gain = 1144.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1992.391 ; gain = 1144.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1992.391 ; gain = 1144.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1992.391 ; gain = 1144.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1992.391 ; gain = 1144.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     4|
|2     |LUT2    |    14|
|3     |LUT3    |    87|
|4     |LUT4    |    19|
|5     |LUT5    |    31|
|6     |LUT6    |    89|
|7     |SRLC32E |    28|
|8     |FDRE    |   320|
|9     |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1992.391 ; gain = 1144.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1992.391 ; gain = 1144.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1992.391 ; gain = 1144.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1992.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f16d377e
INFO: [Common 17-83] Releasing license: Synthesis
160 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1994.297 ; gain = 1374.094
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/yolov5s_conv/yolov5s_conv.runs/design_1_axi_mem_intercon_imp_auto_us_0_synth_1/design_1_axi_mem_intercon_imp_auto_us_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_mem_intercon_imp_auto_us_0, cache-ID = a72ca93a0e7846b3
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/yolov5s_conv/yolov5s_conv.runs/design_1_axi_mem_intercon_imp_auto_us_0_synth_1/design_1_axi_mem_intercon_imp_auto_us_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_axi_mem_intercon_imp_auto_us_0_utilization_synth.rpt -pb design_1_axi_mem_intercon_imp_auto_us_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 20 15:26:57 2026...
