0.6
2018.2
Jun 14 2018
20:41:02
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/32x32 Register File/32x32 Register File.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/32x32 Register File/32x32 Register File.srcs/sim_1/new/tb_regfile2.v,1552971387,verilog,,,,tb_regfile2,,,,,,,,
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/32x32 Register File/32x32 Register File.srcs/sources_1/new/regfile2.v,1552971030,verilog,,D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/32x32 Register File/32x32 Register File.srcs/sim_1/new/tb_regfile2.v,,regfile2,,,,,,,,
