<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Feb 21 16:17:29 2021" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:nexys4_ddr:part0:1.1" DEVICE="7a100t" NAME="MAES" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="2" NAME="LED" RIGHT="0" SIGIS="data" SIGNAME="MAES_MANAGER_0_LED">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MAES_MANAGER_0" PORT="LED"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BTNC" SIGIS="undef" SIGNAME="External_Ports_BTNC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MAES_MANAGER_0" PORT="BTNC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="UART_RXD" SIGIS="data" SIGNAME="External_Ports_UART_RXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MAES_MANAGER_0" PORT="UART_RXD_IN"/>
        <CONNECTION INSTANCE="uart_logger_0" PORT="UART_TXD_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="UART_TXD" SIGIS="data" SIGNAME="MAES_MANAGER_0_UART_TXD_OUT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MAES_MANAGER_0" PORT="UART_TXD_OUT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CPU_RESETN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_CPU_RESETN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="EncDecController_0" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="EncDecController_0" PORT="clk"/>
        <CONNECTION INSTANCE="uart_logger_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/EncDecController_0" HWVERSION="1.0" INSTANCE="EncDecController_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="EncDecController" VLNV="xilinx.com:module_ref:EncDecController:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MAES_EncDecController_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="in_stream" RIGHT="0" SIGIS="undef" SIGNAME="uart_logger_0_rx_msg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_logger_0" PORT="rx_msg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="out_stream" RIGHT="0" SIGIS="undef" SIGNAME="EncDecController_0_out_stream">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_logger_0" PORT="tx_msg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_complete" SIGIS="undef" SIGNAME="uart_logger_0_rx_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_logger_0" PORT="rx_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_start" SIGIS="undef" SIGNAME="EncDecController_0_tx_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MAES_MANAGER_0" PORT="tx_start"/>
            <CONNECTION INSTANCE="uart_logger_0" PORT="tx_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_free" SIGIS="undef" SIGNAME="uart_logger_0_tx_free">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_logger_0" PORT="tx_free"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_CPU_RESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CPU_RESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MAES_MANAGER_0" HWVERSION="1.0" INSTANCE="MAES_MANAGER_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MAES_MANAGER" VLNV="xilinx.com:module_ref:MAES_MANAGER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MAES_MAES_MANAGER_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="BTNC" SIGIS="undef" SIGNAME="External_Ports_BTNC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BTNC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="LED" RIGHT="0" SIGIS="undef" SIGNAME="MAES_MANAGER_0_LED">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="UART_RXD_IN" SIGIS="undef" SIGNAME="External_Ports_UART_RXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="UART_RXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_start" SIGIS="undef" SIGNAME="EncDecController_0_tx_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EncDecController_0" PORT="tx_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="UART_TXD_IN" SIGIS="undef" SIGNAME="uart_logger_0_UART_RXD_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_logger_0" PORT="UART_RXD_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="UART_TXD_OUT" SIGIS="undef" SIGNAME="MAES_MANAGER_0_UART_TXD_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="UART_TXD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/uart_logger_0" HWVERSION="1.0" INSTANCE="uart_logger_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="uart_logger" VLNV="xilinx.com:module_ref:uart_logger:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MAES_uart_logger_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="UART_TXD_IN" SIGIS="undef" SIGNAME="External_Ports_UART_RXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="UART_RXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="UART_RXD_OUT" SIGIS="undef" SIGNAME="uart_logger_0_UART_RXD_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MAES_MANAGER_0" PORT="UART_TXD_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="tx_msg" RIGHT="0" SIGIS="undef" SIGNAME="EncDecController_0_out_stream">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EncDecController_0" PORT="out_stream"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_start" SIGIS="undef" SIGNAME="EncDecController_0_tx_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EncDecController_0" PORT="tx_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_free" SIGIS="undef" SIGNAME="uart_logger_0_tx_free">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EncDecController_0" PORT="tx_free"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="rx_msg" RIGHT="0" SIGIS="undef" SIGNAME="uart_logger_0_rx_msg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EncDecController_0" PORT="in_stream"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_complete" SIGIS="undef" SIGNAME="uart_logger_0_rx_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EncDecController_0" PORT="rx_complete"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
