-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_in_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    img_in_ce0 : OUT STD_LOGIC;
    img_in_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    prediction_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    prediction_ce0 : OUT STD_LOGIC;
    prediction_we0 : OUT STD_LOGIC;
    prediction_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    prediction_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    prediction_ce1 : OUT STD_LOGIC;
    prediction_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of cnn is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cnn_cnn,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.643000,HLS_SYN_LAT=46544,HLS_SYN_TPT=none,HLS_SYN_MEM=116,HLS_SYN_DSP=0,HLS_SYN_FF=53242,HLS_SYN_LUT=79297,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal pad_img0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pad_img0_ce0 : STD_LOGIC;
    signal pad_img0_we0 : STD_LOGIC;
    signal pad_img0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img0_ce1 : STD_LOGIC;
    signal pad_img0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pad_img1_ce0 : STD_LOGIC;
    signal pad_img1_we0 : STD_LOGIC;
    signal pad_img1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img1_ce1 : STD_LOGIC;
    signal pad_img1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pad_img2_ce0 : STD_LOGIC;
    signal pad_img2_we0 : STD_LOGIC;
    signal pad_img2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img2_ce1 : STD_LOGIC;
    signal pad_img2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_ce0 : STD_LOGIC;
    signal pad_img3_we0 : STD_LOGIC;
    signal pad_img3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_1_ce0 : STD_LOGIC;
    signal pad_img3_1_we0 : STD_LOGIC;
    signal pad_img3_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_2_ce0 : STD_LOGIC;
    signal pad_img3_2_we0 : STD_LOGIC;
    signal pad_img3_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_3_ce0 : STD_LOGIC;
    signal pad_img3_3_we0 : STD_LOGIC;
    signal pad_img3_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_4_ce0 : STD_LOGIC;
    signal pad_img3_4_we0 : STD_LOGIC;
    signal pad_img3_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_5_ce0 : STD_LOGIC;
    signal pad_img3_5_we0 : STD_LOGIC;
    signal pad_img3_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_6_ce0 : STD_LOGIC;
    signal pad_img3_6_we0 : STD_LOGIC;
    signal pad_img3_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_7_ce0 : STD_LOGIC;
    signal pad_img3_7_we0 : STD_LOGIC;
    signal pad_img3_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_8_ce0 : STD_LOGIC;
    signal pad_img3_8_we0 : STD_LOGIC;
    signal pad_img3_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_9_ce0 : STD_LOGIC;
    signal pad_img3_9_we0 : STD_LOGIC;
    signal pad_img3_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_10_ce0 : STD_LOGIC;
    signal pad_img3_10_we0 : STD_LOGIC;
    signal pad_img3_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_11_ce0 : STD_LOGIC;
    signal pad_img3_11_we0 : STD_LOGIC;
    signal pad_img3_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_12_ce0 : STD_LOGIC;
    signal pad_img3_12_we0 : STD_LOGIC;
    signal pad_img3_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_13_ce0 : STD_LOGIC;
    signal pad_img3_13_we0 : STD_LOGIC;
    signal pad_img3_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_14_ce0 : STD_LOGIC;
    signal pad_img3_14_we0 : STD_LOGIC;
    signal pad_img3_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_15_ce0 : STD_LOGIC;
    signal pad_img3_15_we0 : STD_LOGIC;
    signal pad_img3_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_16_ce0 : STD_LOGIC;
    signal pad_img3_16_we0 : STD_LOGIC;
    signal pad_img3_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_17_ce0 : STD_LOGIC;
    signal pad_img3_17_we0 : STD_LOGIC;
    signal pad_img3_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_18_ce0 : STD_LOGIC;
    signal pad_img3_18_we0 : STD_LOGIC;
    signal pad_img3_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_19_ce0 : STD_LOGIC;
    signal pad_img3_19_we0 : STD_LOGIC;
    signal pad_img3_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_20_ce0 : STD_LOGIC;
    signal pad_img3_20_we0 : STD_LOGIC;
    signal pad_img3_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_21_ce0 : STD_LOGIC;
    signal pad_img3_21_we0 : STD_LOGIC;
    signal pad_img3_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_22_ce0 : STD_LOGIC;
    signal pad_img3_22_we0 : STD_LOGIC;
    signal pad_img3_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_23_ce0 : STD_LOGIC;
    signal pad_img3_23_we0 : STD_LOGIC;
    signal pad_img3_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_24_ce0 : STD_LOGIC;
    signal pad_img3_24_we0 : STD_LOGIC;
    signal pad_img3_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_25_ce0 : STD_LOGIC;
    signal pad_img3_25_we0 : STD_LOGIC;
    signal pad_img3_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_26_ce0 : STD_LOGIC;
    signal pad_img3_26_we0 : STD_LOGIC;
    signal pad_img3_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_27_ce0 : STD_LOGIC;
    signal pad_img3_27_we0 : STD_LOGIC;
    signal pad_img3_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_28_ce0 : STD_LOGIC;
    signal pad_img3_28_we0 : STD_LOGIC;
    signal pad_img3_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_29_ce0 : STD_LOGIC;
    signal pad_img3_29_we0 : STD_LOGIC;
    signal pad_img3_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_30_ce0 : STD_LOGIC;
    signal pad_img3_30_we0 : STD_LOGIC;
    signal pad_img3_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_31_ce0 : STD_LOGIC;
    signal pad_img3_31_we0 : STD_LOGIC;
    signal pad_img3_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_32_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_32_ce0 : STD_LOGIC;
    signal pad_img3_32_we0 : STD_LOGIC;
    signal pad_img3_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_33_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_33_ce0 : STD_LOGIC;
    signal pad_img3_33_we0 : STD_LOGIC;
    signal pad_img3_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_34_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_34_ce0 : STD_LOGIC;
    signal pad_img3_34_we0 : STD_LOGIC;
    signal pad_img3_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_35_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_35_ce0 : STD_LOGIC;
    signal pad_img3_35_we0 : STD_LOGIC;
    signal pad_img3_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_36_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_36_ce0 : STD_LOGIC;
    signal pad_img3_36_we0 : STD_LOGIC;
    signal pad_img3_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_37_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_37_ce0 : STD_LOGIC;
    signal pad_img3_37_we0 : STD_LOGIC;
    signal pad_img3_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_38_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_38_ce0 : STD_LOGIC;
    signal pad_img3_38_we0 : STD_LOGIC;
    signal pad_img3_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_39_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_39_ce0 : STD_LOGIC;
    signal pad_img3_39_we0 : STD_LOGIC;
    signal pad_img3_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_40_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_40_ce0 : STD_LOGIC;
    signal pad_img3_40_we0 : STD_LOGIC;
    signal pad_img3_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_41_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_41_ce0 : STD_LOGIC;
    signal pad_img3_41_we0 : STD_LOGIC;
    signal pad_img3_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_42_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_42_ce0 : STD_LOGIC;
    signal pad_img3_42_we0 : STD_LOGIC;
    signal pad_img3_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_43_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_43_ce0 : STD_LOGIC;
    signal pad_img3_43_we0 : STD_LOGIC;
    signal pad_img3_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_44_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_44_ce0 : STD_LOGIC;
    signal pad_img3_44_we0 : STD_LOGIC;
    signal pad_img3_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_45_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_45_ce0 : STD_LOGIC;
    signal pad_img3_45_we0 : STD_LOGIC;
    signal pad_img3_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_46_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_46_ce0 : STD_LOGIC;
    signal pad_img3_46_we0 : STD_LOGIC;
    signal pad_img3_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_47_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_47_ce0 : STD_LOGIC;
    signal pad_img3_47_we0 : STD_LOGIC;
    signal pad_img3_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_48_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pad_img3_48_ce0 : STD_LOGIC;
    signal pad_img3_48_we0 : STD_LOGIC;
    signal pad_img3_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_1_fu_260_ap_start : STD_LOGIC;
    signal grp_cnn_Pipeline_1_fu_260_ap_done : STD_LOGIC;
    signal grp_cnn_Pipeline_1_fu_260_ap_idle : STD_LOGIC;
    signal grp_cnn_Pipeline_1_fu_260_ap_ready : STD_LOGIC;
    signal grp_cnn_Pipeline_1_fu_260_pad_img0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_cnn_Pipeline_1_fu_260_pad_img0_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_1_fu_260_pad_img0_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_1_fu_260_pad_img0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_start : STD_LOGIC;
    signal grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_done : STD_LOGIC;
    signal grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_idle : STD_LOGIC;
    signal grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_ready : STD_LOGIC;
    signal grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_img_in_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_img_in_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_grp_fu_409_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_grp_fu_409_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_grp_fu_409_p_ce : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_start : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_done : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_idle : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_ready : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img0_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img1_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img1_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img2_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img2_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_1_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_1_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_2_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_2_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_3_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_3_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_4_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_4_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_5_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_5_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_6_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_6_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_7_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_7_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_8_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_8_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_9_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_9_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_10_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_10_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_11_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_11_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_12_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_12_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_13_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_13_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_14_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_14_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_15_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_15_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_16_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_16_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_17_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_17_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_18_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_18_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_19_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_19_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_20_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_20_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_21_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_21_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_22_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_22_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_23_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_23_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_24_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_24_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_25_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_25_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_26_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_26_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_27_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_27_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_28_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_28_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_29_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_29_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_30_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_30_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_31_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_31_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_32_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_32_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_32_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_33_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_33_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_33_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_34_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_34_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_34_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_35_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_35_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_35_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_36_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_36_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_36_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_37_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_37_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_37_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_38_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_38_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_38_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_39_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_39_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_39_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_40_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_40_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_40_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_41_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_41_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_41_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_42_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_42_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_42_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_43_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_43_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_43_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_44_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_44_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_44_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_45_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_45_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_45_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_46_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_46_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_46_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_47_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_47_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_47_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_48_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_48_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_48_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_section_fu_329_ap_start : STD_LOGIC;
    signal grp_dataflow_section_fu_329_ap_done : STD_LOGIC;
    signal grp_dataflow_section_fu_329_ap_idle : STD_LOGIC;
    signal grp_dataflow_section_fu_329_ap_ready : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_section_fu_329_pad_img0_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_section_fu_329_pad_img0_ce1 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_section_fu_329_pad_img1_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_section_fu_329_pad_img1_ce1 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_section_fu_329_pad_img2_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_section_fu_329_pad_img2_ce1 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_0_0_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_0_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_0_1_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_0_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_0_2_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_0_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_0_3_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_0_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_0_4_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_0_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_0_5_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_0_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_0_6_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_1_0_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_1_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_1_1_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_1_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_1_2_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_1_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_1_3_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_1_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_1_4_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_1_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_1_5_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_1_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_1_6_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_2_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_2_0_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_2_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_2_1_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_2_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_2_2_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_2_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_2_3_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_2_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_2_4_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_2_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_2_5_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_2_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_2_6_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_3_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_3_0_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_3_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_3_1_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_3_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_3_2_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_3_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_3_3_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_3_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_3_4_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_3_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_3_5_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_3_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_3_6_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_4_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_4_0_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_4_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_4_1_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_4_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_4_2_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_4_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_4_3_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_4_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_4_4_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_4_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_4_5_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_4_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_4_6_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_5_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_5_0_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_5_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_5_1_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_5_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_5_2_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_5_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_5_3_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_5_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_5_4_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_5_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_5_5_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_5_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_5_6_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_6_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_6_0_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_6_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_6_1_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_6_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_6_2_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_6_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_6_3_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_6_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_6_4_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_6_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_6_5_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_pad_img3_6_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dataflow_section_fu_329_pad_img3_6_6_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_prediction_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_section_fu_329_prediction_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_prediction_we0 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_prediction_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_section_fu_329_prediction_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_section_fu_329_prediction_ce1 : STD_LOGIC;
    signal grp_dataflow_section_fu_329_grp_fu_409_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_section_fu_329_grp_fu_409_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_section_fu_329_grp_fu_409_p_ce : STD_LOGIC;
    signal grp_cnn_Pipeline_1_fu_260_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_dataflow_section_fu_329_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fu_409_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_409_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_409_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_409_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component cnn_cnn_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pad_img0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img0_ce0 : OUT STD_LOGIC;
        pad_img0_we0 : OUT STD_LOGIC;
        pad_img0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_cnn_Pipeline_pad_for_rows_pad_for_cols IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_in_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        img_in_ce0 : OUT STD_LOGIC;
        img_in_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img0_ce0 : OUT STD_LOGIC;
        pad_img0_we0 : OUT STD_LOGIC;
        pad_img0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_409_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_409_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_409_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_409_p_ce : OUT STD_LOGIC );
    end component;


    component cnn_cnn_Pipeline_clone_for_rows_clone_for_cols IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pad_img0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img0_ce0 : OUT STD_LOGIC;
        pad_img0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img1_ce0 : OUT STD_LOGIC;
        pad_img1_we0 : OUT STD_LOGIC;
        pad_img1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img2_ce0 : OUT STD_LOGIC;
        pad_img2_we0 : OUT STD_LOGIC;
        pad_img2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_ce0 : OUT STD_LOGIC;
        pad_img3_we0 : OUT STD_LOGIC;
        pad_img3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_1_ce0 : OUT STD_LOGIC;
        pad_img3_1_we0 : OUT STD_LOGIC;
        pad_img3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_2_ce0 : OUT STD_LOGIC;
        pad_img3_2_we0 : OUT STD_LOGIC;
        pad_img3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_3_ce0 : OUT STD_LOGIC;
        pad_img3_3_we0 : OUT STD_LOGIC;
        pad_img3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_4_ce0 : OUT STD_LOGIC;
        pad_img3_4_we0 : OUT STD_LOGIC;
        pad_img3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_5_ce0 : OUT STD_LOGIC;
        pad_img3_5_we0 : OUT STD_LOGIC;
        pad_img3_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_6_ce0 : OUT STD_LOGIC;
        pad_img3_6_we0 : OUT STD_LOGIC;
        pad_img3_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_7_ce0 : OUT STD_LOGIC;
        pad_img3_7_we0 : OUT STD_LOGIC;
        pad_img3_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_8_ce0 : OUT STD_LOGIC;
        pad_img3_8_we0 : OUT STD_LOGIC;
        pad_img3_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_9_ce0 : OUT STD_LOGIC;
        pad_img3_9_we0 : OUT STD_LOGIC;
        pad_img3_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_10_ce0 : OUT STD_LOGIC;
        pad_img3_10_we0 : OUT STD_LOGIC;
        pad_img3_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_11_ce0 : OUT STD_LOGIC;
        pad_img3_11_we0 : OUT STD_LOGIC;
        pad_img3_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_12_ce0 : OUT STD_LOGIC;
        pad_img3_12_we0 : OUT STD_LOGIC;
        pad_img3_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_13_ce0 : OUT STD_LOGIC;
        pad_img3_13_we0 : OUT STD_LOGIC;
        pad_img3_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_14_ce0 : OUT STD_LOGIC;
        pad_img3_14_we0 : OUT STD_LOGIC;
        pad_img3_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_15_ce0 : OUT STD_LOGIC;
        pad_img3_15_we0 : OUT STD_LOGIC;
        pad_img3_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_16_ce0 : OUT STD_LOGIC;
        pad_img3_16_we0 : OUT STD_LOGIC;
        pad_img3_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_17_ce0 : OUT STD_LOGIC;
        pad_img3_17_we0 : OUT STD_LOGIC;
        pad_img3_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_18_ce0 : OUT STD_LOGIC;
        pad_img3_18_we0 : OUT STD_LOGIC;
        pad_img3_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_19_ce0 : OUT STD_LOGIC;
        pad_img3_19_we0 : OUT STD_LOGIC;
        pad_img3_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_20_ce0 : OUT STD_LOGIC;
        pad_img3_20_we0 : OUT STD_LOGIC;
        pad_img3_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_21_ce0 : OUT STD_LOGIC;
        pad_img3_21_we0 : OUT STD_LOGIC;
        pad_img3_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_22_ce0 : OUT STD_LOGIC;
        pad_img3_22_we0 : OUT STD_LOGIC;
        pad_img3_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_23_ce0 : OUT STD_LOGIC;
        pad_img3_23_we0 : OUT STD_LOGIC;
        pad_img3_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_24_ce0 : OUT STD_LOGIC;
        pad_img3_24_we0 : OUT STD_LOGIC;
        pad_img3_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_25_ce0 : OUT STD_LOGIC;
        pad_img3_25_we0 : OUT STD_LOGIC;
        pad_img3_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_26_ce0 : OUT STD_LOGIC;
        pad_img3_26_we0 : OUT STD_LOGIC;
        pad_img3_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_27_ce0 : OUT STD_LOGIC;
        pad_img3_27_we0 : OUT STD_LOGIC;
        pad_img3_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_28_ce0 : OUT STD_LOGIC;
        pad_img3_28_we0 : OUT STD_LOGIC;
        pad_img3_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_29_ce0 : OUT STD_LOGIC;
        pad_img3_29_we0 : OUT STD_LOGIC;
        pad_img3_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_30_ce0 : OUT STD_LOGIC;
        pad_img3_30_we0 : OUT STD_LOGIC;
        pad_img3_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_31_ce0 : OUT STD_LOGIC;
        pad_img3_31_we0 : OUT STD_LOGIC;
        pad_img3_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_32_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_32_ce0 : OUT STD_LOGIC;
        pad_img3_32_we0 : OUT STD_LOGIC;
        pad_img3_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_33_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_33_ce0 : OUT STD_LOGIC;
        pad_img3_33_we0 : OUT STD_LOGIC;
        pad_img3_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_34_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_34_ce0 : OUT STD_LOGIC;
        pad_img3_34_we0 : OUT STD_LOGIC;
        pad_img3_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_35_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_35_ce0 : OUT STD_LOGIC;
        pad_img3_35_we0 : OUT STD_LOGIC;
        pad_img3_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_36_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_36_ce0 : OUT STD_LOGIC;
        pad_img3_36_we0 : OUT STD_LOGIC;
        pad_img3_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_37_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_37_ce0 : OUT STD_LOGIC;
        pad_img3_37_we0 : OUT STD_LOGIC;
        pad_img3_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_38_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_38_ce0 : OUT STD_LOGIC;
        pad_img3_38_we0 : OUT STD_LOGIC;
        pad_img3_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_39_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_39_ce0 : OUT STD_LOGIC;
        pad_img3_39_we0 : OUT STD_LOGIC;
        pad_img3_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_40_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_40_ce0 : OUT STD_LOGIC;
        pad_img3_40_we0 : OUT STD_LOGIC;
        pad_img3_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_41_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_41_ce0 : OUT STD_LOGIC;
        pad_img3_41_we0 : OUT STD_LOGIC;
        pad_img3_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_42_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_42_ce0 : OUT STD_LOGIC;
        pad_img3_42_we0 : OUT STD_LOGIC;
        pad_img3_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_43_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_43_ce0 : OUT STD_LOGIC;
        pad_img3_43_we0 : OUT STD_LOGIC;
        pad_img3_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_44_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_44_ce0 : OUT STD_LOGIC;
        pad_img3_44_we0 : OUT STD_LOGIC;
        pad_img3_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_45_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_45_ce0 : OUT STD_LOGIC;
        pad_img3_45_we0 : OUT STD_LOGIC;
        pad_img3_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_46_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_46_ce0 : OUT STD_LOGIC;
        pad_img3_46_we0 : OUT STD_LOGIC;
        pad_img3_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_47_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_47_ce0 : OUT STD_LOGIC;
        pad_img3_47_we0 : OUT STD_LOGIC;
        pad_img3_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_48_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_48_ce0 : OUT STD_LOGIC;
        pad_img3_48_we0 : OUT STD_LOGIC;
        pad_img3_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_dataflow_section IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pad_img0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img0_ce0 : OUT STD_LOGIC;
        pad_img0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img0_ce1 : OUT STD_LOGIC;
        pad_img0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img1_ce0 : OUT STD_LOGIC;
        pad_img1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img1_ce1 : OUT STD_LOGIC;
        pad_img1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img2_ce0 : OUT STD_LOGIC;
        pad_img2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img2_ce1 : OUT STD_LOGIC;
        pad_img2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_0_0_ce0 : OUT STD_LOGIC;
        pad_img3_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_0_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_0_1_ce0 : OUT STD_LOGIC;
        pad_img3_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_0_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_0_2_ce0 : OUT STD_LOGIC;
        pad_img3_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_0_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_0_3_ce0 : OUT STD_LOGIC;
        pad_img3_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_0_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_0_4_ce0 : OUT STD_LOGIC;
        pad_img3_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_0_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_0_5_ce0 : OUT STD_LOGIC;
        pad_img3_0_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_0_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_0_6_ce0 : OUT STD_LOGIC;
        pad_img3_0_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_1_0_ce0 : OUT STD_LOGIC;
        pad_img3_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_1_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_1_1_ce0 : OUT STD_LOGIC;
        pad_img3_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_1_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_1_2_ce0 : OUT STD_LOGIC;
        pad_img3_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_1_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_1_3_ce0 : OUT STD_LOGIC;
        pad_img3_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_1_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_1_4_ce0 : OUT STD_LOGIC;
        pad_img3_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_1_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_1_5_ce0 : OUT STD_LOGIC;
        pad_img3_1_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_1_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_1_6_ce0 : OUT STD_LOGIC;
        pad_img3_1_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_2_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_2_0_ce0 : OUT STD_LOGIC;
        pad_img3_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_2_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_2_1_ce0 : OUT STD_LOGIC;
        pad_img3_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_2_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_2_2_ce0 : OUT STD_LOGIC;
        pad_img3_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_2_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_2_3_ce0 : OUT STD_LOGIC;
        pad_img3_2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_2_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_2_4_ce0 : OUT STD_LOGIC;
        pad_img3_2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_2_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_2_5_ce0 : OUT STD_LOGIC;
        pad_img3_2_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_2_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_2_6_ce0 : OUT STD_LOGIC;
        pad_img3_2_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_3_0_ce0 : OUT STD_LOGIC;
        pad_img3_3_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_3_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_3_1_ce0 : OUT STD_LOGIC;
        pad_img3_3_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_3_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_3_2_ce0 : OUT STD_LOGIC;
        pad_img3_3_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_3_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_3_3_ce0 : OUT STD_LOGIC;
        pad_img3_3_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_3_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_3_4_ce0 : OUT STD_LOGIC;
        pad_img3_3_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_3_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_3_5_ce0 : OUT STD_LOGIC;
        pad_img3_3_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_3_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_3_6_ce0 : OUT STD_LOGIC;
        pad_img3_3_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_4_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_4_0_ce0 : OUT STD_LOGIC;
        pad_img3_4_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_4_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_4_1_ce0 : OUT STD_LOGIC;
        pad_img3_4_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_4_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_4_2_ce0 : OUT STD_LOGIC;
        pad_img3_4_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_4_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_4_3_ce0 : OUT STD_LOGIC;
        pad_img3_4_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_4_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_4_4_ce0 : OUT STD_LOGIC;
        pad_img3_4_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_4_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_4_5_ce0 : OUT STD_LOGIC;
        pad_img3_4_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_4_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_4_6_ce0 : OUT STD_LOGIC;
        pad_img3_4_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_5_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_5_0_ce0 : OUT STD_LOGIC;
        pad_img3_5_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_5_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_5_1_ce0 : OUT STD_LOGIC;
        pad_img3_5_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_5_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_5_2_ce0 : OUT STD_LOGIC;
        pad_img3_5_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_5_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_5_3_ce0 : OUT STD_LOGIC;
        pad_img3_5_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_5_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_5_4_ce0 : OUT STD_LOGIC;
        pad_img3_5_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_5_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_5_5_ce0 : OUT STD_LOGIC;
        pad_img3_5_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_5_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_5_6_ce0 : OUT STD_LOGIC;
        pad_img3_5_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_6_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_6_0_ce0 : OUT STD_LOGIC;
        pad_img3_6_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_6_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_6_1_ce0 : OUT STD_LOGIC;
        pad_img3_6_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_6_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_6_2_ce0 : OUT STD_LOGIC;
        pad_img3_6_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_6_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_6_3_ce0 : OUT STD_LOGIC;
        pad_img3_6_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_6_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_6_4_ce0 : OUT STD_LOGIC;
        pad_img3_6_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_6_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_6_5_ce0 : OUT STD_LOGIC;
        pad_img3_6_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_6_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        pad_img3_6_6_ce0 : OUT STD_LOGIC;
        pad_img3_6_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        prediction_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        prediction_ce0 : OUT STD_LOGIC;
        prediction_we0 : OUT STD_LOGIC;
        prediction_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        prediction_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        prediction_ce1 : OUT STD_LOGIC;
        prediction_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_409_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_409_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_409_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_409_p_ce : OUT STD_LOGIC );
    end component;


    component cnn_fdiv_32ns_32ns_32_16_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_pad_img0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_pad_img3_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    pad_img0_U : component cnn_pad_img0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1156,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img0_address0,
        ce0 => pad_img0_ce0,
        we0 => pad_img0_we0,
        d0 => pad_img0_d0,
        q0 => pad_img0_q0,
        address1 => grp_dataflow_section_fu_329_pad_img0_address1,
        ce1 => pad_img0_ce1,
        q1 => pad_img0_q1);

    pad_img1_U : component cnn_pad_img0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1156,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img1_address0,
        ce0 => pad_img1_ce0,
        we0 => pad_img1_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img1_d0,
        q0 => pad_img1_q0,
        address1 => grp_dataflow_section_fu_329_pad_img1_address1,
        ce1 => pad_img1_ce1,
        q1 => pad_img1_q1);

    pad_img2_U : component cnn_pad_img0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1156,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img2_address0,
        ce0 => pad_img2_ce0,
        we0 => pad_img2_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img2_d0,
        q0 => pad_img2_q0,
        address1 => grp_dataflow_section_fu_329_pad_img2_address1,
        ce1 => pad_img2_ce1,
        q1 => pad_img2_q1);

    pad_img3_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_address0,
        ce0 => pad_img3_ce0,
        we0 => pad_img3_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_d0,
        q0 => pad_img3_q0);

    pad_img3_1_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_1_address0,
        ce0 => pad_img3_1_ce0,
        we0 => pad_img3_1_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_1_d0,
        q0 => pad_img3_1_q0);

    pad_img3_2_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_2_address0,
        ce0 => pad_img3_2_ce0,
        we0 => pad_img3_2_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_2_d0,
        q0 => pad_img3_2_q0);

    pad_img3_3_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_3_address0,
        ce0 => pad_img3_3_ce0,
        we0 => pad_img3_3_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_3_d0,
        q0 => pad_img3_3_q0);

    pad_img3_4_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_4_address0,
        ce0 => pad_img3_4_ce0,
        we0 => pad_img3_4_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_4_d0,
        q0 => pad_img3_4_q0);

    pad_img3_5_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_5_address0,
        ce0 => pad_img3_5_ce0,
        we0 => pad_img3_5_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_5_d0,
        q0 => pad_img3_5_q0);

    pad_img3_6_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_6_address0,
        ce0 => pad_img3_6_ce0,
        we0 => pad_img3_6_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_6_d0,
        q0 => pad_img3_6_q0);

    pad_img3_7_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_7_address0,
        ce0 => pad_img3_7_ce0,
        we0 => pad_img3_7_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_7_d0,
        q0 => pad_img3_7_q0);

    pad_img3_8_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_8_address0,
        ce0 => pad_img3_8_ce0,
        we0 => pad_img3_8_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_8_d0,
        q0 => pad_img3_8_q0);

    pad_img3_9_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_9_address0,
        ce0 => pad_img3_9_ce0,
        we0 => pad_img3_9_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_9_d0,
        q0 => pad_img3_9_q0);

    pad_img3_10_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_10_address0,
        ce0 => pad_img3_10_ce0,
        we0 => pad_img3_10_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_10_d0,
        q0 => pad_img3_10_q0);

    pad_img3_11_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_11_address0,
        ce0 => pad_img3_11_ce0,
        we0 => pad_img3_11_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_11_d0,
        q0 => pad_img3_11_q0);

    pad_img3_12_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_12_address0,
        ce0 => pad_img3_12_ce0,
        we0 => pad_img3_12_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_12_d0,
        q0 => pad_img3_12_q0);

    pad_img3_13_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_13_address0,
        ce0 => pad_img3_13_ce0,
        we0 => pad_img3_13_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_13_d0,
        q0 => pad_img3_13_q0);

    pad_img3_14_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_14_address0,
        ce0 => pad_img3_14_ce0,
        we0 => pad_img3_14_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_14_d0,
        q0 => pad_img3_14_q0);

    pad_img3_15_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_15_address0,
        ce0 => pad_img3_15_ce0,
        we0 => pad_img3_15_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_15_d0,
        q0 => pad_img3_15_q0);

    pad_img3_16_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_16_address0,
        ce0 => pad_img3_16_ce0,
        we0 => pad_img3_16_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_16_d0,
        q0 => pad_img3_16_q0);

    pad_img3_17_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_17_address0,
        ce0 => pad_img3_17_ce0,
        we0 => pad_img3_17_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_17_d0,
        q0 => pad_img3_17_q0);

    pad_img3_18_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_18_address0,
        ce0 => pad_img3_18_ce0,
        we0 => pad_img3_18_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_18_d0,
        q0 => pad_img3_18_q0);

    pad_img3_19_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_19_address0,
        ce0 => pad_img3_19_ce0,
        we0 => pad_img3_19_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_19_d0,
        q0 => pad_img3_19_q0);

    pad_img3_20_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_20_address0,
        ce0 => pad_img3_20_ce0,
        we0 => pad_img3_20_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_20_d0,
        q0 => pad_img3_20_q0);

    pad_img3_21_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_21_address0,
        ce0 => pad_img3_21_ce0,
        we0 => pad_img3_21_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_21_d0,
        q0 => pad_img3_21_q0);

    pad_img3_22_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_22_address0,
        ce0 => pad_img3_22_ce0,
        we0 => pad_img3_22_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_22_d0,
        q0 => pad_img3_22_q0);

    pad_img3_23_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_23_address0,
        ce0 => pad_img3_23_ce0,
        we0 => pad_img3_23_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_23_d0,
        q0 => pad_img3_23_q0);

    pad_img3_24_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_24_address0,
        ce0 => pad_img3_24_ce0,
        we0 => pad_img3_24_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_24_d0,
        q0 => pad_img3_24_q0);

    pad_img3_25_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_25_address0,
        ce0 => pad_img3_25_ce0,
        we0 => pad_img3_25_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_25_d0,
        q0 => pad_img3_25_q0);

    pad_img3_26_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_26_address0,
        ce0 => pad_img3_26_ce0,
        we0 => pad_img3_26_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_26_d0,
        q0 => pad_img3_26_q0);

    pad_img3_27_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_27_address0,
        ce0 => pad_img3_27_ce0,
        we0 => pad_img3_27_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_27_d0,
        q0 => pad_img3_27_q0);

    pad_img3_28_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_28_address0,
        ce0 => pad_img3_28_ce0,
        we0 => pad_img3_28_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_28_d0,
        q0 => pad_img3_28_q0);

    pad_img3_29_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_29_address0,
        ce0 => pad_img3_29_ce0,
        we0 => pad_img3_29_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_29_d0,
        q0 => pad_img3_29_q0);

    pad_img3_30_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_30_address0,
        ce0 => pad_img3_30_ce0,
        we0 => pad_img3_30_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_30_d0,
        q0 => pad_img3_30_q0);

    pad_img3_31_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_31_address0,
        ce0 => pad_img3_31_ce0,
        we0 => pad_img3_31_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_31_d0,
        q0 => pad_img3_31_q0);

    pad_img3_32_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_32_address0,
        ce0 => pad_img3_32_ce0,
        we0 => pad_img3_32_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_32_d0,
        q0 => pad_img3_32_q0);

    pad_img3_33_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_33_address0,
        ce0 => pad_img3_33_ce0,
        we0 => pad_img3_33_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_33_d0,
        q0 => pad_img3_33_q0);

    pad_img3_34_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_34_address0,
        ce0 => pad_img3_34_ce0,
        we0 => pad_img3_34_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_34_d0,
        q0 => pad_img3_34_q0);

    pad_img3_35_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_35_address0,
        ce0 => pad_img3_35_ce0,
        we0 => pad_img3_35_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_35_d0,
        q0 => pad_img3_35_q0);

    pad_img3_36_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_36_address0,
        ce0 => pad_img3_36_ce0,
        we0 => pad_img3_36_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_36_d0,
        q0 => pad_img3_36_q0);

    pad_img3_37_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_37_address0,
        ce0 => pad_img3_37_ce0,
        we0 => pad_img3_37_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_37_d0,
        q0 => pad_img3_37_q0);

    pad_img3_38_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_38_address0,
        ce0 => pad_img3_38_ce0,
        we0 => pad_img3_38_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_38_d0,
        q0 => pad_img3_38_q0);

    pad_img3_39_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_39_address0,
        ce0 => pad_img3_39_ce0,
        we0 => pad_img3_39_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_39_d0,
        q0 => pad_img3_39_q0);

    pad_img3_40_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_40_address0,
        ce0 => pad_img3_40_ce0,
        we0 => pad_img3_40_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_40_d0,
        q0 => pad_img3_40_q0);

    pad_img3_41_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_41_address0,
        ce0 => pad_img3_41_ce0,
        we0 => pad_img3_41_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_41_d0,
        q0 => pad_img3_41_q0);

    pad_img3_42_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_42_address0,
        ce0 => pad_img3_42_ce0,
        we0 => pad_img3_42_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_42_d0,
        q0 => pad_img3_42_q0);

    pad_img3_43_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_43_address0,
        ce0 => pad_img3_43_ce0,
        we0 => pad_img3_43_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_43_d0,
        q0 => pad_img3_43_q0);

    pad_img3_44_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_44_address0,
        ce0 => pad_img3_44_ce0,
        we0 => pad_img3_44_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_44_d0,
        q0 => pad_img3_44_q0);

    pad_img3_45_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_45_address0,
        ce0 => pad_img3_45_ce0,
        we0 => pad_img3_45_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_45_d0,
        q0 => pad_img3_45_q0);

    pad_img3_46_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_46_address0,
        ce0 => pad_img3_46_ce0,
        we0 => pad_img3_46_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_46_d0,
        q0 => pad_img3_46_q0);

    pad_img3_47_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_47_address0,
        ce0 => pad_img3_47_ce0,
        we0 => pad_img3_47_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_47_d0,
        q0 => pad_img3_47_q0);

    pad_img3_48_U : component cnn_pad_img3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pad_img3_48_address0,
        ce0 => pad_img3_48_ce0,
        we0 => pad_img3_48_we0,
        d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_48_d0,
        q0 => pad_img3_48_q0);

    grp_cnn_Pipeline_1_fu_260 : component cnn_cnn_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cnn_Pipeline_1_fu_260_ap_start,
        ap_done => grp_cnn_Pipeline_1_fu_260_ap_done,
        ap_idle => grp_cnn_Pipeline_1_fu_260_ap_idle,
        ap_ready => grp_cnn_Pipeline_1_fu_260_ap_ready,
        pad_img0_address0 => grp_cnn_Pipeline_1_fu_260_pad_img0_address0,
        pad_img0_ce0 => grp_cnn_Pipeline_1_fu_260_pad_img0_ce0,
        pad_img0_we0 => grp_cnn_Pipeline_1_fu_260_pad_img0_we0,
        pad_img0_d0 => grp_cnn_Pipeline_1_fu_260_pad_img0_d0);

    grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266 : component cnn_cnn_Pipeline_pad_for_rows_pad_for_cols
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_start,
        ap_done => grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_done,
        ap_idle => grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_idle,
        ap_ready => grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_ready,
        img_in_address0 => grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_img_in_address0,
        img_in_ce0 => grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_img_in_ce0,
        img_in_q0 => img_in_q0,
        pad_img0_address0 => grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_address0,
        pad_img0_ce0 => grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_ce0,
        pad_img0_we0 => grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_we0,
        pad_img0_d0 => grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_d0,
        grp_fu_409_p_din0 => grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_grp_fu_409_p_din0,
        grp_fu_409_p_din1 => grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_grp_fu_409_p_din1,
        grp_fu_409_p_dout0 => grp_fu_409_p2,
        grp_fu_409_p_ce => grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_grp_fu_409_p_ce);

    grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273 : component cnn_cnn_Pipeline_clone_for_rows_clone_for_cols
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_start,
        ap_done => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_done,
        ap_idle => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_idle,
        ap_ready => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_ready,
        pad_img0_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img0_address0,
        pad_img0_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img0_ce0,
        pad_img0_q0 => pad_img0_q0,
        pad_img1_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img1_address0,
        pad_img1_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img1_ce0,
        pad_img1_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img1_we0,
        pad_img1_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img1_d0,
        pad_img2_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img2_address0,
        pad_img2_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img2_ce0,
        pad_img2_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img2_we0,
        pad_img2_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img2_d0,
        pad_img3_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_address0,
        pad_img3_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_ce0,
        pad_img3_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_we0,
        pad_img3_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_d0,
        pad_img3_1_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_1_address0,
        pad_img3_1_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_1_ce0,
        pad_img3_1_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_1_we0,
        pad_img3_1_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_1_d0,
        pad_img3_2_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_2_address0,
        pad_img3_2_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_2_ce0,
        pad_img3_2_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_2_we0,
        pad_img3_2_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_2_d0,
        pad_img3_3_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_3_address0,
        pad_img3_3_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_3_ce0,
        pad_img3_3_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_3_we0,
        pad_img3_3_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_3_d0,
        pad_img3_4_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_4_address0,
        pad_img3_4_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_4_ce0,
        pad_img3_4_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_4_we0,
        pad_img3_4_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_4_d0,
        pad_img3_5_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_5_address0,
        pad_img3_5_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_5_ce0,
        pad_img3_5_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_5_we0,
        pad_img3_5_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_5_d0,
        pad_img3_6_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_6_address0,
        pad_img3_6_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_6_ce0,
        pad_img3_6_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_6_we0,
        pad_img3_6_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_6_d0,
        pad_img3_7_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_7_address0,
        pad_img3_7_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_7_ce0,
        pad_img3_7_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_7_we0,
        pad_img3_7_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_7_d0,
        pad_img3_8_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_8_address0,
        pad_img3_8_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_8_ce0,
        pad_img3_8_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_8_we0,
        pad_img3_8_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_8_d0,
        pad_img3_9_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_9_address0,
        pad_img3_9_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_9_ce0,
        pad_img3_9_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_9_we0,
        pad_img3_9_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_9_d0,
        pad_img3_10_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_10_address0,
        pad_img3_10_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_10_ce0,
        pad_img3_10_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_10_we0,
        pad_img3_10_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_10_d0,
        pad_img3_11_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_11_address0,
        pad_img3_11_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_11_ce0,
        pad_img3_11_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_11_we0,
        pad_img3_11_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_11_d0,
        pad_img3_12_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_12_address0,
        pad_img3_12_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_12_ce0,
        pad_img3_12_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_12_we0,
        pad_img3_12_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_12_d0,
        pad_img3_13_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_13_address0,
        pad_img3_13_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_13_ce0,
        pad_img3_13_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_13_we0,
        pad_img3_13_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_13_d0,
        pad_img3_14_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_14_address0,
        pad_img3_14_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_14_ce0,
        pad_img3_14_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_14_we0,
        pad_img3_14_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_14_d0,
        pad_img3_15_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_15_address0,
        pad_img3_15_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_15_ce0,
        pad_img3_15_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_15_we0,
        pad_img3_15_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_15_d0,
        pad_img3_16_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_16_address0,
        pad_img3_16_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_16_ce0,
        pad_img3_16_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_16_we0,
        pad_img3_16_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_16_d0,
        pad_img3_17_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_17_address0,
        pad_img3_17_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_17_ce0,
        pad_img3_17_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_17_we0,
        pad_img3_17_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_17_d0,
        pad_img3_18_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_18_address0,
        pad_img3_18_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_18_ce0,
        pad_img3_18_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_18_we0,
        pad_img3_18_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_18_d0,
        pad_img3_19_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_19_address0,
        pad_img3_19_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_19_ce0,
        pad_img3_19_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_19_we0,
        pad_img3_19_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_19_d0,
        pad_img3_20_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_20_address0,
        pad_img3_20_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_20_ce0,
        pad_img3_20_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_20_we0,
        pad_img3_20_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_20_d0,
        pad_img3_21_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_21_address0,
        pad_img3_21_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_21_ce0,
        pad_img3_21_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_21_we0,
        pad_img3_21_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_21_d0,
        pad_img3_22_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_22_address0,
        pad_img3_22_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_22_ce0,
        pad_img3_22_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_22_we0,
        pad_img3_22_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_22_d0,
        pad_img3_23_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_23_address0,
        pad_img3_23_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_23_ce0,
        pad_img3_23_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_23_we0,
        pad_img3_23_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_23_d0,
        pad_img3_24_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_24_address0,
        pad_img3_24_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_24_ce0,
        pad_img3_24_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_24_we0,
        pad_img3_24_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_24_d0,
        pad_img3_25_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_25_address0,
        pad_img3_25_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_25_ce0,
        pad_img3_25_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_25_we0,
        pad_img3_25_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_25_d0,
        pad_img3_26_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_26_address0,
        pad_img3_26_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_26_ce0,
        pad_img3_26_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_26_we0,
        pad_img3_26_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_26_d0,
        pad_img3_27_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_27_address0,
        pad_img3_27_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_27_ce0,
        pad_img3_27_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_27_we0,
        pad_img3_27_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_27_d0,
        pad_img3_28_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_28_address0,
        pad_img3_28_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_28_ce0,
        pad_img3_28_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_28_we0,
        pad_img3_28_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_28_d0,
        pad_img3_29_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_29_address0,
        pad_img3_29_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_29_ce0,
        pad_img3_29_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_29_we0,
        pad_img3_29_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_29_d0,
        pad_img3_30_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_30_address0,
        pad_img3_30_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_30_ce0,
        pad_img3_30_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_30_we0,
        pad_img3_30_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_30_d0,
        pad_img3_31_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_31_address0,
        pad_img3_31_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_31_ce0,
        pad_img3_31_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_31_we0,
        pad_img3_31_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_31_d0,
        pad_img3_32_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_32_address0,
        pad_img3_32_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_32_ce0,
        pad_img3_32_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_32_we0,
        pad_img3_32_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_32_d0,
        pad_img3_33_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_33_address0,
        pad_img3_33_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_33_ce0,
        pad_img3_33_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_33_we0,
        pad_img3_33_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_33_d0,
        pad_img3_34_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_34_address0,
        pad_img3_34_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_34_ce0,
        pad_img3_34_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_34_we0,
        pad_img3_34_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_34_d0,
        pad_img3_35_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_35_address0,
        pad_img3_35_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_35_ce0,
        pad_img3_35_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_35_we0,
        pad_img3_35_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_35_d0,
        pad_img3_36_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_36_address0,
        pad_img3_36_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_36_ce0,
        pad_img3_36_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_36_we0,
        pad_img3_36_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_36_d0,
        pad_img3_37_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_37_address0,
        pad_img3_37_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_37_ce0,
        pad_img3_37_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_37_we0,
        pad_img3_37_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_37_d0,
        pad_img3_38_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_38_address0,
        pad_img3_38_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_38_ce0,
        pad_img3_38_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_38_we0,
        pad_img3_38_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_38_d0,
        pad_img3_39_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_39_address0,
        pad_img3_39_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_39_ce0,
        pad_img3_39_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_39_we0,
        pad_img3_39_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_39_d0,
        pad_img3_40_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_40_address0,
        pad_img3_40_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_40_ce0,
        pad_img3_40_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_40_we0,
        pad_img3_40_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_40_d0,
        pad_img3_41_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_41_address0,
        pad_img3_41_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_41_ce0,
        pad_img3_41_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_41_we0,
        pad_img3_41_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_41_d0,
        pad_img3_42_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_42_address0,
        pad_img3_42_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_42_ce0,
        pad_img3_42_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_42_we0,
        pad_img3_42_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_42_d0,
        pad_img3_43_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_43_address0,
        pad_img3_43_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_43_ce0,
        pad_img3_43_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_43_we0,
        pad_img3_43_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_43_d0,
        pad_img3_44_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_44_address0,
        pad_img3_44_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_44_ce0,
        pad_img3_44_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_44_we0,
        pad_img3_44_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_44_d0,
        pad_img3_45_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_45_address0,
        pad_img3_45_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_45_ce0,
        pad_img3_45_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_45_we0,
        pad_img3_45_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_45_d0,
        pad_img3_46_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_46_address0,
        pad_img3_46_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_46_ce0,
        pad_img3_46_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_46_we0,
        pad_img3_46_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_46_d0,
        pad_img3_47_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_47_address0,
        pad_img3_47_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_47_ce0,
        pad_img3_47_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_47_we0,
        pad_img3_47_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_47_d0,
        pad_img3_48_address0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_48_address0,
        pad_img3_48_ce0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_48_ce0,
        pad_img3_48_we0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_48_we0,
        pad_img3_48_d0 => grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_48_d0);

    grp_dataflow_section_fu_329 : component cnn_dataflow_section
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dataflow_section_fu_329_ap_start,
        ap_done => grp_dataflow_section_fu_329_ap_done,
        ap_idle => grp_dataflow_section_fu_329_ap_idle,
        ap_ready => grp_dataflow_section_fu_329_ap_ready,
        pad_img0_address0 => grp_dataflow_section_fu_329_pad_img0_address0,
        pad_img0_ce0 => grp_dataflow_section_fu_329_pad_img0_ce0,
        pad_img0_q0 => pad_img0_q0,
        pad_img0_address1 => grp_dataflow_section_fu_329_pad_img0_address1,
        pad_img0_ce1 => grp_dataflow_section_fu_329_pad_img0_ce1,
        pad_img0_q1 => pad_img0_q1,
        pad_img1_address0 => grp_dataflow_section_fu_329_pad_img1_address0,
        pad_img1_ce0 => grp_dataflow_section_fu_329_pad_img1_ce0,
        pad_img1_q0 => pad_img1_q0,
        pad_img1_address1 => grp_dataflow_section_fu_329_pad_img1_address1,
        pad_img1_ce1 => grp_dataflow_section_fu_329_pad_img1_ce1,
        pad_img1_q1 => pad_img1_q1,
        pad_img2_address0 => grp_dataflow_section_fu_329_pad_img2_address0,
        pad_img2_ce0 => grp_dataflow_section_fu_329_pad_img2_ce0,
        pad_img2_q0 => pad_img2_q0,
        pad_img2_address1 => grp_dataflow_section_fu_329_pad_img2_address1,
        pad_img2_ce1 => grp_dataflow_section_fu_329_pad_img2_ce1,
        pad_img2_q1 => pad_img2_q1,
        pad_img3_0_0_address0 => grp_dataflow_section_fu_329_pad_img3_0_0_address0,
        pad_img3_0_0_ce0 => grp_dataflow_section_fu_329_pad_img3_0_0_ce0,
        pad_img3_0_0_q0 => pad_img3_q0,
        pad_img3_0_1_address0 => grp_dataflow_section_fu_329_pad_img3_0_1_address0,
        pad_img3_0_1_ce0 => grp_dataflow_section_fu_329_pad_img3_0_1_ce0,
        pad_img3_0_1_q0 => pad_img3_1_q0,
        pad_img3_0_2_address0 => grp_dataflow_section_fu_329_pad_img3_0_2_address0,
        pad_img3_0_2_ce0 => grp_dataflow_section_fu_329_pad_img3_0_2_ce0,
        pad_img3_0_2_q0 => pad_img3_2_q0,
        pad_img3_0_3_address0 => grp_dataflow_section_fu_329_pad_img3_0_3_address0,
        pad_img3_0_3_ce0 => grp_dataflow_section_fu_329_pad_img3_0_3_ce0,
        pad_img3_0_3_q0 => pad_img3_3_q0,
        pad_img3_0_4_address0 => grp_dataflow_section_fu_329_pad_img3_0_4_address0,
        pad_img3_0_4_ce0 => grp_dataflow_section_fu_329_pad_img3_0_4_ce0,
        pad_img3_0_4_q0 => pad_img3_4_q0,
        pad_img3_0_5_address0 => grp_dataflow_section_fu_329_pad_img3_0_5_address0,
        pad_img3_0_5_ce0 => grp_dataflow_section_fu_329_pad_img3_0_5_ce0,
        pad_img3_0_5_q0 => pad_img3_5_q0,
        pad_img3_0_6_address0 => grp_dataflow_section_fu_329_pad_img3_0_6_address0,
        pad_img3_0_6_ce0 => grp_dataflow_section_fu_329_pad_img3_0_6_ce0,
        pad_img3_0_6_q0 => pad_img3_6_q0,
        pad_img3_1_0_address0 => grp_dataflow_section_fu_329_pad_img3_1_0_address0,
        pad_img3_1_0_ce0 => grp_dataflow_section_fu_329_pad_img3_1_0_ce0,
        pad_img3_1_0_q0 => pad_img3_7_q0,
        pad_img3_1_1_address0 => grp_dataflow_section_fu_329_pad_img3_1_1_address0,
        pad_img3_1_1_ce0 => grp_dataflow_section_fu_329_pad_img3_1_1_ce0,
        pad_img3_1_1_q0 => pad_img3_8_q0,
        pad_img3_1_2_address0 => grp_dataflow_section_fu_329_pad_img3_1_2_address0,
        pad_img3_1_2_ce0 => grp_dataflow_section_fu_329_pad_img3_1_2_ce0,
        pad_img3_1_2_q0 => pad_img3_9_q0,
        pad_img3_1_3_address0 => grp_dataflow_section_fu_329_pad_img3_1_3_address0,
        pad_img3_1_3_ce0 => grp_dataflow_section_fu_329_pad_img3_1_3_ce0,
        pad_img3_1_3_q0 => pad_img3_10_q0,
        pad_img3_1_4_address0 => grp_dataflow_section_fu_329_pad_img3_1_4_address0,
        pad_img3_1_4_ce0 => grp_dataflow_section_fu_329_pad_img3_1_4_ce0,
        pad_img3_1_4_q0 => pad_img3_11_q0,
        pad_img3_1_5_address0 => grp_dataflow_section_fu_329_pad_img3_1_5_address0,
        pad_img3_1_5_ce0 => grp_dataflow_section_fu_329_pad_img3_1_5_ce0,
        pad_img3_1_5_q0 => pad_img3_12_q0,
        pad_img3_1_6_address0 => grp_dataflow_section_fu_329_pad_img3_1_6_address0,
        pad_img3_1_6_ce0 => grp_dataflow_section_fu_329_pad_img3_1_6_ce0,
        pad_img3_1_6_q0 => pad_img3_13_q0,
        pad_img3_2_0_address0 => grp_dataflow_section_fu_329_pad_img3_2_0_address0,
        pad_img3_2_0_ce0 => grp_dataflow_section_fu_329_pad_img3_2_0_ce0,
        pad_img3_2_0_q0 => pad_img3_14_q0,
        pad_img3_2_1_address0 => grp_dataflow_section_fu_329_pad_img3_2_1_address0,
        pad_img3_2_1_ce0 => grp_dataflow_section_fu_329_pad_img3_2_1_ce0,
        pad_img3_2_1_q0 => pad_img3_15_q0,
        pad_img3_2_2_address0 => grp_dataflow_section_fu_329_pad_img3_2_2_address0,
        pad_img3_2_2_ce0 => grp_dataflow_section_fu_329_pad_img3_2_2_ce0,
        pad_img3_2_2_q0 => pad_img3_16_q0,
        pad_img3_2_3_address0 => grp_dataflow_section_fu_329_pad_img3_2_3_address0,
        pad_img3_2_3_ce0 => grp_dataflow_section_fu_329_pad_img3_2_3_ce0,
        pad_img3_2_3_q0 => pad_img3_17_q0,
        pad_img3_2_4_address0 => grp_dataflow_section_fu_329_pad_img3_2_4_address0,
        pad_img3_2_4_ce0 => grp_dataflow_section_fu_329_pad_img3_2_4_ce0,
        pad_img3_2_4_q0 => pad_img3_18_q0,
        pad_img3_2_5_address0 => grp_dataflow_section_fu_329_pad_img3_2_5_address0,
        pad_img3_2_5_ce0 => grp_dataflow_section_fu_329_pad_img3_2_5_ce0,
        pad_img3_2_5_q0 => pad_img3_19_q0,
        pad_img3_2_6_address0 => grp_dataflow_section_fu_329_pad_img3_2_6_address0,
        pad_img3_2_6_ce0 => grp_dataflow_section_fu_329_pad_img3_2_6_ce0,
        pad_img3_2_6_q0 => pad_img3_20_q0,
        pad_img3_3_0_address0 => grp_dataflow_section_fu_329_pad_img3_3_0_address0,
        pad_img3_3_0_ce0 => grp_dataflow_section_fu_329_pad_img3_3_0_ce0,
        pad_img3_3_0_q0 => pad_img3_21_q0,
        pad_img3_3_1_address0 => grp_dataflow_section_fu_329_pad_img3_3_1_address0,
        pad_img3_3_1_ce0 => grp_dataflow_section_fu_329_pad_img3_3_1_ce0,
        pad_img3_3_1_q0 => pad_img3_22_q0,
        pad_img3_3_2_address0 => grp_dataflow_section_fu_329_pad_img3_3_2_address0,
        pad_img3_3_2_ce0 => grp_dataflow_section_fu_329_pad_img3_3_2_ce0,
        pad_img3_3_2_q0 => pad_img3_23_q0,
        pad_img3_3_3_address0 => grp_dataflow_section_fu_329_pad_img3_3_3_address0,
        pad_img3_3_3_ce0 => grp_dataflow_section_fu_329_pad_img3_3_3_ce0,
        pad_img3_3_3_q0 => pad_img3_24_q0,
        pad_img3_3_4_address0 => grp_dataflow_section_fu_329_pad_img3_3_4_address0,
        pad_img3_3_4_ce0 => grp_dataflow_section_fu_329_pad_img3_3_4_ce0,
        pad_img3_3_4_q0 => pad_img3_25_q0,
        pad_img3_3_5_address0 => grp_dataflow_section_fu_329_pad_img3_3_5_address0,
        pad_img3_3_5_ce0 => grp_dataflow_section_fu_329_pad_img3_3_5_ce0,
        pad_img3_3_5_q0 => pad_img3_26_q0,
        pad_img3_3_6_address0 => grp_dataflow_section_fu_329_pad_img3_3_6_address0,
        pad_img3_3_6_ce0 => grp_dataflow_section_fu_329_pad_img3_3_6_ce0,
        pad_img3_3_6_q0 => pad_img3_27_q0,
        pad_img3_4_0_address0 => grp_dataflow_section_fu_329_pad_img3_4_0_address0,
        pad_img3_4_0_ce0 => grp_dataflow_section_fu_329_pad_img3_4_0_ce0,
        pad_img3_4_0_q0 => pad_img3_28_q0,
        pad_img3_4_1_address0 => grp_dataflow_section_fu_329_pad_img3_4_1_address0,
        pad_img3_4_1_ce0 => grp_dataflow_section_fu_329_pad_img3_4_1_ce0,
        pad_img3_4_1_q0 => pad_img3_29_q0,
        pad_img3_4_2_address0 => grp_dataflow_section_fu_329_pad_img3_4_2_address0,
        pad_img3_4_2_ce0 => grp_dataflow_section_fu_329_pad_img3_4_2_ce0,
        pad_img3_4_2_q0 => pad_img3_30_q0,
        pad_img3_4_3_address0 => grp_dataflow_section_fu_329_pad_img3_4_3_address0,
        pad_img3_4_3_ce0 => grp_dataflow_section_fu_329_pad_img3_4_3_ce0,
        pad_img3_4_3_q0 => pad_img3_31_q0,
        pad_img3_4_4_address0 => grp_dataflow_section_fu_329_pad_img3_4_4_address0,
        pad_img3_4_4_ce0 => grp_dataflow_section_fu_329_pad_img3_4_4_ce0,
        pad_img3_4_4_q0 => pad_img3_32_q0,
        pad_img3_4_5_address0 => grp_dataflow_section_fu_329_pad_img3_4_5_address0,
        pad_img3_4_5_ce0 => grp_dataflow_section_fu_329_pad_img3_4_5_ce0,
        pad_img3_4_5_q0 => pad_img3_33_q0,
        pad_img3_4_6_address0 => grp_dataflow_section_fu_329_pad_img3_4_6_address0,
        pad_img3_4_6_ce0 => grp_dataflow_section_fu_329_pad_img3_4_6_ce0,
        pad_img3_4_6_q0 => pad_img3_34_q0,
        pad_img3_5_0_address0 => grp_dataflow_section_fu_329_pad_img3_5_0_address0,
        pad_img3_5_0_ce0 => grp_dataflow_section_fu_329_pad_img3_5_0_ce0,
        pad_img3_5_0_q0 => pad_img3_35_q0,
        pad_img3_5_1_address0 => grp_dataflow_section_fu_329_pad_img3_5_1_address0,
        pad_img3_5_1_ce0 => grp_dataflow_section_fu_329_pad_img3_5_1_ce0,
        pad_img3_5_1_q0 => pad_img3_36_q0,
        pad_img3_5_2_address0 => grp_dataflow_section_fu_329_pad_img3_5_2_address0,
        pad_img3_5_2_ce0 => grp_dataflow_section_fu_329_pad_img3_5_2_ce0,
        pad_img3_5_2_q0 => pad_img3_37_q0,
        pad_img3_5_3_address0 => grp_dataflow_section_fu_329_pad_img3_5_3_address0,
        pad_img3_5_3_ce0 => grp_dataflow_section_fu_329_pad_img3_5_3_ce0,
        pad_img3_5_3_q0 => pad_img3_38_q0,
        pad_img3_5_4_address0 => grp_dataflow_section_fu_329_pad_img3_5_4_address0,
        pad_img3_5_4_ce0 => grp_dataflow_section_fu_329_pad_img3_5_4_ce0,
        pad_img3_5_4_q0 => pad_img3_39_q0,
        pad_img3_5_5_address0 => grp_dataflow_section_fu_329_pad_img3_5_5_address0,
        pad_img3_5_5_ce0 => grp_dataflow_section_fu_329_pad_img3_5_5_ce0,
        pad_img3_5_5_q0 => pad_img3_40_q0,
        pad_img3_5_6_address0 => grp_dataflow_section_fu_329_pad_img3_5_6_address0,
        pad_img3_5_6_ce0 => grp_dataflow_section_fu_329_pad_img3_5_6_ce0,
        pad_img3_5_6_q0 => pad_img3_41_q0,
        pad_img3_6_0_address0 => grp_dataflow_section_fu_329_pad_img3_6_0_address0,
        pad_img3_6_0_ce0 => grp_dataflow_section_fu_329_pad_img3_6_0_ce0,
        pad_img3_6_0_q0 => pad_img3_42_q0,
        pad_img3_6_1_address0 => grp_dataflow_section_fu_329_pad_img3_6_1_address0,
        pad_img3_6_1_ce0 => grp_dataflow_section_fu_329_pad_img3_6_1_ce0,
        pad_img3_6_1_q0 => pad_img3_43_q0,
        pad_img3_6_2_address0 => grp_dataflow_section_fu_329_pad_img3_6_2_address0,
        pad_img3_6_2_ce0 => grp_dataflow_section_fu_329_pad_img3_6_2_ce0,
        pad_img3_6_2_q0 => pad_img3_44_q0,
        pad_img3_6_3_address0 => grp_dataflow_section_fu_329_pad_img3_6_3_address0,
        pad_img3_6_3_ce0 => grp_dataflow_section_fu_329_pad_img3_6_3_ce0,
        pad_img3_6_3_q0 => pad_img3_45_q0,
        pad_img3_6_4_address0 => grp_dataflow_section_fu_329_pad_img3_6_4_address0,
        pad_img3_6_4_ce0 => grp_dataflow_section_fu_329_pad_img3_6_4_ce0,
        pad_img3_6_4_q0 => pad_img3_46_q0,
        pad_img3_6_5_address0 => grp_dataflow_section_fu_329_pad_img3_6_5_address0,
        pad_img3_6_5_ce0 => grp_dataflow_section_fu_329_pad_img3_6_5_ce0,
        pad_img3_6_5_q0 => pad_img3_47_q0,
        pad_img3_6_6_address0 => grp_dataflow_section_fu_329_pad_img3_6_6_address0,
        pad_img3_6_6_ce0 => grp_dataflow_section_fu_329_pad_img3_6_6_ce0,
        pad_img3_6_6_q0 => pad_img3_48_q0,
        prediction_address0 => grp_dataflow_section_fu_329_prediction_address0,
        prediction_ce0 => grp_dataflow_section_fu_329_prediction_ce0,
        prediction_we0 => grp_dataflow_section_fu_329_prediction_we0,
        prediction_d0 => grp_dataflow_section_fu_329_prediction_d0,
        prediction_address1 => grp_dataflow_section_fu_329_prediction_address1,
        prediction_ce1 => grp_dataflow_section_fu_329_prediction_ce1,
        prediction_q1 => prediction_q1,
        grp_fu_409_p_din0 => grp_dataflow_section_fu_329_grp_fu_409_p_din0,
        grp_fu_409_p_din1 => grp_dataflow_section_fu_329_grp_fu_409_p_din1,
        grp_fu_409_p_dout0 => grp_fu_409_p2,
        grp_fu_409_p_ce => grp_dataflow_section_fu_329_grp_fu_409_p_ce);

    fdiv_32ns_32ns_32_16_no_dsp_1_U519 : component cnn_fdiv_32ns_32ns_32_16_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_409_p0,
        din1 => grp_fu_409_p1,
        ce => grp_fu_409_ce,
        dout => grp_fu_409_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_cnn_Pipeline_1_fu_260_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cnn_Pipeline_1_fu_260_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_cnn_Pipeline_1_fu_260_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cnn_Pipeline_1_fu_260_ap_ready = ap_const_logic_1)) then 
                    grp_cnn_Pipeline_1_fu_260_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_ready = ap_const_logic_1)) then 
                    grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_ready = ap_const_logic_1)) then 
                    grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dataflow_section_fu_329_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dataflow_section_fu_329_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_dataflow_section_fu_329_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dataflow_section_fu_329_ap_ready = ap_const_logic_1)) then 
                    grp_dataflow_section_fu_329_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_cnn_Pipeline_1_fu_260_ap_done, grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_done, grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_done, grp_dataflow_section_fu_329_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_cnn_Pipeline_1_fu_260_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_dataflow_section_fu_329_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_cnn_Pipeline_1_fu_260_ap_done)
    begin
        if ((grp_cnn_Pipeline_1_fu_260_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_done)
    begin
        if ((grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_done)
    begin
        if ((grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_dataflow_section_fu_329_ap_done)
    begin
        if ((grp_dataflow_section_fu_329_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_dataflow_section_fu_329_ap_done, ap_CS_fsm_state8)
    begin
        if (((grp_dataflow_section_fu_329_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_dataflow_section_fu_329_ap_done, ap_CS_fsm_state8)
    begin
        if (((grp_dataflow_section_fu_329_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_cnn_Pipeline_1_fu_260_ap_start <= grp_cnn_Pipeline_1_fu_260_ap_start_reg;
    grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_start <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_ap_start_reg;
    grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_start <= grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_ap_start_reg;
    grp_dataflow_section_fu_329_ap_start <= grp_dataflow_section_fu_329_ap_start_reg;

    grp_fu_409_ce_assign_proc : process(grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_grp_fu_409_p_ce, grp_dataflow_section_fu_329_grp_fu_409_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_409_ce <= grp_dataflow_section_fu_329_grp_fu_409_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_409_ce <= grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_grp_fu_409_p_ce;
        else 
            grp_fu_409_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_409_p0_assign_proc : process(grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_grp_fu_409_p_din0, grp_dataflow_section_fu_329_grp_fu_409_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_409_p0 <= grp_dataflow_section_fu_329_grp_fu_409_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_409_p0 <= grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_grp_fu_409_p_din0;
        else 
            grp_fu_409_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_409_p1_assign_proc : process(grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_grp_fu_409_p_din1, grp_dataflow_section_fu_329_grp_fu_409_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_409_p1 <= grp_dataflow_section_fu_329_grp_fu_409_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_409_p1 <= grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_grp_fu_409_p_din1;
        else 
            grp_fu_409_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    img_in_address0 <= grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_img_in_address0;
    img_in_ce0 <= grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_img_in_ce0;

    pad_img0_address0_assign_proc : process(grp_cnn_Pipeline_1_fu_260_pad_img0_address0, grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_address0, grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img0_address0, grp_dataflow_section_fu_329_pad_img0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img0_address0 <= grp_dataflow_section_fu_329_pad_img0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img0_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pad_img0_address0 <= grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pad_img0_address0 <= grp_cnn_Pipeline_1_fu_260_pad_img0_address0;
        else 
            pad_img0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    pad_img0_ce0_assign_proc : process(grp_cnn_Pipeline_1_fu_260_pad_img0_ce0, grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_ce0, grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img0_ce0, grp_dataflow_section_fu_329_pad_img0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img0_ce0 <= grp_dataflow_section_fu_329_pad_img0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img0_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pad_img0_ce0 <= grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pad_img0_ce0 <= grp_cnn_Pipeline_1_fu_260_pad_img0_ce0;
        else 
            pad_img0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img0_ce1_assign_proc : process(grp_dataflow_section_fu_329_pad_img0_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img0_ce1 <= grp_dataflow_section_fu_329_pad_img0_ce1;
        else 
            pad_img0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img0_d0_assign_proc : process(grp_cnn_Pipeline_1_fu_260_pad_img0_d0, grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pad_img0_d0 <= grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pad_img0_d0 <= grp_cnn_Pipeline_1_fu_260_pad_img0_d0;
        else 
            pad_img0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pad_img0_we0_assign_proc : process(grp_cnn_Pipeline_1_fu_260_pad_img0_we0, grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pad_img0_we0 <= grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266_pad_img0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pad_img0_we0 <= grp_cnn_Pipeline_1_fu_260_pad_img0_we0;
        else 
            pad_img0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img1_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img1_address0, grp_dataflow_section_fu_329_pad_img1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img1_address0 <= grp_dataflow_section_fu_329_pad_img1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img1_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img1_address0;
        else 
            pad_img1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    pad_img1_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img1_ce0, grp_dataflow_section_fu_329_pad_img1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img1_ce0 <= grp_dataflow_section_fu_329_pad_img1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img1_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img1_ce0;
        else 
            pad_img1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img1_ce1_assign_proc : process(grp_dataflow_section_fu_329_pad_img1_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img1_ce1 <= grp_dataflow_section_fu_329_pad_img1_ce1;
        else 
            pad_img1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img1_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img1_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img1_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img1_we0;
        else 
            pad_img1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img2_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img2_address0, grp_dataflow_section_fu_329_pad_img2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img2_address0 <= grp_dataflow_section_fu_329_pad_img2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img2_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img2_address0;
        else 
            pad_img2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    pad_img2_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img2_ce0, grp_dataflow_section_fu_329_pad_img2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img2_ce0 <= grp_dataflow_section_fu_329_pad_img2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img2_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img2_ce0;
        else 
            pad_img2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img2_ce1_assign_proc : process(grp_dataflow_section_fu_329_pad_img2_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img2_ce1 <= grp_dataflow_section_fu_329_pad_img2_ce1;
        else 
            pad_img2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img2_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img2_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img2_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img2_we0;
        else 
            pad_img2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_10_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_10_address0, grp_dataflow_section_fu_329_pad_img3_1_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_10_address0 <= grp_dataflow_section_fu_329_pad_img3_1_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_10_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_10_address0;
        else 
            pad_img3_10_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_10_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_10_ce0, grp_dataflow_section_fu_329_pad_img3_1_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_10_ce0 <= grp_dataflow_section_fu_329_pad_img3_1_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_10_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_10_ce0;
        else 
            pad_img3_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_10_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_10_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_10_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_10_we0;
        else 
            pad_img3_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_11_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_11_address0, grp_dataflow_section_fu_329_pad_img3_1_4_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_11_address0 <= grp_dataflow_section_fu_329_pad_img3_1_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_11_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_11_address0;
        else 
            pad_img3_11_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_11_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_11_ce0, grp_dataflow_section_fu_329_pad_img3_1_4_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_11_ce0 <= grp_dataflow_section_fu_329_pad_img3_1_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_11_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_11_ce0;
        else 
            pad_img3_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_11_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_11_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_11_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_11_we0;
        else 
            pad_img3_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_12_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_12_address0, grp_dataflow_section_fu_329_pad_img3_1_5_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_12_address0 <= grp_dataflow_section_fu_329_pad_img3_1_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_12_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_12_address0;
        else 
            pad_img3_12_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_12_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_12_ce0, grp_dataflow_section_fu_329_pad_img3_1_5_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_12_ce0 <= grp_dataflow_section_fu_329_pad_img3_1_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_12_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_12_ce0;
        else 
            pad_img3_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_12_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_12_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_12_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_12_we0;
        else 
            pad_img3_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_13_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_13_address0, grp_dataflow_section_fu_329_pad_img3_1_6_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_13_address0 <= grp_dataflow_section_fu_329_pad_img3_1_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_13_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_13_address0;
        else 
            pad_img3_13_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_13_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_13_ce0, grp_dataflow_section_fu_329_pad_img3_1_6_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_13_ce0 <= grp_dataflow_section_fu_329_pad_img3_1_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_13_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_13_ce0;
        else 
            pad_img3_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_13_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_13_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_13_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_13_we0;
        else 
            pad_img3_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_14_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_14_address0, grp_dataflow_section_fu_329_pad_img3_2_0_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_14_address0 <= grp_dataflow_section_fu_329_pad_img3_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_14_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_14_address0;
        else 
            pad_img3_14_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_14_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_14_ce0, grp_dataflow_section_fu_329_pad_img3_2_0_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_14_ce0 <= grp_dataflow_section_fu_329_pad_img3_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_14_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_14_ce0;
        else 
            pad_img3_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_14_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_14_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_14_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_14_we0;
        else 
            pad_img3_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_15_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_15_address0, grp_dataflow_section_fu_329_pad_img3_2_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_15_address0 <= grp_dataflow_section_fu_329_pad_img3_2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_15_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_15_address0;
        else 
            pad_img3_15_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_15_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_15_ce0, grp_dataflow_section_fu_329_pad_img3_2_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_15_ce0 <= grp_dataflow_section_fu_329_pad_img3_2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_15_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_15_ce0;
        else 
            pad_img3_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_15_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_15_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_15_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_15_we0;
        else 
            pad_img3_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_16_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_16_address0, grp_dataflow_section_fu_329_pad_img3_2_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_16_address0 <= grp_dataflow_section_fu_329_pad_img3_2_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_16_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_16_address0;
        else 
            pad_img3_16_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_16_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_16_ce0, grp_dataflow_section_fu_329_pad_img3_2_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_16_ce0 <= grp_dataflow_section_fu_329_pad_img3_2_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_16_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_16_ce0;
        else 
            pad_img3_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_16_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_16_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_16_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_16_we0;
        else 
            pad_img3_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_17_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_17_address0, grp_dataflow_section_fu_329_pad_img3_2_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_17_address0 <= grp_dataflow_section_fu_329_pad_img3_2_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_17_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_17_address0;
        else 
            pad_img3_17_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_17_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_17_ce0, grp_dataflow_section_fu_329_pad_img3_2_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_17_ce0 <= grp_dataflow_section_fu_329_pad_img3_2_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_17_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_17_ce0;
        else 
            pad_img3_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_17_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_17_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_17_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_17_we0;
        else 
            pad_img3_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_18_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_18_address0, grp_dataflow_section_fu_329_pad_img3_2_4_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_18_address0 <= grp_dataflow_section_fu_329_pad_img3_2_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_18_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_18_address0;
        else 
            pad_img3_18_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_18_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_18_ce0, grp_dataflow_section_fu_329_pad_img3_2_4_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_18_ce0 <= grp_dataflow_section_fu_329_pad_img3_2_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_18_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_18_ce0;
        else 
            pad_img3_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_18_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_18_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_18_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_18_we0;
        else 
            pad_img3_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_19_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_19_address0, grp_dataflow_section_fu_329_pad_img3_2_5_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_19_address0 <= grp_dataflow_section_fu_329_pad_img3_2_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_19_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_19_address0;
        else 
            pad_img3_19_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_19_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_19_ce0, grp_dataflow_section_fu_329_pad_img3_2_5_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_19_ce0 <= grp_dataflow_section_fu_329_pad_img3_2_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_19_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_19_ce0;
        else 
            pad_img3_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_19_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_19_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_19_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_19_we0;
        else 
            pad_img3_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_1_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_1_address0, grp_dataflow_section_fu_329_pad_img3_0_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_1_address0 <= grp_dataflow_section_fu_329_pad_img3_0_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_1_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_1_address0;
        else 
            pad_img3_1_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_1_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_1_ce0, grp_dataflow_section_fu_329_pad_img3_0_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_1_ce0 <= grp_dataflow_section_fu_329_pad_img3_0_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_1_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_1_ce0;
        else 
            pad_img3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_1_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_1_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_1_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_1_we0;
        else 
            pad_img3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_20_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_20_address0, grp_dataflow_section_fu_329_pad_img3_2_6_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_20_address0 <= grp_dataflow_section_fu_329_pad_img3_2_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_20_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_20_address0;
        else 
            pad_img3_20_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_20_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_20_ce0, grp_dataflow_section_fu_329_pad_img3_2_6_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_20_ce0 <= grp_dataflow_section_fu_329_pad_img3_2_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_20_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_20_ce0;
        else 
            pad_img3_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_20_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_20_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_20_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_20_we0;
        else 
            pad_img3_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_21_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_21_address0, grp_dataflow_section_fu_329_pad_img3_3_0_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_21_address0 <= grp_dataflow_section_fu_329_pad_img3_3_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_21_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_21_address0;
        else 
            pad_img3_21_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_21_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_21_ce0, grp_dataflow_section_fu_329_pad_img3_3_0_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_21_ce0 <= grp_dataflow_section_fu_329_pad_img3_3_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_21_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_21_ce0;
        else 
            pad_img3_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_21_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_21_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_21_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_21_we0;
        else 
            pad_img3_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_22_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_22_address0, grp_dataflow_section_fu_329_pad_img3_3_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_22_address0 <= grp_dataflow_section_fu_329_pad_img3_3_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_22_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_22_address0;
        else 
            pad_img3_22_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_22_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_22_ce0, grp_dataflow_section_fu_329_pad_img3_3_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_22_ce0 <= grp_dataflow_section_fu_329_pad_img3_3_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_22_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_22_ce0;
        else 
            pad_img3_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_22_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_22_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_22_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_22_we0;
        else 
            pad_img3_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_23_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_23_address0, grp_dataflow_section_fu_329_pad_img3_3_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_23_address0 <= grp_dataflow_section_fu_329_pad_img3_3_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_23_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_23_address0;
        else 
            pad_img3_23_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_23_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_23_ce0, grp_dataflow_section_fu_329_pad_img3_3_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_23_ce0 <= grp_dataflow_section_fu_329_pad_img3_3_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_23_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_23_ce0;
        else 
            pad_img3_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_23_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_23_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_23_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_23_we0;
        else 
            pad_img3_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_24_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_24_address0, grp_dataflow_section_fu_329_pad_img3_3_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_24_address0 <= grp_dataflow_section_fu_329_pad_img3_3_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_24_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_24_address0;
        else 
            pad_img3_24_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_24_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_24_ce0, grp_dataflow_section_fu_329_pad_img3_3_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_24_ce0 <= grp_dataflow_section_fu_329_pad_img3_3_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_24_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_24_ce0;
        else 
            pad_img3_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_24_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_24_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_24_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_24_we0;
        else 
            pad_img3_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_25_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_25_address0, grp_dataflow_section_fu_329_pad_img3_3_4_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_25_address0 <= grp_dataflow_section_fu_329_pad_img3_3_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_25_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_25_address0;
        else 
            pad_img3_25_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_25_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_25_ce0, grp_dataflow_section_fu_329_pad_img3_3_4_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_25_ce0 <= grp_dataflow_section_fu_329_pad_img3_3_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_25_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_25_ce0;
        else 
            pad_img3_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_25_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_25_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_25_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_25_we0;
        else 
            pad_img3_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_26_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_26_address0, grp_dataflow_section_fu_329_pad_img3_3_5_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_26_address0 <= grp_dataflow_section_fu_329_pad_img3_3_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_26_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_26_address0;
        else 
            pad_img3_26_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_26_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_26_ce0, grp_dataflow_section_fu_329_pad_img3_3_5_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_26_ce0 <= grp_dataflow_section_fu_329_pad_img3_3_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_26_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_26_ce0;
        else 
            pad_img3_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_26_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_26_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_26_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_26_we0;
        else 
            pad_img3_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_27_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_27_address0, grp_dataflow_section_fu_329_pad_img3_3_6_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_27_address0 <= grp_dataflow_section_fu_329_pad_img3_3_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_27_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_27_address0;
        else 
            pad_img3_27_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_27_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_27_ce0, grp_dataflow_section_fu_329_pad_img3_3_6_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_27_ce0 <= grp_dataflow_section_fu_329_pad_img3_3_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_27_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_27_ce0;
        else 
            pad_img3_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_27_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_27_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_27_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_27_we0;
        else 
            pad_img3_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_28_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_28_address0, grp_dataflow_section_fu_329_pad_img3_4_0_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_28_address0 <= grp_dataflow_section_fu_329_pad_img3_4_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_28_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_28_address0;
        else 
            pad_img3_28_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_28_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_28_ce0, grp_dataflow_section_fu_329_pad_img3_4_0_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_28_ce0 <= grp_dataflow_section_fu_329_pad_img3_4_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_28_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_28_ce0;
        else 
            pad_img3_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_28_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_28_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_28_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_28_we0;
        else 
            pad_img3_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_29_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_29_address0, grp_dataflow_section_fu_329_pad_img3_4_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_29_address0 <= grp_dataflow_section_fu_329_pad_img3_4_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_29_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_29_address0;
        else 
            pad_img3_29_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_29_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_29_ce0, grp_dataflow_section_fu_329_pad_img3_4_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_29_ce0 <= grp_dataflow_section_fu_329_pad_img3_4_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_29_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_29_ce0;
        else 
            pad_img3_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_29_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_29_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_29_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_29_we0;
        else 
            pad_img3_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_2_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_2_address0, grp_dataflow_section_fu_329_pad_img3_0_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_2_address0 <= grp_dataflow_section_fu_329_pad_img3_0_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_2_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_2_address0;
        else 
            pad_img3_2_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_2_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_2_ce0, grp_dataflow_section_fu_329_pad_img3_0_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_2_ce0 <= grp_dataflow_section_fu_329_pad_img3_0_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_2_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_2_ce0;
        else 
            pad_img3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_2_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_2_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_2_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_2_we0;
        else 
            pad_img3_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_30_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_30_address0, grp_dataflow_section_fu_329_pad_img3_4_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_30_address0 <= grp_dataflow_section_fu_329_pad_img3_4_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_30_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_30_address0;
        else 
            pad_img3_30_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_30_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_30_ce0, grp_dataflow_section_fu_329_pad_img3_4_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_30_ce0 <= grp_dataflow_section_fu_329_pad_img3_4_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_30_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_30_ce0;
        else 
            pad_img3_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_30_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_30_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_30_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_30_we0;
        else 
            pad_img3_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_31_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_31_address0, grp_dataflow_section_fu_329_pad_img3_4_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_31_address0 <= grp_dataflow_section_fu_329_pad_img3_4_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_31_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_31_address0;
        else 
            pad_img3_31_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_31_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_31_ce0, grp_dataflow_section_fu_329_pad_img3_4_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_31_ce0 <= grp_dataflow_section_fu_329_pad_img3_4_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_31_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_31_ce0;
        else 
            pad_img3_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_31_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_31_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_31_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_31_we0;
        else 
            pad_img3_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_32_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_32_address0, grp_dataflow_section_fu_329_pad_img3_4_4_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_32_address0 <= grp_dataflow_section_fu_329_pad_img3_4_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_32_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_32_address0;
        else 
            pad_img3_32_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_32_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_32_ce0, grp_dataflow_section_fu_329_pad_img3_4_4_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_32_ce0 <= grp_dataflow_section_fu_329_pad_img3_4_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_32_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_32_ce0;
        else 
            pad_img3_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_32_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_32_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_32_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_32_we0;
        else 
            pad_img3_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_33_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_33_address0, grp_dataflow_section_fu_329_pad_img3_4_5_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_33_address0 <= grp_dataflow_section_fu_329_pad_img3_4_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_33_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_33_address0;
        else 
            pad_img3_33_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_33_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_33_ce0, grp_dataflow_section_fu_329_pad_img3_4_5_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_33_ce0 <= grp_dataflow_section_fu_329_pad_img3_4_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_33_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_33_ce0;
        else 
            pad_img3_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_33_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_33_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_33_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_33_we0;
        else 
            pad_img3_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_34_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_34_address0, grp_dataflow_section_fu_329_pad_img3_4_6_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_34_address0 <= grp_dataflow_section_fu_329_pad_img3_4_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_34_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_34_address0;
        else 
            pad_img3_34_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_34_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_34_ce0, grp_dataflow_section_fu_329_pad_img3_4_6_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_34_ce0 <= grp_dataflow_section_fu_329_pad_img3_4_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_34_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_34_ce0;
        else 
            pad_img3_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_34_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_34_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_34_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_34_we0;
        else 
            pad_img3_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_35_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_35_address0, grp_dataflow_section_fu_329_pad_img3_5_0_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_35_address0 <= grp_dataflow_section_fu_329_pad_img3_5_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_35_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_35_address0;
        else 
            pad_img3_35_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_35_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_35_ce0, grp_dataflow_section_fu_329_pad_img3_5_0_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_35_ce0 <= grp_dataflow_section_fu_329_pad_img3_5_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_35_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_35_ce0;
        else 
            pad_img3_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_35_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_35_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_35_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_35_we0;
        else 
            pad_img3_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_36_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_36_address0, grp_dataflow_section_fu_329_pad_img3_5_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_36_address0 <= grp_dataflow_section_fu_329_pad_img3_5_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_36_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_36_address0;
        else 
            pad_img3_36_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_36_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_36_ce0, grp_dataflow_section_fu_329_pad_img3_5_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_36_ce0 <= grp_dataflow_section_fu_329_pad_img3_5_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_36_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_36_ce0;
        else 
            pad_img3_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_36_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_36_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_36_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_36_we0;
        else 
            pad_img3_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_37_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_37_address0, grp_dataflow_section_fu_329_pad_img3_5_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_37_address0 <= grp_dataflow_section_fu_329_pad_img3_5_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_37_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_37_address0;
        else 
            pad_img3_37_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_37_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_37_ce0, grp_dataflow_section_fu_329_pad_img3_5_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_37_ce0 <= grp_dataflow_section_fu_329_pad_img3_5_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_37_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_37_ce0;
        else 
            pad_img3_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_37_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_37_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_37_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_37_we0;
        else 
            pad_img3_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_38_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_38_address0, grp_dataflow_section_fu_329_pad_img3_5_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_38_address0 <= grp_dataflow_section_fu_329_pad_img3_5_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_38_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_38_address0;
        else 
            pad_img3_38_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_38_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_38_ce0, grp_dataflow_section_fu_329_pad_img3_5_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_38_ce0 <= grp_dataflow_section_fu_329_pad_img3_5_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_38_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_38_ce0;
        else 
            pad_img3_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_38_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_38_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_38_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_38_we0;
        else 
            pad_img3_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_39_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_39_address0, grp_dataflow_section_fu_329_pad_img3_5_4_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_39_address0 <= grp_dataflow_section_fu_329_pad_img3_5_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_39_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_39_address0;
        else 
            pad_img3_39_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_39_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_39_ce0, grp_dataflow_section_fu_329_pad_img3_5_4_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_39_ce0 <= grp_dataflow_section_fu_329_pad_img3_5_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_39_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_39_ce0;
        else 
            pad_img3_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_39_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_39_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_39_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_39_we0;
        else 
            pad_img3_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_3_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_3_address0, grp_dataflow_section_fu_329_pad_img3_0_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_3_address0 <= grp_dataflow_section_fu_329_pad_img3_0_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_3_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_3_address0;
        else 
            pad_img3_3_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_3_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_3_ce0, grp_dataflow_section_fu_329_pad_img3_0_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_3_ce0 <= grp_dataflow_section_fu_329_pad_img3_0_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_3_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_3_ce0;
        else 
            pad_img3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_3_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_3_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_3_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_3_we0;
        else 
            pad_img3_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_40_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_40_address0, grp_dataflow_section_fu_329_pad_img3_5_5_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_40_address0 <= grp_dataflow_section_fu_329_pad_img3_5_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_40_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_40_address0;
        else 
            pad_img3_40_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_40_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_40_ce0, grp_dataflow_section_fu_329_pad_img3_5_5_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_40_ce0 <= grp_dataflow_section_fu_329_pad_img3_5_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_40_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_40_ce0;
        else 
            pad_img3_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_40_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_40_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_40_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_40_we0;
        else 
            pad_img3_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_41_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_41_address0, grp_dataflow_section_fu_329_pad_img3_5_6_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_41_address0 <= grp_dataflow_section_fu_329_pad_img3_5_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_41_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_41_address0;
        else 
            pad_img3_41_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_41_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_41_ce0, grp_dataflow_section_fu_329_pad_img3_5_6_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_41_ce0 <= grp_dataflow_section_fu_329_pad_img3_5_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_41_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_41_ce0;
        else 
            pad_img3_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_41_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_41_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_41_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_41_we0;
        else 
            pad_img3_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_42_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_42_address0, grp_dataflow_section_fu_329_pad_img3_6_0_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_42_address0 <= grp_dataflow_section_fu_329_pad_img3_6_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_42_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_42_address0;
        else 
            pad_img3_42_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_42_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_42_ce0, grp_dataflow_section_fu_329_pad_img3_6_0_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_42_ce0 <= grp_dataflow_section_fu_329_pad_img3_6_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_42_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_42_ce0;
        else 
            pad_img3_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_42_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_42_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_42_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_42_we0;
        else 
            pad_img3_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_43_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_43_address0, grp_dataflow_section_fu_329_pad_img3_6_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_43_address0 <= grp_dataflow_section_fu_329_pad_img3_6_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_43_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_43_address0;
        else 
            pad_img3_43_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_43_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_43_ce0, grp_dataflow_section_fu_329_pad_img3_6_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_43_ce0 <= grp_dataflow_section_fu_329_pad_img3_6_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_43_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_43_ce0;
        else 
            pad_img3_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_43_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_43_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_43_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_43_we0;
        else 
            pad_img3_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_44_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_44_address0, grp_dataflow_section_fu_329_pad_img3_6_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_44_address0 <= grp_dataflow_section_fu_329_pad_img3_6_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_44_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_44_address0;
        else 
            pad_img3_44_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_44_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_44_ce0, grp_dataflow_section_fu_329_pad_img3_6_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_44_ce0 <= grp_dataflow_section_fu_329_pad_img3_6_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_44_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_44_ce0;
        else 
            pad_img3_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_44_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_44_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_44_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_44_we0;
        else 
            pad_img3_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_45_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_45_address0, grp_dataflow_section_fu_329_pad_img3_6_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_45_address0 <= grp_dataflow_section_fu_329_pad_img3_6_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_45_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_45_address0;
        else 
            pad_img3_45_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_45_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_45_ce0, grp_dataflow_section_fu_329_pad_img3_6_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_45_ce0 <= grp_dataflow_section_fu_329_pad_img3_6_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_45_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_45_ce0;
        else 
            pad_img3_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_45_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_45_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_45_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_45_we0;
        else 
            pad_img3_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_46_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_46_address0, grp_dataflow_section_fu_329_pad_img3_6_4_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_46_address0 <= grp_dataflow_section_fu_329_pad_img3_6_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_46_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_46_address0;
        else 
            pad_img3_46_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_46_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_46_ce0, grp_dataflow_section_fu_329_pad_img3_6_4_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_46_ce0 <= grp_dataflow_section_fu_329_pad_img3_6_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_46_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_46_ce0;
        else 
            pad_img3_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_46_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_46_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_46_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_46_we0;
        else 
            pad_img3_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_47_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_47_address0, grp_dataflow_section_fu_329_pad_img3_6_5_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_47_address0 <= grp_dataflow_section_fu_329_pad_img3_6_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_47_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_47_address0;
        else 
            pad_img3_47_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_47_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_47_ce0, grp_dataflow_section_fu_329_pad_img3_6_5_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_47_ce0 <= grp_dataflow_section_fu_329_pad_img3_6_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_47_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_47_ce0;
        else 
            pad_img3_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_47_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_47_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_47_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_47_we0;
        else 
            pad_img3_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_48_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_48_address0, grp_dataflow_section_fu_329_pad_img3_6_6_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_48_address0 <= grp_dataflow_section_fu_329_pad_img3_6_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_48_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_48_address0;
        else 
            pad_img3_48_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_48_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_48_ce0, grp_dataflow_section_fu_329_pad_img3_6_6_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_48_ce0 <= grp_dataflow_section_fu_329_pad_img3_6_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_48_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_48_ce0;
        else 
            pad_img3_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_48_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_48_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_48_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_48_we0;
        else 
            pad_img3_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_4_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_4_address0, grp_dataflow_section_fu_329_pad_img3_0_4_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_4_address0 <= grp_dataflow_section_fu_329_pad_img3_0_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_4_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_4_address0;
        else 
            pad_img3_4_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_4_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_4_ce0, grp_dataflow_section_fu_329_pad_img3_0_4_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_4_ce0 <= grp_dataflow_section_fu_329_pad_img3_0_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_4_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_4_ce0;
        else 
            pad_img3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_4_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_4_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_4_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_4_we0;
        else 
            pad_img3_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_5_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_5_address0, grp_dataflow_section_fu_329_pad_img3_0_5_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_5_address0 <= grp_dataflow_section_fu_329_pad_img3_0_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_5_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_5_address0;
        else 
            pad_img3_5_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_5_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_5_ce0, grp_dataflow_section_fu_329_pad_img3_0_5_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_5_ce0 <= grp_dataflow_section_fu_329_pad_img3_0_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_5_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_5_ce0;
        else 
            pad_img3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_5_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_5_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_5_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_5_we0;
        else 
            pad_img3_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_6_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_6_address0, grp_dataflow_section_fu_329_pad_img3_0_6_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_6_address0 <= grp_dataflow_section_fu_329_pad_img3_0_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_6_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_6_address0;
        else 
            pad_img3_6_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_6_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_6_ce0, grp_dataflow_section_fu_329_pad_img3_0_6_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_6_ce0 <= grp_dataflow_section_fu_329_pad_img3_0_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_6_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_6_ce0;
        else 
            pad_img3_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_6_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_6_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_6_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_6_we0;
        else 
            pad_img3_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_7_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_7_address0, grp_dataflow_section_fu_329_pad_img3_1_0_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_7_address0 <= grp_dataflow_section_fu_329_pad_img3_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_7_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_7_address0;
        else 
            pad_img3_7_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_7_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_7_ce0, grp_dataflow_section_fu_329_pad_img3_1_0_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_7_ce0 <= grp_dataflow_section_fu_329_pad_img3_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_7_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_7_ce0;
        else 
            pad_img3_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_7_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_7_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_7_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_7_we0;
        else 
            pad_img3_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_8_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_8_address0, grp_dataflow_section_fu_329_pad_img3_1_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_8_address0 <= grp_dataflow_section_fu_329_pad_img3_1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_8_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_8_address0;
        else 
            pad_img3_8_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_8_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_8_ce0, grp_dataflow_section_fu_329_pad_img3_1_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_8_ce0 <= grp_dataflow_section_fu_329_pad_img3_1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_8_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_8_ce0;
        else 
            pad_img3_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_8_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_8_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_8_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_8_we0;
        else 
            pad_img3_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_9_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_9_address0, grp_dataflow_section_fu_329_pad_img3_1_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_9_address0 <= grp_dataflow_section_fu_329_pad_img3_1_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_9_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_9_address0;
        else 
            pad_img3_9_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_9_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_9_ce0, grp_dataflow_section_fu_329_pad_img3_1_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_9_ce0 <= grp_dataflow_section_fu_329_pad_img3_1_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_9_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_9_ce0;
        else 
            pad_img3_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_9_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_9_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_9_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_9_we0;
        else 
            pad_img3_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_address0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_address0, grp_dataflow_section_fu_329_pad_img3_0_0_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_address0 <= grp_dataflow_section_fu_329_pad_img3_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_address0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_address0;
        else 
            pad_img3_address0 <= "XXXXX";
        end if; 
    end process;


    pad_img3_ce0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_ce0, grp_dataflow_section_fu_329_pad_img3_0_0_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pad_img3_ce0 <= grp_dataflow_section_fu_329_pad_img3_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_ce0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_ce0;
        else 
            pad_img3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_we0_assign_proc : process(grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pad_img3_we0 <= grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273_pad_img3_we0;
        else 
            pad_img3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    prediction_address0 <= grp_dataflow_section_fu_329_prediction_address0;
    prediction_address1 <= grp_dataflow_section_fu_329_prediction_address1;
    prediction_ce0 <= grp_dataflow_section_fu_329_prediction_ce0;
    prediction_ce1 <= grp_dataflow_section_fu_329_prediction_ce1;
    prediction_d0 <= grp_dataflow_section_fu_329_prediction_d0;
    prediction_we0 <= grp_dataflow_section_fu_329_prediction_we0;
end behav;
