<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2020.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z010_1" gui_info="dashboard1=hw_ila_1[xc7z010_1/hw_ila_1/Settings=ILA_SETTINGS_1;xc7z010_1/hw_ila_1/Status=ILA_STATUS_1;xc7z010_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z010_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z010_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;],dashboard2=hw_vios[xc7z010_1/hw_vio_1=VIO_PROBES_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z010_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_2_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_2_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_2_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_2_i/ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/Net2" gui_info="hw_ila_1/hw_vio_1=1"/>
    <Object name="design_1_i/c_counter_binary_0_Q[15:0]" gui_info="Trigger Setup=0"/>
    <Object name="design_1_i/ring_osc_top_0_monitor_count[35:0]" gui_info="hw_ila_1/hw_vio_1=0"/>
    <Object name="design_1_i/ring_osc_top_0_monitor_count_1[35:0]" gui_info=""/>
    <Object name="design_1_i/vio_0_probe_out1" gui_info="hw_ila_1/hw_vio_1=3"/>
    <Object name="design_1_i/vio_0_probe_out1_1" gui_info=""/>
    <Object name="design_1_i/vio_0_probe_out2" gui_info="hw_ila_1/hw_vio_1=2"/>
    <Object name="design_2_i/CE" gui_info="hw_ila_1/hw_vio_1=2"/>
    <Object name="design_2_i/count_enable" gui_info="hw_ila_1/hw_vio_1=0"/>
    <Object name="design_2_i/count_enable_1" gui_info="Trigger Setup=0"/>
    <Object name="design_2_i/monitor_count[35:0]" gui_info="hw_ila_1/hw_vio_1=1"/>
    <Object name="design_2_i/monitor_enable" gui_info="hw_ila_1/hw_vio_1=2"/>
    <Object name="design_2_i/reset" gui_info="hw_ila_1/hw_vio_1=3"/>
    <Object name="design_2_i/ring_osc_top_0_monitor_count[35:0]" gui_info="hw_ila_1/hw_vio_1=0"/>
    <Object name="design_2_i/util_vector_logic_0_Res" gui_info="hw_ila_1/hw_vio_1=1"/>
    <Object name="design_2_i/util_vector_logic_0_Res_1" gui_info="Trigger Setup=0"/>
    <Object name="design_2_i/vio_0_probe_out0" gui_info="hw_ila_1/hw_vio_1=2"/>
    <Object name="design_2_i/vio_0_probe_out1" gui_info="hw_ila_1/hw_vio_1=3"/>
    <Object name="design_2_i/vio_0_probe_out2" gui_info="hw_ila_1/hw_vio_1=4"/>
  </ObjectList>
  <ObjectList object_type="hw_sysmon" gui_info="">
    <Object name="XADC" gui_info="hw_ila_1=[TEMPERATURE=-65281;SCAN_RATE=1000;TRACK_TIME=1;]"/>
  </ObjectList>
  <ObjectList object_type="hw_vio" gui_info="">
    <Object name="hw_vio_1" gui_info="hw_ila_1/hw_vio_1/TablePreference=5	535	Name	0	2147483647	15	285	285	Value	1	2147483647	15	70	70	Activity	2	2147483647	15	44	44	Direction	3	2147483647	15	58	58	VIO	4	2147483647	15	78	78			1	6	1	Name	Value	Activity	Direction	VIO"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/RO_counter_0_count[31]"/>
        <net name="design_1_i/RO_counter_0_count[30]"/>
        <net name="design_1_i/RO_counter_0_count[29]"/>
        <net name="design_1_i/RO_counter_0_count[28]"/>
        <net name="design_1_i/RO_counter_0_count[27]"/>
        <net name="design_1_i/RO_counter_0_count[26]"/>
        <net name="design_1_i/RO_counter_0_count[25]"/>
        <net name="design_1_i/RO_counter_0_count[24]"/>
        <net name="design_1_i/RO_counter_0_count[23]"/>
        <net name="design_1_i/RO_counter_0_count[22]"/>
        <net name="design_1_i/RO_counter_0_count[21]"/>
        <net name="design_1_i/RO_counter_0_count[20]"/>
        <net name="design_1_i/RO_counter_0_count[19]"/>
        <net name="design_1_i/RO_counter_0_count[18]"/>
        <net name="design_1_i/RO_counter_0_count[17]"/>
        <net name="design_1_i/RO_counter_0_count[16]"/>
        <net name="design_1_i/RO_counter_0_count[15]"/>
        <net name="design_1_i/RO_counter_0_count[14]"/>
        <net name="design_1_i/RO_counter_0_count[13]"/>
        <net name="design_1_i/RO_counter_0_count[12]"/>
        <net name="design_1_i/RO_counter_0_count[11]"/>
        <net name="design_1_i/RO_counter_0_count[10]"/>
        <net name="design_1_i/RO_counter_0_count[9]"/>
        <net name="design_1_i/RO_counter_0_count[8]"/>
        <net name="design_1_i/RO_counter_0_count[7]"/>
        <net name="design_1_i/RO_counter_0_count[6]"/>
        <net name="design_1_i/RO_counter_0_count[5]"/>
        <net name="design_1_i/RO_counter_0_count[4]"/>
        <net name="design_1_i/RO_counter_0_count[3]"/>
        <net name="design_1_i/RO_counter_0_count[2]"/>
        <net name="design_1_i/RO_counter_0_count[1]"/>
        <net name="design_1_i/RO_counter_0_count[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/RO_counter_1_count[31]"/>
        <net name="design_1_i/RO_counter_1_count[30]"/>
        <net name="design_1_i/RO_counter_1_count[29]"/>
        <net name="design_1_i/RO_counter_1_count[28]"/>
        <net name="design_1_i/RO_counter_1_count[27]"/>
        <net name="design_1_i/RO_counter_1_count[26]"/>
        <net name="design_1_i/RO_counter_1_count[25]"/>
        <net name="design_1_i/RO_counter_1_count[24]"/>
        <net name="design_1_i/RO_counter_1_count[23]"/>
        <net name="design_1_i/RO_counter_1_count[22]"/>
        <net name="design_1_i/RO_counter_1_count[21]"/>
        <net name="design_1_i/RO_counter_1_count[20]"/>
        <net name="design_1_i/RO_counter_1_count[19]"/>
        <net name="design_1_i/RO_counter_1_count[18]"/>
        <net name="design_1_i/RO_counter_1_count[17]"/>
        <net name="design_1_i/RO_counter_1_count[16]"/>
        <net name="design_1_i/RO_counter_1_count[15]"/>
        <net name="design_1_i/RO_counter_1_count[14]"/>
        <net name="design_1_i/RO_counter_1_count[13]"/>
        <net name="design_1_i/RO_counter_1_count[12]"/>
        <net name="design_1_i/RO_counter_1_count[11]"/>
        <net name="design_1_i/RO_counter_1_count[10]"/>
        <net name="design_1_i/RO_counter_1_count[9]"/>
        <net name="design_1_i/RO_counter_1_count[8]"/>
        <net name="design_1_i/RO_counter_1_count[7]"/>
        <net name="design_1_i/RO_counter_1_count[6]"/>
        <net name="design_1_i/RO_counter_1_count[5]"/>
        <net name="design_1_i/RO_counter_1_count[4]"/>
        <net name="design_1_i/RO_counter_1_count[3]"/>
        <net name="design_1_i/RO_counter_1_count[2]"/>
        <net name="design_1_i/RO_counter_1_count[1]"/>
        <net name="design_1_i/RO_counter_1_count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;b1XXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;b1XXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/c_counter_binary_0_Q[15]"/>
        <net name="design_1_i/c_counter_binary_0_Q[14]"/>
        <net name="design_1_i/c_counter_binary_0_Q[13]"/>
        <net name="design_1_i/c_counter_binary_0_Q[12]"/>
        <net name="design_1_i/c_counter_binary_0_Q[11]"/>
        <net name="design_1_i/c_counter_binary_0_Q[10]"/>
        <net name="design_1_i/c_counter_binary_0_Q[9]"/>
        <net name="design_1_i/c_counter_binary_0_Q[8]"/>
        <net name="design_1_i/c_counter_binary_0_Q[7]"/>
        <net name="design_1_i/c_counter_binary_0_Q[6]"/>
        <net name="design_1_i/c_counter_binary_0_Q[5]"/>
        <net name="design_1_i/c_counter_binary_0_Q[4]"/>
        <net name="design_1_i/c_counter_binary_0_Q[3]"/>
        <net name="design_1_i/c_counter_binary_0_Q[2]"/>
        <net name="design_1_i/c_counter_binary_0_Q[1]"/>
        <net name="design_1_i/c_counter_binary_0_Q[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[35:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[35]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[34]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[33]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[32]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[31]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[30]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[29]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[28]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[27]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[26]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[25]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[24]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[23]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[22]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[21]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[20]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[19]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[18]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[17]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[16]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[15]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[14]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[13]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[12]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[11]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[10]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[9]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[8]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[7]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[6]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[5]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[4]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[3]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[2]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[1]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="count_enable"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out1_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bF"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bF"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/count_enable_1"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/monitor_count_1[23]"/>
        <net name="design_2_i/monitor_count_1[22]"/>
        <net name="design_2_i/monitor_count_1[21]"/>
        <net name="design_2_i/monitor_count_1[20]"/>
        <net name="design_2_i/monitor_count_1[19]"/>
        <net name="design_2_i/monitor_count_1[18]"/>
        <net name="design_2_i/monitor_count_1[17]"/>
        <net name="design_2_i/monitor_count_1[16]"/>
        <net name="design_2_i/monitor_count_1[15]"/>
        <net name="design_2_i/monitor_count_1[14]"/>
        <net name="design_2_i/monitor_count_1[13]"/>
        <net name="design_2_i/monitor_count_1[12]"/>
        <net name="design_2_i/monitor_count_1[11]"/>
        <net name="design_2_i/monitor_count_1[10]"/>
        <net name="design_2_i/monitor_count_1[9]"/>
        <net name="design_2_i/monitor_count_1[8]"/>
        <net name="design_2_i/monitor_count_1[7]"/>
        <net name="design_2_i/monitor_count_1[6]"/>
        <net name="design_2_i/monitor_count_1[5]"/>
        <net name="design_2_i/monitor_count_1[4]"/>
        <net name="design_2_i/monitor_count_1[3]"/>
        <net name="design_2_i/monitor_count_1[2]"/>
        <net name="design_2_i/monitor_count_1[1]"/>
        <net name="design_2_i/monitor_count_1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[35:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/monitor_count_1[35]"/>
        <net name="design_2_i/monitor_count_1[34]"/>
        <net name="design_2_i/monitor_count_1[33]"/>
        <net name="design_2_i/monitor_count_1[32]"/>
        <net name="design_2_i/monitor_count_1[31]"/>
        <net name="design_2_i/monitor_count_1[30]"/>
        <net name="design_2_i/monitor_count_1[29]"/>
        <net name="design_2_i/monitor_count_1[28]"/>
        <net name="design_2_i/monitor_count_1[27]"/>
        <net name="design_2_i/monitor_count_1[26]"/>
        <net name="design_2_i/monitor_count_1[25]"/>
        <net name="design_2_i/monitor_count_1[24]"/>
        <net name="design_2_i/monitor_count_1[23]"/>
        <net name="design_2_i/monitor_count_1[22]"/>
        <net name="design_2_i/monitor_count_1[21]"/>
        <net name="design_2_i/monitor_count_1[20]"/>
        <net name="design_2_i/monitor_count_1[19]"/>
        <net name="design_2_i/monitor_count_1[18]"/>
        <net name="design_2_i/monitor_count_1[17]"/>
        <net name="design_2_i/monitor_count_1[16]"/>
        <net name="design_2_i/monitor_count_1[15]"/>
        <net name="design_2_i/monitor_count_1[14]"/>
        <net name="design_2_i/monitor_count_1[13]"/>
        <net name="design_2_i/monitor_count_1[12]"/>
        <net name="design_2_i/monitor_count_1[11]"/>
        <net name="design_2_i/monitor_count_1[10]"/>
        <net name="design_2_i/monitor_count_1[9]"/>
        <net name="design_2_i/monitor_count_1[8]"/>
        <net name="design_2_i/monitor_count_1[7]"/>
        <net name="design_2_i/monitor_count_1[6]"/>
        <net name="design_2_i/monitor_count_1[5]"/>
        <net name="design_2_i/monitor_count_1[4]"/>
        <net name="design_2_i/monitor_count_1[3]"/>
        <net name="design_2_i/monitor_count_1[2]"/>
        <net name="design_2_i/monitor_count_1[1]"/>
        <net name="design_2_i/monitor_count_1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[35:0]"/>
        <Option Id="NAME.CUSTOM" value="monitor_count"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/ring_osc_top_0_monitor_count[35]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[34]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[33]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[32]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[31]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[30]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[29]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[28]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[27]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[26]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[25]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[24]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[23]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[22]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[21]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[20]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[19]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[18]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[17]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[16]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[15]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[14]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[13]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[12]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[11]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[10]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[9]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[8]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[7]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[6]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[5]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[4]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[3]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[2]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[1]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[35:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[35]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[34]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[33]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[32]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[31]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[30]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[29]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[28]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[27]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[26]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[25]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[24]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[23]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[22]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[21]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[20]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[19]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[18]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[17]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[16]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[15]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[14]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[13]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[12]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[11]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[10]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[9]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[8]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[7]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[6]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[5]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[4]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[3]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[2]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[1]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b1"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value="osc_enable"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b1"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/util_vector_logic_0_Res_1"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value="monitor_count"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ring_osc_top_0_monitor_count[35]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[34]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[33]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[32]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[31]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[30]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[29]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[28]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[27]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[26]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[25]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[24]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[23]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[22]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[21]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[20]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[19]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[18]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[17]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[16]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[15]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[14]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[13]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[12]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[11]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[10]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[9]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[8]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[7]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[6]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[5]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[4]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[3]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[2]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[1]"/>
        <net name="design_1_i/ring_osc_top_0_monitor_count[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value="count_enable"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out1"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/count_enable"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/monitor_count[35]"/>
        <net name="design_2_i/monitor_count[34]"/>
        <net name="design_2_i/monitor_count[33]"/>
        <net name="design_2_i/monitor_count[32]"/>
        <net name="design_2_i/monitor_count[31]"/>
        <net name="design_2_i/monitor_count[30]"/>
        <net name="design_2_i/monitor_count[29]"/>
        <net name="design_2_i/monitor_count[28]"/>
        <net name="design_2_i/monitor_count[27]"/>
        <net name="design_2_i/monitor_count[26]"/>
        <net name="design_2_i/monitor_count[25]"/>
        <net name="design_2_i/monitor_count[24]"/>
        <net name="design_2_i/monitor_count[23]"/>
        <net name="design_2_i/monitor_count[22]"/>
        <net name="design_2_i/monitor_count[21]"/>
        <net name="design_2_i/monitor_count[20]"/>
        <net name="design_2_i/monitor_count[19]"/>
        <net name="design_2_i/monitor_count[18]"/>
        <net name="design_2_i/monitor_count[17]"/>
        <net name="design_2_i/monitor_count[16]"/>
        <net name="design_2_i/monitor_count[15]"/>
        <net name="design_2_i/monitor_count[14]"/>
        <net name="design_2_i/monitor_count[13]"/>
        <net name="design_2_i/monitor_count[12]"/>
        <net name="design_2_i/monitor_count[11]"/>
        <net name="design_2_i/monitor_count[10]"/>
        <net name="design_2_i/monitor_count[9]"/>
        <net name="design_2_i/monitor_count[8]"/>
        <net name="design_2_i/monitor_count[7]"/>
        <net name="design_2_i/monitor_count[6]"/>
        <net name="design_2_i/monitor_count[5]"/>
        <net name="design_2_i/monitor_count[4]"/>
        <net name="design_2_i/monitor_count[3]"/>
        <net name="design_2_i/monitor_count[2]"/>
        <net name="design_2_i/monitor_count[1]"/>
        <net name="design_2_i/monitor_count[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/ring_osc_top_0_monitor_count[35]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[34]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[33]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[32]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[31]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[30]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[29]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[28]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[27]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[26]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[25]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[24]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[23]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[22]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[21]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[20]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[19]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[18]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[17]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[16]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[15]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[14]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[13]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[12]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[11]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[10]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[9]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[8]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[7]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[6]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[5]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[4]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[3]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[2]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[1]"/>
        <net name="design_2_i/ring_osc_top_0_monitor_count[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value="osc_enable"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/util_vector_logic_0_Res"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value="OutputDisplay:Toggle;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value="Reset"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Net2"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value="OutputDisplay:Toggle;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value="CE"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out2"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value="OutputDisplay:Toggle;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/CE"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value="OutputDisplay:Toggle;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/monitor_enable"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value="OutputDisplay:Active_High;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/reset"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value="OutputDisplay:Toggle;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value="reset"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/vio_0_probe_out0"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value="OutputDisplay:Toggle;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value="CE"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/vio_0_probe_out1"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value="OutputDisplay:Toggle;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_2_i/vio_0_probe_out2"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
