###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Tue Nov 11 20:10:09 2025
#  Design:            MCU
#  Command:           report_ccopt_skew_groups -file rpt/MCU.report_ccopt_skew_groups.postcts
###############################################################

Skew Group Structure:
=====================

-----------------------------------------------------------------------------------------
Skew Group                            Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------------------------------
clk_cpu/prelayout_constraint_mode        1             1749                    67
clk_sck0/prelayout_constraint_mode       1               71                     2
clk_sck1/prelayout_constraint_mode       1               71                     2
mclk/prelayout_constraint_mode           1             2055                   107
smclk/prelayout_constraint_mode          1              672                     6
-----------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode         -        0.394     0.590     0.509        0.027       ignored                  -         0.196              -
                                clk_sck0/prelayout_constraint_mode        -        0.429     0.435     0.433        0.002       ignored                  -         0.006              -
                                clk_sck1/prelayout_constraint_mode        -        0.363     0.364     0.364        0.000       ignored                  -         0.001              -
                                mclk/prelayout_constraint_mode            -        0.581     0.734     0.704        0.017       ignored                  -         0.153              -
                                smclk/prelayout_constraint_mode           -        0.567     0.718     0.681        0.039       ignored                  -         0.152              -
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     none         0.394     0.593     0.509        0.028       auto computed       *0.154         0.200    98.2% {0.447, 0.593}
                                clk_sck0/prelayout_constraint_mode    none         0.432     0.437     0.435        0.002       auto computed        0.154         0.006    100% {0.432, 0.437}
                                clk_sck1/prelayout_constraint_mode    none         0.366     0.367     0.367        0.000       auto computed        0.154         0.001    100% {0.366, 0.367}
                                mclk/prelayout_constraint_mode        none         0.594     0.747     0.717        0.017       auto computed        0.154         0.153    100% {0.594, 0.747}
                                smclk/prelayout_constraint_mode       none         0.568     0.721     0.684        0.039       auto computed        0.154         0.153    100% {0.568, 0.721}
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode         -        0.151     0.217     0.196        0.013       ignored                  -         0.066              -
                                clk_sck0/prelayout_constraint_mode        -        0.162     0.170     0.167        0.003       ignored                  -         0.007              -
                                clk_sck1/prelayout_constraint_mode        -        0.135     0.138     0.138        0.001       ignored                  -         0.004              -
                                mclk/prelayout_constraint_mode            -        0.208     0.285     0.272        0.007       ignored                  -         0.077              -
                                smclk/prelayout_constraint_mode           -        0.198     0.269     0.246        0.016       ignored                  -         0.070              -
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode         -        0.151     0.217     0.196        0.013       ignored                  -         0.067              -
                                clk_sck0/prelayout_constraint_mode        -        0.163     0.170     0.167        0.003       ignored                  -         0.007              -
                                clk_sck1/prelayout_constraint_mode        -        0.136     0.140     0.139        0.001       ignored                  -         0.003              -
                                mclk/prelayout_constraint_mode            -        0.212     0.288     0.275        0.007       ignored                  -         0.076              -
                                smclk/prelayout_constraint_mode           -        0.200     0.270     0.247        0.016       ignored                  -         0.070              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode     0.394        1      0.590        2
-    min npu0/NPUTHINK_reg/CK
-    max adddec0/write_data_reg[6]/CK
                                clk_sck0/prelayout_constraint_mode    0.429        9      0.435       10
-    min spi0/s_tx_sreg_reg[9]/CK
-    max spi0/s_rx_sreg_reg[28]/CKN
                                clk_sck1/prelayout_constraint_mode    0.363       17      0.364       18
-    min spi1/s_counter_reg[0]/CKN
-    max spi1/s_spi_tcif_reg/CKN
                                mclk/prelayout_constraint_mode        0.581       25      0.734       26
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max timer0/timer_value_reg[8]/CK
                                smclk/prelayout_constraint_mode       0.567       33      0.718       34
-    min uart0/baud_cntr_reg[0]/CK
-    max spi1/m_tx_sreg_reg[22]/CK
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     0.394        3      0.593        4
-    min npu0/NPUTHINK_reg/CK
-    max adddec0/write_data_reg[6]/CK
                                clk_sck0/prelayout_constraint_mode    0.432       11      0.437       12
-    min spi0/s_tx_sreg_reg[9]/CK
-    max spi0/s_rx_sreg_reg[26]/CKN
                                clk_sck1/prelayout_constraint_mode    0.366       19      0.367       20
-    min spi1/s_rx_sreg_reg[27]/CKN
-    max spi1/s_spi_tcif_reg/CKN
                                mclk/prelayout_constraint_mode        0.594       27      0.747       28
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max timer0/timer_value_reg[8]/CK
                                smclk/prelayout_constraint_mode       0.568       35      0.721       36
-    min uart0/baud_cntr_reg[0]/CK
-    max spi1/m_tx_sreg_reg[22]/CK
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode     0.151        5      0.217        6
-    min npu0/NPUTHINK_reg/CK
-    max adddec0/write_data_reg[6]/CK
                                clk_sck0/prelayout_constraint_mode    0.162       13      0.170       14
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[28]/CKN
                                clk_sck1/prelayout_constraint_mode    0.135       21      0.138       22
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_spi_tcif_reg/CKN
                                mclk/prelayout_constraint_mode        0.208       29      0.285       30
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/rf/registers_reg[1][29]/CK
                                smclk/prelayout_constraint_mode       0.198       37      0.269       38
-    min spi1/baud_counter_reg[0]/CK
-    max spi0/m_tx_sreg_reg[21]/CK
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode     0.151        7      0.217        8
-    min npu0/NPUTHINK_reg/CK
-    max adddec0/write_data_reg[6]/CK
                                clk_sck0/prelayout_constraint_mode    0.163       15      0.170       16
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[28]/CKN
                                clk_sck1/prelayout_constraint_mode    0.136       23      0.140       24
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_spi_tcif_reg/CKN
                                mclk/prelayout_constraint_mode        0.212       31      0.288       32
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/rf/registers_reg[1][29]/CK
                                smclk/prelayout_constraint_mode       0.200       39      0.270       40
-    min i2c1/CGMaster/EnLat_reg/CK
-    max spi0/m_tx_sreg_reg[24]/CK
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 1
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : npu0/NPUTHINK_reg/CK
Delay     : 0.394

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.048  0.056  (372.900,434.500)  -           3     
adddec0/CTS_cci_inv_00315/A
-     INVX5BA10TH      rise   0.000   0.000   0.048  -      (365.500,427.100)   14.800   -       
adddec0/CTS_cci_inv_00315/Y
-     INVX5BA10TH      rise   0.069   0.069   0.104  0.056  (365.300,427.300)    0.400     2     
adddec0/CTS_ccl_a_inv_00308/A
-     INVX16BA10TH     fall   0.000   0.069   0.087  -      (368.700,420.900)    9.800   -       
adddec0/CTS_ccl_a_inv_00308/Y
-     INVX16BA10TH     fall   0.085   0.155   0.092  0.186  (368.700,420.500)    0.400     9     
adddec0/gen_cg_periph[10].cg_periph/CG1/CK
-     PREICGX5BA10TH   rise   0.007   0.162   0.111  -      (470.300,320.300)  201.800   -       
adddec0/gen_cg_periph[10].cg_periph/CG1/ECK
-     PREICGX5BA10TH   rise   0.134   0.296   0.082  0.037  (473.100,321.100)    3.600     9     
npu0/CTS_cci_inv_00249/A
-     INVX1BA10TH      rise   0.000   0.296   0.082  -      (476.100,331.100)   13.000   -       
npu0/CTS_cci_inv_00249/Y
-     INVX1BA10TH      rise   0.048   0.344   0.039  0.003  (476.300,331.700)    0.800     1     
npu0/CTS_ccl_a_inv_00245/A
-     INVX1BA10TH      fall   0.000   0.344   0.034  -      (477.500,331.100)    1.800   -       
npu0/CTS_ccl_a_inv_00245/Y
-     INVX1BA10TH      fall   0.049   0.394   0.049  0.005  (477.700,331.700)    0.800     3     
npu0/NPUTHINK_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.394   0.062  -      (487.700,331.100)   10.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 2
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/write_data_reg[7]/CK
Delay     : 0.590

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.048  0.056  (372.900,434.500)  -           3     
adddec0/CTS_cci_inv_00315/A
-     INVX5BA10TH       rise   0.000   0.000   0.048  -      (365.500,427.100)   14.800   -       
adddec0/CTS_cci_inv_00315/Y
-     INVX5BA10TH       rise   0.069   0.069   0.104  0.056  (365.300,427.300)    0.400     2     
adddec0/CTS_ccl_a_inv_00308/A
-     INVX16BA10TH      fall   0.000   0.069   0.087  -      (368.700,420.900)    9.800   -       
adddec0/CTS_ccl_a_inv_00308/Y
-     INVX16BA10TH      fall   0.085   0.155   0.092  0.186  (368.700,420.500)    0.400     9     
adddec0/g6483/A
-     INVX2BA10TH       rise   0.010   0.165   0.112  -      (549.500,408.900)  192.400   -       
adddec0/g6483/Y
-     INVX2BA10TH       rise   0.045   0.210   0.034  0.003  (549.700,408.700)    0.400     1     
adddec0/FE_USKC7230_clk_neg/A
-     INVX1P4BA10TH     fall   0.000   0.210   0.033  -      (550.300,408.900)    0.800   -       
adddec0/FE_USKC7230_clk_neg/Y
-     INVX1P4BA10TH     fall   0.030   0.239   0.022  0.003  (550.500,408.700)    0.400     1     
adddec0/FE_USKC7231_clk_neg/A
-     INVX1P4BA10TH     rise   0.000   0.239   0.027  -      (551.100,408.900)    0.800   -       
adddec0/FE_USKC7231_clk_neg/Y
-     INVX1P4BA10TH     rise   0.107   0.346   0.209  0.032  (551.300,408.700)    0.400     5     
adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  fall   0.001   0.347   0.167  -      (601.300,400.300)   58.400   -       
adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  fall   0.243   0.590   0.217  0.014  (603.900,400.500)    2.800     8     
adddec0/write_data_reg[7]/CK
-     DFFQX1MA10TH      fall   0.000   0.590   0.217  -      (606.100,396.900)    5.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 3
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : npu0/NPUTHINK_reg/CK
Delay     : 0.394

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.048  0.056  (372.900,434.500)  -           3     
adddec0/CTS_cci_inv_00315/A
-     INVX5BA10TH      rise   0.000   0.000   0.048  -      (365.500,427.100)   14.800   -       
adddec0/CTS_cci_inv_00315/Y
-     INVX5BA10TH      rise   0.069   0.069   0.104  0.056  (365.300,427.300)    0.400     2     
adddec0/CTS_ccl_a_inv_00308/A
-     INVX16BA10TH     fall   0.000   0.069   0.087  -      (368.700,420.900)    9.800   -       
adddec0/CTS_ccl_a_inv_00308/Y
-     INVX16BA10TH     fall   0.085   0.155   0.092  0.186  (368.700,420.500)    0.400     9     
adddec0/gen_cg_periph[10].cg_periph/CG1/CK
-     PREICGX5BA10TH   rise   0.007   0.162   0.111  -      (470.300,320.300)  201.800   -       
adddec0/gen_cg_periph[10].cg_periph/CG1/ECK
-     PREICGX5BA10TH   rise   0.134   0.296   0.082  0.037  (473.100,321.100)    3.600     9     
npu0/CTS_cci_inv_00249/A
-     INVX1BA10TH      rise   0.000   0.296   0.082  -      (476.100,331.100)   13.000   -       
npu0/CTS_cci_inv_00249/Y
-     INVX1BA10TH      rise   0.048   0.344   0.039  0.003  (476.300,331.700)    0.800     1     
npu0/CTS_ccl_a_inv_00245/A
-     INVX1BA10TH      fall   0.000   0.344   0.034  -      (477.500,331.100)    1.800   -       
npu0/CTS_ccl_a_inv_00245/Y
-     INVX1BA10TH      fall   0.049   0.394   0.049  0.005  (477.700,331.700)    0.800     3     
npu0/NPUTHINK_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.394   0.062  -      (487.700,331.100)   10.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 4
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/write_data_reg[7]/CK
Delay     : 0.593

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.048  0.056  (372.900,434.500)  -           3     
adddec0/CTS_cci_inv_00315/A
-     INVX5BA10TH       rise   0.000   0.000   0.048  -      (365.500,427.100)   14.800   -       
adddec0/CTS_cci_inv_00315/Y
-     INVX5BA10TH       rise   0.069   0.069   0.104  0.056  (365.300,427.300)    0.400     2     
adddec0/CTS_ccl_a_inv_00308/A
-     INVX16BA10TH      fall   0.000   0.069   0.087  -      (368.700,420.900)    9.800   -       
adddec0/CTS_ccl_a_inv_00308/Y
-     INVX16BA10TH      fall   0.085   0.155   0.092  0.186  (368.700,420.500)    0.400     9     
adddec0/g6483/A
-     INVX2BA10TH       rise   0.010   0.165   0.112  -      (549.500,408.900)  192.400   -       
adddec0/g6483/Y
-     INVX2BA10TH       rise   0.045   0.210   0.034  0.003  (549.700,408.700)    0.400     1     
adddec0/FE_USKC7230_clk_neg/A
-     INVX1P4BA10TH     fall   0.000   0.210   0.033  -      (550.300,408.900)    0.800   -       
adddec0/FE_USKC7230_clk_neg/Y
-     INVX1P4BA10TH     fall   0.030   0.239   0.022  0.003  (550.500,408.700)    0.400     1     
adddec0/FE_USKC7231_clk_neg/A
-     INVX1P4BA10TH     rise   0.000   0.239   0.027  -      (551.100,408.900)    0.800   -       
adddec0/FE_USKC7231_clk_neg/Y
-     INVX1P4BA10TH     rise   0.107   0.346   0.209  0.032  (551.300,408.700)    0.400     5     
adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  fall   0.001   0.347   0.167  -      (601.300,400.300)   58.400   -       
adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  fall   0.246   0.593   0.221  0.014  (603.900,400.500)    2.800     8     
adddec0/write_data_reg[7]/CK
-     DFFQX1MA10TH      fall   0.000   0.593   0.221  -      (606.100,396.900)    5.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 5
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : npu0/NPUTHINK_reg/CK
Delay     : 0.151

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.021  0.056  (372.900,434.500)  -           3     
adddec0/CTS_cci_inv_00315/A
-     INVX5BA10TH      rise   0.000   0.000   0.021  -      (365.500,427.100)   14.800   -       
adddec0/CTS_cci_inv_00315/Y
-     INVX5BA10TH      rise   0.029   0.029   0.048  0.059  (365.300,427.300)    0.400     2     
adddec0/CTS_ccl_a_inv_00308/A
-     INVX16BA10TH     fall   0.000   0.029   0.040  -      (368.700,420.900)    9.800   -       
adddec0/CTS_ccl_a_inv_00308/Y
-     INVX16BA10TH     fall   0.029   0.059   0.040  0.179  (368.700,420.500)    0.400     9     
adddec0/gen_cg_periph[10].cg_periph/CG1/CK
-     PREICGX5BA10TH   rise   0.006   0.065   0.051  -      (470.300,320.300)  201.800   -       
adddec0/gen_cg_periph[10].cg_periph/CG1/ECK
-     PREICGX5BA10TH   rise   0.050   0.114   0.035  0.036  (473.100,321.100)    3.600     9     
npu0/CTS_cci_inv_00249/A
-     INVX1BA10TH      rise   0.000   0.115   0.035  -      (476.100,331.100)   13.000   -       
npu0/CTS_cci_inv_00249/Y
-     INVX1BA10TH      rise   0.016   0.130   0.018  0.003  (476.300,331.700)    0.800     1     
npu0/CTS_ccl_a_inv_00245/A
-     INVX1BA10TH      fall   0.000   0.130   0.017  -      (477.500,331.100)    1.800   -       
npu0/CTS_ccl_a_inv_00245/Y
-     INVX1BA10TH      fall   0.020   0.151   0.021  0.006  (477.700,331.700)    0.800     3     
npu0/NPUTHINK_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.151   0.027  -      (487.700,331.100)   10.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 6
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/write_data_reg[7]/CK
Delay     : 0.217

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.021  0.056  (372.900,434.500)  -           3     
adddec0/CTS_cci_inv_00315/A
-     INVX5BA10TH       rise   0.000   0.000   0.021  -      (365.500,427.100)   14.800   -       
adddec0/CTS_cci_inv_00315/Y
-     INVX5BA10TH       rise   0.029   0.029   0.048  0.059  (365.300,427.300)    0.400     2     
adddec0/CTS_ccl_a_inv_00308/A
-     INVX16BA10TH      fall   0.000   0.029   0.040  -      (368.700,420.900)    9.800   -       
adddec0/CTS_ccl_a_inv_00308/Y
-     INVX16BA10TH      fall   0.029   0.059   0.040  0.179  (368.700,420.500)    0.400     9     
adddec0/g6483/A
-     INVX2BA10TH       rise   0.009   0.068   0.053  -      (549.500,408.900)  192.400   -       
adddec0/g6483/Y
-     INVX2BA10TH       rise   0.012   0.080   0.018  0.003  (549.700,408.700)    0.400     1     
adddec0/FE_USKC7230_clk_neg/A
-     INVX1P4BA10TH     fall   0.000   0.080   0.017  -      (550.300,408.900)    0.800   -       
adddec0/FE_USKC7230_clk_neg/Y
-     INVX1P4BA10TH     fall   0.012   0.092   0.011  0.003  (550.500,408.700)    0.400     1     
adddec0/FE_USKC7231_clk_neg/A
-     INVX1P4BA10TH     rise   0.000   0.092   0.013  -      (551.100,408.900)    0.800   -       
adddec0/FE_USKC7231_clk_neg/Y
-     INVX1P4BA10TH     rise   0.043   0.134   0.086  0.031  (551.300,408.700)    0.400     5     
adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  fall   0.001   0.135   0.068  -      (601.300,400.300)   58.400   -       
adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  fall   0.082   0.217   0.088  0.015  (603.900,400.500)    2.800     8     
adddec0/write_data_reg[7]/CK
-     DFFQX1MA10TH      fall   0.000   0.217   0.088  -      (606.100,396.900)    5.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 7
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : npu0/NPUTHINK_reg/CK
Delay     : 0.151

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.021  0.056  (372.900,434.500)  -           3     
adddec0/CTS_cci_inv_00315/A
-     INVX5BA10TH      rise   0.000   0.000   0.021  -      (365.500,427.100)   14.800   -       
adddec0/CTS_cci_inv_00315/Y
-     INVX5BA10TH      rise   0.029   0.029   0.048  0.059  (365.300,427.300)    0.400     2     
adddec0/CTS_ccl_a_inv_00308/A
-     INVX16BA10TH     fall   0.000   0.029   0.040  -      (368.700,420.900)    9.800   -       
adddec0/CTS_ccl_a_inv_00308/Y
-     INVX16BA10TH     fall   0.029   0.059   0.040  0.179  (368.700,420.500)    0.400     9     
adddec0/gen_cg_periph[10].cg_periph/CG1/CK
-     PREICGX5BA10TH   rise   0.006   0.065   0.051  -      (470.300,320.300)  201.800   -       
adddec0/gen_cg_periph[10].cg_periph/CG1/ECK
-     PREICGX5BA10TH   rise   0.050   0.114   0.035  0.036  (473.100,321.100)    3.600     9     
npu0/CTS_cci_inv_00249/A
-     INVX1BA10TH      rise   0.000   0.115   0.035  -      (476.100,331.100)   13.000   -       
npu0/CTS_cci_inv_00249/Y
-     INVX1BA10TH      rise   0.016   0.130   0.019  0.003  (476.300,331.700)    0.800     1     
npu0/CTS_ccl_a_inv_00245/A
-     INVX1BA10TH      fall   0.000   0.130   0.017  -      (477.500,331.100)    1.800   -       
npu0/CTS_ccl_a_inv_00245/Y
-     INVX1BA10TH      fall   0.020   0.151   0.021  0.006  (477.700,331.700)    0.800     3     
npu0/NPUTHINK_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.151   0.027  -      (487.700,331.100)   10.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 8
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/write_data_reg[7]/CK
Delay     : 0.217

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.021  0.056  (372.900,434.500)  -           3     
adddec0/CTS_cci_inv_00315/A
-     INVX5BA10TH       rise   0.000   0.000   0.021  -      (365.500,427.100)   14.800   -       
adddec0/CTS_cci_inv_00315/Y
-     INVX5BA10TH       rise   0.029   0.029   0.048  0.059  (365.300,427.300)    0.400     2     
adddec0/CTS_ccl_a_inv_00308/A
-     INVX16BA10TH      fall   0.000   0.029   0.040  -      (368.700,420.900)    9.800   -       
adddec0/CTS_ccl_a_inv_00308/Y
-     INVX16BA10TH      fall   0.029   0.059   0.040  0.179  (368.700,420.500)    0.400     9     
adddec0/g6483/A
-     INVX2BA10TH       rise   0.009   0.068   0.053  -      (549.500,408.900)  192.400   -       
adddec0/g6483/Y
-     INVX2BA10TH       rise   0.012   0.080   0.018  0.003  (549.700,408.700)    0.400     1     
adddec0/FE_USKC7230_clk_neg/A
-     INVX1P4BA10TH     fall   0.000   0.080   0.017  -      (550.300,408.900)    0.800   -       
adddec0/FE_USKC7230_clk_neg/Y
-     INVX1P4BA10TH     fall   0.012   0.092   0.011  0.003  (550.500,408.700)    0.400     1     
adddec0/FE_USKC7231_clk_neg/A
-     INVX1P4BA10TH     rise   0.000   0.092   0.013  -      (551.100,408.900)    0.800   -       
adddec0/FE_USKC7231_clk_neg/Y
-     INVX1P4BA10TH     rise   0.043   0.134   0.086  0.031  (551.300,408.700)    0.400     5     
adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  fall   0.001   0.135   0.068  -      (601.300,400.300)   58.400   -       
adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  fall   0.082   0.217   0.088  0.015  (603.900,400.500)    2.800     8     
adddec0/write_data_reg[7]/CK
-     DFFQX1MA10TH      fall   0.000   0.217   0.088  -      (606.100,396.900)    5.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 9
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[9]/CK
Delay     : 0.429

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.121  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00409/A
-     INVX3BA10TH      rise   0.000   0.000   0.121  -      (1182.100,391.100)   10.415   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH      rise   0.062   0.062   0.041  0.011  (1182.100,391.500)    0.400      1    
CTS_ccl_inv_00406/A
-     INVX6BA10TH      fall   0.000   0.062   0.046  -      (1178.900,388.900)    5.800   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH      fall   0.088   0.150   0.111  0.086  (1179.100,388.700)    0.400      1    
spi0/g28178/A
-     XOR2X4MA10TH     rise   0.009   0.159   0.134  -      (662.100,364.900)   540.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH     rise   0.103   0.261   0.122  0.017  (663.900,364.300)     2.400      1    
spi0/CTS_cid_inv_00518/A
-     INVX6BA10TH      rise   0.000   0.262   0.122  -      (635.500,352.900)    39.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX6BA10TH      rise   0.079   0.341   0.071  0.045  (635.700,352.700)     0.400      2    
spi0/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.342   0.064  -      (517.900,352.900)   118.000   -       
spi0/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.087   0.429   0.098  0.138  (517.900,352.500)     0.400     66    
spi0/s_tx_sreg_reg[9]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.429   0.116  -      (516.700,356.900)     5.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 10
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[2]/CKN
Delay     :  0.435

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.121  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00409/A
-     INVX3BA10TH      rise   0.000   0.000   0.121  -      (1182.100,391.100)   10.415   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH      rise   0.062   0.062   0.041  0.011  (1182.100,391.500)    0.400      1    
CTS_ccl_inv_00406/A
-     INVX6BA10TH      fall   0.000   0.062   0.046  -      (1178.900,388.900)    5.800   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH      fall   0.088   0.150   0.111  0.086  (1179.100,388.700)    0.400      1    
spi0/g28178/A
-     XOR2X4MA10TH     rise   0.009   0.159   0.134  -      (662.100,364.900)   540.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH     rise   0.103   0.261   0.122  0.017  (663.900,364.300)     2.400      1    
spi0/CTS_cid_inv_00518/A
-     INVX6BA10TH      rise   0.000   0.262   0.122  -      (635.500,352.900)    39.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX6BA10TH      rise   0.079   0.341   0.071  0.045  (635.700,352.700)     0.400      2    
spi0/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.342   0.064  -      (517.900,352.900)   118.000   -       
spi0/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.087   0.429   0.098  0.138  (517.900,352.500)     0.400     66    
spi0/s_rx_sreg_reg[2]/CKN
-     DFFNRPQX1MA10TH  rise   0.006   0.435   0.116  -      (424.900,443.100)   183.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 11
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[9]/CK
Delay     :  0.432

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.121  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00409/A
-     INVX3BA10TH      rise   0.000   0.000   0.121  -      (1182.100,391.100)   10.415   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH      rise   0.062   0.062   0.041  0.011  (1182.100,391.500)    0.400      1    
CTS_ccl_inv_00406/A
-     INVX6BA10TH      fall   0.000   0.062   0.046  -      (1178.900,388.900)    5.800   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH      fall   0.088   0.150   0.111  0.086  (1179.100,388.700)    0.400      1    
spi0/g28178/A
-     XOR2X4MA10TH     rise   0.009   0.159   0.134  -      (662.100,364.900)   540.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH     rise   0.103   0.262   0.126  0.017  (663.900,364.300)     2.400      1    
spi0/CTS_cid_inv_00518/A
-     INVX6BA10TH      rise   0.000   0.262   0.126  -      (635.500,352.900)    39.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX6BA10TH      rise   0.081   0.342   0.071  0.045  (635.700,352.700)     0.400      2    
spi0/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.344   0.065  -      (517.900,352.900)   118.000   -       
spi0/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.088   0.431   0.098  0.138  (517.900,352.500)     0.400     66    
spi0/s_tx_sreg_reg[9]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.432   0.116  -      (516.700,356.900)     5.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 12
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[2]/CKN
Delay     :  0.437

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.121  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00409/A
-     INVX3BA10TH      rise   0.000   0.000   0.121  -      (1182.100,391.100)   10.415   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH      rise   0.062   0.062   0.041  0.011  (1182.100,391.500)    0.400      1    
CTS_ccl_inv_00406/A
-     INVX6BA10TH      fall   0.000   0.062   0.046  -      (1178.900,388.900)    5.800   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH      fall   0.088   0.150   0.111  0.086  (1179.100,388.700)    0.400      1    
spi0/g28178/A
-     XOR2X4MA10TH     rise   0.009   0.159   0.134  -      (662.100,364.900)   540.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH     rise   0.103   0.262   0.126  0.017  (663.900,364.300)     2.400      1    
spi0/CTS_cid_inv_00518/A
-     INVX6BA10TH      rise   0.000   0.262   0.126  -      (635.500,352.900)    39.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX6BA10TH      rise   0.081   0.342   0.071  0.045  (635.700,352.700)     0.400      2    
spi0/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.344   0.065  -      (517.900,352.900)   118.000   -       
spi0/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.088   0.431   0.098  0.138  (517.900,352.500)     0.400     66    
spi0/s_rx_sreg_reg[2]/CKN
-     DFFNRPQX1MA10TH  rise   0.006   0.437   0.116  -      (424.900,443.100)   183.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 13
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.162

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.054  0.012  (1186.000,397.615)  -           2     
CTS_ccl_inv_00409/A
-     INVX3BA10TH     rise   0.000   0.000   0.054  -      (1182.100,391.100)   10.415   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH     rise   0.020   0.020   0.020  0.011  (1182.100,391.500)    0.400     1     
CTS_ccl_inv_00406/A
-     INVX6BA10TH     fall   0.000   0.020   0.024  -      (1178.900,388.900)    5.800   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH     fall   0.035   0.055   0.049  0.087  (1179.100,388.700)    0.400     1     
spi0/g28178/A
-     XOR2X4MA10TH    rise   0.009   0.065   0.062  -      (662.100,364.900)   540.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH    rise   0.035   0.099   0.049  0.017  (663.900,364.300)     2.400     1     
spi0/CTS_cid_inv_00518/A
-     INVX6BA10TH     rise   0.000   0.099   0.049  -      (635.500,352.900)    39.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX6BA10TH     rise   0.027   0.126   0.034  0.046  (635.700,352.700)     0.400     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.002   0.128   0.032  -      (491.100,343.700)   153.600   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.034   0.162   0.016  0.012  (488.300,342.900)     3.600     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.162   0.016  -      (467.100,343.300)    21.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 14
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[2]/CKN
Delay     :  0.170

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.054  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00409/A
-     INVX3BA10TH      rise   0.000   0.000   0.054  -      (1182.100,391.100)   10.415   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH      rise   0.020   0.020   0.020  0.011  (1182.100,391.500)    0.400      1    
CTS_ccl_inv_00406/A
-     INVX6BA10TH      fall   0.000   0.020   0.024  -      (1178.900,388.900)    5.800   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH      fall   0.035   0.055   0.049  0.087  (1179.100,388.700)    0.400      1    
spi0/g28178/A
-     XOR2X4MA10TH     rise   0.009   0.065   0.062  -      (662.100,364.900)   540.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH     rise   0.035   0.099   0.049  0.017  (663.900,364.300)     2.400      1    
spi0/CTS_cid_inv_00518/A
-     INVX6BA10TH      rise   0.000   0.099   0.049  -      (635.500,352.900)    39.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX6BA10TH      rise   0.027   0.126   0.034  0.046  (635.700,352.700)     0.400      2    
spi0/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.128   0.032  -      (517.900,352.900)   118.000   -       
spi0/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.036   0.164   0.045  0.143  (517.900,352.500)     0.400     66    
spi0/s_rx_sreg_reg[2]/CKN
-     DFFNRPQX1MA10TH  rise   0.006   0.170   0.055  -      (424.900,443.100)   183.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 15
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.163

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.054  0.012  (1186.000,397.615)  -           2     
CTS_ccl_inv_00409/A
-     INVX3BA10TH     rise   0.000   0.000   0.054  -      (1182.100,391.100)   10.415   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH     rise   0.020   0.020   0.020  0.011  (1182.100,391.500)    0.400     1     
CTS_ccl_inv_00406/A
-     INVX6BA10TH     fall   0.000   0.020   0.024  -      (1178.900,388.900)    5.800   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH     fall   0.035   0.055   0.049  0.087  (1179.100,388.700)    0.400     1     
spi0/g28178/A
-     XOR2X4MA10TH    rise   0.009   0.065   0.062  -      (662.100,364.900)   540.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH    rise   0.035   0.099   0.050  0.017  (663.900,364.300)     2.400     1     
spi0/CTS_cid_inv_00518/A
-     INVX6BA10TH     rise   0.000   0.100   0.050  -      (635.500,352.900)    39.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX6BA10TH     rise   0.027   0.127   0.034  0.046  (635.700,352.700)     0.400     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.002   0.128   0.032  -      (491.100,343.700)   153.600   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.034   0.163   0.016  0.012  (488.300,342.900)     3.600     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.163   0.016  -      (467.100,343.300)    21.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 16
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[2]/CKN
Delay     :  0.170

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.054  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00409/A
-     INVX3BA10TH      rise   0.000   0.000   0.054  -      (1182.100,391.100)   10.415   -       
CTS_ccl_inv_00409/Y
-     INVX3BA10TH      rise   0.020   0.020   0.020  0.011  (1182.100,391.500)    0.400      1    
CTS_ccl_inv_00406/A
-     INVX6BA10TH      fall   0.000   0.020   0.024  -      (1178.900,388.900)    5.800   -       
CTS_ccl_inv_00406/Y
-     INVX6BA10TH      fall   0.035   0.055   0.049  0.087  (1179.100,388.700)    0.400      1    
spi0/g28178/A
-     XOR2X4MA10TH     rise   0.009   0.065   0.062  -      (662.100,364.900)   540.800   -       
spi0/g28178/Y
-     XOR2X4MA10TH     rise   0.035   0.099   0.050  0.017  (663.900,364.300)     2.400      1    
spi0/CTS_cid_inv_00518/A
-     INVX6BA10TH      rise   0.000   0.100   0.050  -      (635.500,352.900)    39.800   -       
spi0/CTS_cid_inv_00518/Y
-     INVX6BA10TH      rise   0.027   0.127   0.034  0.046  (635.700,352.700)     0.400      2    
spi0/CTS_ccl_a_inv_00401/A
-     INVX11BA10TH     fall   0.002   0.128   0.032  -      (517.900,352.900)   118.000   -       
spi0/CTS_ccl_a_inv_00401/Y
-     INVX11BA10TH     fall   0.036   0.164   0.045  0.143  (517.900,352.500)     0.400     66    
spi0/s_rx_sreg_reg[2]/CKN
-     DFFNRPQX1MA10TH  rise   0.006   0.170   0.055  -      (424.900,443.100)   183.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 17
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[0]/CKN
Delay     :  0.363

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.112  0.011  (646.215,0.000)    -            1    
CTS_cid_inv_00474/A
-     INVX6BA10TH      rise   0.000   0.000   0.112  -      (645.300,7.100)      8.015   -       
CTS_cid_inv_00474/Y
-     INVX6BA10TH      rise   0.054   0.054   0.034  0.018  (645.100,7.300)      0.400      1    
CTS_cid_inv_00473/A
-     INVX7P5BA10TH    fall   0.000   0.055   0.041  -      (609.900,7.100)     35.400   -       
CTS_cid_inv_00473/Y
-     INVX7P5BA10TH    fall   0.059   0.113   0.067  0.062  (609.900,6.900)      0.200      2    
spi1/g17070/A
-     XOR2X4MA10TH     rise   0.005   0.119   0.080  -      (467.500,275.100)  410.600   -       
spi1/g17070/Y
-     XOR2X4MA10TH     rise   0.078   0.197   0.099  0.012  (465.700,275.700)    2.400      1    
spi1/CTS_cid_inv_00542/A
-     INVX6BA10TH      rise   0.000   0.197   0.099  -      (449.100,275.100)   17.200   -       
spi1/CTS_cid_inv_00542/Y
-     INVX6BA10TH      rise   0.073   0.269   0.074  0.046  (448.900,275.300)    0.400      2    
spi1/CTS_ccl_a_inv_00377/A
-     INVX9BA10TH      fall   0.002   0.272   0.065  -      (284.500,299.100)  188.200   -       
spi1/CTS_ccl_a_inv_00377/Y
-     INVX9BA10TH      fall   0.091   0.363   0.102  0.122  (284.300,299.300)    0.400     66    
spi1/s_counter_reg[0]/CKN
-     DFFNRPQX1MA10TH  rise   0.000   0.363   0.121  -      (272.500,292.900)   18.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 18
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[0]/CK
Delay     :  0.364

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.112  0.011  (646.215,0.000)    -            1    
CTS_cid_inv_00474/A
-     INVX6BA10TH      rise   0.000   0.000   0.112  -      (645.300,7.100)      8.015   -       
CTS_cid_inv_00474/Y
-     INVX6BA10TH      rise   0.054   0.054   0.034  0.018  (645.100,7.300)      0.400      1    
CTS_cid_inv_00473/A
-     INVX7P5BA10TH    fall   0.000   0.055   0.041  -      (609.900,7.100)     35.400   -       
CTS_cid_inv_00473/Y
-     INVX7P5BA10TH    fall   0.059   0.113   0.067  0.062  (609.900,6.900)      0.200      2    
spi1/g17070/A
-     XOR2X4MA10TH     rise   0.005   0.119   0.080  -      (467.500,275.100)  410.600   -       
spi1/g17070/Y
-     XOR2X4MA10TH     rise   0.078   0.197   0.099  0.012  (465.700,275.700)    2.400      1    
spi1/CTS_cid_inv_00542/A
-     INVX6BA10TH      rise   0.000   0.197   0.099  -      (449.100,275.100)   17.200   -       
spi1/CTS_cid_inv_00542/Y
-     INVX6BA10TH      rise   0.073   0.269   0.074  0.046  (448.900,275.300)    0.400      2    
spi1/CTS_ccl_a_inv_00377/A
-     INVX9BA10TH      fall   0.002   0.272   0.065  -      (284.500,299.100)  188.200   -       
spi1/CTS_ccl_a_inv_00377/Y
-     INVX9BA10TH      fall   0.091   0.363   0.102  0.122  (284.300,299.300)    0.400     66    
spi1/s_tx_sreg_reg[0]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.364   0.121  -      (324.700,312.900)   54.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 19
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_rx_sreg_reg[27]/CKN
Delay     :  0.366

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.112  0.011  (646.215,0.000)    -            1    
CTS_cid_inv_00474/A
-     INVX6BA10TH      rise   0.000   0.000   0.112  -      (645.300,7.100)      8.015   -       
CTS_cid_inv_00474/Y
-     INVX6BA10TH      rise   0.054   0.054   0.034  0.018  (645.100,7.300)      0.400      1    
CTS_cid_inv_00473/A
-     INVX7P5BA10TH    fall   0.000   0.055   0.041  -      (609.900,7.100)     35.400   -       
CTS_cid_inv_00473/Y
-     INVX7P5BA10TH    fall   0.059   0.114   0.067  0.062  (609.900,6.900)      0.200      2    
spi1/g17070/A
-     XOR2X4MA10TH     rise   0.005   0.119   0.080  -      (467.500,275.100)  410.600   -       
spi1/g17070/Y
-     XOR2X4MA10TH     rise   0.078   0.197   0.107  0.012  (465.700,275.700)    2.400      1    
spi1/CTS_cid_inv_00542/A
-     INVX6BA10TH      rise   0.000   0.197   0.107  -      (449.100,275.100)   17.200   -       
spi1/CTS_cid_inv_00542/Y
-     INVX6BA10TH      rise   0.075   0.272   0.075  0.046  (448.900,275.300)    0.400      2    
spi1/CTS_ccl_a_inv_00377/A
-     INVX9BA10TH      fall   0.002   0.274   0.066  -      (284.500,299.100)  188.200   -       
spi1/CTS_ccl_a_inv_00377/Y
-     INVX9BA10TH      fall   0.092   0.366   0.102  0.122  (284.300,299.300)    0.400     66    
spi1/s_rx_sreg_reg[27]/CKN
-     DFFNRPQX1MA10TH  rise   0.000   0.366   0.121  -      (286.900,296.900)    5.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 20
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_spi_tcif_reg/CKN
Delay     :  0.367

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.112  0.011  (646.215,0.000)    -            1    
CTS_cid_inv_00474/A
-     INVX6BA10TH      rise   0.000   0.000   0.112  -      (645.300,7.100)      8.015   -       
CTS_cid_inv_00474/Y
-     INVX6BA10TH      rise   0.054   0.054   0.034  0.018  (645.100,7.300)      0.400      1    
CTS_cid_inv_00473/A
-     INVX7P5BA10TH    fall   0.000   0.055   0.041  -      (609.900,7.100)     35.400   -       
CTS_cid_inv_00473/Y
-     INVX7P5BA10TH    fall   0.059   0.114   0.067  0.062  (609.900,6.900)      0.200      2    
spi1/g17070/A
-     XOR2X4MA10TH     rise   0.005   0.119   0.080  -      (467.500,275.100)  410.600   -       
spi1/g17070/Y
-     XOR2X4MA10TH     rise   0.078   0.197   0.107  0.012  (465.700,275.700)    2.400      1    
spi1/CTS_cid_inv_00542/A
-     INVX6BA10TH      rise   0.000   0.197   0.107  -      (449.100,275.100)   17.200   -       
spi1/CTS_cid_inv_00542/Y
-     INVX6BA10TH      rise   0.075   0.272   0.075  0.046  (448.900,275.300)    0.400      2    
spi1/CTS_ccl_a_inv_00377/A
-     INVX9BA10TH      fall   0.002   0.274   0.066  -      (284.500,299.100)  188.200   -       
spi1/CTS_ccl_a_inv_00377/Y
-     INVX9BA10TH      fall   0.092   0.366   0.102  0.122  (284.300,299.300)    0.400     66    
spi1/s_spi_tcif_reg/CKN
-     DFFNRPQX1MA10TH  rise   0.001   0.367   0.121  -      (325.100,311.100)   52.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 21
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.135

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.051  0.012  (646.215,0.000)    -           1     
CTS_cid_inv_00474/A
-     INVX6BA10TH     rise   0.000   0.000   0.051  -      (645.300,7.100)      8.015   -       
CTS_cid_inv_00474/Y
-     INVX6BA10TH     rise   0.017   0.017   0.017  0.018  (645.100,7.300)      0.400     1     
CTS_cid_inv_00473/A
-     INVX7P5BA10TH   fall   0.000   0.017   0.021  -      (609.900,7.100)     35.400   -       
CTS_cid_inv_00473/Y
-     INVX7P5BA10TH   fall   0.023   0.041   0.030  0.063  (609.900,6.900)      0.200     2     
spi1/g17070/A
-     XOR2X4MA10TH    rise   0.005   0.046   0.037  -      (467.500,275.100)  410.600   -       
spi1/g17070/Y
-     XOR2X4MA10TH    rise   0.026   0.072   0.038  0.013  (465.700,275.700)    2.400     1     
spi1/CTS_cid_inv_00542/A
-     INVX6BA10TH     rise   0.000   0.072   0.038  -      (449.100,275.100)   17.200   -       
spi1/CTS_cid_inv_00542/Y
-     INVX6BA10TH     rise   0.025   0.097   0.034  0.047  (448.900,275.300)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX3BA10TH  fall   0.002   0.099   0.030  -      (278.100,295.700)  191.200   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX3BA10TH  fall   0.035   0.135   0.018  0.008  (275.500,295.300)    3.000     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.135   0.018  -      (272.500,300.700)    8.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 22
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[0]/CK
Delay     :  0.138

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.051  0.012  (646.215,0.000)    -            1    
CTS_cid_inv_00474/A
-     INVX6BA10TH      rise   0.000   0.000   0.051  -      (645.300,7.100)      8.015   -       
CTS_cid_inv_00474/Y
-     INVX6BA10TH      rise   0.017   0.017   0.017  0.018  (645.100,7.300)      0.400      1    
CTS_cid_inv_00473/A
-     INVX7P5BA10TH    fall   0.000   0.017   0.021  -      (609.900,7.100)     35.400   -       
CTS_cid_inv_00473/Y
-     INVX7P5BA10TH    fall   0.023   0.041   0.030  0.063  (609.900,6.900)      0.200      2    
spi1/g17070/A
-     XOR2X4MA10TH     rise   0.005   0.046   0.037  -      (467.500,275.100)  410.600   -       
spi1/g17070/Y
-     XOR2X4MA10TH     rise   0.026   0.072   0.038  0.013  (465.700,275.700)    2.400      1    
spi1/CTS_cid_inv_00542/A
-     INVX6BA10TH      rise   0.000   0.072   0.038  -      (449.100,275.100)   17.200   -       
spi1/CTS_cid_inv_00542/Y
-     INVX6BA10TH      rise   0.025   0.097   0.034  0.047  (448.900,275.300)    0.400      2    
spi1/CTS_ccl_a_inv_00377/A
-     INVX9BA10TH      fall   0.002   0.099   0.030  -      (284.500,299.100)  188.200   -       
spi1/CTS_ccl_a_inv_00377/Y
-     INVX9BA10TH      fall   0.038   0.138   0.046  0.127  (284.300,299.300)    0.400     66    
spi1/s_tx_sreg_reg[0]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.138   0.055  -      (324.700,312.900)   54.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 23
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.136

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.051  0.012  (646.215,0.000)    -           1     
CTS_cid_inv_00474/A
-     INVX6BA10TH     rise   0.000   0.000   0.051  -      (645.300,7.100)      8.015   -       
CTS_cid_inv_00474/Y
-     INVX6BA10TH     rise   0.017   0.017   0.017  0.018  (645.100,7.300)      0.400     1     
CTS_cid_inv_00473/A
-     INVX7P5BA10TH   fall   0.000   0.017   0.021  -      (609.900,7.100)     35.400   -       
CTS_cid_inv_00473/Y
-     INVX7P5BA10TH   fall   0.023   0.041   0.030  0.063  (609.900,6.900)      0.200     2     
spi1/g17070/A
-     XOR2X4MA10TH    rise   0.005   0.046   0.037  -      (467.500,275.100)  410.600   -       
spi1/g17070/Y
-     XOR2X4MA10TH    rise   0.026   0.073   0.041  0.013  (465.700,275.700)    2.400     1     
spi1/CTS_cid_inv_00542/A
-     INVX6BA10TH     rise   0.000   0.073   0.041  -      (449.100,275.100)   17.200   -       
spi1/CTS_cid_inv_00542/Y
-     INVX6BA10TH     rise   0.025   0.098   0.034  0.047  (448.900,275.300)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX3BA10TH  fall   0.002   0.100   0.031  -      (278.100,295.700)  191.200   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX3BA10TH  fall   0.036   0.136   0.018  0.008  (275.500,295.300)    3.000     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.136   0.018  -      (272.500,300.700)    8.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 24
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[0]/CK
Delay     :  0.140

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.051  0.012  (646.215,0.000)    -            1    
CTS_cid_inv_00474/A
-     INVX6BA10TH      rise   0.000   0.000   0.051  -      (645.300,7.100)      8.015   -       
CTS_cid_inv_00474/Y
-     INVX6BA10TH      rise   0.017   0.017   0.017  0.018  (645.100,7.300)      0.400      1    
CTS_cid_inv_00473/A
-     INVX7P5BA10TH    fall   0.000   0.017   0.021  -      (609.900,7.100)     35.400   -       
CTS_cid_inv_00473/Y
-     INVX7P5BA10TH    fall   0.023   0.041   0.030  0.063  (609.900,6.900)      0.200      2    
spi1/g17070/A
-     XOR2X4MA10TH     rise   0.005   0.046   0.037  -      (467.500,275.100)  410.600   -       
spi1/g17070/Y
-     XOR2X4MA10TH     rise   0.026   0.073   0.041  0.013  (465.700,275.700)    2.400      1    
spi1/CTS_cid_inv_00542/A
-     INVX6BA10TH      rise   0.000   0.073   0.041  -      (449.100,275.100)   17.200   -       
spi1/CTS_cid_inv_00542/Y
-     INVX6BA10TH      rise   0.025   0.098   0.034  0.047  (448.900,275.300)    0.400      2    
spi1/CTS_ccl_a_inv_00377/A
-     INVX9BA10TH      fall   0.002   0.100   0.031  -      (284.500,299.100)  188.200   -       
spi1/CTS_ccl_a_inv_00377/Y
-     INVX9BA10TH      fall   0.038   0.139   0.046  0.127  (284.300,299.300)    0.400     66    
spi1/s_tx_sreg_reg[0]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.140   0.055  -      (324.700,312.900)   54.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 25
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.581

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.199  0.004  (259.700,466.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX2BA10TH       rise   0.000   0.000   0.199  -      (257.900,467.100)    2.200   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX2BA10TH       rise   0.117   0.117   0.107  0.020  (257.700,467.300)    0.400      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX11BA10TH      fall   0.000   0.117   0.092  -      (257.900,452.900)   14.600   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX11BA10TH      fall   0.066   0.183   0.054  0.062  (257.900,452.500)    0.400      5    
CTS_cci_inv_00352/A
-     INVX2BA10TH       rise   0.002   0.185   0.060  -      (253.900,399.100)   57.400   -       
CTS_cci_inv_00352/Y
-     INVX2BA10TH       rise   0.073   0.258   0.107  0.022  (254.100,399.300)    0.400      1    
CTS_ccl_a_inv_00348/A
-     INVX7P5BA10TH     fall   0.000   0.258   0.085  -      (297.100,380.900)   61.400   -       
CTS_ccl_a_inv_00348/Y
-     INVX7P5BA10TH     fall   0.126   0.384   0.156  0.153  (297.100,381.100)    0.200     12    
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.009   0.394   0.188  -      (438.700,328.300)  194.400   -       
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.187   0.581   0.109  0.005  (441.300,328.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.581   0.109  -      (438.100,327.300)    4.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 26
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : timer0/timer_value_reg[5]/CK
Delay     :  0.734

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.199  0.004  (259.700,466.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX2BA10TH      rise   0.000   0.000   0.199  -      (257.900,467.100)    2.200   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX2BA10TH      rise   0.117   0.117   0.107  0.020  (257.700,467.300)    0.400      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX11BA10TH     fall   0.000   0.117   0.092  -      (257.900,452.900)   14.600   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX11BA10TH     fall   0.066   0.183   0.054  0.062  (257.900,452.500)    0.400      5    
timer0/clk_mux/MuxGen[1].CG1/CK
-     PREICGX1BA10TH   rise   0.002   0.185   0.060  -      (260.100,355.700)   99.000   -       
timer0/clk_mux/MuxGen[1].CG1/ECK
-     PREICGX1BA10TH   rise   0.140   0.326   0.090  0.007  (257.500,355.700)    2.600      1    
timer0/clk_mux/g83/B
-     NOR2X3MA10TH     rise   0.000   0.326   0.090  -      (257.500,339.100)   16.600   -       
timer0/clk_mux/g83/Y
-     NOR2X3MA10TH     rise   0.060   0.386   0.080  0.009  (257.100,339.500)    0.800      1    
timer0/clk_mux/g82/B
-     NAND2BX3MA10TH   fall   0.000   0.386   0.046  -      (256.500,312.900)   27.200   -       
timer0/clk_mux/g82/Y
-     NAND2BX3MA10TH   fall   0.066   0.452   0.063  0.014  (256.500,313.300)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX5BA10TH   rise   0.000   0.452   0.081  -      (252.900,287.700)   29.200   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX5BA10TH   rise   0.101   0.553   0.046  0.014  (250.100,286.900)    3.600      1    
timer0/g12000/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.553   0.046  -      (246.300,280.900)    9.800   -       
timer0/g12000/Y
-     AOI2XB1X8MA10TH  rise   0.045   0.599   0.054  0.014  (245.900,280.300)    1.000      1    
timer0/g11894/A0
-     OAI21X8MA10TH    fall   0.000   0.599   0.044  -      (243.900,276.900)    5.400   -       
timer0/g11894/Y
-     OAI21X8MA10TH    fall   0.134   0.732   0.115  0.073  (243.900,277.100)    0.200     38    
timer0/timer_value_reg[5]/CK
-     DFFSRPQX1MA10TH  rise   0.002   0.734   0.194  -      (181.700,279.100)   64.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 27
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.594

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.232  0.004  (259.700,466.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX2BA10TH       rise   0.000   0.000   0.232  -      (257.900,467.100)    2.200   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX2BA10TH       rise   0.128   0.128   0.107  0.020  (257.700,467.300)    0.400      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX11BA10TH      fall   0.000   0.128   0.099  -      (257.900,452.900)   14.600   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX11BA10TH      fall   0.068   0.196   0.054  0.062  (257.900,452.500)    0.400      5    
CTS_cci_inv_00352/A
-     INVX2BA10TH       rise   0.002   0.198   0.061  -      (253.900,399.100)   57.400   -       
CTS_cci_inv_00352/Y
-     INVX2BA10TH       rise   0.073   0.271   0.107  0.022  (254.100,399.300)    0.400      1    
CTS_ccl_a_inv_00348/A
-     INVX7P5BA10TH     fall   0.001   0.271   0.085  -      (297.100,380.900)   61.400   -       
CTS_ccl_a_inv_00348/Y
-     INVX7P5BA10TH     fall   0.126   0.398   0.156  0.153  (297.100,381.100)    0.200     12    
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.009   0.407   0.188  -      (438.700,328.300)  194.400   -       
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.187   0.594   0.109  0.005  (441.300,328.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.594   0.109  -      (438.100,327.300)    4.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 28
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : timer0/timer_value_reg[5]/CK
Delay     :  0.747

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.232  0.004  (259.700,466.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX2BA10TH      rise   0.000   0.000   0.232  -      (257.900,467.100)    2.200   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX2BA10TH      rise   0.128   0.128   0.107  0.020  (257.700,467.300)    0.400      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX11BA10TH     fall   0.000   0.128   0.099  -      (257.900,452.900)   14.600   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX11BA10TH     fall   0.068   0.196   0.054  0.062  (257.900,452.500)    0.400      5    
timer0/clk_mux/MuxGen[1].CG1/CK
-     PREICGX1BA10TH   rise   0.002   0.198   0.061  -      (260.100,355.700)   99.000   -       
timer0/clk_mux/MuxGen[1].CG1/ECK
-     PREICGX1BA10TH   rise   0.141   0.339   0.090  0.007  (257.500,355.700)    2.600      1    
timer0/clk_mux/g83/B
-     NOR2X3MA10TH     rise   0.000   0.339   0.090  -      (257.500,339.100)   16.600   -       
timer0/clk_mux/g83/Y
-     NOR2X3MA10TH     rise   0.060   0.399   0.080  0.009  (257.100,339.500)    0.800      1    
timer0/clk_mux/g82/B
-     NAND2BX3MA10TH   fall   0.000   0.399   0.046  -      (256.500,312.900)   27.200   -       
timer0/clk_mux/g82/Y
-     NAND2BX3MA10TH   fall   0.066   0.465   0.067  0.014  (256.500,313.300)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX5BA10TH   rise   0.000   0.465   0.083  -      (252.900,287.700)   29.200   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX5BA10TH   rise   0.101   0.567   0.046  0.014  (250.100,286.900)    3.600      1    
timer0/g12000/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.567   0.046  -      (246.300,280.900)    9.800   -       
timer0/g12000/Y
-     AOI2XB1X8MA10TH  rise   0.045   0.612   0.054  0.014  (245.900,280.300)    1.000      1    
timer0/g11894/A0
-     OAI21X8MA10TH    fall   0.000   0.612   0.044  -      (243.900,276.900)    5.400   -       
timer0/g11894/Y
-     OAI21X8MA10TH    fall   0.134   0.746   0.115  0.073  (243.900,277.100)    0.200     38    
timer0/timer_value_reg[5]/CK
-     DFFSRPQX1MA10TH  rise   0.002   0.747   0.194  -      (181.700,279.100)   64.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 29
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.208

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.073  0.004  (259.700,466.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX2BA10TH       rise   0.000   0.000   0.073  -      (257.900,467.100)    2.200   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX2BA10TH       rise   0.038   0.038   0.051  0.021  (257.700,467.300)    0.400      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX11BA10TH      fall   0.000   0.038   0.043  -      (257.900,452.900)   14.600   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX11BA10TH      fall   0.024   0.062   0.027  0.059  (257.900,452.500)    0.400      5    
CTS_cci_inv_00352/A
-     INVX2BA10TH       rise   0.002   0.064   0.029  -      (253.900,399.100)   57.400   -       
CTS_cci_inv_00352/Y
-     INVX2BA10TH       rise   0.029   0.093   0.048  0.023  (254.100,399.300)    0.400      1    
CTS_ccl_a_inv_00348/A
-     INVX7P5BA10TH     fall   0.000   0.093   0.037  -      (297.100,380.900)   61.400   -       
CTS_ccl_a_inv_00348/Y
-     INVX7P5BA10TH     fall   0.046   0.139   0.068  0.149  (297.100,381.100)    0.200     12    
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.009   0.148   0.086  -      (438.700,328.300)  194.400   -       
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.060   0.208   0.047  0.005  (441.300,328.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.208   0.047  -      (438.100,327.300)    4.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 30
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[1][7]/CK
Delay     :  0.285

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.073  0.004  (259.700,466.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX2BA10TH      rise   0.000   0.000   0.073  -      (257.900,467.100)    2.200   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX2BA10TH      rise   0.038   0.038   0.051  0.021  (257.700,467.300)    0.400      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX11BA10TH     fall   0.000   0.038   0.043  -      (257.900,452.900)   14.600   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX11BA10TH     fall   0.024   0.062   0.027  0.059  (257.900,452.500)    0.400      5    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.001   0.063   0.029  -      (368.500,435.700)  127.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.035   0.098   0.021  0.056  (372.900,434.500)    5.600      3    
core/CTS_ccl_inv_00331/A
-     INVX4BA10TH      rise   0.001   0.099   0.021  -      (529.900,440.900)  163.400   -       
core/CTS_ccl_inv_00331/Y
-     INVX4BA10TH      rise   0.044   0.143   0.084  0.084  (530.700,440.900)    0.800      2    
core/CTS_ccl_a_inv_00325/A
-     INVX16BA10TH     fall   0.001   0.144   0.069  -      (534.900,440.900)    4.200   -       
core/CTS_ccl_a_inv_00325/Y
-     INVX16BA10TH     fall   0.035   0.179   0.043  0.139  (534.900,440.500)    0.400     24    
core/datapath_inst/rf/RC_CG_HIER_INST61/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.005   0.185   0.045  -      (680.500,420.300)  165.800   -       
core/datapath_inst/rf/RC_CG_HIER_INST61/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.098   0.283   0.123  0.091  (683.100,420.700)    3.000     32    
core/datapath_inst/rf/registers_reg[1][7]/CK
-     DFFRPQX1MA10TH   rise   0.003   0.285   0.123  -      (679.700,295.300)  128.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 31
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.212

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.087  0.004  (259.700,466.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX2BA10TH       rise   0.000   0.000   0.087  -      (257.900,467.100)    2.200   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX2BA10TH       rise   0.040   0.040   0.051  0.021  (257.700,467.300)    0.400      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX11BA10TH      fall   0.000   0.040   0.047  -      (257.900,452.900)   14.600   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX11BA10TH      fall   0.025   0.065   0.027  0.059  (257.900,452.500)    0.400      5    
CTS_cci_inv_00352/A
-     INVX2BA10TH       rise   0.002   0.067   0.030  -      (253.900,399.100)   57.400   -       
CTS_cci_inv_00352/Y
-     INVX2BA10TH       rise   0.030   0.096   0.048  0.023  (254.100,399.300)    0.400      1    
CTS_ccl_a_inv_00348/A
-     INVX7P5BA10TH     fall   0.001   0.097   0.037  -      (297.100,380.900)   61.400   -       
CTS_ccl_a_inv_00348/Y
-     INVX7P5BA10TH     fall   0.046   0.143   0.068  0.149  (297.100,381.100)    0.200     12    
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.009   0.152   0.086  -      (438.700,328.300)  194.400   -       
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.060   0.212   0.047  0.005  (441.300,328.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.212   0.047  -      (438.100,327.300)    4.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 32
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[1][7]/CK
Delay     :  0.288

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.087  0.004  (259.700,466.700)  -            1    
system0/CTS_ccl_a_inv_00374/A
-     INVX2BA10TH      rise   0.000   0.000   0.087  -      (257.900,467.100)    2.200   -       
system0/CTS_ccl_a_inv_00374/Y
-     INVX2BA10TH      rise   0.040   0.040   0.051  0.021  (257.700,467.300)    0.400      1    
system0/CTS_ccl_a_inv_00370/A
-     INVX11BA10TH     fall   0.000   0.040   0.047  -      (257.900,452.900)   14.600   -       
system0/CTS_ccl_a_inv_00370/Y
-     INVX11BA10TH     fall   0.025   0.065   0.027  0.059  (257.900,452.500)    0.400      5    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.001   0.066   0.030  -      (368.500,435.700)  127.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.035   0.101   0.021  0.056  (372.900,434.500)    5.600      3    
core/CTS_ccl_inv_00331/A
-     INVX4BA10TH      rise   0.001   0.103   0.021  -      (529.900,440.900)  163.400   -       
core/CTS_ccl_inv_00331/Y
-     INVX4BA10TH      rise   0.044   0.147   0.084  0.084  (530.700,440.900)    0.800      2    
core/CTS_ccl_a_inv_00325/A
-     INVX16BA10TH     fall   0.001   0.147   0.069  -      (534.900,440.900)    4.200   -       
core/CTS_ccl_a_inv_00325/Y
-     INVX16BA10TH     fall   0.035   0.182   0.043  0.139  (534.900,440.500)    0.400     24    
core/datapath_inst/rf/RC_CG_HIER_INST61/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.005   0.188   0.045  -      (680.500,420.300)  165.800   -       
core/datapath_inst/rf/RC_CG_HIER_INST61/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.098   0.286   0.123  0.091  (683.100,420.700)    3.000     32    
core/datapath_inst/rf/registers_reg[1][7]/CK
-     DFFRPQX1MA10TH   rise   0.003   0.288   0.123  -      (679.700,295.300)  128.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 33
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : uart0/baud_cntr_reg[0]/CK
Delay     :  0.567

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.277  0.029  (317.300,423.700)  -           3     
CTS_cci_inv_00215/A
-     INVX9BA10TH       rise   0.000   0.000   0.277  -      (330.300,463.100)   52.400   -       
CTS_cci_inv_00215/Y
-     INVX9BA10TH       rise   0.081   0.081   0.071  0.023  (330.500,463.300)    0.400     1     
CTS_ccl_a_inv_00211/A
-     INVX13BA10TH      fall   0.000   0.082   0.073  -      (328.700,471.100)    9.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX13BA10TH      fall   0.067   0.149   0.060  0.094  (328.700,471.500)    0.400     7     
uart0/cgu_baud_clk_src/CG1/CK
-     PREICGX3BA10TH    rise   0.001   0.150   0.071  -      (297.900,464.300)   38.000   -       
uart0/cgu_baud_clk_src/CG1/ECK
-     PREICGX3BA10TH    rise   0.113   0.263   0.064  0.015  (300.500,464.700)    3.000     2     
uart0/CTS_ccl_a_inv_00091/A
-     INVX1BA10TH       rise   0.000   0.263   0.064  -      (299.700,468.900)    5.000   -       
uart0/CTS_ccl_a_inv_00091/Y
-     INVX1BA10TH       rise   0.081   0.344   0.121  0.012  (299.900,468.300)    0.800     2     
uart0/CTS_cfo_inv_00822/A
-     INVX1BA10TH       fall   0.000   0.344   0.096  -      (308.300,467.100)    9.600   -       
uart0/CTS_cfo_inv_00822/Y
-     INVX1BA10TH       fall   0.054   0.399   0.042  0.002  (308.500,467.700)    0.800     1     
uart0/CTS_cfo_inv_00821/A
-     INVX1BA10TH       rise   0.000   0.399   0.042  -      (310.900,467.100)    3.000   -       
uart0/CTS_cfo_inv_00821/Y
-     INVX1BA10TH       rise   0.055   0.454   0.081  0.008  (310.700,467.700)    0.800     1     
uart0/CTS_ccl_a_inv_00084/A
-     INVX1BA10TH       fall   0.000   0.454   0.064  -      (300.100,444.900)   33.400   -       
uart0/CTS_ccl_a_inv_00084/Y
-     INVX1BA10TH       fall   0.113   0.566   0.127  0.016  (299.900,444.300)    0.800     1     
uart0/baud_cntr_reg[0]/CK
-     SDFFRPQNX1MA10TH  rise   0.000   0.567   0.160  -      (231.500,475.100)   99.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 34
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/m_tx_sreg_reg[12]/CK
Delay     :  0.718

---------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH     rise   -       0.000   0.277  0.029  (317.300,423.700)  -            3    
CTS_cci_inv_00215/A
-     INVX9BA10TH        rise   0.000   0.000   0.277  -      (330.300,463.100)   52.400   -       
CTS_cci_inv_00215/Y
-     INVX9BA10TH        rise   0.081   0.081   0.071  0.023  (330.500,463.300)    0.400      1    
CTS_ccl_a_inv_00211/A
-     INVX13BA10TH       fall   0.000   0.082   0.073  -      (328.700,471.100)    9.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX13BA10TH       fall   0.067   0.149   0.060  0.094  (328.700,471.500)    0.400      7    
CTS_ccl_a_inv_00208/A
-     INVX3BA10TH        rise   0.000   0.149   0.071  -      (335.500,464.900)   13.400   -       
CTS_ccl_a_inv_00208/Y
-     INVX3BA10TH        rise   0.155   0.305   0.273  0.090  (335.500,464.500)    0.400      6    
spi1/cg_clk_baud/CG1/CK
-     PREICGX2BA10TH     fall   0.002   0.306   0.227  -      (329.300,323.700)  147.000   -       
spi1/cg_clk_baud/CG1/ECK
-     PREICGX2BA10TH     fall   0.197   0.503   0.111  0.026  (332.100,322.900)    3.600      6    
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX2BA10TH     fall   0.000   0.503   0.111  -      (326.100,323.700)    6.800   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX2BA10TH     fall   0.214   0.717   0.207  0.054  (323.300,322.900)    3.600     32    
spi1/m_tx_sreg_reg[12]/CK
-     SDFFRPQX0P5MA10TH  fall   0.001   0.718   0.207  -      (277.900,332.900)   55.400   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 35
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : uart0/baud_cntr_reg[0]/CK
Delay     :  0.568

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.277  0.029  (317.300,423.700)  -           3     
CTS_cci_inv_00215/A
-     INVX9BA10TH       rise   0.000   0.000   0.277  -      (330.300,463.100)   52.400   -       
CTS_cci_inv_00215/Y
-     INVX9BA10TH       rise   0.081   0.082   0.071  0.023  (330.500,463.300)    0.400     1     
CTS_ccl_a_inv_00211/A
-     INVX13BA10TH      fall   0.000   0.082   0.073  -      (328.700,471.100)    9.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX13BA10TH      fall   0.067   0.149   0.060  0.094  (328.700,471.500)    0.400     7     
uart0/cgu_baud_clk_src/CG1/CK
-     PREICGX3BA10TH    rise   0.001   0.150   0.071  -      (297.900,464.300)   38.000   -       
uart0/cgu_baud_clk_src/CG1/ECK
-     PREICGX3BA10TH    rise   0.113   0.264   0.064  0.015  (300.500,464.700)    3.000     2     
uart0/CTS_ccl_a_inv_00091/A
-     INVX1BA10TH       rise   0.000   0.264   0.064  -      (299.700,468.900)    5.000   -       
uart0/CTS_ccl_a_inv_00091/Y
-     INVX1BA10TH       rise   0.081   0.345   0.121  0.012  (299.900,468.300)    0.800     2     
uart0/CTS_cfo_inv_00822/A
-     INVX1BA10TH       fall   0.000   0.345   0.096  -      (308.300,467.100)    9.600   -       
uart0/CTS_cfo_inv_00822/Y
-     INVX1BA10TH       fall   0.054   0.399   0.042  0.002  (308.500,467.700)    0.800     1     
uart0/CTS_cfo_inv_00821/A
-     INVX1BA10TH       rise   0.000   0.399   0.042  -      (310.900,467.100)    3.000   -       
uart0/CTS_cfo_inv_00821/Y
-     INVX1BA10TH       rise   0.055   0.454   0.081  0.008  (310.700,467.700)    0.800     1     
uart0/CTS_ccl_a_inv_00084/A
-     INVX1BA10TH       fall   0.000   0.454   0.064  -      (300.100,444.900)   33.400   -       
uart0/CTS_ccl_a_inv_00084/Y
-     INVX1BA10TH       fall   0.113   0.567   0.127  0.016  (299.900,444.300)    0.800     1     
uart0/baud_cntr_reg[0]/CK
-     SDFFRPQNX1MA10TH  rise   0.001   0.568   0.160  -      (231.500,475.100)   99.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 36
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/m_tx_sreg_reg[13]/CK
Delay     :  0.721

---------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH     rise   -       0.000   0.277  0.029  (317.300,423.700)  -            3    
CTS_cci_inv_00215/A
-     INVX9BA10TH        rise   0.000   0.000   0.277  -      (330.300,463.100)   52.400   -       
CTS_cci_inv_00215/Y
-     INVX9BA10TH        rise   0.081   0.082   0.071  0.023  (330.500,463.300)    0.400      1    
CTS_ccl_a_inv_00211/A
-     INVX13BA10TH       fall   0.000   0.082   0.073  -      (328.700,471.100)    9.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX13BA10TH       fall   0.067   0.149   0.060  0.094  (328.700,471.500)    0.400      7    
CTS_ccl_a_inv_00208/A
-     INVX3BA10TH        rise   0.000   0.150   0.071  -      (335.500,464.900)   13.400   -       
CTS_ccl_a_inv_00208/Y
-     INVX3BA10TH        rise   0.155   0.305   0.273  0.090  (335.500,464.500)    0.400      6    
spi1/cg_clk_baud/CG1/CK
-     PREICGX2BA10TH     fall   0.002   0.307   0.227  -      (329.300,323.700)  147.000   -       
spi1/cg_clk_baud/CG1/ECK
-     PREICGX2BA10TH     fall   0.197   0.504   0.113  0.026  (332.100,322.900)    3.600      6    
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX2BA10TH     fall   0.000   0.504   0.113  -      (326.100,323.700)    6.800   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX2BA10TH     fall   0.216   0.720   0.209  0.054  (323.300,322.900)    3.600     32    
spi1/m_tx_sreg_reg[13]/CK
-     SDFFRPQX0P5MA10TH  fall   0.001   0.721   0.209  -      (278.100,335.100)   57.400   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 37
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/baud_counter_reg[0]/CK
Delay     :  0.198

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.127  0.030  (317.300,423.700)  -           3     
CTS_cci_inv_00215/A
-     INVX9BA10TH       rise   0.000   0.000   0.127  -      (330.300,463.100)   52.400   -       
CTS_cci_inv_00215/Y
-     INVX9BA10TH       rise   0.020   0.020   0.033  0.024  (330.500,463.300)    0.400     1     
CTS_ccl_a_inv_00211/A
-     INVX13BA10TH      fall   0.000   0.020   0.035  -      (328.700,471.100)    9.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX13BA10TH      fall   0.026   0.046   0.027  0.092  (328.700,471.500)    0.400     7     
CTS_ccl_a_inv_00208/A
-     INVX3BA10TH       rise   0.000   0.046   0.032  -      (335.500,464.900)   13.400   -       
CTS_ccl_a_inv_00208/Y
-     INVX3BA10TH       rise   0.063   0.110   0.120  0.089  (335.500,464.500)    0.400     6     
spi1/cg_clk_baud_src/CG1/CK
-     PREICGX1BA10TH    fall   0.002   0.111   0.098  -      (316.300,368.300)  115.400   -       
spi1/cg_clk_baud_src/CG1/ECK
-     PREICGX1BA10TH    fall   0.055   0.166   0.031  0.007  (313.700,368.300)    2.600     2     
spi1/CTS_cci_inv_00006/A
-     INVX1BA10TH       fall   0.000   0.166   0.031  -      (315.100,376.900)   10.000   -       
spi1/CTS_cci_inv_00006/Y
-     INVX1BA10TH       fall   0.019   0.186   0.020  0.003  (315.300,376.300)    0.800     1     
spi1/CTS_ccl_a_inv_00003/A
-     INVX1BA10TH       rise   0.000   0.186   0.020  -      (318.500,372.900)    6.600   -       
spi1/CTS_ccl_a_inv_00003/Y
-     INVX1BA10TH       rise   0.013   0.198   0.016  0.003  (318.700,372.300)    0.800     1     
spi1/baud_counter_reg[0]/CK
-     SDFFRPQNX1MA10TH  fall   0.000   0.198   0.013  -      (318.700,363.100)    9.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 38
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi0/m_tx_sreg_reg[15]/CK
Delay     :  0.269

---------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH     rise   -       0.000   0.127  0.030  (317.300,423.700)  -            3    
CTS_cci_inv_00215/A
-     INVX9BA10TH        rise   0.000   0.000   0.127  -      (330.300,463.100)   52.400   -       
CTS_cci_inv_00215/Y
-     INVX9BA10TH        rise   0.020   0.020   0.033  0.024  (330.500,463.300)    0.400      1    
CTS_ccl_a_inv_00211/A
-     INVX13BA10TH       fall   0.000   0.020   0.035  -      (328.700,471.100)    9.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX13BA10TH       fall   0.026   0.046   0.027  0.092  (328.700,471.500)    0.400      7    
CTS_ccl_a_inv_00208/A
-     INVX3BA10TH        rise   0.000   0.046   0.032  -      (335.500,464.900)   13.400   -       
CTS_ccl_a_inv_00208/Y
-     INVX3BA10TH        rise   0.063   0.110   0.120  0.089  (335.500,464.500)    0.400      6    
spi0/cg_clk_baud/CG1/CK
-     PREICGX3BA10TH     fall   0.003   0.113   0.098  -      (484.900,431.700)  182.200   -       
spi0/cg_clk_baud/CG1/ECK
-     PREICGX3BA10TH     fall   0.063   0.175   0.038  0.028  (482.300,431.300)    3.000      6    
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX2BA10TH     fall   0.000   0.175   0.038  -      (499.100,415.700)   32.400   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX2BA10TH     fall   0.092   0.267   0.107  0.068  (496.300,414.900)    3.600     32    
spi0/m_tx_sreg_reg[15]/CK
-     SDFFRPQX0P5MA10TH  fall   0.002   0.269   0.107  -      (493.700,348.900)   68.600   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 39
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c1/CGMaster/EnLat_reg/CK
Delay     :  0.200

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.127  0.030  (317.300,423.700)  -           3     
CTS_cci_inv_00215/A
-     INVX9BA10TH      rise   0.000   0.000   0.127  -      (330.300,463.100)   52.400   -       
CTS_cci_inv_00215/Y
-     INVX9BA10TH      rise   0.020   0.020   0.033  0.024  (330.500,463.300)    0.400     1     
CTS_ccl_a_inv_00211/A
-     INVX13BA10TH     fall   0.000   0.020   0.035  -      (328.700,471.100)    9.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX13BA10TH     fall   0.026   0.046   0.027  0.092  (328.700,471.500)    0.400     7     
i2c1/CGMaster/CG0/CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.047   0.032  -      (335.300,451.700)   26.400   -       
i2c1/CGMaster/CG0/CG1/ECK
-     PREICGX6BA10TH   rise   0.032   0.079   0.016  0.010  (332.500,450.900)    3.600     2     
i2c1/CGMaster/CTS_ccl_a_inv_00129/A
-     INVX1BA10TH      rise   0.000   0.079   0.016  -      (330.500,439.100)   13.800   -       
i2c1/CGMaster/CTS_ccl_a_inv_00129/Y
-     INVX1BA10TH      rise   0.011   0.090   0.014  0.002  (330.700,439.700)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00125/A
-     INVX1BA10TH      fall   0.000   0.090   0.011  -      (331.300,439.100)    1.200   -       
i2c1/CGMaster/CTS_ccl_a_inv_00125/Y
-     INVX1BA10TH      fall   0.019   0.109   0.021  0.006  (331.500,439.700)    0.800     2     
i2c1/CGMaster/CTS_ccl_inv_00122/A
-     INVX1BA10TH      rise   0.000   0.109   0.028  -      (332.300,436.900)    3.600   -       
i2c1/CGMaster/CTS_ccl_inv_00122/Y
-     INVX1BA10TH      rise   0.014   0.123   0.015  0.002  (332.500,436.300)    0.800     1     
i2c1/CGMaster/CTS_cdb_buf_00854/A
-     DLY2X0P5MA10TH   fall   0.000   0.123   0.014  -      (333.300,436.900)    1.400   -       
i2c1/CGMaster/CTS_cdb_buf_00854/Y
-     DLY2X0P5MA10TH   fall   0.053   0.175   0.024  0.003  (334.100,436.700)    1.000     1     
i2c1/CGMaster/CTS_ccl_a_inv_00120/A
-     INVX1BA10TH      fall   0.000   0.175   0.024  -      (336.700,436.900)    2.800   -       
i2c1/CGMaster/CTS_ccl_a_inv_00120/Y
-     INVX1BA10TH      fall   0.024   0.199   0.024  0.006  (336.900,436.300)    0.800     1     
i2c1/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.200   0.031  -      (337.900,467.100)   31.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 40
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi0/m_tx_sreg_reg[9]/CK
Delay     :  0.270

---------------------------------------------------------------------------------------------------------
Name  Lib cell           Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH     rise   -       0.000   0.127  0.030  (317.300,423.700)  -            3    
CTS_cci_inv_00215/A
-     INVX9BA10TH        rise   0.000   0.000   0.127  -      (330.300,463.100)   52.400   -       
CTS_cci_inv_00215/Y
-     INVX9BA10TH        rise   0.020   0.020   0.033  0.024  (330.500,463.300)    0.400      1    
CTS_ccl_a_inv_00211/A
-     INVX13BA10TH       fall   0.000   0.020   0.035  -      (328.700,471.100)    9.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX13BA10TH       fall   0.026   0.046   0.027  0.092  (328.700,471.500)    0.400      7    
CTS_ccl_a_inv_00208/A
-     INVX3BA10TH        rise   0.000   0.047   0.032  -      (335.500,464.900)   13.400   -       
CTS_ccl_a_inv_00208/Y
-     INVX3BA10TH        rise   0.063   0.110   0.120  0.089  (335.500,464.500)    0.400      6    
spi0/cg_clk_baud/CG1/CK
-     PREICGX3BA10TH     fall   0.003   0.113   0.098  -      (484.900,431.700)  182.200   -       
spi0/cg_clk_baud/CG1/ECK
-     PREICGX3BA10TH     fall   0.063   0.176   0.038  0.028  (482.300,431.300)    3.000      6    
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX2BA10TH     fall   0.000   0.176   0.038  -      (499.100,415.700)   32.400   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX2BA10TH     fall   0.092   0.268   0.108  0.068  (496.300,414.900)    3.600     32    
spi0/m_tx_sreg_reg[9]/CK
-     SDFFRPQX0P5MA10TH  fall   0.002   0.270   0.108  -      (493.900,356.900)   60.400   -       
---------------------------------------------------------------------------------------------------------

