@SIM_create_object("mem_module","dev1", [])
load-target "risc-v-simple/linux"
board.phys_mem.add-map dev1:regs 0x20000000 0x1000