Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 10 20:47:55 2024
| Host         : DESKTOP-6SKDS4P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pwm_platform_timing_summary_routed.rpt -pb pwm_platform_timing_summary_routed.pb -rpx pwm_platform_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_platform
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.386        0.000                      0                   63        0.188        0.000                      0                   63        1.020        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 4.000}        8.000           125.000         
  CLKFBIN     {0.000 4.000}        8.000           125.000         
  clk_mmcm_1  {0.000 4.000}        8.000           125.000         
  clk_mmcm_2  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                       6.751        0.000                       0                     2  
  clk_mmcm_1        6.831        0.000                      0                    1        0.266        0.000                      0                    1        3.500        0.000                       0                     3  
  clk_mmcm_2        0.399        0.000                      0                   54        0.188        0.000                      0                   54        1.020        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_mmcm_1    clk_mmcm_2          0.386        0.000                      0                   10        0.343        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_gbuffer/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN2  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN2  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCM_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        6.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.642ns (54.524%)  route 0.535ns (45.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.231ns = ( 16.231 - 8.000 ) 
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.820ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.753     9.050    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.518     9.568 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.535    10.104    enable
    SLICE_X42Y8          LUT2 (Prop_lut2_I0_O)        0.124    10.228 r  pwm_c_enable_i_1/O
                         net (fo=1, routed)           0.000    10.228    pwm_c_enable_i_1_n_0
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.575    16.231    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
                         clock pessimism              0.820    17.050    
                         clock uncertainty           -0.069    16.981    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)        0.077    17.058    pwm_c_enable_reg
  -------------------------------------------------------------------
                         required time                         17.058    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  6.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.591     2.608    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     2.772 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.177     2.950    enable
    SLICE_X42Y8          LUT2 (Prop_lut2_I0_O)        0.045     2.995 r  pwm_c_enable_i_1/O
                         net (fo=1, routed)           0.000     2.995    pwm_c_enable_i_1_n_0
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.860     3.443    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
                         clock pessimism             -0.835     2.608    
    SLICE_X42Y8          FDRE (Hold_fdre_C_D)         0.120     2.728    pwm_c_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCM_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_mmcm_1_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y8      pwm_c_enable_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  MMCM_ADV/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y8      pwm_c_enable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y8      pwm_c_enable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y8      pwm_c_enable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y8      pwm_c_enable_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_2
  To Clock:  clk_mmcm_2

Setup :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 costabgen/angle_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.454ns (41.462%)  route 2.053ns (58.538%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.231ns = ( 12.231 - 4.000 ) 
    Source Clock Delay      (SCD):    9.049ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.752     9.049    costabgen/CLK
    SLICE_X37Y6          FDRE                                         r  costabgen/angle_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456     9.505 r  costabgen/angle_reg_reg[4]/Q
                         net (fo=67, routed)          1.051    10.556    costabgen/angle_reg[4]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.150    10.706 r  costabgen/cosine_value[3]_i_15/O
                         net (fo=1, routed)           0.588    11.293    costabgen/cosine_value[3]_i_15_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I3_O)        0.332    11.625 r  costabgen/cosine_value[3]_i_7/O
                         net (fo=1, routed)           0.000    11.625    costabgen/cosine_value[3]_i_7_n_0
    SLICE_X39Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    11.842 r  costabgen/cosine_value_reg[3]_i_3/O
                         net (fo=1, routed)           0.415    12.257    costabgen/cosine_value_reg[3]_i_3_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.299    12.556 r  costabgen/cosine_value[3]_i_1/O
                         net (fo=1, routed)           0.000    12.556    costabgen/cosine_value[3]_i_1_n_0
    SLICE_X41Y7          FDRE                                         r  costabgen/cosine_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.575    12.231    costabgen/CLK
    SLICE_X41Y7          FDRE                                         r  costabgen/cosine_value_reg[3]/C
                         clock pessimism              0.757    12.987    
                         clock uncertainty           -0.063    12.925    
    SLICE_X41Y7          FDRE (Setup_fdre_C_D)        0.031    12.956    costabgen/cosine_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                         -12.556    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 angle_cos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 1.826ns (51.333%)  route 1.731ns (48.667%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.229ns = ( 12.229 - 4.000 ) 
    Source Clock Delay      (SCD):    9.048ns
    Clock Pessimism Removal (CPR):    0.794ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.751     9.048    clk_mmcm_2_BUFG
    SLICE_X36Y8          FDRE                                         r  angle_cos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.456     9.504 f  angle_cos_reg[8]/Q
                         net (fo=5, routed)           0.895    10.399    angle_cos_reg__0[8]
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.523 f  angle_cos[10]_i_3/O
                         net (fo=4, routed)           0.187    10.710    angle_cos[10]_i_3_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.834 r  angle_cos[10]_i_9/O
                         net (fo=19, routed)          0.649    11.483    angle_cos[10]_i_9_n_0
    SLICE_X36Y7          LUT4 (Prop_lut4_I2_O)        0.124    11.607 r  angle_cos[4]_i_8/O
                         net (fo=1, routed)           0.000    11.607    angle_cos[4]_i_8_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.157 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.157    angle_cos_reg[4]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.271 r  angle_cos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.271    angle_cos_reg[8]_i_1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.605 r  angle_cos_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.605    p_0_in[10]
    SLICE_X36Y9          FDRE                                         r  angle_cos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.573    12.229    clk_mmcm_2_BUFG
    SLICE_X36Y9          FDRE                                         r  angle_cos_reg[10]/C
                         clock pessimism              0.794    13.022    
                         clock uncertainty           -0.063    12.960    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.062    13.022    angle_cos_reg[10]
  -------------------------------------------------------------------
                         required time                         13.022    
                         arrival time                         -12.605    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 costabgen/angle_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 1.457ns (41.388%)  route 2.063ns (58.612%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.231ns = ( 12.231 - 4.000 ) 
    Source Clock Delay      (SCD):    9.048ns
    Clock Pessimism Removal (CPR):    0.794ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.751     9.048    costabgen/CLK
    SLICE_X39Y7          FDRE                                         r  costabgen/angle_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     9.504 f  costabgen/angle_reg_reg[1]/Q
                         net (fo=66, routed)          1.265    10.769    costabgen/angle_reg[1]
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.893 r  costabgen/cosine_value[2]_i_21/O
                         net (fo=1, routed)           0.000    10.893    costabgen/cosine_value[2]_i_21_n_0
    SLICE_X41Y5          MUXF7 (Prop_muxf7_I1_O)      0.245    11.138 r  costabgen/cosine_value_reg[2]_i_9/O
                         net (fo=1, routed)           0.000    11.138    costabgen/cosine_value_reg[2]_i_9_n_0
    SLICE_X41Y5          MUXF8 (Prop_muxf8_I0_O)      0.104    11.242 r  costabgen/cosine_value_reg[2]_i_4/O
                         net (fo=1, routed)           0.799    12.041    costabgen/cosine_value_reg[2]_i_4_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.316    12.357 r  costabgen/cosine_value[2]_i_2/O
                         net (fo=1, routed)           0.000    12.357    costabgen/cosine_value[2]_i_2_n_0
    SLICE_X37Y5          MUXF7 (Prop_muxf7_I0_O)      0.212    12.569 r  costabgen/cosine_value_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.569    costabgen/cosine_value_reg[2]_i_1_n_0
    SLICE_X37Y5          FDRE                                         r  costabgen/cosine_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.575    12.231    costabgen/CLK
    SLICE_X37Y5          FDRE                                         r  costabgen/cosine_value_reg[2]/C
                         clock pessimism              0.794    13.024    
                         clock uncertainty           -0.063    12.962    
    SLICE_X37Y5          FDRE (Setup_fdre_C_D)        0.064    13.026    costabgen/cosine_value_reg[2]
  -------------------------------------------------------------------
                         required time                         13.026    
                         arrival time                         -12.569    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 costabgen/angle_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.450ns (41.699%)  route 2.027ns (58.301%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.232ns = ( 12.232 - 4.000 ) 
    Source Clock Delay      (SCD):    9.049ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.752     9.049    costabgen/CLK
    SLICE_X37Y6          FDRE                                         r  costabgen/angle_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456     9.505 r  costabgen/angle_reg_reg[4]/Q
                         net (fo=67, routed)          1.238    10.743    costabgen/angle_reg[4]
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.867 r  costabgen/cosine_value[0]_i_20/O
                         net (fo=1, routed)           0.000    10.867    costabgen/cosine_value[0]_i_20_n_0
    SLICE_X40Y5          MUXF7 (Prop_muxf7_I0_O)      0.238    11.105 r  costabgen/cosine_value_reg[0]_i_10/O
                         net (fo=1, routed)           0.000    11.105    costabgen/cosine_value_reg[0]_i_10_n_0
    SLICE_X40Y5          MUXF8 (Prop_muxf8_I0_O)      0.104    11.209 r  costabgen/cosine_value_reg[0]_i_4/O
                         net (fo=1, routed)           0.789    11.999    costabgen/cosine_value_reg[0]_i_4_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I0_O)        0.316    12.315 r  costabgen/cosine_value[0]_i_2/O
                         net (fo=1, routed)           0.000    12.315    costabgen/cosine_value[0]_i_2_n_0
    SLICE_X40Y4          MUXF7 (Prop_muxf7_I0_O)      0.212    12.527 r  costabgen/cosine_value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.527    costabgen/cosine_value_reg[0]_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  costabgen/cosine_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.576    12.232    costabgen/CLK
    SLICE_X40Y4          FDRE                                         r  costabgen/cosine_value_reg[0]/C
                         clock pessimism              0.757    12.988    
                         clock uncertainty           -0.063    12.926    
    SLICE_X40Y4          FDRE (Setup_fdre_C_D)        0.064    12.990    costabgen/cosine_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.990    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 angle_cos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 1.715ns (49.766%)  route 1.731ns (50.234%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.229ns = ( 12.229 - 4.000 ) 
    Source Clock Delay      (SCD):    9.048ns
    Clock Pessimism Removal (CPR):    0.794ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.751     9.048    clk_mmcm_2_BUFG
    SLICE_X36Y8          FDRE                                         r  angle_cos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.456     9.504 f  angle_cos_reg[8]/Q
                         net (fo=5, routed)           0.895    10.399    angle_cos_reg__0[8]
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.523 f  angle_cos[10]_i_3/O
                         net (fo=4, routed)           0.187    10.710    angle_cos[10]_i_3_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.834 r  angle_cos[10]_i_9/O
                         net (fo=19, routed)          0.649    11.483    angle_cos[10]_i_9_n_0
    SLICE_X36Y7          LUT4 (Prop_lut4_I2_O)        0.124    11.607 r  angle_cos[4]_i_8/O
                         net (fo=1, routed)           0.000    11.607    angle_cos[4]_i_8_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.157 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.157    angle_cos_reg[4]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.271 r  angle_cos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.271    angle_cos_reg[8]_i_1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.494 r  angle_cos_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.494    p_0_in[9]
    SLICE_X36Y9          FDRE                                         r  angle_cos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.573    12.229    clk_mmcm_2_BUFG
    SLICE_X36Y9          FDRE                                         r  angle_cos_reg[9]/C
                         clock pessimism              0.794    13.022    
                         clock uncertainty           -0.063    12.960    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.062    13.022    angle_cos_reg[9]
  -------------------------------------------------------------------
                         required time                         13.022    
                         arrival time                         -12.494    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 angle_cos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 1.712ns (49.722%)  route 1.731ns (50.278%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.230ns = ( 12.230 - 4.000 ) 
    Source Clock Delay      (SCD):    9.048ns
    Clock Pessimism Removal (CPR):    0.819ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.751     9.048    clk_mmcm_2_BUFG
    SLICE_X36Y8          FDRE                                         r  angle_cos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.456     9.504 f  angle_cos_reg[8]/Q
                         net (fo=5, routed)           0.895    10.399    angle_cos_reg__0[8]
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.523 f  angle_cos[10]_i_3/O
                         net (fo=4, routed)           0.187    10.710    angle_cos[10]_i_3_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.834 r  angle_cos[10]_i_9/O
                         net (fo=19, routed)          0.649    11.483    angle_cos[10]_i_9_n_0
    SLICE_X36Y7          LUT4 (Prop_lut4_I2_O)        0.124    11.607 r  angle_cos[4]_i_8/O
                         net (fo=1, routed)           0.000    11.607    angle_cos[4]_i_8_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.157 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.157    angle_cos_reg[4]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.491 r  angle_cos_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.491    p_0_in[6]
    SLICE_X36Y8          FDRE                                         r  angle_cos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.574    12.230    clk_mmcm_2_BUFG
    SLICE_X36Y8          FDRE                                         r  angle_cos_reg[6]/C
                         clock pessimism              0.819    13.048    
                         clock uncertainty           -0.063    12.986    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)        0.062    13.048    angle_cos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 costabgen/angle_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 1.040ns (30.312%)  route 2.391ns (69.688%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.231ns = ( 12.231 - 4.000 ) 
    Source Clock Delay      (SCD):    9.049ns
    Clock Pessimism Removal (CPR):    0.819ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.752     9.049    costabgen/CLK
    SLICE_X39Y6          FDRE                                         r  costabgen/angle_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.456     9.505 r  costabgen/angle_reg_reg[5]/Q
                         net (fo=67, routed)          1.308    10.814    costabgen/angle_reg[5]
    SLICE_X37Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.938 r  costabgen/cosine_value[1]_i_16/O
                         net (fo=1, routed)           0.536    11.474    costabgen/cosine_value[1]_i_16_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.598 r  costabgen/cosine_value[1]_i_7/O
                         net (fo=1, routed)           0.546    12.144    costabgen/cosine_value[1]_i_7_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.124    12.268 r  costabgen/cosine_value[1]_i_2/O
                         net (fo=1, routed)           0.000    12.268    costabgen/cosine_value[1]_i_2_n_0
    SLICE_X39Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    12.480 r  costabgen/cosine_value_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.480    costabgen/cosine_value_reg[1]_i_1_n_0
    SLICE_X39Y6          FDRE                                         r  costabgen/cosine_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.575    12.231    costabgen/CLK
    SLICE_X39Y6          FDRE                                         r  costabgen/cosine_value_reg[1]/C
                         clock pessimism              0.819    13.049    
                         clock uncertainty           -0.063    12.987    
    SLICE_X39Y6          FDRE (Setup_fdre_C_D)        0.064    13.051    costabgen/cosine_value_reg[1]
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 angle_cos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.691ns (49.413%)  route 1.731ns (50.587%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.230ns = ( 12.230 - 4.000 ) 
    Source Clock Delay      (SCD):    9.048ns
    Clock Pessimism Removal (CPR):    0.819ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.751     9.048    clk_mmcm_2_BUFG
    SLICE_X36Y8          FDRE                                         r  angle_cos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.456     9.504 f  angle_cos_reg[8]/Q
                         net (fo=5, routed)           0.895    10.399    angle_cos_reg__0[8]
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.523 f  angle_cos[10]_i_3/O
                         net (fo=4, routed)           0.187    10.710    angle_cos[10]_i_3_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.834 r  angle_cos[10]_i_9/O
                         net (fo=19, routed)          0.649    11.483    angle_cos[10]_i_9_n_0
    SLICE_X36Y7          LUT4 (Prop_lut4_I2_O)        0.124    11.607 r  angle_cos[4]_i_8/O
                         net (fo=1, routed)           0.000    11.607    angle_cos[4]_i_8_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.157 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.157    angle_cos_reg[4]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.470 r  angle_cos_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.470    p_0_in[8]
    SLICE_X36Y8          FDRE                                         r  angle_cos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.574    12.230    clk_mmcm_2_BUFG
    SLICE_X36Y8          FDRE                                         r  angle_cos_reg[8]/C
                         clock pessimism              0.819    13.048    
                         clock uncertainty           -0.063    12.986    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)        0.062    13.048    angle_cos_reg[8]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 angle_cos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 1.617ns (48.295%)  route 1.731ns (51.705%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.230ns = ( 12.230 - 4.000 ) 
    Source Clock Delay      (SCD):    9.048ns
    Clock Pessimism Removal (CPR):    0.819ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.751     9.048    clk_mmcm_2_BUFG
    SLICE_X36Y8          FDRE                                         r  angle_cos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.456     9.504 f  angle_cos_reg[8]/Q
                         net (fo=5, routed)           0.895    10.399    angle_cos_reg__0[8]
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.523 f  angle_cos[10]_i_3/O
                         net (fo=4, routed)           0.187    10.710    angle_cos[10]_i_3_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.834 r  angle_cos[10]_i_9/O
                         net (fo=19, routed)          0.649    11.483    angle_cos[10]_i_9_n_0
    SLICE_X36Y7          LUT4 (Prop_lut4_I2_O)        0.124    11.607 r  angle_cos[4]_i_8/O
                         net (fo=1, routed)           0.000    11.607    angle_cos[4]_i_8_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.157 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.157    angle_cos_reg[4]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.396 r  angle_cos_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.396    p_0_in[7]
    SLICE_X36Y8          FDRE                                         r  angle_cos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.574    12.230    clk_mmcm_2_BUFG
    SLICE_X36Y8          FDRE                                         r  angle_cos_reg[7]/C
                         clock pessimism              0.819    13.048    
                         clock uncertainty           -0.063    12.986    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)        0.062    13.048    angle_cos_reg[7]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                         -12.396    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 angle_cos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 1.601ns (48.047%)  route 1.731ns (51.953%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.230ns = ( 12.230 - 4.000 ) 
    Source Clock Delay      (SCD):    9.048ns
    Clock Pessimism Removal (CPR):    0.819ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.751     9.048    clk_mmcm_2_BUFG
    SLICE_X36Y8          FDRE                                         r  angle_cos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.456     9.504 f  angle_cos_reg[8]/Q
                         net (fo=5, routed)           0.895    10.399    angle_cos_reg__0[8]
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.523 f  angle_cos[10]_i_3/O
                         net (fo=4, routed)           0.187    10.710    angle_cos[10]_i_3_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.834 r  angle_cos[10]_i_9/O
                         net (fo=19, routed)          0.649    11.483    angle_cos[10]_i_9_n_0
    SLICE_X36Y7          LUT4 (Prop_lut4_I2_O)        0.124    11.607 r  angle_cos[4]_i_8/O
                         net (fo=1, routed)           0.000    11.607    angle_cos[4]_i_8_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.157 r  angle_cos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.157    angle_cos_reg[4]_i_1_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.380 r  angle_cos_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.380    p_0_in[5]
    SLICE_X36Y8          FDRE                                         r  angle_cos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.574    12.230    clk_mmcm_2_BUFG
    SLICE_X36Y8          FDRE                                         r  angle_cos_reg[5]/C
                         clock pessimism              0.819    13.048    
                         clock uncertainty           -0.063    12.986    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)        0.062    13.048    angle_cos_reg[5]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  0.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 angle_cos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.245%)  route 0.129ns (47.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.589     2.606    clk_mmcm_2_BUFG
    SLICE_X36Y7          FDRE                                         r  angle_cos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141     2.747 r  angle_cos_reg[1]/Q
                         net (fo=3, routed)           0.129     2.876    costabgen/angle_reg_reg[10]_0[1]
    SLICE_X39Y7          FDRE                                         r  costabgen/angle_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.858     3.441    costabgen/CLK
    SLICE_X39Y7          FDRE                                         r  costabgen/angle_reg_reg[1]/C
                         clock pessimism             -0.819     2.622    
    SLICE_X39Y7          FDRE (Hold_fdre_C_D)         0.066     2.688    costabgen/angle_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 angle_cos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.062%)  route 0.135ns (48.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.589     2.606    clk_mmcm_2_BUFG
    SLICE_X36Y7          FDRE                                         r  angle_cos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141     2.747 r  angle_cos_reg[2]/Q
                         net (fo=3, routed)           0.135     2.882    costabgen/angle_reg_reg[10]_0[2]
    SLICE_X37Y6          FDRE                                         r  costabgen/angle_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.859     3.442    costabgen/CLK
    SLICE_X37Y6          FDRE                                         r  costabgen/angle_reg_reg[2]/C
                         clock pessimism             -0.819     2.623    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.066     2.689    costabgen/angle_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/pwm_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm_channels_delayed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.590     2.607    centered_pwm_1channel/CLK
    SLICE_X41Y10         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     2.748 r  centered_pwm_1channel/pwm_i_reg/Q
                         net (fo=2, routed)           0.127     2.876    pwm_i
    SLICE_X41Y10         FDRE                                         r  pwm_channels_delayed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.859     3.442    clk_mmcm_2_BUFG
    SLICE_X41Y10         FDRE                                         r  pwm_channels_delayed_reg[1]/C
                         clock pessimism             -0.835     2.607    
    SLICE_X41Y10         FDRE (Hold_fdre_C_D)         0.070     2.677    pwm_channels_delayed_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            delay_reg[4]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.431%)  route 0.217ns (60.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.591     2.608    centered_pwm_1channel/CLK
    SLICE_X40Y9          FDRE                                         r  centered_pwm_1channel/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     2.749 r  centered_pwm_1channel/pwm_reg/Q
                         net (fo=1, routed)           0.217     2.966    pwm
    SLICE_X42Y12         SRL16E                                       r  delay_reg[4]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.857     3.440    clk_mmcm_2_BUFG
    SLICE_X42Y12         SRL16E                                       r  delay_reg[4]_srl5/CLK
                         clock pessimism             -0.819     2.621    
    SLICE_X42Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.738    delay_reg[4]_srl5
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 angle_cos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.894%)  route 0.180ns (56.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.589     2.606    clk_mmcm_2_BUFG
    SLICE_X36Y7          FDRE                                         r  angle_cos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141     2.747 r  angle_cos_reg[3]/Q
                         net (fo=3, routed)           0.180     2.927    costabgen/angle_reg_reg[10]_0[3]
    SLICE_X39Y5          FDRE                                         r  costabgen/angle_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.859     3.442    costabgen/CLK
    SLICE_X39Y5          FDRE                                         r  costabgen/angle_reg_reg[3]/C
                         clock pessimism             -0.819     2.623    
    SLICE_X39Y5          FDRE (Hold_fdre_C_D)         0.070     2.693    costabgen/angle_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 angle_cos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.129%)  route 0.194ns (57.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.589     2.606    clk_mmcm_2_BUFG
    SLICE_X36Y8          FDRE                                         r  angle_cos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     2.747 r  angle_cos_reg[5]/Q
                         net (fo=5, routed)           0.194     2.941    costabgen/angle_reg_reg[10]_0[5]
    SLICE_X39Y6          FDRE                                         r  costabgen/angle_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.859     3.442    costabgen/CLK
    SLICE_X39Y6          FDRE                                         r  costabgen/angle_reg_reg[5]/C
                         clock pessimism             -0.819     2.623    
    SLICE_X39Y6          FDRE (Hold_fdre_C_D)         0.072     2.695    costabgen/angle_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 angle_cos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.096%)  route 0.194ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.589     2.606    clk_mmcm_2_BUFG
    SLICE_X36Y7          FDRE                                         r  angle_cos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141     2.747 r  angle_cos_reg[4]/Q
                         net (fo=3, routed)           0.194     2.941    costabgen/angle_reg_reg[10]_0[4]
    SLICE_X37Y6          FDRE                                         r  costabgen/angle_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.859     3.442    costabgen/CLK
    SLICE_X37Y6          FDRE                                         r  costabgen/angle_reg_reg[4]/C
                         clock pessimism             -0.819     2.623    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.070     2.693    costabgen/angle_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/counter_updown_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.748%)  route 0.167ns (47.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.590     2.607    centered_pwm_1channel/CLK
    SLICE_X41Y10         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     2.748 r  centered_pwm_1channel/counter_updown_reg/Q
                         net (fo=6, routed)           0.167     2.915    centered_pwm_1channel/counter_updown_reg_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.045     2.960 r  centered_pwm_1channel/counter_updown_i_1/O
                         net (fo=1, routed)           0.000     2.960    centered_pwm_1channel/counter_updown_i_1_n_0
    SLICE_X41Y10         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.859     3.442    centered_pwm_1channel/CLK
    SLICE_X41Y10         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
                         clock pessimism             -0.835     2.607    
    SLICE_X41Y10         FDRE (Hold_fdre_C_D)         0.092     2.699    centered_pwm_1channel/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 costabgen/angle_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.226ns (53.501%)  route 0.196ns (46.499%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.799ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.590     2.607    costabgen/CLK
    SLICE_X37Y6          FDRE                                         r  costabgen/angle_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     2.748 r  costabgen/angle_reg_reg[10]/Q
                         net (fo=7, routed)           0.196     2.945    costabgen/angle_reg[10]
    SLICE_X40Y4          MUXF7 (Prop_muxf7_S_O)       0.085     3.030 r  costabgen/cosine_value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.030    costabgen/cosine_value_reg[0]_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  costabgen/cosine_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.861     3.444    costabgen/CLK
    SLICE_X40Y4          FDRE                                         r  costabgen/cosine_value_reg[0]/C
                         clock pessimism             -0.799     2.645    
    SLICE_X40Y4          FDRE (Hold_fdre_C_D)         0.105     2.750    costabgen/cosine_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 angle_cos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.301%)  route 0.191ns (50.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.589     2.606    clk_mmcm_2_BUFG
    SLICE_X37Y7          FDRE                                         r  angle_cos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     2.747 f  angle_cos_reg[0]/Q
                         net (fo=7, routed)           0.191     2.939    angle_cos_reg__0[0]
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.045     2.984 r  angle_cos[0]_i_1/O
                         net (fo=1, routed)           0.000     2.984    p_0_in[0]
    SLICE_X37Y7          FDRE                                         r  angle_cos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.858     3.441    clk_mmcm_2_BUFG
    SLICE_X37Y7          FDRE                                         r  angle_cos_reg[0]/C
                         clock pessimism             -0.835     2.606    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.091     2.697    angle_cos_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCM_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    clk_mmcm_2_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y9      angle_cos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y7      angle_cos_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y7      angle_cos_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y7      angle_cos_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y7      angle_cos_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y8      angle_cos_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y8      angle_cos_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y8      angle_cos_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  MMCM_ADV/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y12     delay_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y12     delay_reg[4]_srl5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y9      angle_cos_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y7      angle_cos_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y7      angle_cos_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y7      angle_cos_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y7      angle_cos_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y8      angle_cos_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y8      angle_cos_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y8      angle_cos_reg[7]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y12     delay_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y12     delay_reg[4]_srl5/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y12     pwm_channels_delayed_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y9      angle_cos_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y9      angle_cos_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y7      angle_cos_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y7      angle_cos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y7      angle_cos_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y7      angle_cos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y7      angle_cos_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_2

Setup :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.642ns (20.663%)  route 2.465ns (79.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.230ns = ( 12.230 - 4.000 ) 
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.753     9.050    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.518     9.568 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          2.465    12.033    centered_pwm_1channel/enable
    SLICE_X41Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.157 r  centered_pwm_1channel/counter_updown_i_1/O
                         net (fo=1, routed)           0.000    12.157    centered_pwm_1channel/counter_updown_i_1_n_0
    SLICE_X41Y10         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.574    12.230    centered_pwm_1channel/CLK
    SLICE_X41Y10         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
                         clock pessimism              0.471    12.701    
                         clock uncertainty           -0.189    12.512    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)        0.031    12.543    centered_pwm_1channel/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.642ns (23.153%)  route 2.131ns (76.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.230ns = ( 12.230 - 4.000 ) 
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.753     9.050    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.518     9.568 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          2.131    11.699    costabgen/enable
    SLICE_X41Y10         LUT3 (Prop_lut3_I1_O)        0.124    11.823 r  costabgen/pwm_i_i_1/O
                         net (fo=1, routed)           0.000    11.823    centered_pwm_1channel/pwm_i_reg_0
    SLICE_X41Y10         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.574    12.230    centered_pwm_1channel/CLK
    SLICE_X41Y10         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism              0.471    12.701    
                         clock uncertainty           -0.189    12.512    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)        0.031    12.543    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                         -11.823    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.518ns (23.473%)  route 1.689ns (76.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.230ns = ( 12.230 - 4.000 ) 
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.753     9.050    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.518     9.568 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          1.689    11.257    centered_pwm_1channel/enable
    SLICE_X42Y10         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.574    12.230    centered_pwm_1channel/CLK
    SLICE_X42Y10         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism              0.471    12.701    
                         clock uncertainty           -0.189    12.512    
    SLICE_X42Y10         FDRE (Setup_fdre_C_CE)      -0.169    12.343    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.518ns (24.601%)  route 1.588ns (75.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.230ns = ( 12.230 - 4.000 ) 
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.753     9.050    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.518     9.568 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          1.588    11.156    centered_pwm_1channel/enable
    SLICE_X41Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.574    12.230    centered_pwm_1channel/CLK
    SLICE_X41Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism              0.471    12.701    
                         clock uncertainty           -0.189    12.512    
    SLICE_X41Y9          FDRE (Setup_fdre_C_CE)      -0.205    12.307    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.518ns (24.601%)  route 1.588ns (75.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.230ns = ( 12.230 - 4.000 ) 
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.753     9.050    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.518     9.568 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          1.588    11.156    centered_pwm_1channel/enable
    SLICE_X41Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.574    12.230    centered_pwm_1channel/CLK
    SLICE_X41Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism              0.471    12.701    
                         clock uncertainty           -0.189    12.512    
    SLICE_X41Y9          FDRE (Setup_fdre_C_CE)      -0.205    12.307    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.518ns (25.303%)  route 1.529ns (74.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.230ns = ( 12.230 - 4.000 ) 
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.753     9.050    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.518     9.568 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          1.529    11.097    centered_pwm_1channel/enable
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.574    12.230    centered_pwm_1channel/CLK
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
                         clock pessimism              0.471    12.701    
                         clock uncertainty           -0.189    12.512    
    SLICE_X42Y9          FDRE (Setup_fdre_C_CE)      -0.169    12.343    centered_pwm_1channel/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.518ns (25.303%)  route 1.529ns (74.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.230ns = ( 12.230 - 4.000 ) 
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.753     9.050    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.518     9.568 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          1.529    11.097    centered_pwm_1channel/enable
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.574    12.230    centered_pwm_1channel/CLK
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism              0.471    12.701    
                         clock uncertainty           -0.189    12.512    
    SLICE_X42Y9          FDRE (Setup_fdre_C_CE)      -0.169    12.343    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.518ns (25.303%)  route 1.529ns (74.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.230ns = ( 12.230 - 4.000 ) 
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.753     9.050    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.518     9.568 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          1.529    11.097    centered_pwm_1channel/enable
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.574    12.230    centered_pwm_1channel/CLK
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism              0.471    12.701    
                         clock uncertainty           -0.189    12.512    
    SLICE_X42Y9          FDRE (Setup_fdre_C_CE)      -0.169    12.343    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.518ns (25.303%)  route 1.529ns (74.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.230ns = ( 12.230 - 4.000 ) 
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.753     9.050    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.518     9.568 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          1.529    11.097    centered_pwm_1channel/enable
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.574    12.230    centered_pwm_1channel/CLK
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism              0.471    12.701    
                         clock uncertainty           -0.189    12.512    
    SLICE_X42Y9          FDRE (Setup_fdre_C_CE)      -0.169    12.343    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.518ns (27.031%)  route 1.398ns (72.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.230ns = ( 12.230 - 4.000 ) 
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           1.753     9.050    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.518     9.568 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          1.398    10.967    centered_pwm_1channel/enable
    SLICE_X40Y9          FDRE                                         r  centered_pwm_1channel/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.574    12.230    centered_pwm_1channel/CLK
    SLICE_X40Y9          FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism              0.471    12.701    
                         clock uncertainty           -0.189    12.512    
    SLICE_X40Y9          FDRE (Setup_fdre_C_CE)      -0.205    12.307    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  1.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.164ns (20.214%)  route 0.647ns (79.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.591     2.608    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     2.772 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.647     3.420    centered_pwm_1channel/enable
    SLICE_X40Y9          FDRE                                         r  centered_pwm_1channel/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.860     3.443    centered_pwm_1channel/CLK
    SLICE_X40Y9          FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism             -0.516     2.927    
                         clock uncertainty            0.189     3.116    
    SLICE_X40Y9          FDRE (Hold_fdre_C_CE)       -0.039     3.077    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.164ns (18.676%)  route 0.714ns (81.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.591     2.608    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     2.772 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.714     3.486    centered_pwm_1channel/enable
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.860     3.443    centered_pwm_1channel/CLK
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
                         clock pessimism             -0.516     2.927    
                         clock uncertainty            0.189     3.116    
    SLICE_X42Y9          FDRE (Hold_fdre_C_CE)       -0.016     3.100    centered_pwm_1channel/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.164ns (18.676%)  route 0.714ns (81.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.591     2.608    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     2.772 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.714     3.486    centered_pwm_1channel/enable
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.860     3.443    centered_pwm_1channel/CLK
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism             -0.516     2.927    
                         clock uncertainty            0.189     3.116    
    SLICE_X42Y9          FDRE (Hold_fdre_C_CE)       -0.016     3.100    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.164ns (18.676%)  route 0.714ns (81.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.591     2.608    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     2.772 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.714     3.486    centered_pwm_1channel/enable
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.860     3.443    centered_pwm_1channel/CLK
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism             -0.516     2.927    
                         clock uncertainty            0.189     3.116    
    SLICE_X42Y9          FDRE (Hold_fdre_C_CE)       -0.016     3.100    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.164ns (18.676%)  route 0.714ns (81.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.591     2.608    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     2.772 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.714     3.486    centered_pwm_1channel/enable
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.860     3.443    centered_pwm_1channel/CLK
    SLICE_X42Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism             -0.516     2.927    
                         clock uncertainty            0.189     3.116    
    SLICE_X42Y9          FDRE (Hold_fdre_C_CE)       -0.016     3.100    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.164ns (18.816%)  route 0.708ns (81.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.591     2.608    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     2.772 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.708     3.480    centered_pwm_1channel/enable
    SLICE_X41Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.860     3.443    centered_pwm_1channel/CLK
    SLICE_X41Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism             -0.516     2.927    
                         clock uncertainty            0.189     3.116    
    SLICE_X41Y9          FDRE (Hold_fdre_C_CE)       -0.039     3.077    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.164ns (18.816%)  route 0.708ns (81.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.591     2.608    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     2.772 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.708     3.480    centered_pwm_1channel/enable
    SLICE_X41Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.860     3.443    centered_pwm_1channel/CLK
    SLICE_X41Y9          FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism             -0.516     2.927    
                         clock uncertainty            0.189     3.116    
    SLICE_X41Y9          FDRE (Hold_fdre_C_CE)       -0.039     3.077    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.164ns (17.212%)  route 0.789ns (82.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.591     2.608    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     2.772 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.789     3.561    centered_pwm_1channel/enable
    SLICE_X42Y10         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.859     3.442    centered_pwm_1channel/CLK
    SLICE_X42Y10         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism             -0.516     2.926    
                         clock uncertainty            0.189     3.115    
    SLICE_X42Y10         FDRE (Hold_fdre_C_CE)       -0.016     3.099    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.209ns (18.255%)  route 0.936ns (81.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.591     2.608    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     2.772 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          0.936     3.708    costabgen/enable
    SLICE_X41Y10         LUT3 (Prop_lut3_I1_O)        0.045     3.753 r  costabgen/pwm_i_i_1/O
                         net (fo=1, routed)           0.000     3.753    centered_pwm_1channel/pwm_i_reg_0
    SLICE_X41Y10         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.859     3.442    centered_pwm_1channel/CLK
    SLICE_X41Y10         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism             -0.516     2.926    
                         clock uncertainty            0.189     3.115    
    SLICE_X41Y10         FDRE (Hold_fdre_C_D)         0.092     3.207    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         -3.207    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 pwm_c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.209ns (16.549%)  route 1.054ns (83.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=1, routed)           0.591     2.608    clk_mmcm_1_BUFG
    SLICE_X42Y8          FDRE                                         r  pwm_c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     2.772 r  pwm_c_enable_reg/Q
                         net (fo=11, routed)          1.054     3.826    centered_pwm_1channel/enable
    SLICE_X41Y10         LUT6 (Prop_lut6_I4_O)        0.045     3.871 r  centered_pwm_1channel/counter_updown_i_1/O
                         net (fo=1, routed)           0.000     3.871    centered_pwm_1channel/counter_updown_i_1_n_0
    SLICE_X41Y10         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.859     3.442    centered_pwm_1channel/CLK
    SLICE_X41Y10         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
                         clock pessimism             -0.516     2.926    
                         clock uncertainty            0.189     3.115    
    SLICE_X41Y10         FDRE (Hold_fdre_C_D)         0.092     3.207    centered_pwm_1channel/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         -3.207    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.665    





