<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='4351' type='4336'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11983'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='26549'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='98'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='264723' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='264723' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='264794' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='264794' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1728'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5051' c='_ZL17hasUndefRegUpdatejjb'/>
