

================================================================
== Vivado HLS Report for 'multiexp_kernel'
================================================================
* Date:           Fri Apr  3 18:03:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36911|    36911| 0.369 ms | 0.369 ms |  36911|  36911|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.point_input_buffer.point_p         |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 2                                    |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.point_p.point_output_buffer.gep    |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- memcpy.scalar_input_buffer.scalar_p       |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 5                                    |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.scalar_p.scalar_output_buffer.gep  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- memcpy.result_input_buffer.result_p       |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 8                                    |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.result_p.result_output_buffer.gep  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 2
  * Pipeline-8: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 9
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 13 14 }
  Pipeline-2 : II = 1, D = 3, States = { 16 17 18 }
  Pipeline-3 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-4 : II = 1, D = 2, States = { 30 31 }
  Pipeline-5 : II = 1, D = 3, States = { 33 34 35 }
  Pipeline-6 : II = 1, D = 3, States = { 43 44 45 }
  Pipeline-7 : II = 1, D = 2, States = { 47 48 }
  Pipeline-8 : II = 1, D = 3, States = { 50 51 52 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 19 17 
17 --> 18 
18 --> 16 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 30 
30 --> 32 31 
31 --> 30 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 46 44 
44 --> 45 
45 --> 43 
46 --> 47 
47 --> 49 48 
48 --> 47 
49 --> 50 
50 --> 53 51 
51 --> 52 
52 --> 50 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%result_p_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %result_p)"   --->   Operation 58 'read' 'result_p_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%scalar_p_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %scalar_p)"   --->   Operation 59 'read' 'scalar_p_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%point_p_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %point_p)"   --->   Operation 60 'read' 'point_p_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%result_p5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %result_p_read, i32 2, i32 63)"   --->   Operation 61 'partselect' 'result_p5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty = zext i62 %result_p5 to i64"   --->   Operation 62 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i32* %result, i64 %empty"   --->   Operation 63 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%scalar_p3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %scalar_p_read, i32 2, i32 63)"   --->   Operation 64 'partselect' 'scalar_p3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_5 = zext i62 %scalar_p3 to i64"   --->   Operation 65 'zext' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%scalar_addr = getelementptr i32* %scalar, i64 %empty_5"   --->   Operation 66 'getelementptr' 'scalar_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%point_p1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %point_p_read, i32 2, i32 63)"   --->   Operation 67 'partselect' 'point_p1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_6 = zext i62 %point_p1 to i64"   --->   Operation 68 'zext' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%point_addr = getelementptr i32* %point, i64 %empty_6"   --->   Operation 69 'getelementptr' 'point_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.15ns)   --->   "%point_input_buffer = alloca [8192 x i32], align 16" [../multiexp_kernel_cmodel.cpp:46]   --->   Operation 70 'alloca' 'point_input_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 71 [1/1] (1.15ns)   --->   "%point_output_buffer = alloca [8192 x i32], align 16" [../multiexp_kernel_cmodel.cpp:47]   --->   Operation 71 'alloca' 'point_output_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 72 [1/1] (1.15ns)   --->   "%scalar_input_buffer = alloca [8192 x i32], align 16" [../multiexp_kernel_cmodel.cpp:67]   --->   Operation 72 'alloca' 'scalar_input_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 73 [1/1] (1.15ns)   --->   "%scalar_output_buffer = alloca [8192 x i32], align 16" [../multiexp_kernel_cmodel.cpp:68]   --->   Operation 73 'alloca' 'scalar_output_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 74 [1/1] (1.15ns)   --->   "%result_input_buffer = alloca [8192 x i32], align 16" [../multiexp_kernel_cmodel.cpp:88]   --->   Operation 74 'alloca' 'result_input_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 75 [1/1] (1.15ns)   --->   "%result_output_buffer = alloca [8192 x i32], align 16" [../multiexp_kernel_cmodel.cpp:89]   --->   Operation 75 'alloca' 'result_output_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 76 [7/7] (8.75ns)   --->   "%point_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 76 'readreq' 'point_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 77 [6/7] (8.75ns)   --->   "%point_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 77 'readreq' 'point_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 78 [5/7] (8.75ns)   --->   "%point_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 78 'readreq' 'point_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 79 [4/7] (8.75ns)   --->   "%point_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 79 'readreq' 'point_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 80 [3/7] (8.75ns)   --->   "%point_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 80 'readreq' 'point_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 81 [2/7] (8.75ns)   --->   "%point_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 81 'readreq' 'point_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %result), !map !13"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %scalar), !map !19"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %point), !map !23"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %num_in) nounwind, !map !27"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @multiexp_kernel_str) nounwind"   --->   Operation 86 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %point, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:32]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %scalar, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:33]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str5, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:34]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double %num_in, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:35]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %point_p, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:36]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %scalar_p, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:37]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %result_p, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:38]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:39]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:40]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/7] (8.75ns)   --->   "%point_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 96 'readreq' 'point_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 97 [1/1] (0.60ns)   --->   "br label %burst.rd.header" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 0.64>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%phi_ln55 = phi i13 [ 0, %0 ], [ %add_ln55, %burstread.region ]" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 98 'phi' 'phi_ln55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.64ns)   --->   "%icmp_ln55 = icmp eq i13 %phi_ln55, -4096" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 99 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 100 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.54ns)   --->   "%add_ln55 = add i13 %phi_ln55, 1" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 101 'add' 'add_ln55' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %burst.rd.end.preheader, label %burstread.region" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 103 [1/1] (8.75ns)   --->   "%point_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %point_addr)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 103 'read' 'point_addr_read' <Predicate = (!icmp_ln55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 104 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 105 'specpipeline' 'empty_8' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_point_input_buffer_OC_point_p_str) nounwind" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 106 'specloopname' 'empty_9' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i13 %phi_ln55 to i64" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 107 'zext' 'zext_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%point_input_buffer_addr = getelementptr [8192 x i32]* %point_input_buffer, i64 0, i64 %zext_ln55" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 108 'getelementptr' 'point_input_buffer_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (1.15ns)   --->   "store i32 %point_addr_read, i32* %point_input_buffer_addr, align 4" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 109 'store' <Predicate = (!icmp_ln55)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 110 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 111 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.60>
ST_12 : Operation 112 [1/1] (0.60ns)   --->   "br label %burst.rd.end"   --->   Operation 112 'br' <Predicate = true> <Delay = 0.60>

State 13 <SV = 10> <Delay = 1.15>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ %i, %1 ], [ 0, %burst.rd.end.preheader ]"   --->   Operation 113 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind"   --->   Operation 114 'specpipeline' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.64ns)   --->   "%icmp_ln58 = icmp eq i13 %i_0, -4096" [../multiexp_kernel_cmodel.cpp:58]   --->   Operation 115 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 116 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.54ns)   --->   "%i = add i13 %i_0, 1" [../multiexp_kernel_cmodel.cpp:58]   --->   Operation 117 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %burst.wr.header.preheader, label %1" [../multiexp_kernel_cmodel.cpp:58]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i13 %i_0 to i64" [../multiexp_kernel_cmodel.cpp:59]   --->   Operation 119 'zext' 'zext_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%point_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %point_input_buffer, i64 0, i64 %zext_ln59" [../multiexp_kernel_cmodel.cpp:59]   --->   Operation 120 'getelementptr' 'point_input_buffer_addr_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 121 [2/2] (1.15ns)   --->   "%point_input_buffer_load = load i32* %point_input_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:59]   --->   Operation 121 'load' 'point_input_buffer_load' <Predicate = (!icmp_ln58)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 14 <SV = 11> <Delay = 2.98>
ST_14 : Operation 122 [1/2] (1.15ns)   --->   "%point_input_buffer_load = load i32* %point_input_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:59]   --->   Operation 122 'load' 'point_input_buffer_load' <Predicate = (!icmp_ln58)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 123 [1/1] (0.66ns)   --->   "%add_ln59 = add nsw i32 %point_input_buffer_load, 1" [../multiexp_kernel_cmodel.cpp:59]   --->   Operation 123 'add' 'add_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%point_output_buffer_addr = getelementptr inbounds [8192 x i32]* %point_output_buffer, i64 0, i64 %zext_ln59" [../multiexp_kernel_cmodel.cpp:59]   --->   Operation 124 'getelementptr' 'point_output_buffer_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (1.15ns)   --->   "store i32 %add_ln59, i32* %point_output_buffer_addr, align 4" [../multiexp_kernel_cmodel.cpp:59]   --->   Operation 125 'store' <Predicate = (!icmp_ln58)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [../multiexp_kernel_cmodel.cpp:58]   --->   Operation 126 'br' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 8.75>
ST_15 : Operation 127 [1/1] (8.75ns)   --->   "%point_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 127 'writereq' 'point_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 128 [1/1] (0.60ns)   --->   "br label %burst.wr.header" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.60>

State 16 <SV = 12> <Delay = 1.15>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%phi_ln63 = phi i13 [ %add_ln63, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 129 'phi' 'phi_ln63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.64ns)   --->   "%icmp_ln63 = icmp eq i13 %phi_ln63, -4096" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 130 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 131 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.54ns)   --->   "%add_ln63 = add i13 %phi_ln63, 1" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 132 'add' 'add_ln63' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %burst.rd.header21.preheader, label %burstwrite.region" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i13 %phi_ln63 to i64" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 134 'zext' 'zext_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%point_output_buffer_addr_1 = getelementptr [8192 x i32]* %point_output_buffer, i64 0, i64 %zext_ln63" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 135 'getelementptr' 'point_output_buffer_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 136 [2/2] (1.15ns)   --->   "%point_output_buffer_load = load i32* %point_output_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 136 'load' 'point_output_buffer_load' <Predicate = (!icmp_ln63)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 17 <SV = 13> <Delay = 1.15>
ST_17 : Operation 137 [1/2] (1.15ns)   --->   "%point_output_buffer_load = load i32* %point_output_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 137 'load' 'point_output_buffer_load' <Predicate = (!icmp_ln63)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 18 <SV = 14> <Delay = 8.75>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 138 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 139 'specpipeline' 'empty_13' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopName([39 x i8]* @memcpy_OC_point_p_OC_point_output_buffer_OC_gep_str) nounwind" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 140 'specloopname' 'empty_14' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %point_addr, i32 %point_output_buffer_load, i4 -1)" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 141 'write' <Predicate = (!icmp_ln63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 142 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 143 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 8.75>
ST_19 : Operation 144 [7/7] (8.75ns)   --->   "%scalar_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 144 'readreq' 'scalar_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 14> <Delay = 8.75>
ST_20 : Operation 145 [5/5] (8.75ns)   --->   "%point_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %point_addr)" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 145 'writeresp' 'point_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 146 [6/7] (8.75ns)   --->   "%scalar_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 146 'readreq' 'scalar_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 15> <Delay = 8.75>
ST_21 : Operation 147 [4/5] (8.75ns)   --->   "%point_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %point_addr)" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 147 'writeresp' 'point_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 148 [5/7] (8.75ns)   --->   "%scalar_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 148 'readreq' 'scalar_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 16> <Delay = 8.75>
ST_22 : Operation 149 [3/5] (8.75ns)   --->   "%point_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %point_addr)" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 149 'writeresp' 'point_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 150 [4/7] (8.75ns)   --->   "%scalar_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 150 'readreq' 'scalar_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 17> <Delay = 8.75>
ST_23 : Operation 151 [2/5] (8.75ns)   --->   "%point_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %point_addr)" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 151 'writeresp' 'point_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 152 [3/7] (8.75ns)   --->   "%scalar_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 152 'readreq' 'scalar_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 18> <Delay = 8.75>
ST_24 : Operation 153 [1/5] (8.75ns)   --->   "%point_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %point_addr)" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 153 'writeresp' 'point_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 154 [2/7] (8.75ns)   --->   "%scalar_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 154 'readreq' 'scalar_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 19> <Delay = 8.75>
ST_25 : Operation 155 [1/7] (8.75ns)   --->   "%scalar_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 155 'readreq' 'scalar_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 156 [1/1] (0.60ns)   --->   "br label %burst.rd.header21" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.60>

State 26 <SV = 20> <Delay = 0.64>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%phi_ln76 = phi i13 [ %add_ln76, %burstread.region1 ], [ 0, %burst.rd.header21.preheader ]" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 157 'phi' 'phi_ln76' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 158 [1/1] (0.64ns)   --->   "%icmp_ln76 = icmp eq i13 %phi_ln76, -4096" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 158 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 159 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.54ns)   --->   "%add_ln76 = add i13 %phi_ln76, 1" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 160 'add' 'add_ln76' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %icmp_ln76, label %burst.rd.end20.preheader, label %burstread.region1" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 21> <Delay = 8.75>
ST_27 : Operation 162 [1/1] (8.75ns)   --->   "%scalar_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %scalar_addr)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 162 'read' 'scalar_addr_read' <Predicate = (!icmp_ln76)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 22> <Delay = 1.15>
ST_28 : Operation 163 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 163 'specregionbegin' 'burstread_rbegin1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_28 : Operation 164 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 164 'specpipeline' 'empty_16' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([36 x i8]* @memcpy_OC_scalar_input_buffer_OC_scalar_p_str) nounwind" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 165 'specloopname' 'empty_17' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i13 %phi_ln76 to i64" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 166 'zext' 'zext_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_28 : Operation 167 [1/1] (0.00ns)   --->   "%scalar_input_buffer_addr = getelementptr [8192 x i32]* %scalar_input_buffer, i64 0, i64 %zext_ln76" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 167 'getelementptr' 'scalar_input_buffer_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_28 : Operation 168 [1/1] (1.15ns)   --->   "store i32 %scalar_addr_read, i32* %scalar_input_buffer_addr, align 4" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 168 'store' <Predicate = (!icmp_ln76)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_28 : Operation 169 [1/1] (0.00ns)   --->   "%burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 169 'specregionend' 'burstread_rend30' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_28 : Operation 170 [1/1] (0.00ns)   --->   "br label %burst.rd.header21" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 170 'br' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 29 <SV = 21> <Delay = 0.60>
ST_29 : Operation 171 [1/1] (0.60ns)   --->   "br label %burst.rd.end20"   --->   Operation 171 'br' <Predicate = true> <Delay = 0.60>

State 30 <SV = 22> <Delay = 1.15>
ST_30 : Operation 172 [1/1] (0.00ns)   --->   "%i1_0 = phi i13 [ %i_1, %2 ], [ 0, %burst.rd.end20.preheader ]"   --->   Operation 172 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 173 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind"   --->   Operation 173 'specpipeline' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 174 [1/1] (0.64ns)   --->   "%icmp_ln79 = icmp eq i13 %i1_0, -4096" [../multiexp_kernel_cmodel.cpp:79]   --->   Operation 174 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 175 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 175 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 176 [1/1] (0.54ns)   --->   "%i_1 = add i13 %i1_0, 1" [../multiexp_kernel_cmodel.cpp:79]   --->   Operation 176 'add' 'i_1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %burst.wr.header33.preheader, label %2" [../multiexp_kernel_cmodel.cpp:79]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i13 %i1_0 to i64" [../multiexp_kernel_cmodel.cpp:80]   --->   Operation 178 'zext' 'zext_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_30 : Operation 179 [1/1] (0.00ns)   --->   "%scalar_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %scalar_input_buffer, i64 0, i64 %zext_ln80" [../multiexp_kernel_cmodel.cpp:80]   --->   Operation 179 'getelementptr' 'scalar_input_buffer_addr_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_30 : Operation 180 [2/2] (1.15ns)   --->   "%scalar_input_buffer_load = load i32* %scalar_input_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:80]   --->   Operation 180 'load' 'scalar_input_buffer_load' <Predicate = (!icmp_ln79)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 31 <SV = 23> <Delay = 2.98>
ST_31 : Operation 181 [1/2] (1.15ns)   --->   "%scalar_input_buffer_load = load i32* %scalar_input_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:80]   --->   Operation 181 'load' 'scalar_input_buffer_load' <Predicate = (!icmp_ln79)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_31 : Operation 182 [1/1] (0.66ns)   --->   "%add_ln80 = add nsw i32 %scalar_input_buffer_load, 1" [../multiexp_kernel_cmodel.cpp:80]   --->   Operation 182 'add' 'add_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 183 [1/1] (0.00ns)   --->   "%scalar_output_buffer_addr = getelementptr inbounds [8192 x i32]* %scalar_output_buffer, i64 0, i64 %zext_ln80" [../multiexp_kernel_cmodel.cpp:80]   --->   Operation 183 'getelementptr' 'scalar_output_buffer_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_31 : Operation 184 [1/1] (1.15ns)   --->   "store i32 %add_ln80, i32* %scalar_output_buffer_addr, align 4" [../multiexp_kernel_cmodel.cpp:80]   --->   Operation 184 'store' <Predicate = (!icmp_ln79)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_31 : Operation 185 [1/1] (0.00ns)   --->   "br label %burst.rd.end20" [../multiexp_kernel_cmodel.cpp:79]   --->   Operation 185 'br' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 32 <SV = 23> <Delay = 8.75>
ST_32 : Operation 186 [1/1] (8.75ns)   --->   "%scalar_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 186 'writereq' 'scalar_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 187 [1/1] (0.60ns)   --->   "br label %burst.wr.header33" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.60>

State 33 <SV = 24> <Delay = 1.15>
ST_33 : Operation 188 [1/1] (0.00ns)   --->   "%phi_ln84 = phi i13 [ %add_ln84, %burstwrite.region1 ], [ 0, %burst.wr.header33.preheader ]" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 188 'phi' 'phi_ln84' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 189 [1/1] (0.64ns)   --->   "%icmp_ln84 = icmp eq i13 %phi_ln84, -4096" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 189 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 190 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 190 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 191 [1/1] (0.54ns)   --->   "%add_ln84 = add i13 %phi_ln84, 1" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 191 'add' 'add_ln84' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %burst.rd.header57.preheader, label %burstwrite.region1" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i13 %phi_ln84 to i64" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 193 'zext' 'zext_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 194 [1/1] (0.00ns)   --->   "%scalar_output_buffer_addr_1 = getelementptr [8192 x i32]* %scalar_output_buffer, i64 0, i64 %zext_ln84" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 194 'getelementptr' 'scalar_output_buffer_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 195 [2/2] (1.15ns)   --->   "%scalar_output_buffer_load = load i32* %scalar_output_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 195 'load' 'scalar_output_buffer_load' <Predicate = (!icmp_ln84)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 34 <SV = 25> <Delay = 1.15>
ST_34 : Operation 196 [1/2] (1.15ns)   --->   "%scalar_output_buffer_load = load i32* %scalar_output_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 196 'load' 'scalar_output_buffer_load' <Predicate = (!icmp_ln84)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 35 <SV = 26> <Delay = 8.75>
ST_35 : Operation 197 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 197 'specregionbegin' 'burstwrite_rbegin1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_35 : Operation 198 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 198 'specpipeline' 'empty_21' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_35 : Operation 199 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopName([41 x i8]* @memcpy_OC_scalar_p_OC_scalar_output_buffer_OC_gep_str) nounwind" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 199 'specloopname' 'empty_22' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_35 : Operation 200 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %scalar_addr, i32 %scalar_output_buffer_load, i4 -1)" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 200 'write' <Predicate = (!icmp_ln84)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%burstwrite_rend45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin1) nounwind" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 201 'specregionend' 'burstwrite_rend45' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_35 : Operation 202 [1/1] (0.00ns)   --->   "br label %burst.wr.header33" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 202 'br' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 36 <SV = 25> <Delay = 8.75>
ST_36 : Operation 203 [7/7] (8.75ns)   --->   "%result_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 203 'readreq' 'result_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 26> <Delay = 8.75>
ST_37 : Operation 204 [5/5] (8.75ns)   --->   "%scalar_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %scalar_addr)" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 204 'writeresp' 'scalar_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 205 [6/7] (8.75ns)   --->   "%result_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 205 'readreq' 'result_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 27> <Delay = 8.75>
ST_38 : Operation 206 [4/5] (8.75ns)   --->   "%scalar_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %scalar_addr)" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 206 'writeresp' 'scalar_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 207 [5/7] (8.75ns)   --->   "%result_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 207 'readreq' 'result_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 28> <Delay = 8.75>
ST_39 : Operation 208 [3/5] (8.75ns)   --->   "%scalar_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %scalar_addr)" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 208 'writeresp' 'scalar_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 209 [4/7] (8.75ns)   --->   "%result_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 209 'readreq' 'result_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 29> <Delay = 8.75>
ST_40 : Operation 210 [2/5] (8.75ns)   --->   "%scalar_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %scalar_addr)" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 210 'writeresp' 'scalar_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 211 [3/7] (8.75ns)   --->   "%result_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 211 'readreq' 'result_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 30> <Delay = 8.75>
ST_41 : Operation 212 [1/5] (8.75ns)   --->   "%scalar_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %scalar_addr)" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 212 'writeresp' 'scalar_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 213 [2/7] (8.75ns)   --->   "%result_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 213 'readreq' 'result_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 31> <Delay = 8.75>
ST_42 : Operation 214 [1/7] (8.75ns)   --->   "%result_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 214 'readreq' 'result_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 215 [1/1] (0.60ns)   --->   "br label %burst.rd.header57" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.60>

State 43 <SV = 32> <Delay = 0.64>
ST_43 : Operation 216 [1/1] (0.00ns)   --->   "%phi_ln97 = phi i13 [ %add_ln97, %burstread.region2 ], [ 0, %burst.rd.header57.preheader ]" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 216 'phi' 'phi_ln97' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 217 [1/1] (0.64ns)   --->   "%icmp_ln97 = icmp eq i13 %phi_ln97, -4096" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 217 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 218 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 218 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 219 [1/1] (0.54ns)   --->   "%add_ln97 = add i13 %phi_ln97, 1" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 219 'add' 'add_ln97' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %burst.rd.end56.preheader, label %burstread.region2" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 33> <Delay = 8.75>
ST_44 : Operation 221 [1/1] (8.75ns)   --->   "%result_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %result_addr)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 221 'read' 'result_addr_read' <Predicate = (!icmp_ln97)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 34> <Delay = 1.15>
ST_45 : Operation 222 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 222 'specregionbegin' 'burstread_rbegin2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 223 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 223 'specpipeline' 'empty_24' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 224 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopName([36 x i8]* @memcpy_OC_result_input_buffer_OC_result_p_str) nounwind" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 224 'specloopname' 'empty_25' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i13 %phi_ln97 to i64" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 225 'zext' 'zext_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 226 [1/1] (0.00ns)   --->   "%result_input_buffer_addr = getelementptr [8192 x i32]* %result_input_buffer, i64 0, i64 %zext_ln97" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 226 'getelementptr' 'result_input_buffer_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 227 [1/1] (1.15ns)   --->   "store i32 %result_addr_read, i32* %result_input_buffer_addr, align 4" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 227 'store' <Predicate = (!icmp_ln97)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_45 : Operation 228 [1/1] (0.00ns)   --->   "%burstread_rend66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin2) nounwind" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 228 'specregionend' 'burstread_rend66' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 229 [1/1] (0.00ns)   --->   "br label %burst.rd.header57" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 229 'br' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 46 <SV = 33> <Delay = 0.60>
ST_46 : Operation 230 [1/1] (0.60ns)   --->   "br label %burst.rd.end56"   --->   Operation 230 'br' <Predicate = true> <Delay = 0.60>

State 47 <SV = 34> <Delay = 1.15>
ST_47 : Operation 231 [1/1] (0.00ns)   --->   "%i2_0 = phi i13 [ %i_2, %3 ], [ 0, %burst.rd.end56.preheader ]"   --->   Operation 231 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 232 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind"   --->   Operation 232 'specpipeline' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 233 [1/1] (0.64ns)   --->   "%icmp_ln100 = icmp eq i13 %i2_0, -4096" [../multiexp_kernel_cmodel.cpp:100]   --->   Operation 233 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 234 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 234 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 235 [1/1] (0.54ns)   --->   "%i_2 = add i13 %i2_0, 1" [../multiexp_kernel_cmodel.cpp:100]   --->   Operation 235 'add' 'i_2' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %burst.wr.header69.preheader, label %3" [../multiexp_kernel_cmodel.cpp:100]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i13 %i2_0 to i64" [../multiexp_kernel_cmodel.cpp:101]   --->   Operation 237 'zext' 'zext_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_47 : Operation 238 [1/1] (0.00ns)   --->   "%result_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %result_input_buffer, i64 0, i64 %zext_ln101" [../multiexp_kernel_cmodel.cpp:101]   --->   Operation 238 'getelementptr' 'result_input_buffer_addr_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_47 : Operation 239 [2/2] (1.15ns)   --->   "%result_input_buffer_load = load i32* %result_input_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:101]   --->   Operation 239 'load' 'result_input_buffer_load' <Predicate = (!icmp_ln100)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 48 <SV = 35> <Delay = 2.98>
ST_48 : Operation 240 [1/2] (1.15ns)   --->   "%result_input_buffer_load = load i32* %result_input_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:101]   --->   Operation 240 'load' 'result_input_buffer_load' <Predicate = (!icmp_ln100)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_48 : Operation 241 [1/1] (0.66ns)   --->   "%add_ln101 = add nsw i32 %result_input_buffer_load, 1" [../multiexp_kernel_cmodel.cpp:101]   --->   Operation 241 'add' 'add_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 242 [1/1] (0.00ns)   --->   "%result_output_buffer_addr = getelementptr inbounds [8192 x i32]* %result_output_buffer, i64 0, i64 %zext_ln101" [../multiexp_kernel_cmodel.cpp:101]   --->   Operation 242 'getelementptr' 'result_output_buffer_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_48 : Operation 243 [1/1] (1.15ns)   --->   "store i32 %add_ln101, i32* %result_output_buffer_addr, align 4" [../multiexp_kernel_cmodel.cpp:101]   --->   Operation 243 'store' <Predicate = (!icmp_ln100)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_48 : Operation 244 [1/1] (0.00ns)   --->   "br label %burst.rd.end56" [../multiexp_kernel_cmodel.cpp:100]   --->   Operation 244 'br' <Predicate = (!icmp_ln100)> <Delay = 0.00>

State 49 <SV = 35> <Delay = 8.75>
ST_49 : Operation 245 [1/1] (8.75ns)   --->   "%result_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 245 'writereq' 'result_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 246 [1/1] (0.60ns)   --->   "br label %burst.wr.header69" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.60>

State 50 <SV = 36> <Delay = 1.15>
ST_50 : Operation 247 [1/1] (0.00ns)   --->   "%phi_ln105 = phi i13 [ %add_ln105, %burstwrite.region2 ], [ 0, %burst.wr.header69.preheader ]" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 247 'phi' 'phi_ln105' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 248 [1/1] (0.64ns)   --->   "%icmp_ln105 = icmp eq i13 %phi_ln105, -4096" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 248 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 249 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 249 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 250 [1/1] (0.54ns)   --->   "%add_ln105 = add i13 %phi_ln105, 1" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 250 'add' 'add_ln105' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 251 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %memcpy.tail82, label %burstwrite.region2" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i13 %phi_ln105 to i64" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 252 'zext' 'zext_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_50 : Operation 253 [1/1] (0.00ns)   --->   "%result_output_buffer_addr_1 = getelementptr [8192 x i32]* %result_output_buffer, i64 0, i64 %zext_ln105" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 253 'getelementptr' 'result_output_buffer_addr_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_50 : Operation 254 [2/2] (1.15ns)   --->   "%result_output_buffer_load = load i32* %result_output_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 254 'load' 'result_output_buffer_load' <Predicate = (!icmp_ln105)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 51 <SV = 37> <Delay = 1.15>
ST_51 : Operation 255 [1/2] (1.15ns)   --->   "%result_output_buffer_load = load i32* %result_output_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 255 'load' 'result_output_buffer_load' <Predicate = (!icmp_ln105)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 52 <SV = 38> <Delay = 8.75>
ST_52 : Operation 256 [1/1] (0.00ns)   --->   "%burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 256 'specregionbegin' 'burstwrite_rbegin2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_52 : Operation 257 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 257 'specpipeline' 'empty_29' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_52 : Operation 258 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopName([41 x i8]* @memcpy_OC_result_p_OC_result_output_buffer_OC_gep_str) nounwind" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 258 'specloopname' 'empty_30' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_52 : Operation 259 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %result_addr, i32 %result_output_buffer_load, i4 -1)" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 259 'write' <Predicate = (!icmp_ln105)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 260 [1/1] (0.00ns)   --->   "%burstwrite_rend81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin2) nounwind" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 260 'specregionend' 'burstwrite_rend81' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_52 : Operation 261 [1/1] (0.00ns)   --->   "br label %burst.wr.header69" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 261 'br' <Predicate = (!icmp_ln105)> <Delay = 0.00>

State 53 <SV = 37> <Delay = 8.75>
ST_53 : Operation 262 [5/5] (8.75ns)   --->   "%result_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_addr)" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 262 'writeresp' 'result_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 38> <Delay = 8.75>
ST_54 : Operation 263 [4/5] (8.75ns)   --->   "%result_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_addr)" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 263 'writeresp' 'result_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 39> <Delay = 8.75>
ST_55 : Operation 264 [3/5] (8.75ns)   --->   "%result_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_addr)" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 264 'writeresp' 'result_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 40> <Delay = 8.75>
ST_56 : Operation 265 [2/5] (8.75ns)   --->   "%result_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_addr)" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 265 'writeresp' 'result_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 41> <Delay = 8.75>
ST_57 : Operation 266 [1/5] (8.75ns)   --->   "%result_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_addr)" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 266 'writeresp' 'result_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 267 [1/1] (0.00ns)   --->   "ret void" [../multiexp_kernel_cmodel.cpp:108]   --->   Operation 267 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ point]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ scalar]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ num_in]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ point_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scalar_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result_p_read               (read             ) [ 0000000000000000000000000000000000000000000000000000000000]
scalar_p_read               (read             ) [ 0000000000000000000000000000000000000000000000000000000000]
point_p_read                (read             ) [ 0000000000000000000000000000000000000000000000000000000000]
result_p5                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000]
empty                       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
result_addr                 (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111111]
scalar_p3                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_5                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
scalar_addr                 (getelementptr    ) [ 0011111111111111111111111111111111111111110000000000000000]
point_p1                    (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_6                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
point_addr                  (getelementptr    ) [ 0011111111111111111111111000000000000000000000000000000000]
point_input_buffer          (alloca           ) [ 0011111111111110000000000000000000000000000000000000000000]
point_output_buffer         (alloca           ) [ 0011111111111111111000000000000000000000000000000000000000]
scalar_input_buffer         (alloca           ) [ 0011111111111111111111111111111100000000000000000000000000]
scalar_output_buffer        (alloca           ) [ 0011111111111111111111111111111111110000000000000000000000]
result_input_buffer         (alloca           ) [ 0011111111111111111111111111111111111111111111111000000000]
result_output_buffer        (alloca           ) [ 0011111111111111111111111111111111111111111111111111100000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0           (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln32          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln33          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln34          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln35          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln36          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln37          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln38          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln39          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln40          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
point_addr_rd_req           (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln55                     (br               ) [ 0000000011110000000000000000000000000000000000000000000000]
phi_ln55                    (phi              ) [ 0000000001110000000000000000000000000000000000000000000000]
icmp_ln55                   (icmp             ) [ 0000000001110000000000000000000000000000000000000000000000]
empty_7                     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln55                    (add              ) [ 0000000011110000000000000000000000000000000000000000000000]
br_ln55                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
point_addr_read             (read             ) [ 0000000001010000000000000000000000000000000000000000000000]
burstread_rbegin            (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_8                     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_9                     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln55                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
point_input_buffer_addr     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln55                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
burstread_rend              (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln55                     (br               ) [ 0000000011110000000000000000000000000000000000000000000000]
br_ln0                      (br               ) [ 0000000000001110000000000000000000000000000000000000000000]
i_0                         (phi              ) [ 0000000000000100000000000000000000000000000000000000000000]
empty_10                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln58                   (icmp             ) [ 0000000000000110000000000000000000000000000000000000000000]
empty_11                    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
i                           (add              ) [ 0000000000001110000000000000000000000000000000000000000000]
br_ln58                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln59                   (zext             ) [ 0000000000000110000000000000000000000000000000000000000000]
point_input_buffer_addr_1   (getelementptr    ) [ 0000000000000110000000000000000000000000000000000000000000]
point_input_buffer_load     (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln59                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
point_output_buffer_addr    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln59                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln58                     (br               ) [ 0000000000001110000000000000000000000000000000000000000000]
point_addr_wr_req           (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln63                     (br               ) [ 0000000000000001111000000000000000000000000000000000000000]
phi_ln63                    (phi              ) [ 0000000000000000100000000000000000000000000000000000000000]
icmp_ln63                   (icmp             ) [ 0000000000000000111000000000000000000000000000000000000000]
empty_12                    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln63                    (add              ) [ 0000000000000001111000000000000000000000000000000000000000]
br_ln63                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln63                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
point_output_buffer_addr_1  (getelementptr    ) [ 0000000000000000110000000000000000000000000000000000000000]
point_output_buffer_load    (load             ) [ 0000000000000000101000000000000000000000000000000000000000]
burstwrite_rbegin           (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_13                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_14                    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
write_ln63                  (write            ) [ 0000000000000000000000000000000000000000000000000000000000]
burstwrite_rend             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln63                     (br               ) [ 0000000000000001111000000000000000000000000000000000000000]
point_addr_wr_resp          (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000]
scalar_addr_rd_req          (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln76                     (br               ) [ 0000000000000000000000000111100000000000000000000000000000]
phi_ln76                    (phi              ) [ 0000000000000000000000000011100000000000000000000000000000]
icmp_ln76                   (icmp             ) [ 0000000000000000000000000011100000000000000000000000000000]
empty_15                    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln76                    (add              ) [ 0000000000000000000000000111100000000000000000000000000000]
br_ln76                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
scalar_addr_read            (read             ) [ 0000000000000000000000000010100000000000000000000000000000]
burstread_rbegin1           (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_16                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_17                    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln76                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
scalar_input_buffer_addr    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln76                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
burstread_rend30            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln76                     (br               ) [ 0000000000000000000000000111100000000000000000000000000000]
br_ln0                      (br               ) [ 0000000000000000000000000000011100000000000000000000000000]
i1_0                        (phi              ) [ 0000000000000000000000000000001000000000000000000000000000]
empty_18                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln79                   (icmp             ) [ 0000000000000000000000000000001100000000000000000000000000]
empty_19                    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
i_1                         (add              ) [ 0000000000000000000000000000011100000000000000000000000000]
br_ln79                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln80                   (zext             ) [ 0000000000000000000000000000001100000000000000000000000000]
scalar_input_buffer_addr_1  (getelementptr    ) [ 0000000000000000000000000000001100000000000000000000000000]
scalar_input_buffer_load    (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln80                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
scalar_output_buffer_addr   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln80                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln79                     (br               ) [ 0000000000000000000000000000011100000000000000000000000000]
scalar_addr_wr_req          (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln84                     (br               ) [ 0000000000000000000000000000000011110000000000000000000000]
phi_ln84                    (phi              ) [ 0000000000000000000000000000000001000000000000000000000000]
icmp_ln84                   (icmp             ) [ 0000000000000000000000000000000001110000000000000000000000]
empty_20                    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln84                    (add              ) [ 0000000000000000000000000000000011110000000000000000000000]
br_ln84                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln84                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
scalar_output_buffer_addr_1 (getelementptr    ) [ 0000000000000000000000000000000001100000000000000000000000]
scalar_output_buffer_load   (load             ) [ 0000000000000000000000000000000001010000000000000000000000]
burstwrite_rbegin1          (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_21                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_22                    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
write_ln84                  (write            ) [ 0000000000000000000000000000000000000000000000000000000000]
burstwrite_rend45           (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln84                     (br               ) [ 0000000000000000000000000000000011110000000000000000000000]
scalar_addr_wr_resp         (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000]
result_addr_rd_req          (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln97                     (br               ) [ 0000000000000000000000000000000000000000001111000000000000]
phi_ln97                    (phi              ) [ 0000000000000000000000000000000000000000000111000000000000]
icmp_ln97                   (icmp             ) [ 0000000000000000000000000000000000000000000111000000000000]
empty_23                    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln97                    (add              ) [ 0000000000000000000000000000000000000000001111000000000000]
br_ln97                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
result_addr_read            (read             ) [ 0000000000000000000000000000000000000000000101000000000000]
burstread_rbegin2           (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_24                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_25                    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln97                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
result_input_buffer_addr    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln97                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
burstread_rend66            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln97                     (br               ) [ 0000000000000000000000000000000000000000001111000000000000]
br_ln0                      (br               ) [ 0000000000000000000000000000000000000000000000111000000000]
i2_0                        (phi              ) [ 0000000000000000000000000000000000000000000000010000000000]
empty_26                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln100                  (icmp             ) [ 0000000000000000000000000000000000000000000000011000000000]
empty_27                    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
i_2                         (add              ) [ 0000000000000000000000000000000000000000000000111000000000]
br_ln100                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln101                  (zext             ) [ 0000000000000000000000000000000000000000000000011000000000]
result_input_buffer_addr_1  (getelementptr    ) [ 0000000000000000000000000000000000000000000000011000000000]
result_input_buffer_load    (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln101                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
result_output_buffer_addr   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln101                 (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln100                    (br               ) [ 0000000000000000000000000000000000000000000000111000000000]
result_addr_wr_req          (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln105                    (br               ) [ 0000000000000000000000000000000000000000000000000111100000]
phi_ln105                   (phi              ) [ 0000000000000000000000000000000000000000000000000010000000]
icmp_ln105                  (icmp             ) [ 0000000000000000000000000000000000000000000000000011100000]
empty_28                    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln105                   (add              ) [ 0000000000000000000000000000000000000000000000000111100000]
br_ln105                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln105                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
result_output_buffer_addr_1 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000011000000]
result_output_buffer_load   (load             ) [ 0000000000000000000000000000000000000000000000000010100000]
burstwrite_rbegin2          (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_29                    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_30                    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
write_ln105                 (write            ) [ 0000000000000000000000000000000000000000000000000000000000]
burstwrite_rend81           (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln105                    (br               ) [ 0000000000000000000000000000000000000000000000000111100000]
result_addr_wr_resp         (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000]
ret_ln108                   (ret              ) [ 0000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="point">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="scalar">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalar"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="num_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="point_p">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_p"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="scalar_p">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalar_p"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="result_p">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_p"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiexp_kernel_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_point_input_buffer_OC_point_p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_point_p_OC_point_output_buffer_OC_gep_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_scalar_input_buffer_OC_scalar_p_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_scalar_p_OC_scalar_output_buffer_OC_gep_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_result_input_buffer_OC_result_p_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_result_p_OC_result_output_buffer_OC_gep_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="point_input_buffer_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="point_input_buffer/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="point_output_buffer_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="point_output_buffer/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="scalar_input_buffer_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scalar_input_buffer/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="scalar_output_buffer_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scalar_output_buffer/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="result_input_buffer_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_input_buffer/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="result_output_buffer_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_output_buffer/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="result_p_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_p_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="scalar_p_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scalar_p_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="point_p_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="point_p_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_writeresp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="0" index="2" bw="14" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="point_addr_rd_req/2 point_addr_wr_req/15 point_addr_wr_resp/20 "/>
</bind>
</comp>

<comp id="175" class="1004" name="point_addr_read_read_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="9"/>
<pin id="178" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="point_addr_read/10 "/>
</bind>
</comp>

<comp id="181" class="1004" name="write_ln63_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="14"/>
<pin id="184" dir="0" index="2" bw="32" slack="1"/>
<pin id="185" dir="0" index="3" bw="1" slack="0"/>
<pin id="186" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/18 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_writeresp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="13"/>
<pin id="192" dir="0" index="2" bw="14" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="scalar_addr_rd_req/19 scalar_addr_wr_req/32 scalar_addr_wr_resp/37 "/>
</bind>
</comp>

<comp id="197" class="1004" name="scalar_addr_read_read_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="21"/>
<pin id="200" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scalar_addr_read/27 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln84_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="26"/>
<pin id="206" dir="0" index="2" bw="32" slack="1"/>
<pin id="207" dir="0" index="3" bw="1" slack="0"/>
<pin id="208" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/35 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_writeresp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="25"/>
<pin id="214" dir="0" index="2" bw="14" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="result_addr_rd_req/36 result_addr_wr_req/49 result_addr_wr_resp/53 "/>
</bind>
</comp>

<comp id="219" class="1004" name="result_addr_read_read_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="33"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_addr_read/44 "/>
</bind>
</comp>

<comp id="225" class="1004" name="write_ln105_write_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="38"/>
<pin id="228" dir="0" index="2" bw="32" slack="1"/>
<pin id="229" dir="0" index="3" bw="1" slack="0"/>
<pin id="230" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln105/52 "/>
</bind>
</comp>

<comp id="234" class="1004" name="point_input_buffer_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="13" slack="0"/>
<pin id="238" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="point_input_buffer_addr/11 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="13" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln55/11 point_input_buffer_load/13 "/>
</bind>
</comp>

<comp id="246" class="1004" name="point_input_buffer_addr_1_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="13" slack="0"/>
<pin id="250" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="point_input_buffer_addr_1/13 "/>
</bind>
</comp>

<comp id="253" class="1004" name="point_output_buffer_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="13" slack="1"/>
<pin id="257" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="point_output_buffer_addr/14 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="13" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln59/14 point_output_buffer_load/16 "/>
</bind>
</comp>

<comp id="265" class="1004" name="point_output_buffer_addr_1_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="13" slack="0"/>
<pin id="269" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="point_output_buffer_addr_1/16 "/>
</bind>
</comp>

<comp id="272" class="1004" name="scalar_input_buffer_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="13" slack="0"/>
<pin id="276" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scalar_input_buffer_addr/28 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="1"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln76/28 scalar_input_buffer_load/30 "/>
</bind>
</comp>

<comp id="284" class="1004" name="scalar_input_buffer_addr_1_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="13" slack="0"/>
<pin id="288" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scalar_input_buffer_addr_1/30 "/>
</bind>
</comp>

<comp id="291" class="1004" name="scalar_output_buffer_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="13" slack="1"/>
<pin id="295" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scalar_output_buffer_addr/31 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="13" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln80/31 scalar_output_buffer_load/33 "/>
</bind>
</comp>

<comp id="303" class="1004" name="scalar_output_buffer_addr_1_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="13" slack="0"/>
<pin id="307" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scalar_output_buffer_addr_1/33 "/>
</bind>
</comp>

<comp id="310" class="1004" name="result_input_buffer_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="13" slack="0"/>
<pin id="314" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_input_buffer_addr/45 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln97/45 result_input_buffer_load/47 "/>
</bind>
</comp>

<comp id="322" class="1004" name="result_input_buffer_addr_1_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="13" slack="0"/>
<pin id="326" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_input_buffer_addr_1/47 "/>
</bind>
</comp>

<comp id="329" class="1004" name="result_output_buffer_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="13" slack="1"/>
<pin id="333" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_output_buffer_addr/48 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="13" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln101/48 result_output_buffer_load/50 "/>
</bind>
</comp>

<comp id="341" class="1004" name="result_output_buffer_addr_1_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="13" slack="0"/>
<pin id="345" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_output_buffer_addr_1/50 "/>
</bind>
</comp>

<comp id="348" class="1005" name="phi_ln55_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="1"/>
<pin id="350" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln55 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="phi_ln55_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="13" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln55/9 "/>
</bind>
</comp>

<comp id="360" class="1005" name="i_0_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="13" slack="1"/>
<pin id="362" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="i_0_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="13" slack="0"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/13 "/>
</bind>
</comp>

<comp id="371" class="1005" name="phi_ln63_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="13" slack="1"/>
<pin id="373" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln63 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="phi_ln63_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="13" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln63/16 "/>
</bind>
</comp>

<comp id="382" class="1005" name="phi_ln76_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="13" slack="1"/>
<pin id="384" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln76 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="phi_ln76_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="13" slack="0"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="1" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln76/26 "/>
</bind>
</comp>

<comp id="394" class="1005" name="i1_0_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="13" slack="1"/>
<pin id="396" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="i1_0_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="13" slack="0"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="1" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/30 "/>
</bind>
</comp>

<comp id="405" class="1005" name="phi_ln84_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="13" slack="1"/>
<pin id="407" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln84 (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="phi_ln84_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="13" slack="0"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="1" slack="1"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln84/33 "/>
</bind>
</comp>

<comp id="416" class="1005" name="phi_ln97_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="13" slack="1"/>
<pin id="418" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln97 (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="phi_ln97_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="13" slack="0"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="1" slack="1"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln97/43 "/>
</bind>
</comp>

<comp id="428" class="1005" name="i2_0_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="13" slack="1"/>
<pin id="430" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="i2_0_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="13" slack="0"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="1" slack="1"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/47 "/>
</bind>
</comp>

<comp id="439" class="1005" name="phi_ln105_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="13" slack="1"/>
<pin id="441" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln105 (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="phi_ln105_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="13" slack="0"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="1" slack="1"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln105/50 "/>
</bind>
</comp>

<comp id="450" class="1004" name="result_p5_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="62" slack="0"/>
<pin id="452" dir="0" index="1" bw="64" slack="0"/>
<pin id="453" dir="0" index="2" bw="3" slack="0"/>
<pin id="454" dir="0" index="3" bw="7" slack="0"/>
<pin id="455" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_p5/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="empty_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="62" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="result_addr_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="62" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="scalar_p3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="62" slack="0"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="0" index="2" bw="3" slack="0"/>
<pin id="474" dir="0" index="3" bw="7" slack="0"/>
<pin id="475" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="scalar_p3/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="empty_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="62" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_5/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="scalar_addr_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="62" slack="0"/>
<pin id="487" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scalar_addr/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="point_p1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="62" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="0"/>
<pin id="493" dir="0" index="2" bw="3" slack="0"/>
<pin id="494" dir="0" index="3" bw="7" slack="0"/>
<pin id="495" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="point_p1/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="empty_6_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="62" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_6/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="point_addr_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="62" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="point_addr/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln55_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="13" slack="0"/>
<pin id="512" dir="0" index="1" bw="13" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/9 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln55_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="13" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/9 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln55_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="13" slack="2"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/11 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln58_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="13" slack="0"/>
<pin id="529" dir="0" index="1" bw="13" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/13 "/>
</bind>
</comp>

<comp id="533" class="1004" name="i_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="13" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/13 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln59_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="13" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/13 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln59_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/14 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln63_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="13" slack="0"/>
<pin id="553" dir="0" index="1" bw="13" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/16 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln63_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="13" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/16 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln63_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="13" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/16 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln76_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="13" slack="0"/>
<pin id="570" dir="0" index="1" bw="13" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/26 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln76_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="13" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/26 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln76_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="13" slack="2"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/28 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln79_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="13" slack="0"/>
<pin id="587" dir="0" index="1" bw="13" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/30 "/>
</bind>
</comp>

<comp id="591" class="1004" name="i_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="13" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/30 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln80_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="13" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/30 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln80_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/31 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp_ln84_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="13" slack="0"/>
<pin id="611" dir="0" index="1" bw="13" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/33 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln84_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="13" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/33 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln84_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="13" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/33 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln97_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="13" slack="0"/>
<pin id="628" dir="0" index="1" bw="13" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/43 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln97_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="13" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/43 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln97_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="13" slack="2"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/45 "/>
</bind>
</comp>

<comp id="643" class="1004" name="icmp_ln100_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="13" slack="0"/>
<pin id="645" dir="0" index="1" bw="13" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/47 "/>
</bind>
</comp>

<comp id="649" class="1004" name="i_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="13" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/47 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln101_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="13" slack="0"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/47 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln101_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/48 "/>
</bind>
</comp>

<comp id="667" class="1004" name="icmp_ln105_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="13" slack="0"/>
<pin id="669" dir="0" index="1" bw="13" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/50 "/>
</bind>
</comp>

<comp id="673" class="1004" name="add_ln105_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="13" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/50 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln105_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="13" slack="0"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/50 "/>
</bind>
</comp>

<comp id="684" class="1005" name="result_addr_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="25"/>
<pin id="686" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="result_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="scalar_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="13"/>
<pin id="693" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="scalar_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="point_addr_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="point_addr "/>
</bind>
</comp>

<comp id="705" class="1005" name="icmp_ln55_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="709" class="1005" name="add_ln55_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="13" slack="0"/>
<pin id="711" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="714" class="1005" name="point_addr_read_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="point_addr_read "/>
</bind>
</comp>

<comp id="719" class="1005" name="icmp_ln58_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="1"/>
<pin id="721" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln58 "/>
</bind>
</comp>

<comp id="723" class="1005" name="i_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="13" slack="0"/>
<pin id="725" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="728" class="1005" name="zext_ln59_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="64" slack="1"/>
<pin id="730" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln59 "/>
</bind>
</comp>

<comp id="733" class="1005" name="point_input_buffer_addr_1_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="13" slack="1"/>
<pin id="735" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="point_input_buffer_addr_1 "/>
</bind>
</comp>

<comp id="738" class="1005" name="icmp_ln63_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="742" class="1005" name="add_ln63_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="13" slack="0"/>
<pin id="744" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="747" class="1005" name="point_output_buffer_addr_1_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="13" slack="1"/>
<pin id="749" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="point_output_buffer_addr_1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="point_output_buffer_load_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="point_output_buffer_load "/>
</bind>
</comp>

<comp id="757" class="1005" name="icmp_ln76_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="761" class="1005" name="add_ln76_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="13" slack="0"/>
<pin id="763" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="766" class="1005" name="scalar_addr_read_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="scalar_addr_read "/>
</bind>
</comp>

<comp id="771" class="1005" name="icmp_ln79_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="1"/>
<pin id="773" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="775" class="1005" name="i_1_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="13" slack="0"/>
<pin id="777" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="780" class="1005" name="zext_ln80_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="64" slack="1"/>
<pin id="782" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln80 "/>
</bind>
</comp>

<comp id="785" class="1005" name="scalar_input_buffer_addr_1_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="13" slack="1"/>
<pin id="787" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="scalar_input_buffer_addr_1 "/>
</bind>
</comp>

<comp id="790" class="1005" name="icmp_ln84_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="1"/>
<pin id="792" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="794" class="1005" name="add_ln84_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="13" slack="0"/>
<pin id="796" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="799" class="1005" name="scalar_output_buffer_addr_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="13" slack="1"/>
<pin id="801" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="scalar_output_buffer_addr_1 "/>
</bind>
</comp>

<comp id="804" class="1005" name="scalar_output_buffer_load_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="scalar_output_buffer_load "/>
</bind>
</comp>

<comp id="809" class="1005" name="icmp_ln97_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln97 "/>
</bind>
</comp>

<comp id="813" class="1005" name="add_ln97_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="13" slack="0"/>
<pin id="815" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

<comp id="818" class="1005" name="result_addr_read_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_addr_read "/>
</bind>
</comp>

<comp id="823" class="1005" name="icmp_ln100_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln100 "/>
</bind>
</comp>

<comp id="827" class="1005" name="i_2_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="13" slack="0"/>
<pin id="829" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="832" class="1005" name="zext_ln101_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="1"/>
<pin id="834" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln101 "/>
</bind>
</comp>

<comp id="837" class="1005" name="result_input_buffer_addr_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="13" slack="1"/>
<pin id="839" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="result_input_buffer_addr_1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="icmp_ln105_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln105 "/>
</bind>
</comp>

<comp id="846" class="1005" name="add_ln105_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="13" slack="0"/>
<pin id="848" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="851" class="1005" name="result_output_buffer_addr_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="13" slack="1"/>
<pin id="853" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="result_output_buffer_addr_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="result_output_buffer_load_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_output_buffer_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="68" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="92" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="187"><net_src comp="100" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="102" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="104" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="92" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="209"><net_src comp="100" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="102" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="218"><net_src comp="104" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="223"><net_src comp="68" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="92" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="231"><net_src comp="100" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="102" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="233"><net_src comp="104" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="239"><net_src comp="84" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="84" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="246" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="258"><net_src comp="84" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="84" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="265" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="277"><net_src comp="84" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="272" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="84" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="284" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="296"><net_src comp="84" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="84" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="303" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="315"><net_src comp="84" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="84" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="322" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="334"><net_src comp="84" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="84" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="341" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="352" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="374"><net_src comp="58" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="393"><net_src comp="386" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="397"><net_src comp="58" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="408"><net_src comp="58" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="419"><net_src comp="58" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="427"><net_src comp="420" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="431"><net_src comp="58" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="442"><net_src comp="58" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="16" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="150" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="18" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="20" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="463"><net_src comp="450" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="4" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="476"><net_src comp="16" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="156" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="18" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="20" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="483"><net_src comp="470" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="2" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="16" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="162" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="18" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="20" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="503"><net_src comp="490" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="0" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="352" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="60" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="352" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="66" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="348" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="531"><net_src comp="364" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="60" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="364" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="66" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="364" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="548"><net_src comp="240" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="76" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="544" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="555"><net_src comp="375" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="375" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="66" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="375" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="572"><net_src comp="386" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="60" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="386" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="66" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="382" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="589"><net_src comp="398" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="60" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="398" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="66" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="398" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="606"><net_src comp="278" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="76" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="608"><net_src comp="602" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="613"><net_src comp="409" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="60" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="409" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="66" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="409" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="630"><net_src comp="420" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="60" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="420" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="66" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="416" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="647"><net_src comp="432" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="60" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="432" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="66" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="432" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="664"><net_src comp="316" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="76" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="666"><net_src comp="660" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="671"><net_src comp="443" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="60" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="443" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="66" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="443" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="687"><net_src comp="464" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="690"><net_src comp="684" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="694"><net_src comp="484" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="701"><net_src comp="504" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="708"><net_src comp="510" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="516" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="717"><net_src comp="175" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="722"><net_src comp="527" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="533" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="731"><net_src comp="539" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="736"><net_src comp="246" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="741"><net_src comp="551" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="557" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="750"><net_src comp="265" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="755"><net_src comp="259" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="760"><net_src comp="568" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="574" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="769"><net_src comp="197" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="774"><net_src comp="585" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="591" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="783"><net_src comp="597" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="788"><net_src comp="284" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="793"><net_src comp="609" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="615" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="802"><net_src comp="303" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="807"><net_src comp="297" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="812"><net_src comp="626" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="632" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="821"><net_src comp="219" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="826"><net_src comp="643" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="649" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="835"><net_src comp="655" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="840"><net_src comp="322" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="845"><net_src comp="667" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="673" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="854"><net_src comp="341" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="859"><net_src comp="335" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="225" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: point | {15 18 20 21 22 23 24 }
	Port: scalar | {32 35 37 38 39 40 41 }
	Port: result | {49 52 53 54 55 56 57 }
 - Input state : 
	Port: multiexp_kernel : point | {2 3 4 5 6 7 8 10 }
	Port: multiexp_kernel : scalar | {19 20 21 22 23 24 25 27 }
	Port: multiexp_kernel : result | {36 37 38 39 40 41 42 44 }
	Port: multiexp_kernel : point_p | {1 }
	Port: multiexp_kernel : scalar_p | {1 }
	Port: multiexp_kernel : result_p | {1 }
  - Chain level:
	State 1
		empty : 1
		result_addr : 2
		empty_5 : 1
		scalar_addr : 2
		empty_6 : 1
		point_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln55 : 1
		add_ln55 : 1
		br_ln55 : 2
	State 10
	State 11
		point_input_buffer_addr : 1
		store_ln55 : 2
		burstread_rend : 1
	State 12
	State 13
		icmp_ln58 : 1
		i : 1
		br_ln58 : 2
		zext_ln59 : 1
		point_input_buffer_addr_1 : 2
		point_input_buffer_load : 3
	State 14
		add_ln59 : 1
		store_ln59 : 2
	State 15
	State 16
		icmp_ln63 : 1
		add_ln63 : 1
		br_ln63 : 2
		zext_ln63 : 1
		point_output_buffer_addr_1 : 2
		point_output_buffer_load : 3
	State 17
	State 18
		burstwrite_rend : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		icmp_ln76 : 1
		add_ln76 : 1
		br_ln76 : 2
	State 27
	State 28
		scalar_input_buffer_addr : 1
		store_ln76 : 2
		burstread_rend30 : 1
	State 29
	State 30
		icmp_ln79 : 1
		i_1 : 1
		br_ln79 : 2
		zext_ln80 : 1
		scalar_input_buffer_addr_1 : 2
		scalar_input_buffer_load : 3
	State 31
		add_ln80 : 1
		store_ln80 : 2
	State 32
	State 33
		icmp_ln84 : 1
		add_ln84 : 1
		br_ln84 : 2
		zext_ln84 : 1
		scalar_output_buffer_addr_1 : 2
		scalar_output_buffer_load : 3
	State 34
	State 35
		burstwrite_rend45 : 1
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		icmp_ln97 : 1
		add_ln97 : 1
		br_ln97 : 2
	State 44
	State 45
		result_input_buffer_addr : 1
		store_ln97 : 2
		burstread_rend66 : 1
	State 46
	State 47
		icmp_ln100 : 1
		i_2 : 1
		br_ln100 : 2
		zext_ln101 : 1
		result_input_buffer_addr_1 : 2
		result_input_buffer_load : 3
	State 48
		add_ln101 : 1
		store_ln101 : 2
	State 49
	State 50
		icmp_ln105 : 1
		add_ln105 : 1
		br_ln105 : 2
		zext_ln105 : 1
		result_output_buffer_addr_1 : 2
		result_output_buffer_load : 3
	State 51
	State 52
		burstwrite_rend81 : 1
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln55_fu_516       |    0    |    13   |
|          |           i_fu_533           |    0    |    13   |
|          |        add_ln59_fu_544       |    0    |    32   |
|          |        add_ln63_fu_557       |    0    |    13   |
|          |        add_ln76_fu_574       |    0    |    13   |
|    add   |          i_1_fu_591          |    0    |    13   |
|          |        add_ln80_fu_602       |    0    |    32   |
|          |        add_ln84_fu_615       |    0    |    13   |
|          |        add_ln97_fu_632       |    0    |    13   |
|          |          i_2_fu_649          |    0    |    13   |
|          |       add_ln101_fu_660       |    0    |    32   |
|          |       add_ln105_fu_673       |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln55_fu_510       |    0    |    13   |
|          |       icmp_ln58_fu_527       |    0    |    13   |
|          |       icmp_ln63_fu_551       |    0    |    13   |
|          |       icmp_ln76_fu_568       |    0    |    13   |
|   icmp   |       icmp_ln79_fu_585       |    0    |    13   |
|          |       icmp_ln84_fu_609       |    0    |    13   |
|          |       icmp_ln97_fu_626       |    0    |    13   |
|          |       icmp_ln100_fu_643      |    0    |    13   |
|          |       icmp_ln105_fu_667      |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |   result_p_read_read_fu_150  |    0    |    0    |
|          |   scalar_p_read_read_fu_156  |    0    |    0    |
|   read   |   point_p_read_read_fu_162   |    0    |    0    |
|          |  point_addr_read_read_fu_175 |    0    |    0    |
|          | scalar_addr_read_read_fu_197 |    0    |    0    |
|          | result_addr_read_read_fu_219 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     grp_writeresp_fu_168     |    0    |    0    |
| writeresp|     grp_writeresp_fu_189     |    0    |    0    |
|          |     grp_writeresp_fu_211     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    write_ln63_write_fu_181   |    0    |    0    |
|   write  |    write_ln84_write_fu_203   |    0    |    0    |
|          |   write_ln105_write_fu_225   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       result_p5_fu_450       |    0    |    0    |
|partselect|       scalar_p3_fu_470       |    0    |    0    |
|          |        point_p1_fu_490       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         empty_fu_460         |    0    |    0    |
|          |        empty_5_fu_480        |    0    |    0    |
|          |        empty_6_fu_500        |    0    |    0    |
|          |       zext_ln55_fu_522       |    0    |    0    |
|          |       zext_ln59_fu_539       |    0    |    0    |
|   zext   |       zext_ln63_fu_563       |    0    |    0    |
|          |       zext_ln76_fu_580       |    0    |    0    |
|          |       zext_ln80_fu_597       |    0    |    0    |
|          |       zext_ln84_fu_621       |    0    |    0    |
|          |       zext_ln97_fu_638       |    0    |    0    |
|          |       zext_ln101_fu_655      |    0    |    0    |
|          |       zext_ln105_fu_679      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   330   |
|----------|------------------------------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
| point_input_buffer |   15   |    0   |    0   |    0   |
| point_output_buffer|   15   |    0   |    0   |    0   |
| result_input_buffer|   15   |    0   |    0   |    0   |
|result_output_buffer|   15   |    0   |    0   |    0   |
| scalar_input_buffer|   15   |    0   |    0   |    0   |
|scalar_output_buffer|   15   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   90   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|         add_ln105_reg_846         |   13   |
|          add_ln55_reg_709         |   13   |
|          add_ln63_reg_742         |   13   |
|          add_ln76_reg_761         |   13   |
|          add_ln84_reg_794         |   13   |
|          add_ln97_reg_813         |   13   |
|            i1_0_reg_394           |   13   |
|            i2_0_reg_428           |   13   |
|            i_0_reg_360            |   13   |
|            i_1_reg_775            |   13   |
|            i_2_reg_827            |   13   |
|             i_reg_723             |   13   |
|         icmp_ln100_reg_823        |    1   |
|         icmp_ln105_reg_842        |    1   |
|         icmp_ln55_reg_705         |    1   |
|         icmp_ln58_reg_719         |    1   |
|         icmp_ln63_reg_738         |    1   |
|         icmp_ln76_reg_757         |    1   |
|         icmp_ln79_reg_771         |    1   |
|         icmp_ln84_reg_790         |    1   |
|         icmp_ln97_reg_809         |    1   |
|         phi_ln105_reg_439         |   13   |
|          phi_ln55_reg_348         |   13   |
|          phi_ln63_reg_371         |   13   |
|          phi_ln76_reg_382         |   13   |
|          phi_ln84_reg_405         |   13   |
|          phi_ln97_reg_416         |   13   |
|      point_addr_read_reg_714      |   32   |
|         point_addr_reg_698        |   32   |
| point_input_buffer_addr_1_reg_733 |   13   |
| point_output_buffer_addr_1_reg_747|   13   |
|  point_output_buffer_load_reg_752 |   32   |
|      result_addr_read_reg_818     |   32   |
|        result_addr_reg_684        |   32   |
| result_input_buffer_addr_1_reg_837|   13   |
|result_output_buffer_addr_1_reg_851|   13   |
| result_output_buffer_load_reg_856 |   32   |
|      scalar_addr_read_reg_766     |   32   |
|        scalar_addr_reg_691        |   32   |
| scalar_input_buffer_addr_1_reg_785|   13   |
|scalar_output_buffer_addr_1_reg_799|   13   |
| scalar_output_buffer_load_reg_804 |   32   |
|         zext_ln101_reg_832        |   64   |
|         zext_ln59_reg_728         |   64   |
|         zext_ln80_reg_780         |   64   |
+-----------------------------------+--------+
|               Total               |   801  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_168 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_189 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_211 |  p0  |   3  |   1  |    3   |
|   grp_access_fu_240  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_259  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_278  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_297  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_316  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_335  |  p0  |   3  |  13  |   39   ||    15   |
|   phi_ln55_reg_348   |  p0  |   2  |  13  |   26   ||    9    |
|   phi_ln76_reg_382   |  p0  |   2  |  13  |   26   ||    9    |
|   phi_ln97_reg_416   |  p0  |   2  |  13  |   26   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   321  || 7.36425 ||   117   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   330  |    -   |
|   Memory  |   90   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   117  |    -   |
|  Register |    -   |    -   |   801  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   90   |    7   |   801  |   447  |    0   |
+-----------+--------+--------+--------+--------+--------+
