#include "Dialect/NVGPU/IR/Dialect.h"
#include "TritonNVIDIAGPUToLLVM/Passes.h"
#include "TritonNVIDIAGPUToLLVM/Utility.h"
#include "mlir/Conversion/ArithToLLVM/ArithToLLVM.h"
#include "mlir/Conversion/ControlFlowToLLVM/ControlFlowToLLVM.h"
#include "mlir/Conversion/GPUToNVVM/GPUToNVVMPass.h"
#include "mlir/Conversion/MathToLLVM/MathToLLVM.h"
#include "mlir/Conversion/UBToLLVM/UBToLLVM.h"
#include "mlir/Dialect/Arith/Transforms/Passes.h"
#include "mlir/Dialect/ControlFlow/IR/ControlFlow.h"
#include "mlir/Dialect/LLVMIR/LLVMDialect.h"
#include "mlir/Dialect/LLVMIR/NVVMDialect.h"
#include "mlir/Pass/Pass.h"
#include "triton/Analysis/Allocation.h"
#include "triton/Analysis/AxisInfo.h"
#include "triton/Analysis/Membar.h"
#include "triton/Conversion/TritonGPUToLLVM/Utility.h"
#include "triton/Dialect/Triton/IR/Dialect.h"
#include "triton/Dialect/TritonGPU/IR/Dialect.h"
#include "triton/Dialect/TritonNvidiaGPU/IR/Dialect.h"

#include "Allocation.h"
#include "PatternTritonGPUOpToLLVM.h"
#include "tlx/dialect/include/IR/Dialect.h"
#include "triton/Conversion/TritonGPUToLLVM/PatternTritonGPUOpToLLVM.h"
#include "triton/Conversion/TritonGPUToLLVM/TypeConverter.h"

namespace ttg = mlir::triton::gpu;
namespace ttng = mlir::triton::nvidia_gpu;

namespace mlir {
namespace triton {
#define GEN_PASS_DEF_CONVERTTRITONGPUTOLLVM
#include "TritonNVIDIAGPUToLLVM/Passes.h.inc"
} // namespace triton
} // namespace mlir

using namespace mlir;
using namespace mlir::triton::NVIDIA;

namespace {

class TritonLLVMFunctionConversionTarget : public ConversionTarget {
public:
  explicit TritonLLVMFunctionConversionTarget(MLIRContext &ctx)
      : ConversionTarget(ctx) {
    addLegalDialect<LLVM::LLVMDialect>();
    addLegalDialect<NVVM::NVVMDialect>();
    addLegalOp<mlir::UnrealizedConversionCastOp>();
  }
};

class TritonLLVMConversionTarget : public ConversionTarget {
public:
  explicit TritonLLVMConversionTarget(MLIRContext &ctx)
      : ConversionTarget(ctx) {
    addLegalDialect<LLVM::LLVMDialect>();
    addLegalDialect<NVVM::NVVMDialect>();
    addLegalDialect<cf::ControlFlowDialect>();
    addLegalDialect<mlir::triton::nvgpu::NVGPUDialect>();
    addIllegalDialect<triton::TritonDialect>();
    addDynamicallyLegalDialect<triton::gpu::TritonGPUDialect>(
        [](mlir::Operation *op) {
          // We handle the warp ID op during NVGPUToLLVM.
          return isa<triton::gpu::WarpIdOp>(op);
        });
    addIllegalDialect<triton::nvidia_gpu::TritonNvidiaGPUDialect>();
    addIllegalDialect<mlir::gpu::GPUDialect>();
    addLegalOp<mlir::UnrealizedConversionCastOp>();

    // Warp specialization is lowered later.
    addLegalOp<triton::gpu::WarpSpecializeOp>();
    addLegalOp<triton::gpu::WarpYieldOp>();
    addLegalOp<triton::gpu::WarpSpecializePartitionsOp>();
    addLegalOp<triton::gpu::WarpReturnOp>();
    addDynamicallyLegalOp<triton::gpu::GlobalScratchAllocOp>(
        [](triton::gpu::GlobalScratchAllocOp op) {
          return op.getBackend() != "default";
        });
  }
};

struct ConvertTritonGPUToLLVM
    : public triton::impl::ConvertTritonGPUToLLVMBase<ConvertTritonGPUToLLVM> {
  using ConvertTritonGPUToLLVMBase::ConvertTritonGPUToLLVMBase;

  ConvertTritonGPUToLLVM(int32_t computeCapability)
      : ConvertTritonGPUToLLVMBase({computeCapability}) {}
  ConvertTritonGPUToLLVM(int32_t computeCapability, int32_t ptxVersion)
      : ConvertTritonGPUToLLVMBase({computeCapability, ptxVersion}) {}

  void runOnOperation() override {
    MLIRContext *context = &getContext();
    ModuleOp mod = getOperation();
    TargetInfo targetInfo(computeCapability, ptxVersion);

    // Allocate shared memory and set barrier
    ModuleAllocation allocation(
        mod, mlir::triton::nvidia_gpu::getNvidiaAllocationAnalysisScratchSizeFn(
                 targetInfo));
    ModuleMembarAnalysis membarPass(&allocation);
    membarPass.run();
    if (failed(maybeInsertClusterSync(mod))) {
      return signalPassFailure();
    }

    mlir::LowerToLLVMOptions option(context);
    option.overrideIndexBitwidth(32);
    TritonGPUToLLVMTypeConverter typeConverter(context, option, targetInfo);

    // Lower functions
    TritonLLVMFunctionConversionTarget funcTarget(*context);
    RewritePatternSet funcPatterns(context);
    mlir::triton::populateFuncOpConversionPattern(
        typeConverter, funcPatterns, targetInfo, patternBenefitDefault);
    if (failed(
            applyPartialConversion(mod, funcTarget, std::move(funcPatterns))))
      return signalPassFailure();

    // initSharedMemory is run before the conversion of call and ret ops,
    // because the call op has to know the shared memory base address of each
    // function
    initSharedMemory(typeConverter);
    ModuleAxisInfoAnalysis axisInfoAnalysis(mod);

    RewritePatternSet patterns(context);
    int benefit = patternBenefitPrioritizeOverLLVMConversions;
    mlir::triton::NVIDIA::populateConvertLayoutOpToLLVMPatterns(
        typeConverter, targetInfo, patterns, benefit);
    mlir::triton::NVIDIA::populateTensorMemorySubviewOpToLLVMPattern(
        typeConverter, patterns, patternBenefitNvidiaTensorCoreSubviewPattern);
    mlir::triton::NVIDIA::populateTMAToLLVMPatterns(typeConverter, targetInfo,
                                                    patterns, benefit);
    populateDotOpToLLVMPatterns(typeConverter, patterns, computeCapability,
                                benefit);
    populateElementwiseOpToLLVMPatterns(typeConverter, patterns,
                                        axisInfoAnalysis, computeCapability,
                                        targetInfo, benefit);
    populateClampFOpToLLVMPattern(typeConverter, patterns, axisInfoAnalysis,
                                  computeCapability,
                                  patternBenefitClampOptimizedPattern);
    populateLoadStoreOpToLLVMPatterns(typeConverter, targetInfo,
                                      computeCapability, patterns,
                                      axisInfoAnalysis, benefit);
    mlir::triton::populateReduceOpToLLVMPatterns(typeConverter, patterns,
                                                 targetInfo, benefit);
    mlir::triton::populateScanOpToLLVMPatterns(typeConverter, patterns,
                                               targetInfo, benefit);
    mlir::triton::populateGatherOpToLLVMPatterns(typeConverter, patterns,
                                                 targetInfo, benefit);
    populateBarrierOpToLLVMPatterns(typeConverter, patterns, benefit,
                                    targetInfo);
    populateTensorPtrOpsToLLVMPatterns(typeConverter, patterns, benefit);
    populateClusterOpsToLLVMPatterns(typeConverter, patterns, benefit);
    mlir::triton::populateHistogramOpToLLVMPatterns(typeConverter, patterns,
                                                    targetInfo, benefit);
    mlir::triton::populatePrintOpToLLVMPattern(typeConverter, patterns,
                                               targetInfo, benefit);
    mlir::triton::populateControlFlowOpToLLVMPattern(typeConverter, patterns,
                                                     targetInfo, benefit);
    mlir::triton::NVIDIA::populateSPMDOpToLLVMPattern(typeConverter, patterns,
                                                      benefit);
    mlir::triton::populateSPMDOpToLLVMPattern(typeConverter, patterns,
                                              targetInfo, benefit);
    // TODO(thomas): this should probably be done in a separate step to not
    // interfere with our own lowering of arith ops. Add arith/math's patterns
    // to help convert scalar expression to LLVM.
    mlir::arith::populateCeilFloorDivExpandOpsPatterns(patterns);
    mlir::arith::populateArithToLLVMConversionPatterns(typeConverter, patterns);
    mlir::populateMathToLLVMConversionPatterns(typeConverter, patterns);
    mlir::populateGpuToNVVMConversionPatterns(typeConverter, patterns);
    mlir::ub::populateUBToLLVMConversionPatterns(typeConverter, patterns);
    mlir::triton::populateViewOpToLLVMPatterns(typeConverter, patterns,
                                               benefit);
    mlir::triton::populateAssertOpToLLVMPattern(typeConverter, patterns,
                                                targetInfo, benefit);
    mlir::triton::NVIDIA::populateMemoryOpToLLVMPatterns(
        typeConverter, targetInfo, patterns, benefit);
    mlir::triton::NVIDIA::populateTensorMemoryOpToLLVMPattern(
        typeConverter, patterns, benefit);
    mlir::triton::populateMakeRangeOpToLLVMPattern(typeConverter, targetInfo,
                                                   patterns, benefit);
    mlir::triton::NVIDIA::populateTCGen5MMAOpToLLVMPattern(typeConverter,
                                                           patterns, benefit);
    mlir::triton::NVIDIA::populateFp4ToFpToLLVMPatterns(typeConverter, patterns,
                                                        benefit);
    mlir::triton::populateInstrumentationToLLVMPatterns(
        typeConverter, targetInfo, patterns, benefit);

    TritonLLVMConversionTarget convTarget(*context);
    if (failed(applyPartialConversion(mod, convTarget, std::move(patterns))))
      return signalPassFailure();

    // Lower CF ops separately to avoid breaking analysis.
    TritonLLVMFunctionConversionTarget cfTarget(*context);
    cfTarget.markUnknownOpDynamicallyLegal([&](Operation *op) {
      return op->getDialect() !=
             context->getLoadedDialect<cf::ControlFlowDialect>();
    });
    RewritePatternSet cfPatterns(context);
    mlir::cf::populateControlFlowToLLVMConversionPatterns(typeConverter,
                                                          cfPatterns);
    if (failed(applyPartialConversion(mod, cfTarget, std::move(cfPatterns))))
      return signalPassFailure();

    // Fold CTAId when there is only 1 CTA.
    int numCTAs = triton::gpu::TritonGPUDialect::getNumCTAs(mod);
    if (numCTAs == 1 && !tlx::tlxIsClustered(mod)) {
      mod.walk([](triton::nvgpu::ClusterCTAIdOp id) {
        OpBuilder b(id);
        Value zero = LLVM::createConstantI32(id->getLoc(), b, 0);
        id.replaceAllUsesWith(zero);
      });
    }
    fixUpLoopAnnotation(mod);

    // Ensure warp group code is isolated from above.
    makeAllWarpGroupsIsolatedFromAbove(mod);
  }

private:
  void initSharedMemory(LLVMTypeConverter &typeConverter) {
    ModuleOp mod = getOperation();
    OpBuilder b(mod.getBodyRegion());
    auto loc = mod.getLoc();
    auto elemTy = typeConverter.convertType(b.getIntegerType(8));
    // Set array size 0 and external linkage indicates that we use dynamic
    // shared allocation to allow a larger shared memory size for each kernel.
    //
    // Ask for 16B alignment on global_smem because that's the largest we should
    // ever need (4xi32).
    auto arrayTy = LLVM::LLVMArrayType::get(elemTy, 0);
    LLVM::GlobalOp::create(
        b, loc, arrayTy, /*isConstant=*/false, LLVM::Linkage::External,
        "global_smem", /*value=*/Attribute(), /*alignment=*/16,
        // Add ROCm support.
        static_cast<unsigned>(NVVM::NVVMMemorySpace::Shared));
  }

  LogicalResult ensureEarlyBarInit(ModuleOp &mod,
                                   SetVector<Operation *> &barInitOps) {
    triton::FuncOp funcOp = nullptr;
    mod.walk([&](triton::FuncOp op) {
      if (triton::isKernel(op)) {
        funcOp = op;
        return WalkResult::interrupt();
      }
      return WalkResult::advance();
    });
    assert(funcOp && "Expecting to find a kernel func but got none.");
    for (auto op : barInitOps) {
      if (op->getBlock() != &funcOp.front()) {
        op->emitError() << "Barrier init outside of the first block in "
                           "function is not supported for CTA clusters";
        return failure();
      }
    }

    return success();
  }

  // Return the operand or result Value of a given op if the Value is used for
  // cross CTA mbarrier arrival. This function assumes the kernel has cluster
  // size larger than 1.
  std::optional<SetVector<Value>> getRemoteBarrier(Operation *op) {
    if (auto mapaOp = llvm::dyn_cast<ttng::MapToRemoteBufferOp>(op)) {
      // plain cross CTA mbarrier arrive and cross CTA DSMEM store/copy need
      // mapa to map mbarrier addr explicitly
      llvm::SetVector<Value> bars;
      bars.insert(mapaOp.getResult());
      return bars;
    } else if (auto tmaLoadOp =
                   llvm::dyn_cast<ttng::AsyncTMACopyGlobalToLocalOp>(op)) {
      // If it's a TMA load with multicast, the mbar signal is multicasted too
      if (tmaLoadOp.getMulticastTargets()) {
        llvm::SetVector<Value> bars;
        bars.insert(tmaLoadOp.getBarrier());
        return bars;
      }
    } else if (auto asyncCLCTryCancelOp =
                   llvm::dyn_cast<ttng::AsyncCLCTryCancelOp>(op)) {
      // If it's AsyncCLCTryCancelOp, the signal will be broadcasted to other
      // CTAs only when .multicast::cluster::all is specified, which is true now
      // no matter what cluster size is. Since we're assuming cluster size > 1,
      // we should consider the barrier here as remote barrier.
      llvm::SetVector<Value> bars;
      bars.insert(asyncCLCTryCancelOp.getMbarAlloc());
      return bars;
    } else if (auto tcgen5CommitOp = llvm::dyn_cast<ttng::TCGen5CommitOp>(op)) {
      // As of now, there're only three sources to have a tcgen05.commit
      // instruction:
      // 1. Front end supplied a TCGen5CommitOp directly
      // 2. When lowering gen5 TMEMCopy to llvm, compiler inserts inline ptx
      // 3. When lowering gen5 MMA to llvm, compiler inserts inline ptx
      // And the eventual tcgen05.commit has .multicast::cluster to broadcast
      // mbar signals to multiple CTAs only under 2cta mode.
      // https://github.com/facebookexperimental/triton/blob/70d488dc45ca7e75432b0352cb9dd07b602a82cf/third_party/nvidia/lib/TritonNVIDIAGPUToLLVM/DotOpToLLVM/MMAv5.cpp#L327
      // Although it's valid
      // to have .multicast::cluster for 1cta mode too, there's currently no
      // support for it.

      // Cases 1 and 2 will read module attribute for 2cta mode, case 3 will
      // read module attr or op arg for 2cta mode, which are equivalent since
      // all tcgen05 ops have to be consistent with module attr on this.

      // Case 1: explicit TCGen5CommitOp from front end or earlier passes
      if (tcgen5CommitOp.getTwoCtas()) {
        llvm::SetVector<Value> bars;
        bars.insert(tcgen5CommitOp.getBarrier());
        return bars;
      }
    } else if (auto tmemCopyOp = llvm::dyn_cast<ttng::TMEMCopyOp>(op)) {
      // case 2 for gen5 commit: a commit inline ptx is generated for a tmem cp
      // op if it has a barrier arg. If the mod is in 2cta mode, the commit op
      // can multicast bar signals.
      if (auto bar = tmemCopyOp.getBarrier()) {
        if (tlx::tlxEnablePairedMMA(op)) {
          llvm::SetVector<Value> bars;
          bars.insert(bar);
          return bars;
        }
      }
    } else if (llvm::isa<ttng::MMAv5OpInterface>(op)) {
      // case 3 for gen5 commit: a commit inline ptx will be generated for each
      // barrier on the gen5 MMA op. If the mod is in 2cta mode, the commit op
      // can multicast bar signals.
      if (tlx::tlxEnablePairedMMA(op)) {
        llvm::SetVector<Value> bars;
        // TODO: move getBarriers() into MMAv5OpInterface to simplify this
        if (auto mma = llvm::dyn_cast<ttng::TCGen5MMAOp>(op)) {
          for (auto bar : mma.getBarriers()) {
            bars.insert(bar);
          }
        } else {
          // "assert" it's a scaled MMA op so that we crash explicitly if new
          // MMAv5OpInterface is added
          auto scaledMMA = llvm::cast<ttng::TCGen5MMAScaledOp>(op);
          for (auto bar : scaledMMA.getBarriers()) {
            bars.insert(bar);
          }
        }
        return bars;
      }
    }

    return std::nullopt;
  }

  // If the kernel is clustered, insert cluster sync properly to
  // bootstrap remote bars
  LogicalResult maybeInsertClusterSync(ModuleOp &mod) {
    if (!tlx::tlxIsClustered(mod)) {
      return success();
    }

    // If the kernel is in explicit(manual) cluster sync mode, users will be
    // responsible for inserting cluster sync correctly from front end.
    if (tlx::tlxExplicitClusterSync(mod)) {
      return success();
    }

    bool hasRemoteBar = false;
    // Find if we have a remote bar
    mod.walk([&](Operation *op) {
      SetVector<Operation *> ops;
      auto remoteBar = getRemoteBarrier(op);
      if (remoteBar.has_value()) {
        hasRemoteBar = true;
        return WalkResult::interrupt();
      }
      return WalkResult::advance();
    });
    // If there's no remote barrier, skipping
    if (!hasRemoteBar) {
      return success();
    }

    // Find all bar init ops
    SetVector<Operation *> remoteOrLocalBarInitOps;
    mod.walk([&](ttng::InitBarrierOp barInitOp) {
      remoteOrLocalBarInitOps.insert(barInitOp);
    });

    assert(!remoteOrLocalBarInitOps.empty() &&
           "Failed to find bar init op when we know there's remote bar");

    // Enforcing front end for 2cta kernels:
    // All remote barrier init ops need to happen at the first block of
    // function. This is to make 2cta cluster sync insertion easier for WarpSpec
    // case. If in the future there's a need to really alloc/init barriers after
    // a WS op, we can seek to relax this limitation and fix cluster sync
    // insertions.
    if (failed(ensureEarlyBarInit(mod, remoteOrLocalBarInitOps))) {
      return failure();
    }

    // Follow the program order and identify the last bar init op.
    // This is based on the assumption that all bar init happens at the first
    // block of the kernel func op, as we currently enforce earlier in this
    // pass. If that assumption changes, we should revisit this heuristic here.
    ttng::InitBarrierOp lastBarInitOp;
    auto firstBlock = remoteOrLocalBarInitOps.front()->getBlock();
    for (auto it = firstBlock->rbegin(), e = firstBlock->rend(); it != e;
         ++it) {
      if (remoteOrLocalBarInitOps.contains(&*it)) {
        lastBarInitOp = cast<ttng::InitBarrierOp>(*it);
        break;
      }
    }

    OpBuilder builder(lastBarInitOp);
    builder.setInsertionPointAfter(lastBarInitOp);
    // need to insert fence to make mbar init visible to cluster
    ttng::FenceMBarrierInitReleaseClusterOp::create(builder,
                                                    lastBarInitOp.getLoc());
    // need to insert cluster arrive and wait to prevent CTA_X from arriving
    // CTA_Y's bar before CTA_Y inits it, as shown in ptx doc examples:
    // https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-mbarrier-test-wait-try-wait
    ttng::ClusterArriveOp::create(builder, lastBarInitOp.getLoc(),
                                  /*relaxed*/ false);
    ttng::ClusterWaitOp::create(builder, lastBarInitOp.getLoc());

    return success();
  }
};

} // anonymous namespace

namespace mlir {
namespace triton {

std::unique_ptr<OperationPass<ModuleOp>> createConvertTritonGPUToLLVMPass() {
  return std::make_unique<ConvertTritonGPUToLLVM>();
}
std::unique_ptr<OperationPass<ModuleOp>>
createConvertTritonGPUToLLVMPass(int32_t computeCapability) {
  return std::make_unique<ConvertTritonGPUToLLVM>(computeCapability);
}
std::unique_ptr<OperationPass<ModuleOp>>
createConvertTritonGPUToLLVMPass(int32_t computeCapability,
                                 int32_t ptxVersion) {
  return std::make_unique<ConvertTritonGPUToLLVM>(computeCapability,
                                                  ptxVersion);
}

bool NVIDIA::canSkipBarSync(Operation *before, Operation *after) {
  // Multiple init barriers on the same allocation would usually not happen but
  // that allows us to avoid barriers between multiple subslice of an array of
  // mbarriers. This is still correct even if the inits happen on the same
  // allocation.
  if (isa<triton::nvidia_gpu::InitBarrierOp>(before) &&
      isa<triton::nvidia_gpu::InitBarrierOp>(after))
    return true;

  if (isa<triton::nvidia_gpu::InvalBarrierOp>(before) &&
      isa<triton::nvidia_gpu::InvalBarrierOp>(after))
    return true;

  //  We can't have a warp get ahead when we have a chain of mbarrier wait so we
  //  need a barrier in between two WaitBarrierOp.
  if (isa<triton::nvidia_gpu::WaitBarrierOp>(before) &&
      isa<triton::nvidia_gpu::WaitBarrierOp>(after))
    return false;

  // Even though WaitBarrierOp, AsyncTMACopyGlobalToLocalOp and
  // AsyncTMACopyGlobalToLocalOp read and write to the mbarrier allocation it is
  // valid for them to happen in different order on different threads, therefore
  // we don't need a barrier between those operations.
  if (isa<triton::nvidia_gpu::WaitBarrierOp,
          triton::nvidia_gpu::AsyncTMACopyGlobalToLocalOp,
          triton::nvidia_gpu::AsyncTMAGatherOp,
          triton::nvidia_gpu::BarrierExpectOp>(before) &&
      isa<triton::nvidia_gpu::WaitBarrierOp,
          triton::nvidia_gpu::AsyncTMACopyGlobalToLocalOp,
          triton::nvidia_gpu::AsyncTMAGatherOp,
          triton::nvidia_gpu::BarrierExpectOp>(after))
    return true;

  // A mbarrier wait is released only when the whole operations is done,
  // therefore any thread can access the memory after the barrier even if some
  // threads haven't reached the mbarrier wait.
  if (isa<triton::nvidia_gpu::AsyncTMACopyGlobalToLocalOp,
          triton::nvidia_gpu::AsyncTMAGatherOp,
          triton::nvidia_gpu::WaitBarrierOp>(before) &&
      !isa<triton::nvidia_gpu::InvalBarrierOp>(after))
    return true;

  return false;
}

} // namespace triton
} // namespace mlir
