# UART_VHDL_Arty
UART built in VHDL and implemented for the Arty development board for Artix-7 FPGA

1.) Import all .vhd files to "design sources" in Vivado
2.) Modify constraints (if using Arty, use .xdc from repo)
