//-----------------------------------------------
// System Verilog run file for lab13
//------------------------------------------------

counter.sv // Compile the design and test file
