Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 14 11:40:42 2021
| Host         : PA12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_top_timing_summary_routed.rpt -pb calculator_top_timing_summary_routed.pb -rpx calculator_top_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: button (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     92.517        0.000                      0                  191        0.263        0.000                      0                  191        3.000        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_div  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_div  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_div       92.517        0.000                      0                  152        0.263        0.000                      0                  152       49.500        0.000                       0                   110  
  clkfbout_clk_div                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_div   clk_out1_clk_div        95.896        0.000                      0                   39        0.831        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       92.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.517ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_hex/flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 1.310ns (18.125%)  route 5.918ns (81.875%))
  Logic Levels:           5  (BUFG=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 98.530 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.627    -0.857    u_key_filter/clk_out1
    SLICE_X46Y86         FDCE                                         r  u_key_filter/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.339 r  u_key_filter/cnt_reg[18]/Q
                         net (fo=3, routed)           1.000     0.661    u_key_filter/cnt_reg_n_1_[18]
    SLICE_X44Y84         LUT4 (Prop_lut4_I3_O)        0.124     0.785 f  u_key_filter/cnt[22]_i_11/O
                         net (fo=1, routed)           0.375     1.160    u_key_filter/cnt[22]_i_11_n_1
    SLICE_X44Y84         LUT5 (Prop_lut5_I4_O)        0.124     1.284 f  u_key_filter/cnt[22]_i_7/O
                         net (fo=1, routed)           0.706     1.990    u_key_filter/cnt[22]_i_7_n_1
    SLICE_X45Y84         LUT6 (Prop_lut6_I4_O)        0.124     2.114 r  u_key_filter/cnt[22]_i_4/O
                         net (fo=4, routed)           0.451     2.565    u_key_filter/cnt[22]_i_4_n_1
    SLICE_X46Y83         LUT3 (Prop_lut3_I1_O)        0.117     2.682 r  u_key_filter/n_0_1038_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.114     3.796    n_0_1038_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.303     4.099 r  n_0_1038_BUFG_inst/O
                         net (fo=33, routed)          2.272     6.371    u_calculator_hex/E[0]
    SLICE_X46Y73         FDCE                                         r  u_calculator_hex/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.495    98.530    u_calculator_hex/clk_out1
    SLICE_X46Y73         FDCE                                         r  u_calculator_hex/flag_reg/C
                         clock pessimism              0.561    99.091    
                         clock uncertainty           -0.149    98.942    
    SLICE_X46Y73         FDCE (Setup_fdce_C_D)       -0.054    98.888    u_calculator_hex/flag_reg
  -------------------------------------------------------------------
                         required time                         98.888    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                 92.517    

Slack (MET) :             94.098ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.244ns (22.392%)  route 4.312ns (77.608%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.627    -0.857    u_key_filter/clk_out1
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.339 f  u_key_filter/cnt_reg[15]/Q
                         net (fo=3, routed)           0.985     0.646    u_key_filter/cnt_reg_n_1_[15]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     0.798 f  u_key_filter/cnt[22]_i_10/O
                         net (fo=1, routed)           0.691     1.488    u_key_filter/cnt[22]_i_10_n_1
    SLICE_X44Y84         LUT5 (Prop_lut5_I4_O)        0.326     1.814 r  u_key_filter/cnt[22]_i_5/O
                         net (fo=1, routed)           0.957     2.771    u_key_filter/cnt[22]_i_5_n_1
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124     2.895 r  u_key_filter/cnt[22]_i_3/O
                         net (fo=24, routed)          1.033     3.928    u_key_filter/cnt1
    SLICE_X45Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.052 r  u_key_filter/cnt[22]_i_1/O
                         net (fo=23, routed)          0.647     4.699    u_key_filter/cnt0
    SLICE_X46Y82         FDCE                                         r  u_key_filter/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.502    98.537    u_key_filter/clk_out1
    SLICE_X46Y82         FDCE                                         r  u_key_filter/cnt_reg[1]/C
                         clock pessimism              0.578    99.115    
                         clock uncertainty           -0.149    98.966    
    SLICE_X46Y82         FDCE (Setup_fdce_C_CE)      -0.169    98.797    u_key_filter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.797    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                 94.098    

Slack (MET) :             94.098ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.244ns (22.392%)  route 4.312ns (77.608%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.627    -0.857    u_key_filter/clk_out1
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.339 f  u_key_filter/cnt_reg[15]/Q
                         net (fo=3, routed)           0.985     0.646    u_key_filter/cnt_reg_n_1_[15]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     0.798 f  u_key_filter/cnt[22]_i_10/O
                         net (fo=1, routed)           0.691     1.488    u_key_filter/cnt[22]_i_10_n_1
    SLICE_X44Y84         LUT5 (Prop_lut5_I4_O)        0.326     1.814 r  u_key_filter/cnt[22]_i_5/O
                         net (fo=1, routed)           0.957     2.771    u_key_filter/cnt[22]_i_5_n_1
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124     2.895 r  u_key_filter/cnt[22]_i_3/O
                         net (fo=24, routed)          1.033     3.928    u_key_filter/cnt1
    SLICE_X45Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.052 r  u_key_filter/cnt[22]_i_1/O
                         net (fo=23, routed)          0.647     4.699    u_key_filter/cnt0
    SLICE_X46Y82         FDCE                                         r  u_key_filter/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.502    98.537    u_key_filter/clk_out1
    SLICE_X46Y82         FDCE                                         r  u_key_filter/cnt_reg[2]/C
                         clock pessimism              0.578    99.115    
                         clock uncertainty           -0.149    98.966    
    SLICE_X46Y82         FDCE (Setup_fdce_C_CE)      -0.169    98.797    u_key_filter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.797    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                 94.098    

Slack (MET) :             94.098ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.244ns (22.392%)  route 4.312ns (77.608%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.627    -0.857    u_key_filter/clk_out1
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.339 f  u_key_filter/cnt_reg[15]/Q
                         net (fo=3, routed)           0.985     0.646    u_key_filter/cnt_reg_n_1_[15]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     0.798 f  u_key_filter/cnt[22]_i_10/O
                         net (fo=1, routed)           0.691     1.488    u_key_filter/cnt[22]_i_10_n_1
    SLICE_X44Y84         LUT5 (Prop_lut5_I4_O)        0.326     1.814 r  u_key_filter/cnt[22]_i_5/O
                         net (fo=1, routed)           0.957     2.771    u_key_filter/cnt[22]_i_5_n_1
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124     2.895 r  u_key_filter/cnt[22]_i_3/O
                         net (fo=24, routed)          1.033     3.928    u_key_filter/cnt1
    SLICE_X45Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.052 r  u_key_filter/cnt[22]_i_1/O
                         net (fo=23, routed)          0.647     4.699    u_key_filter/cnt0
    SLICE_X46Y82         FDCE                                         r  u_key_filter/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.502    98.537    u_key_filter/clk_out1
    SLICE_X46Y82         FDCE                                         r  u_key_filter/cnt_reg[3]/C
                         clock pessimism              0.578    99.115    
                         clock uncertainty           -0.149    98.966    
    SLICE_X46Y82         FDCE (Setup_fdce_C_CE)      -0.169    98.797    u_key_filter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.797    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                 94.098    

Slack (MET) :             94.098ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.244ns (22.392%)  route 4.312ns (77.608%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.627    -0.857    u_key_filter/clk_out1
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.339 f  u_key_filter/cnt_reg[15]/Q
                         net (fo=3, routed)           0.985     0.646    u_key_filter/cnt_reg_n_1_[15]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     0.798 f  u_key_filter/cnt[22]_i_10/O
                         net (fo=1, routed)           0.691     1.488    u_key_filter/cnt[22]_i_10_n_1
    SLICE_X44Y84         LUT5 (Prop_lut5_I4_O)        0.326     1.814 r  u_key_filter/cnt[22]_i_5/O
                         net (fo=1, routed)           0.957     2.771    u_key_filter/cnt[22]_i_5_n_1
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124     2.895 r  u_key_filter/cnt[22]_i_3/O
                         net (fo=24, routed)          1.033     3.928    u_key_filter/cnt1
    SLICE_X45Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.052 r  u_key_filter/cnt[22]_i_1/O
                         net (fo=23, routed)          0.647     4.699    u_key_filter/cnt0
    SLICE_X46Y82         FDCE                                         r  u_key_filter/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.502    98.537    u_key_filter/clk_out1
    SLICE_X46Y82         FDCE                                         r  u_key_filter/cnt_reg[4]/C
                         clock pessimism              0.578    99.115    
                         clock uncertainty           -0.149    98.966    
    SLICE_X46Y82         FDCE (Setup_fdce_C_CE)      -0.169    98.797    u_key_filter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         98.797    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                 94.098    

Slack (MET) :             94.110ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 1.244ns (22.428%)  route 4.303ns (77.572%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.627    -0.857    u_key_filter/clk_out1
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.339 f  u_key_filter/cnt_reg[15]/Q
                         net (fo=3, routed)           0.985     0.646    u_key_filter/cnt_reg_n_1_[15]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     0.798 f  u_key_filter/cnt[22]_i_10/O
                         net (fo=1, routed)           0.691     1.488    u_key_filter/cnt[22]_i_10_n_1
    SLICE_X44Y84         LUT5 (Prop_lut5_I4_O)        0.326     1.814 r  u_key_filter/cnt[22]_i_5/O
                         net (fo=1, routed)           0.957     2.771    u_key_filter/cnt[22]_i_5_n_1
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124     2.895 r  u_key_filter/cnt[22]_i_3/O
                         net (fo=24, routed)          1.033     3.928    u_key_filter/cnt1
    SLICE_X45Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.052 r  u_key_filter/cnt[22]_i_1/O
                         net (fo=23, routed)          0.638     4.690    u_key_filter/cnt0
    SLICE_X46Y86         FDCE                                         r  u_key_filter/cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.505    98.540    u_key_filter/clk_out1
    SLICE_X46Y86         FDCE                                         r  u_key_filter/cnt_reg[18]/C
                         clock pessimism              0.578    99.118    
                         clock uncertainty           -0.149    98.969    
    SLICE_X46Y86         FDCE (Setup_fdce_C_CE)      -0.169    98.800    u_key_filter/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         98.800    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 94.110    

Slack (MET) :             94.110ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 1.244ns (22.428%)  route 4.303ns (77.572%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.627    -0.857    u_key_filter/clk_out1
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.339 f  u_key_filter/cnt_reg[15]/Q
                         net (fo=3, routed)           0.985     0.646    u_key_filter/cnt_reg_n_1_[15]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     0.798 f  u_key_filter/cnt[22]_i_10/O
                         net (fo=1, routed)           0.691     1.488    u_key_filter/cnt[22]_i_10_n_1
    SLICE_X44Y84         LUT5 (Prop_lut5_I4_O)        0.326     1.814 r  u_key_filter/cnt[22]_i_5/O
                         net (fo=1, routed)           0.957     2.771    u_key_filter/cnt[22]_i_5_n_1
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124     2.895 r  u_key_filter/cnt[22]_i_3/O
                         net (fo=24, routed)          1.033     3.928    u_key_filter/cnt1
    SLICE_X45Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.052 r  u_key_filter/cnt[22]_i_1/O
                         net (fo=23, routed)          0.638     4.690    u_key_filter/cnt0
    SLICE_X46Y86         FDCE                                         r  u_key_filter/cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.505    98.540    u_key_filter/clk_out1
    SLICE_X46Y86         FDCE                                         r  u_key_filter/cnt_reg[22]/C
                         clock pessimism              0.578    99.118    
                         clock uncertainty           -0.149    98.969    
    SLICE_X46Y86         FDCE (Setup_fdce_C_CE)      -0.169    98.800    u_key_filter/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         98.800    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 94.110    

Slack (MET) :             94.239ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 1.244ns (22.970%)  route 4.172ns (77.030%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 98.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.627    -0.857    u_key_filter/clk_out1
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.339 f  u_key_filter/cnt_reg[15]/Q
                         net (fo=3, routed)           0.985     0.646    u_key_filter/cnt_reg_n_1_[15]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     0.798 f  u_key_filter/cnt[22]_i_10/O
                         net (fo=1, routed)           0.691     1.488    u_key_filter/cnt[22]_i_10_n_1
    SLICE_X44Y84         LUT5 (Prop_lut5_I4_O)        0.326     1.814 r  u_key_filter/cnt[22]_i_5/O
                         net (fo=1, routed)           0.957     2.771    u_key_filter/cnt[22]_i_5_n_1
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124     2.895 r  u_key_filter/cnt[22]_i_3/O
                         net (fo=24, routed)          1.033     3.928    u_key_filter/cnt1
    SLICE_X45Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.052 r  u_key_filter/cnt[22]_i_1/O
                         net (fo=23, routed)          0.507     4.559    u_key_filter/cnt0
    SLICE_X46Y83         FDCE                                         r  u_key_filter/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.503    98.538    u_key_filter/clk_out1
    SLICE_X46Y83         FDCE                                         r  u_key_filter/cnt_reg[0]/C
                         clock pessimism              0.578    99.116    
                         clock uncertainty           -0.149    98.967    
    SLICE_X46Y83         FDCE (Setup_fdce_C_CE)      -0.169    98.798    u_key_filter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.798    
                         arrival time                          -4.559    
  -------------------------------------------------------------------
                         slack                                 94.239    

Slack (MET) :             94.239ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 1.244ns (22.970%)  route 4.172ns (77.030%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 98.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.627    -0.857    u_key_filter/clk_out1
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.339 f  u_key_filter/cnt_reg[15]/Q
                         net (fo=3, routed)           0.985     0.646    u_key_filter/cnt_reg_n_1_[15]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     0.798 f  u_key_filter/cnt[22]_i_10/O
                         net (fo=1, routed)           0.691     1.488    u_key_filter/cnt[22]_i_10_n_1
    SLICE_X44Y84         LUT5 (Prop_lut5_I4_O)        0.326     1.814 r  u_key_filter/cnt[22]_i_5/O
                         net (fo=1, routed)           0.957     2.771    u_key_filter/cnt[22]_i_5_n_1
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124     2.895 r  u_key_filter/cnt[22]_i_3/O
                         net (fo=24, routed)          1.033     3.928    u_key_filter/cnt1
    SLICE_X45Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.052 r  u_key_filter/cnt[22]_i_1/O
                         net (fo=23, routed)          0.507     4.559    u_key_filter/cnt0
    SLICE_X46Y83         FDCE                                         r  u_key_filter/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.503    98.538    u_key_filter/clk_out1
    SLICE_X46Y83         FDCE                                         r  u_key_filter/cnt_reg[5]/C
                         clock pessimism              0.578    99.116    
                         clock uncertainty           -0.149    98.967    
    SLICE_X46Y83         FDCE (Setup_fdce_C_CE)      -0.169    98.798    u_key_filter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         98.798    
                         arrival time                          -4.559    
  -------------------------------------------------------------------
                         slack                                 94.239    

Slack (MET) :             94.239ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 1.244ns (22.970%)  route 4.172ns (77.030%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 98.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.627    -0.857    u_key_filter/clk_out1
    SLICE_X46Y85         FDCE                                         r  u_key_filter/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.339 f  u_key_filter/cnt_reg[15]/Q
                         net (fo=3, routed)           0.985     0.646    u_key_filter/cnt_reg_n_1_[15]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     0.798 f  u_key_filter/cnt[22]_i_10/O
                         net (fo=1, routed)           0.691     1.488    u_key_filter/cnt[22]_i_10_n_1
    SLICE_X44Y84         LUT5 (Prop_lut5_I4_O)        0.326     1.814 r  u_key_filter/cnt[22]_i_5/O
                         net (fo=1, routed)           0.957     2.771    u_key_filter/cnt[22]_i_5_n_1
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124     2.895 r  u_key_filter/cnt[22]_i_3/O
                         net (fo=24, routed)          1.033     3.928    u_key_filter/cnt1
    SLICE_X45Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.052 r  u_key_filter/cnt[22]_i_1/O
                         net (fo=23, routed)          0.507     4.559    u_key_filter/cnt0
    SLICE_X46Y83         FDCE                                         r  u_key_filter/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.503    98.538    u_key_filter/clk_out1
    SLICE_X46Y83         FDCE                                         r  u_key_filter/cnt_reg[7]/C
                         clock pessimism              0.578    99.116    
                         clock uncertainty           -0.149    98.967    
    SLICE_X46Y83         FDCE (Setup_fdce_C_CE)      -0.169    98.798    u_key_filter/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         98.798    
                         arrival time                          -4.559    
  -------------------------------------------------------------------
                         slack                                 94.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_calculator_hex/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_hex/on_button_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.561    -0.542    u_calculator_hex/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_hex/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  u_calculator_hex/on_button_reg/Q
                         net (fo=34, routed)          0.168    -0.232    u_key_filter/on_button_0
    SLICE_X45Y83         LUT5 (Prop_lut5_I4_O)        0.045    -0.187 r  u_key_filter/on_button_i_1__0/O
                         net (fo=1, routed)           0.000    -0.187    u_calculator_hex/on_button_reg_0
    SLICE_X45Y83         FDCE                                         r  u_calculator_hex/on_button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.829    -0.783    u_calculator_hex/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_hex/on_button_reg/C
                         clock pessimism              0.242    -0.542    
    SLICE_X45Y83         FDCE (Hold_fdce_C_D)         0.091    -0.451    u_calculator_hex/on_button_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.559    -0.544    u_calculator_display/clk_out1
    SLICE_X42Y68         FDCE                                         r  u_calculator_display/scan_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.380 f  u_calculator_display/scan_cnt_reg[0]/Q
                         net (fo=4, routed)           0.200    -0.180    u_calculator_display/scan_cnt[0]
    SLICE_X42Y68         LUT1 (Prop_lut1_I0_O)        0.045    -0.135 r  u_calculator_display/scan_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    u_calculator_display/scan_cnt_1[0]
    SLICE_X42Y68         FDCE                                         r  u_calculator_display/scan_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.827    -0.785    u_calculator_display/clk_out1
    SLICE_X42Y68         FDCE                                         r  u_calculator_display/scan_cnt_reg[0]/C
                         clock pessimism              0.242    -0.544    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.120    -0.424    u_calculator_display/scan_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 u_key_filter/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.985%)  route 0.246ns (54.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.559    -0.544    u_key_filter/clk_out1
    SLICE_X46Y83         FDCE                                         r  u_key_filter/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.380 f  u_key_filter/cnt_reg[0]/Q
                         net (fo=3, routed)           0.246    -0.134    u_key_filter/cnt_reg_n_1_[0]
    SLICE_X46Y83         LUT2 (Prop_lut2_I1_O)        0.045    -0.089 r  u_key_filter/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    u_key_filter/cnt[0]_i_1_n_1
    SLICE_X46Y83         FDCE                                         r  u_key_filter/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.828    -0.784    u_key_filter/clk_out1
    SLICE_X46Y83         FDCE                                         r  u_key_filter/cnt_reg[0]/C
                         clock pessimism              0.241    -0.544    
    SLICE_X46Y83         FDCE (Hold_fdce_C_D)         0.121    -0.423    u_key_filter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.185ns (41.883%)  route 0.257ns (58.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.553    -0.550    u_calculator_display/clk_out1
    SLICE_X41Y74         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  u_calculator_display/scan_pos_reg[0]/Q
                         net (fo=19, routed)          0.257    -0.152    u_calculator_display/scan_pos[0]
    SLICE_X41Y74         LUT5 (Prop_lut5_I1_O)        0.044    -0.108 r  u_calculator_display/scan_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    u_calculator_display/scan_pos[2]_i_1_n_1
    SLICE_X41Y74         FDCE                                         r  u_calculator_display/scan_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.822    -0.790    u_calculator_display/clk_out1
    SLICE_X41Y74         FDCE                                         r  u_calculator_display/scan_pos_reg[2]/C
                         clock pessimism              0.241    -0.550    
    SLICE_X41Y74         FDCE (Hold_fdce_C_D)         0.107    -0.443    u_calculator_display/scan_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.014%)  route 0.257ns (57.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.553    -0.550    u_calculator_display/clk_out1
    SLICE_X41Y74         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  u_calculator_display/scan_pos_reg[0]/Q
                         net (fo=19, routed)          0.257    -0.152    u_calculator_display/scan_pos[0]
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.045    -0.107 r  u_calculator_display/scan_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    u_calculator_display/scan_pos[0]_i_1_n_1
    SLICE_X41Y74         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.822    -0.790    u_calculator_display/clk_out1
    SLICE_X41Y74         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
                         clock pessimism              0.241    -0.550    
    SLICE_X41Y74         FDCE (Hold_fdce_C_D)         0.092    -0.458    u_calculator_display/scan_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.014%)  route 0.257ns (57.986%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.553    -0.550    u_calculator_display/clk_out1
    SLICE_X41Y74         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  u_calculator_display/scan_pos_reg[0]/Q
                         net (fo=19, routed)          0.257    -0.152    u_calculator_display/scan_pos[0]
    SLICE_X41Y74         LUT4 (Prop_lut4_I1_O)        0.045    -0.107 r  u_calculator_display/scan_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    u_calculator_display/scan_pos[1]_i_1_n_1
    SLICE_X41Y74         FDCE                                         r  u_calculator_display/scan_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.822    -0.790    u_calculator_display/clk_out1
    SLICE_X41Y74         FDCE                                         r  u_calculator_display/scan_pos_reg[1]/C
                         clock pessimism              0.241    -0.550    
    SLICE_X41Y74         FDCE (Hold_fdce_C_D)         0.091    -0.459    u_calculator_display/scan_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.189ns (34.579%)  route 0.358ns (65.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.553    -0.550    u_calculator_display/clk_out1
    SLICE_X41Y74         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  u_calculator_display/scan_pos_reg[0]/Q
                         net (fo=19, routed)          0.358    -0.051    u_calculator_display/scan_pos[0]
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.048    -0.003 r  u_calculator_display/led_en[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.003    u_calculator_display/led_en[6]_i_1_n_1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.830    -0.782    u_calculator_display/clk_out1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[6]/C
                         clock pessimism              0.276    -0.507    
    SLICE_X38Y82         FDPE (Hold_fdpe_C_D)         0.131    -0.376    u_calculator_display/led_en_reg[6]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.189ns (34.328%)  route 0.362ns (65.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.553    -0.550    u_calculator_display/clk_out1
    SLICE_X41Y74         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.409 f  u_calculator_display/scan_pos_reg[0]/Q
                         net (fo=19, routed)          0.362    -0.047    u_calculator_display/scan_pos[0]
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.048     0.001 r  u_calculator_display/led_en[7]_i_1/O
                         net (fo=1, routed)           0.000     0.001    u_calculator_display/led_en[7]_i_1_n_1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.830    -0.782    u_calculator_display/clk_out1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[7]/C
                         clock pessimism              0.276    -0.507    
    SLICE_X38Y82         FDPE (Hold_fdpe_C_D)         0.131    -0.376    u_calculator_display/led_en_reg[7]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.218%)  route 0.358ns (65.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.553    -0.550    u_calculator_display/clk_out1
    SLICE_X41Y74         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  u_calculator_display/scan_pos_reg[0]/Q
                         net (fo=19, routed)          0.358    -0.051    u_calculator_display/scan_pos[0]
    SLICE_X38Y82         LUT3 (Prop_lut3_I2_O)        0.045    -0.006 r  u_calculator_display/led_en[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    u_calculator_display/led_en[0]_i_1_n_1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.830    -0.782    u_calculator_display/clk_out1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[0]/C
                         clock pessimism              0.276    -0.507    
    SLICE_X38Y82         FDPE (Hold_fdpe_C_D)         0.120    -0.387    u_calculator_display/led_en_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.968%)  route 0.362ns (66.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.553    -0.550    u_calculator_display/clk_out1
    SLICE_X41Y74         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.409 f  u_calculator_display/scan_pos_reg[0]/Q
                         net (fo=19, routed)          0.362    -0.047    u_calculator_display/scan_pos[0]
    SLICE_X38Y82         LUT3 (Prop_lut3_I1_O)        0.045    -0.002 r  u_calculator_display/led_en[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.002    u_calculator_display/led_en[1]_i_1_n_1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.830    -0.782    u_calculator_display/clk_out1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[1]/C
                         clock pessimism              0.276    -0.507    
    SLICE_X38Y82         FDPE (Hold_fdpe_C_D)         0.121    -0.386    u_calculator_display/led_en_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.384    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_div
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    u_clk_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X44Y78     u_calculator_display/cur_code_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X44Y78     u_calculator_display/cur_code_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X44Y78     u_calculator_display/cur_code_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X44Y78     u_calculator_display/cur_code_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X44Y78     u_calculator_display/cur_code_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X44Y78     u_calculator_display/cur_code_reg[5]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X44Y78     u_calculator_display/cur_code_reg[6]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X38Y82     u_calculator_display/led_en_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y68     u_calculator_display/scan_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y70     u_calculator_hex/num2_delay_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y70     u_calculator_hex/num2_delay_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y70     u_calculator_hex/num2_delay_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y70     u_calculator_hex/num2_delay_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X44Y78     u_calculator_display/cur_code_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X44Y78     u_calculator_display/cur_code_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X44Y78     u_calculator_display/cur_code_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X44Y78     u_calculator_display/cur_code_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X44Y78     u_calculator_display/cur_code_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X44Y78     u_calculator_display/cur_code_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X44Y78     u_calculator_display/cur_code_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X44Y78     u_calculator_display/cur_code_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X44Y78     u_calculator_display/cur_code_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X44Y78     u_calculator_display/cur_code_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X44Y78     u_calculator_display/cur_code_reg[5]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X44Y78     u_calculator_display/cur_code_reg[6]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X38Y82     u_calculator_display/led_en_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X38Y82     u_calculator_display/led_en_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X38Y82     u_calculator_display/led_en_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_div
  To Clock:  clkfbout_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_div
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    u_clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       95.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.831ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.896ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.718ns (19.985%)  route 2.875ns (80.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 98.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.625    -0.859    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.440 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           1.003     0.563    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.299     0.862 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.872     2.734    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X42Y68         FDCE                                         f  u_calculator_display/scan_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.502    98.537    u_calculator_display/clk_out1
    SLICE_X42Y68         FDCE                                         r  u_calculator_display/scan_cnt_reg[0]/C
                         clock pessimism              0.561    99.098    
                         clock uncertainty           -0.149    98.949    
    SLICE_X42Y68         FDCE (Recov_fdce_C_CLR)     -0.319    98.630    u_calculator_display/scan_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.630    
                         arrival time                          -2.734    
  -------------------------------------------------------------------
                         slack                                 95.896    

Slack (MET) :             96.091ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.718ns (21.660%)  route 2.597ns (78.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.625    -0.859    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.440 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           1.003     0.563    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.299     0.862 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.594     2.456    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X39Y68         FDCE                                         f  u_calculator_display/scan_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.505    98.540    u_calculator_display/clk_out1
    SLICE_X39Y68         FDCE                                         r  u_calculator_display/scan_cnt_reg[5]/C
                         clock pessimism              0.561    99.101    
                         clock uncertainty           -0.149    98.952    
    SLICE_X39Y68         FDCE (Recov_fdce_C_CLR)     -0.405    98.547    u_calculator_display/scan_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -2.456    
  -------------------------------------------------------------------
                         slack                                 96.091    

Slack (MET) :             96.091ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.718ns (21.660%)  route 2.597ns (78.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.625    -0.859    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.440 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           1.003     0.563    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.299     0.862 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.594     2.456    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X39Y68         FDCE                                         f  u_calculator_display/scan_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.505    98.540    u_calculator_display/clk_out1
    SLICE_X39Y68         FDCE                                         r  u_calculator_display/scan_cnt_reg[6]/C
                         clock pessimism              0.561    99.101    
                         clock uncertainty           -0.149    98.952    
    SLICE_X39Y68         FDCE (Recov_fdce_C_CLR)     -0.405    98.547    u_calculator_display/scan_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -2.456    
  -------------------------------------------------------------------
                         slack                                 96.091    

Slack (MET) :             96.091ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.718ns (21.660%)  route 2.597ns (78.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.625    -0.859    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.440 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           1.003     0.563    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.299     0.862 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.594     2.456    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X39Y68         FDCE                                         f  u_calculator_display/scan_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.505    98.540    u_calculator_display/clk_out1
    SLICE_X39Y68         FDCE                                         r  u_calculator_display/scan_cnt_reg[7]/C
                         clock pessimism              0.561    99.101    
                         clock uncertainty           -0.149    98.952    
    SLICE_X39Y68         FDCE (Recov_fdce_C_CLR)     -0.405    98.547    u_calculator_display/scan_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -2.456    
  -------------------------------------------------------------------
                         slack                                 96.091    

Slack (MET) :             96.091ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.718ns (21.660%)  route 2.597ns (78.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 98.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.625    -0.859    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.440 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           1.003     0.563    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.299     0.862 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.594     2.456    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X39Y68         FDCE                                         f  u_calculator_display/scan_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.505    98.540    u_calculator_display/clk_out1
    SLICE_X39Y68         FDCE                                         r  u_calculator_display/scan_cnt_reg[8]/C
                         clock pessimism              0.561    99.101    
                         clock uncertainty           -0.149    98.952    
    SLICE_X39Y68         FDCE (Recov_fdce_C_CLR)     -0.405    98.547    u_calculator_display/scan_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -2.456    
  -------------------------------------------------------------------
                         slack                                 96.091    

Slack (MET) :             96.379ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.718ns (23.731%)  route 2.308ns (76.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 98.539 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.625    -0.859    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.440 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           1.003     0.563    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.299     0.862 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.305     2.167    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X39Y69         FDCE                                         f  u_calculator_display/scan_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.504    98.539    u_calculator_display/clk_out1
    SLICE_X39Y69         FDCE                                         r  u_calculator_display/scan_cnt_reg[12]/C
                         clock pessimism              0.561    99.100    
                         clock uncertainty           -0.149    98.951    
    SLICE_X39Y69         FDCE (Recov_fdce_C_CLR)     -0.405    98.546    u_calculator_display/scan_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         98.546    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 96.379    

Slack (MET) :             96.379ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.718ns (23.731%)  route 2.308ns (76.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 98.539 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.625    -0.859    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.440 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           1.003     0.563    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.299     0.862 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.305     2.167    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X39Y69         FDCE                                         f  u_calculator_display/scan_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.504    98.539    u_calculator_display/clk_out1
    SLICE_X39Y69         FDCE                                         r  u_calculator_display/scan_cnt_reg[14]/C
                         clock pessimism              0.561    99.100    
                         clock uncertainty           -0.149    98.951    
    SLICE_X39Y69         FDCE (Recov_fdce_C_CLR)     -0.405    98.546    u_calculator_display/scan_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         98.546    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 96.379    

Slack (MET) :             96.423ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.718ns (23.731%)  route 2.308ns (76.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 98.539 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.625    -0.859    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.440 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           1.003     0.563    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.299     0.862 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.305     2.167    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X38Y69         FDCE                                         f  u_calculator_display/scan_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.504    98.539    u_calculator_display/clk_out1
    SLICE_X38Y69         FDCE                                         r  u_calculator_display/scan_cnt_reg[9]/C
                         clock pessimism              0.561    99.100    
                         clock uncertainty           -0.149    98.951    
    SLICE_X38Y69         FDCE (Recov_fdce_C_CLR)     -0.361    98.590    u_calculator_display/scan_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 96.423    

Slack (MET) :             96.465ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.718ns (23.731%)  route 2.308ns (76.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 98.539 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.625    -0.859    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.440 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           1.003     0.563    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.299     0.862 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.305     2.167    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X38Y69         FDCE                                         f  u_calculator_display/scan_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.504    98.539    u_calculator_display/clk_out1
    SLICE_X38Y69         FDCE                                         r  u_calculator_display/scan_cnt_reg[11]/C
                         clock pessimism              0.561    99.100    
                         clock uncertainty           -0.149    98.951    
    SLICE_X38Y69         FDCE (Recov_fdce_C_CLR)     -0.319    98.632    u_calculator_display/scan_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         98.632    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 96.465    

Slack (MET) :             96.555ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.718ns (25.201%)  route 2.131ns (74.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 98.539 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.625    -0.859    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.419    -0.440 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           1.003     0.563    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.299     0.862 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.129     1.990    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X41Y70         FDCE                                         f  u_calculator_display/scan_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         1.504    98.539    u_calculator_display/clk_out1
    SLICE_X41Y70         FDCE                                         r  u_calculator_display/scan_cnt_reg[13]/C
                         clock pessimism              0.561    99.100    
                         clock uncertainty           -0.149    98.951    
    SLICE_X41Y70         FDCE (Recov_fdce_C_CLR)     -0.405    98.546    u_calculator_display/scan_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         98.546    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 96.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.569%)  route 0.568ns (71.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.561    -0.542    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.128    -0.414 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.379    -0.035    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.099     0.064 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.189     0.253    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X38Y82         FDPE                                         f  u_calculator_display/led_en_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.830    -0.782    u_calculator_display/clk_out1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[0]/C
                         clock pessimism              0.276    -0.507    
    SLICE_X38Y82         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.578    u_calculator_display/led_en_reg[0]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.569%)  route 0.568ns (71.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.561    -0.542    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.128    -0.414 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.379    -0.035    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.099     0.064 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.189     0.253    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X38Y82         FDPE                                         f  u_calculator_display/led_en_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.830    -0.782    u_calculator_display/clk_out1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[1]/C
                         clock pessimism              0.276    -0.507    
    SLICE_X38Y82         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.578    u_calculator_display/led_en_reg[1]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.569%)  route 0.568ns (71.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.561    -0.542    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.128    -0.414 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.379    -0.035    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.099     0.064 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.189     0.253    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X38Y82         FDPE                                         f  u_calculator_display/led_en_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.830    -0.782    u_calculator_display/clk_out1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[2]/C
                         clock pessimism              0.276    -0.507    
    SLICE_X38Y82         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.578    u_calculator_display/led_en_reg[2]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.569%)  route 0.568ns (71.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.561    -0.542    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.128    -0.414 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.379    -0.035    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.099     0.064 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.189     0.253    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X38Y82         FDPE                                         f  u_calculator_display/led_en_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.830    -0.782    u_calculator_display/clk_out1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[3]/C
                         clock pessimism              0.276    -0.507    
    SLICE_X38Y82         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.578    u_calculator_display/led_en_reg[3]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.569%)  route 0.568ns (71.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.561    -0.542    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.128    -0.414 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.379    -0.035    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.099     0.064 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.189     0.253    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X38Y82         FDPE                                         f  u_calculator_display/led_en_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.830    -0.782    u_calculator_display/clk_out1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[4]/C
                         clock pessimism              0.276    -0.507    
    SLICE_X38Y82         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.578    u_calculator_display/led_en_reg[4]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.569%)  route 0.568ns (71.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.561    -0.542    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.128    -0.414 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.379    -0.035    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.099     0.064 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.189     0.253    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X38Y82         FDPE                                         f  u_calculator_display/led_en_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.830    -0.782    u_calculator_display/clk_out1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[5]/C
                         clock pessimism              0.276    -0.507    
    SLICE_X38Y82         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.578    u_calculator_display/led_en_reg[5]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[6]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.569%)  route 0.568ns (71.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.561    -0.542    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.128    -0.414 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.379    -0.035    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.099     0.064 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.189     0.253    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X38Y82         FDPE                                         f  u_calculator_display/led_en_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.830    -0.782    u_calculator_display/clk_out1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[6]/C
                         clock pessimism              0.276    -0.507    
    SLICE_X38Y82         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.578    u_calculator_display/led_en_reg[6]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[7]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.569%)  route 0.568ns (71.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.561    -0.542    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.128    -0.414 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.379    -0.035    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.099     0.064 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.189     0.253    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X38Y82         FDPE                                         f  u_calculator_display/led_en_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.830    -0.782    u_calculator_display/clk_out1
    SLICE_X38Y82         FDPE                                         r  u_calculator_display/led_en_reg[7]/C
                         clock pessimism              0.276    -0.507    
    SLICE_X38Y82         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.578    u_calculator_display/led_en_reg[7]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/cur_code_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.227ns (29.345%)  route 0.547ns (70.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.561    -0.542    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.128    -0.414 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.379    -0.035    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.099     0.064 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.168     0.232    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X44Y78         FDPE                                         f  u_calculator_display/cur_code_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.788    u_calculator_display/clk_out1
    SLICE_X44Y78         FDPE                                         r  u_calculator_display/cur_code_reg[0]/C
                         clock pessimism              0.256    -0.533    
    SLICE_X44Y78         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.628    u_calculator_display/cur_code_reg[0]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/cur_code_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.227ns (29.345%)  route 0.547ns (70.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.561    -0.542    u_calculator_display/clk_out1
    SLICE_X45Y83         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDCE (Prop_fdce_C_Q)         0.128    -0.414 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.379    -0.035    u_calculator_display/on_button
    SLICE_X41Y82         LUT2 (Prop_lut2_I1_O)        0.099     0.064 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.168     0.232    u_calculator_display/scan_cnt[20]_i_2_n_1
    SLICE_X44Y78         FDPE                                         f  u_calculator_display/cur_code_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=110, routed)         0.824    -0.788    u_calculator_display/clk_out1
    SLICE_X44Y78         FDPE                                         r  u_calculator_display/cur_code_reg[1]/C
                         clock pessimism              0.256    -0.533    
    SLICE_X44Y78         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.628    u_calculator_display/cur_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.860    





