Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_top_cpu_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_top_cpu_time_synth.sdf", for root module "tb_top_cpu/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_top_cpu_time_synth.sdf", for root module "tb_top_cpu/DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.ex_mem
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_stage
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.id_ex
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.mem_wb
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.pc
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD1
Compiling module xil_defaultlib.RAM32M_HD2
Compiling module xil_defaultlib.RAM32M_HD3
Compiling module xil_defaultlib.RAM32X1D_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1D_HD4
Compiling module xil_defaultlib.RAM32M_HD5
Compiling module xil_defaultlib.RAM32M_HD6
Compiling module xil_defaultlib.RAM32M_HD7
Compiling module xil_defaultlib.RAM32M_HD8
Compiling module xil_defaultlib.RAM32M_HD9
Compiling module xil_defaultlib.RAM32X1D_HD10
Compiling module xil_defaultlib.RAM32X1D_HD11
Compiling module xil_defaultlib.RAM32M_HD12
Compiling module xil_defaultlib.reg_file
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_time_synth
