$date
	Thu Jan 21 13:59:36 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module p $end
$var event 1 ! _s2 $end
$var wire 1 " clk $end
$var wire 1 # done $end
$var wire 1 $ pressurizeCtrl $end
$var wire 1 % rst $end
$var reg 1 & evacuated $end
$var reg 1 ' pressurized $end
$var reg 1 ( pressurizing $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
0%
0$
x#
0"
1!
$end
#20
1&
0'
0(
1%
1"
#40
0"
#60
0#
1(
0&
1$
1"
#80
0"
#100
1"
#120
0"
0$
#140
1"
#160
0"
#180
1"
#200
0"
#220
1"
#240
0"
#260
1"
#280
0"
#300
1"
#320
0"
#340
1#
1"
#360
0"
#380
0(
1'
1"
#400
0"
#420
1"
#480
