//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24817639
// Cuda compilation tools, release 10.0, V10.0.130
// Based on LLVM 3.4svn
//

.version 6.3
.target sm_30
.address_size 64

	// .globl	_Z5front6float3
.weak .global .align 8 .b8 _ZTVSt14error_category[72];
.weak .global .align 8 .b8 _ZTVSt23_Generic_error_category[72];
.weak .global .align 8 .b8 _ZTVSt24_Iostream_error_category[72];
.weak .global .align 8 .b8 _ZTVSt22_System_error_category[72];
.visible .global .align 4 .b8 normal[12];
.visible .global .align 4 .b8 _ZN21rti_internal_typeinfo6normalE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.visible .global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.visible .global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.visible .global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.visible .global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.visible .global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.visible .global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.visible .global .align 1 .b8 _ZN21rti_internal_typename6normalE[7] = {102, 108, 111, 97, 116, 51, 0};
.visible .global .align 4 .u32 _ZN21rti_internal_typeenum6normalE = 4919;
.visible .global .align 1 .b8 _ZN21rti_internal_semantic6normalE[1];
.visible .global .align 1 .b8 _ZN23rti_internal_annotation6normalE[1];

.visible .func  (.param .b32 func_retval0) _Z5front6float3(
	.param .align 4 .b8 _Z5front6float3_param_0[12]
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<10>;
	.reg .b32 	%r<2>;


	ld.param.f32 	%f1, [_Z5front6float3_param_0+8];
	ld.param.f32 	%f2, [_Z5front6float3_param_0];
	ld.param.f32 	%f3, [_Z5front6float3_param_0+4];
	ld.global.f32 	%f4, [normal];
	ld.global.f32 	%f5, [normal+4];
	mul.ftz.f32 	%f6, %f3, %f5;
	fma.rn.ftz.f32 	%f7, %f2, %f4, %f6;
	ld.global.f32 	%f8, [normal+8];
	fma.rn.ftz.f32 	%f9, %f1, %f8, %f7;
	setp.geu.ftz.f32	%p1, %f9, 0f00000000;
	selp.b32	%r1, -1, 0, %p1;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}


