//! **************************************************************************
// Written by: Map P.49d on Fri Feb 07 18:25:06 2014
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "TMDSB<0>" LOCATE = SITE "C8" LEVEL 1;
COMP "TMDSB<1>" LOCATE = SITE "A7" LEVEL 1;
COMP "TMDSB<2>" LOCATE = SITE "A8" LEVEL 1;
COMP "TMDSB<3>" LOCATE = SITE "A6" LEVEL 1;
COMP "SYS_CLK" LOCATE = SITE "L15" LEVEL 1;
COMP "RXDV" LOCATE = SITE "F17" LEVEL 1;
COMP "TXEN" LOCATE = SITE "H15" LEVEL 1;
COMP "TXER" LOCATE = SITE "G18" LEVEL 1;
COMP "JA<0>" LOCATE = SITE "T3" LEVEL 1;
COMP "JA<1>" LOCATE = SITE "R3" LEVEL 1;
COMP "JA<2>" LOCATE = SITE "P6" LEVEL 1;
COMP "JA<3>" LOCATE = SITE "N5" LEVEL 1;
COMP "JA<4>" LOCATE = SITE "V9" LEVEL 1;
COMP "RESET" LOCATE = SITE "G13" LEVEL 1;
COMP "SW<0>" LOCATE = SITE "A10" LEVEL 1;
COMP "SW<1>" LOCATE = SITE "D14" LEVEL 1;
COMP "SW<2>" LOCATE = SITE "C14" LEVEL 1;
COMP "SW<3>" LOCATE = SITE "P15" LEVEL 1;
COMP "RXCLK" LOCATE = SITE "K15" LEVEL 1;
COMP "DEBUG_SW<0>" LOCATE = SITE "P12" LEVEL 1;
PIN DEBUG_SW<0>_pin<0> = BEL "DEBUG_SW<0>" PINNAME PAD;
PIN "DEBUG_SW<0>_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "DEBUG_SW<1>" LOCATE = SITE "R5" LEVEL 1;
PIN DEBUG_SW<1>_pin<0> = BEL "DEBUG_SW<1>" PINNAME PAD;
PIN "DEBUG_SW<1>_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "DEBUG_SW<2>" LOCATE = SITE "T5" LEVEL 1;
PIN DEBUG_SW<2>_pin<0> = BEL "DEBUG_SW<2>" PINNAME PAD;
PIN "DEBUG_SW<2>_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "DEBUG_SW<3>" LOCATE = SITE "E4" LEVEL 1;
PIN DEBUG_SW<3>_pin<0> = BEL "DEBUG_SW<3>" PINNAME PAD;
PIN "DEBUG_SW<3>_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "RX0_TMDS<0>" LOCATE = SITE "K17" LEVEL 1;
COMP "RX0_TMDS<1>" LOCATE = SITE "L17" LEVEL 1;
COMP "RX0_TMDS<2>" LOCATE = SITE "J16" LEVEL 1;
COMP "RX0_TMDS<3>" LOCATE = SITE "H17" LEVEL 1;
COMP "LED<0>" LOCATE = SITE "U18" LEVEL 1;
COMP "LED<1>" LOCATE = SITE "M14" LEVEL 1;
COMP "LED<2>" LOCATE = SITE "N14" LEVEL 1;
COMP "LED<3>" LOCATE = SITE "L14" LEVEL 1;
COMP "LED<4>" LOCATE = SITE "M13" LEVEL 1;
COMP "LED<5>" LOCATE = SITE "D4" LEVEL 1;
COMP "LED<6>" LOCATE = SITE "P16" LEVEL 1;
COMP "LED<7>" LOCATE = SITE "N12" LEVEL 1;
COMP "GTXCLK" LOCATE = SITE "L12" LEVEL 1;
COMP "RXD<0>" LOCATE = SITE "G16" LEVEL 1;
COMP "RXD<1>" LOCATE = SITE "H14" LEVEL 1;
COMP "RXD<2>" LOCATE = SITE "E16" LEVEL 1;
COMP "RXD<3>" LOCATE = SITE "F15" LEVEL 1;
COMP "RXD<4>" LOCATE = SITE "F14" LEVEL 1;
COMP "RXD<5>" LOCATE = SITE "E18" LEVEL 1;
COMP "RXD<6>" LOCATE = SITE "D18" LEVEL 1;
COMP "RXD<7>" LOCATE = SITE "D17" LEVEL 1;
COMP "TXD<0>" LOCATE = SITE "H16" LEVEL 1;
COMP "TXD<1>" LOCATE = SITE "H13" LEVEL 1;
COMP "TXD<2>" LOCATE = SITE "K14" LEVEL 1;
COMP "TXD<3>" LOCATE = SITE "K13" LEVEL 1;
COMP "TXD<4>" LOCATE = SITE "J13" LEVEL 1;
COMP "TXD<5>" LOCATE = SITE "G14" LEVEL 1;
COMP "TXD<6>" LOCATE = SITE "H12" LEVEL 1;
COMP "TXD<7>" LOCATE = SITE "K12" LEVEL 1;
COMP "RSTBTN" LOCATE = SITE "N4" LEVEL 1;
COMP "RX0_TMDSB<0>" LOCATE = SITE "K18" LEVEL 1;
COMP "RX0_TMDSB<1>" LOCATE = SITE "L18" LEVEL 1;
COMP "RX0_TMDSB<2>" LOCATE = SITE "J18" LEVEL 1;
COMP "RX0_TMDSB<3>" LOCATE = SITE "H18" LEVEL 1;
COMP "TMDS<0>" LOCATE = SITE "D8" LEVEL 1;
COMP "TMDS<1>" LOCATE = SITE "C7" LEVEL 1;
COMP "TMDS<2>" LOCATE = SITE "B8" LEVEL 1;
COMP "TMDS<3>" LOCATE = SITE "B6" LEVEL 1;
PIN clk125_gen/clkout1_buf_pin<1> = BEL "clk125_gen/clkout1_buf" PINNAME O;
PIN "clk125_gen/clkout1_buf_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
TIMEGRP dvi_rx0_pllclk1 = BEL "pcnt" BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_12"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_12"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL "dvi_rx0/pclkbufg" BEL "dvi_rx0/dec_r/dout_7" BEL
        "dvi_rx0/dec_r/dout_6" BEL "dvi_rx0/dec_r/dout_5" BEL
        "dvi_rx0/dec_r/dout_4" BEL "dvi_rx0/dec_r/dout_3" BEL
        "dvi_rx0/dec_r/dout_2" BEL "dvi_rx0/dec_r/dout_1" BEL
        "dvi_rx0/dec_r/dout_0" BEL "dvi_rx0/dec_g/dout_7" BEL
        "dvi_rx0/dec_g/dout_6" BEL "dvi_rx0/dec_g/dout_5" BEL
        "dvi_rx0/dec_g/dout_4" BEL "dvi_rx0/dec_g/dout_3" BEL
        "dvi_rx0/dec_g/dout_2" BEL "dvi_rx0/dec_g/dout_1" BEL
        "dvi_rx0/dec_g/dout_0" BEL "dvi_rx0/dec_b/dout_7" BEL
        "dvi_rx0/dec_b/dout_6" BEL "dvi_rx0/dec_b/dout_5" BEL
        "dvi_rx0/dec_b/dout_4" BEL "dvi_rx0/dec_b/dout_3" BEL
        "dvi_rx0/dec_b/c1" BEL "dvi_rx0/dec_b/c0" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_srh_timer_11" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_srh_timer_10" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_srh_timer_9" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_srh_timer_8" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_srh_timer_7" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_srh_timer_6" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_srh_timer_5" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_srh_timer_4" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_srh_timer_3" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_srh_timer_2" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_srh_timer_1" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_srh_timer_0" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_counter_6" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_counter_5" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_counter_4" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_counter_3" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_counter_2" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_counter_1" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_counter_0" BEL
        "dvi_rx0/dec_b/phsalgn_0/cstate_FSM_FFd1" BEL
        "dvi_rx0/dec_b/phsalgn_0/cstate_FSM_FFd2" BEL
        "dvi_rx0/dec_b/phsalgn_0/cstate_FSM_FFd4" BEL
        "dvi_rx0/dec_b/phsalgn_0/cstate_FSM_FFd5" BEL
        "dvi_rx0/dec_b/phsalgn_0/cstate_FSM_FFd3" BEL
        "dvi_rx0/dec_b/phsalgn_0/cstate_FSM_FFd6" BEL
        "dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn_q" BEL
        "dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_cnt_tout" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_srh_tout" BEL
        "dvi_rx0/dec_b/phsalgn_0/blnkprd_cnt_0" BEL
        "dvi_rx0/dec_b/phsalgn_0/flipgear" BEL
        "dvi_rx0/dec_b/phsalgn_0/bitslip" BEL
        "dvi_rx0/dec_b/phsalgn_0/psaligned" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_cnt_rst" BEL
        "dvi_rx0/dec_b/phsalgn_0/ctkn_srh_rst" BEL
        "dvi_rx0/dec_b/phsalgn_0/bitslip_cnt_2" BEL
        "dvi_rx0/dec_b/phsalgn_0/bitslip_cnt_1" BEL
        "dvi_rx0/dec_b/phsalgn_0/bitslip_cnt_0" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_srh_timer_11" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_srh_timer_10" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_srh_timer_9" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_srh_timer_8" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_srh_timer_7" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_srh_timer_6" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_srh_timer_5" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_srh_timer_4" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_srh_timer_3" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_srh_timer_2" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_srh_timer_1" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_srh_timer_0" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_counter_6" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_counter_5" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_counter_4" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_counter_3" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_counter_2" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_counter_1" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_counter_0" BEL
        "dvi_rx0/dec_g/phsalgn_0/cstate_FSM_FFd1" BEL
        "dvi_rx0/dec_g/phsalgn_0/cstate_FSM_FFd2" BEL
        "dvi_rx0/dec_g/phsalgn_0/cstate_FSM_FFd4" BEL
        "dvi_rx0/dec_g/phsalgn_0/cstate_FSM_FFd5" BEL
        "dvi_rx0/dec_g/phsalgn_0/cstate_FSM_FFd3" BEL
        "dvi_rx0/dec_g/phsalgn_0/cstate_FSM_FFd6" BEL
        "dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn_q" BEL
        "dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_srh_tout" BEL
        "dvi_rx0/dec_g/phsalgn_0/blnkprd_cnt_0" BEL
        "dvi_rx0/dec_g/phsalgn_0/flipgear" BEL
        "dvi_rx0/dec_g/phsalgn_0/bitslip" BEL
        "dvi_rx0/dec_g/phsalgn_0/psaligned" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_rst" BEL
        "dvi_rx0/dec_g/phsalgn_0/ctkn_srh_rst" BEL
        "dvi_rx0/dec_g/phsalgn_0/bitslip_cnt_2" BEL
        "dvi_rx0/dec_g/phsalgn_0/bitslip_cnt_1" BEL
        "dvi_rx0/dec_g/phsalgn_0/bitslip_cnt_0" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_srh_timer_11" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_srh_timer_10" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_srh_timer_9" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_srh_timer_8" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_srh_timer_7" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_srh_timer_6" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_srh_timer_5" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_srh_timer_4" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_srh_timer_3" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_srh_timer_2" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_srh_timer_1" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_srh_timer_0" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_counter_6" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_counter_5" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_counter_4" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_counter_3" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_counter_2" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_counter_1" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_counter_0" BEL
        "dvi_rx0/dec_r/phsalgn_0/cstate_FSM_FFd1" BEL
        "dvi_rx0/dec_r/phsalgn_0/cstate_FSM_FFd2" BEL
        "dvi_rx0/dec_r/phsalgn_0/cstate_FSM_FFd4" BEL
        "dvi_rx0/dec_r/phsalgn_0/cstate_FSM_FFd5" BEL
        "dvi_rx0/dec_r/phsalgn_0/cstate_FSM_FFd3" BEL
        "dvi_rx0/dec_r/phsalgn_0/cstate_FSM_FFd6" BEL
        "dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn_q" BEL
        "dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_cnt_tout" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_srh_tout" BEL
        "dvi_rx0/dec_r/phsalgn_0/blnkprd_cnt_0" BEL
        "dvi_rx0/dec_r/phsalgn_0/flipgear" BEL
        "dvi_rx0/dec_r/phsalgn_0/bitslip" BEL
        "dvi_rx0/dec_r/phsalgn_0/psaligned" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_cnt_rst" BEL
        "dvi_rx0/dec_r/phsalgn_0/ctkn_srh_rst" BEL
        "dvi_rx0/dec_r/phsalgn_0/bitslip_cnt_2" BEL
        "dvi_rx0/dec_r/phsalgn_0/bitslip_cnt_1" BEL
        "dvi_rx0/dec_r/phsalgn_0/bitslip_cnt_0" BEL "dvi_rx0/dec_b/cbnd/wa_3"
        BEL "dvi_rx0/dec_b/cbnd/wa_2" BEL "dvi_rx0/dec_b/cbnd/wa_1" BEL
        "dvi_rx0/dec_b/cbnd/wa_0" BEL "dvi_rx0/dec_b/cbnd/ra_3" BEL
        "dvi_rx0/dec_b/cbnd/ra_2" BEL "dvi_rx0/dec_b/cbnd/ra_1" BEL
        "dvi_rx0/dec_b/cbnd/ra_0" BEL "dvi_rx0/dec_b/cbnd/sdata_9" BEL
        "dvi_rx0/dec_b/cbnd/sdata_8" BEL "dvi_rx0/dec_b/cbnd/sdata_7" BEL
        "dvi_rx0/dec_b/cbnd/sdata_6" BEL "dvi_rx0/dec_b/cbnd/sdata_5" BEL
        "dvi_rx0/dec_b/cbnd/sdata_4" BEL "dvi_rx0/dec_b/cbnd/sdata_3" BEL
        "dvi_rx0/dec_b/cbnd/sdata_2" BEL "dvi_rx0/dec_b/cbnd/sdata_1" BEL
        "dvi_rx0/dec_b/cbnd/sdata_0" BEL "dvi_rx0/dec_b/cbnd/rcvd_ctkn_q" BEL
        "dvi_rx0/dec_b/cbnd/rawdata_vld_rising" BEL
        "dvi_rx0/dec_b/cbnd/rawdata_vld_q" BEL "dvi_rx0/dec_b/cbnd/rcvd_ctkn"
        BEL "dvi_rx0/dec_g/cbnd/ra_3" BEL "dvi_rx0/dec_g/cbnd/ra_2" BEL
        "dvi_rx0/dec_g/cbnd/ra_1" BEL "dvi_rx0/dec_g/cbnd/ra_0" BEL
        "dvi_rx0/dec_g/cbnd/sdata_9" BEL "dvi_rx0/dec_g/cbnd/sdata_8" BEL
        "dvi_rx0/dec_g/cbnd/sdata_7" BEL "dvi_rx0/dec_g/cbnd/sdata_6" BEL
        "dvi_rx0/dec_g/cbnd/sdata_5" BEL "dvi_rx0/dec_g/cbnd/sdata_4" BEL
        "dvi_rx0/dec_g/cbnd/sdata_3" BEL "dvi_rx0/dec_g/cbnd/sdata_2" BEL
        "dvi_rx0/dec_g/cbnd/sdata_1" BEL "dvi_rx0/dec_g/cbnd/sdata_0" BEL
        "dvi_rx0/dec_g/cbnd/rcvd_ctkn_q" BEL "dvi_rx0/dec_g/cbnd/rcvd_ctkn"
        BEL "dvi_rx0/dec_r/cbnd/ra_3" BEL "dvi_rx0/dec_r/cbnd/ra_2" BEL
        "dvi_rx0/dec_r/cbnd/ra_1" BEL "dvi_rx0/dec_r/cbnd/ra_0" BEL
        "dvi_rx0/dec_r/cbnd/sdata_9" BEL "dvi_rx0/dec_r/cbnd/sdata_8" BEL
        "dvi_rx0/dec_r/cbnd/sdata_7" BEL "dvi_rx0/dec_r/cbnd/sdata_6" BEL
        "dvi_rx0/dec_r/cbnd/sdata_5" BEL "dvi_rx0/dec_r/cbnd/sdata_4" BEL
        "dvi_rx0/dec_r/cbnd/sdata_3" BEL "dvi_rx0/dec_r/cbnd/sdata_2" BEL
        "dvi_rx0/dec_r/cbnd/sdata_1" BEL "dvi_rx0/dec_r/cbnd/sdata_0" BEL
        "dvi_rx0/dec_r/cbnd/rcvd_ctkn_q" BEL "dvi_rx0/dec_r/cbnd/rcvd_ctkn"
        BEL "timing/video_vcnt_10" BEL "timing/video_vcnt_9" BEL
        "timing/video_vcnt_8" BEL "timing/video_vcnt_7" BEL
        "timing/video_vcnt_6" BEL "timing/video_vcnt_5" BEL
        "timing/video_vcnt_4" BEL "timing/video_vcnt_3" BEL
        "timing/video_vcnt_2" BEL "timing/video_vcnt_1" BEL
        "timing/video_vcnt_0" BEL "timing/index_11" BEL "timing/index_10" BEL
        "timing/index_9" BEL "timing/index_8" BEL "timing/index_7" BEL
        "timing/index_6" BEL "timing/index_5" BEL "timing/index_4" BEL
        "timing/index_3" BEL "timing/index_2" BEL "timing/index_1" BEL
        "timing/index_0" BEL "timing/hcounter_10" BEL "timing/hcounter_9" BEL
        "timing/hcounter_8" BEL "timing/hcounter_7" BEL "timing/hcounter_6"
        BEL "timing/hcounter_5" BEL "timing/hcounter_4" BEL
        "timing/hcounter_3" BEL "timing/hcounter_2" BEL "timing/hcounter_1"
        BEL "timing/hcounter_0" BEL "timing/vcounter_10" BEL
        "timing/vcounter_9" BEL "timing/vcounter_8" BEL "timing/vcounter_7"
        BEL "timing/vcounter_6" BEL "timing/vcounter_5" BEL
        "timing/vcounter_4" BEL "timing/vcounter_3" BEL "timing/vcounter_2"
        BEL "timing/vcounter_1" BEL "timing/vcounter_0" BEL "timing/hsync_buf"
        BEL "gmii_tx/buf2_tx_en" BEL "gmii_tx/buf1_tx_en" BEL
        "gmii_tx/buf2_wr_en" BEL "gmii_tx/buf1_wr_en" BEL
        "dvi_rx0/dec_b/cbnd/skip_line" BEL "dvi_rx0/dec_b/cbnd/iamrdy" BEL
        "dvi_rx0/dec_g/cbnd/skip_line" BEL "dvi_rx0/dec_g/cbnd/iamrdy" BEL
        "dvi_rx0/dec_r/cbnd/skip_line" BEL "dvi_rx0/dec_r/cbnd/iamrdy" BEL
        "timing/hactive" BEL "timing/vactive" BEL "gmii_tx/ppl" BEL
        "dvi_rx0/dec_b/phsalgn_0/blnkbgn" BEL
        "dvi_rx0/dec_g/phsalgn_0/blnkbgn" BEL
        "dvi_rx0/dec_r/phsalgn_0/blnkbgn" BEL "dvi_rx0/dec_b/cbnd/blnkbgn" BEL
        "dvi_rx0/dec_g/cbnd/blnkbgn" BEL "dvi_rx0/dec_r/cbnd/blnkbgn" BEL
        "dvi_rx0/dec_b/cbnd/ra_en" BEL "dvi_rx0/dec_g/cbnd/ra_en" BEL
        "dvi_rx0/dec_r/cbnd/ra_en" BEL "gmii_tx/fstate" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP" BEL
        "dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP";
PIN PCLK_GEN_INST_pins<4> = BEL "PCLK_GEN_INST" PINNAME PROGCLK;
TIMEGRP TNM_CLK50M = BEL "switch" BEL "sws_sync_q_0" BEL "sws_sync_q_1" BEL
        "sws_sync_q_2" BEL "sws_sync_q_3" BEL "pclk_D_0" BEL "pclk_D_3" BEL
        "pclk_D_4" BEL "pclk_D_6" BEL "pclk_M_3" PIN "PCLK_GEN_INST_pins<4>"
        BEL "pwrup_0" BEL "SRL16E_0" BEL "debsw3/blockout_0" BEL
        "debsw3/ctr_15" BEL "debsw3/ctr_14" BEL "debsw3/ctr_13" BEL
        "debsw3/ctr_12" BEL "debsw3/ctr_11" BEL "debsw3/ctr_10" BEL
        "debsw3/ctr_9" BEL "debsw3/ctr_8" BEL "debsw3/ctr_7" BEL
        "debsw3/ctr_6" BEL "debsw3/ctr_5" BEL "debsw3/ctr_4" BEL
        "debsw3/ctr_3" BEL "debsw3/ctr_2" BEL "debsw3/ctr_1" BEL
        "debsw3/ctr_0" BEL "debsw3/debnced" BEL "debsw3/sync_q" BEL
        "debsw2/blockout_0" BEL "debsw2/ctr_15" BEL "debsw2/ctr_14" BEL
        "debsw2/ctr_13" BEL "debsw2/ctr_12" BEL "debsw2/ctr_11" BEL
        "debsw2/ctr_10" BEL "debsw2/ctr_9" BEL "debsw2/ctr_8" BEL
        "debsw2/ctr_7" BEL "debsw2/ctr_6" BEL "debsw2/ctr_5" BEL
        "debsw2/ctr_4" BEL "debsw2/ctr_3" BEL "debsw2/ctr_2" BEL
        "debsw2/ctr_1" BEL "debsw2/ctr_0" BEL "debsw2/debnced" BEL
        "debsw2/sync_q" BEL "debsw1/blockout_0" BEL "debsw1/ctr_15" BEL
        "debsw1/ctr_14" BEL "debsw1/ctr_13" BEL "debsw1/ctr_12" BEL
        "debsw1/ctr_11" BEL "debsw1/ctr_10" BEL "debsw1/ctr_9" BEL
        "debsw1/ctr_8" BEL "debsw1/ctr_7" BEL "debsw1/ctr_6" BEL
        "debsw1/ctr_5" BEL "debsw1/ctr_4" BEL "debsw1/ctr_3" BEL
        "debsw1/ctr_2" BEL "debsw1/ctr_1" BEL "debsw1/ctr_0" BEL
        "debsw1/debnced" BEL "debsw1/sync_q" BEL "debsw0/blockout_0" BEL
        "debsw0/ctr_15" BEL "debsw0/ctr_14" BEL "debsw0/ctr_13" BEL
        "debsw0/ctr_12" BEL "debsw0/ctr_11" BEL "debsw0/ctr_10" BEL
        "debsw0/ctr_9" BEL "debsw0/ctr_8" BEL "debsw0/ctr_7" BEL
        "debsw0/ctr_6" BEL "debsw0/ctr_5" BEL "debsw0/ctr_4" BEL
        "debsw0/ctr_3" BEL "debsw0/ctr_2" BEL "debsw0/ctr_1" BEL
        "debsw0/ctr_0" BEL "debsw0/debnced" BEL "debsw0/sync_q" BEL
        "dcmspi_0/GOGAP" BEL "dcmspi_0/MCNT" BEL "dcmspi_0/DMGAP" BEL
        "dcmspi_0/VCNT" BEL "dcmspi_0/sndval_9" BEL "dcmspi_0/sndval_8" BEL
        "dcmspi_0/sndval_7" BEL "dcmspi_0/sndval_6" BEL "dcmspi_0/sndval_5"
        BEL "dcmspi_0/sndval_4" BEL "dcmspi_0/sndval_3" BEL
        "dcmspi_0/sndval_2" BEL "dcmspi_0/sndval_1" BEL "dcmspi_0/sndval_0"
        BEL "dcmspi_0/PROGEN" BEL "pclk_D_1" BEL "pclk_D_2" BEL "pclk_D_5" BEL
        "pclk_M_0" BEL "pclk_M_1" BEL "pclk_M_2" BEL "pclk_M_4" BEL "pclk_M_7"
        BEL "debsw3/transition" BEL "debsw2/transition" BEL
        "debsw1/transition" BEL "debsw0/transition" BEL "dcmspi_0/PROGDATA"
        BEL "debsw3/cntr_en" BEL "debsw2/cntr_en" BEL "debsw1/cntr_en" BEL
        "debsw0/cntr_en" BEL "dcmspi_0/sndm" BEL "dcmspi_0/sndd" BEL
        "debsw3/Result<0>_FRB" BEL "debsw3/Result<1>_FRB" BEL
        "debsw3/Result<2>_FRB" BEL "debsw3/Result<3>_FRB" BEL
        "debsw3/Result<4>_FRB" BEL "debsw3/Result<5>_FRB" BEL
        "debsw3/Result<6>_FRB" BEL "debsw3/Result<7>_FRB" BEL
        "debsw3/Result<8>_FRB" BEL "debsw3/Result<9>_FRB" BEL
        "debsw3/Result<10>_FRB" BEL "debsw3/Result<11>_FRB" BEL
        "debsw3/Result<12>_FRB" BEL "debsw3/Result<13>_FRB" BEL
        "debsw3/Result<14>_FRB" BEL "debsw3/Result<15>_FRB" BEL
        "debsw2/Result<0>_FRB" BEL "debsw2/Result<1>_FRB" BEL
        "debsw2/Result<2>_FRB" BEL "debsw2/Result<3>_FRB" BEL
        "debsw2/Result<4>_FRB" BEL "debsw2/Result<5>_FRB" BEL
        "debsw2/Result<6>_FRB" BEL "debsw2/Result<7>_FRB" BEL
        "debsw2/Result<8>_FRB" BEL "debsw2/Result<9>_FRB" BEL
        "debsw2/Result<10>_FRB" BEL "debsw2/Result<11>_FRB" BEL
        "debsw2/Result<12>_FRB" BEL "debsw2/Result<13>_FRB" BEL
        "debsw2/Result<14>_FRB" BEL "debsw2/Result<15>_FRB" BEL
        "debsw1/Result<0>_FRB" BEL "debsw1/Result<1>_FRB" BEL
        "debsw1/Result<2>_FRB" BEL "debsw1/Result<3>_FRB" BEL
        "debsw1/Result<4>_FRB" BEL "debsw1/Result<5>_FRB" BEL
        "debsw1/Result<6>_FRB" BEL "debsw1/Result<7>_FRB" BEL
        "debsw1/Result<8>_FRB" BEL "debsw1/Result<9>_FRB" BEL
        "debsw1/Result<10>_FRB" BEL "debsw1/Result<11>_FRB" BEL
        "debsw1/Result<12>_FRB" BEL "debsw1/Result<13>_FRB" BEL
        "debsw1/Result<14>_FRB" BEL "debsw1/Result<15>_FRB" BEL
        "debsw0/Result<0>_FRB" BEL "debsw0/Result<1>_FRB" BEL
        "debsw0/Result<2>_FRB" BEL "debsw0/Result<3>_FRB" BEL
        "debsw0/Result<4>_FRB" BEL "debsw0/Result<5>_FRB" BEL
        "debsw0/Result<6>_FRB" BEL "debsw0/Result<7>_FRB" BEL
        "debsw0/Result<8>_FRB" BEL "debsw0/Result<9>_FRB" BEL
        "debsw0/Result<10>_FRB" BEL "debsw0/Result<11>_FRB" BEL
        "debsw0/Result<12>_FRB" BEL "debsw0/Result<13>_FRB" BEL
        "debsw0/Result<14>_FRB" BEL "debsw0/Result<15>_FRB" BEL
        "synchro_sws_0/use_fdc.fdb" BEL "synchro_sws_0/use_fdc.fda" BEL
        "synchro_sws_1/use_fdc.fdb" BEL "synchro_sws_1/use_fdc.fda" BEL
        "synchro_sws_2/use_fdc.fdb" BEL "synchro_sws_2/use_fdc.fda" BEL
        "synchro_sws_3/use_fdc.fdb" BEL "synchro_sws_3/use_fdc.fda";
PIN clkout/oserdes_s_pins<1> = BEL "clkout/oserdes_s" PINNAME CLKDIV;
PIN clkout/oserdes_m_pins<1> = BEL "clkout/oserdes_m" PINNAME CLKDIV;
PIN oserdes2/oserdes_s_pins<1> = BEL "oserdes2/oserdes_s" PINNAME CLKDIV;
PIN oserdes2/oserdes_m_pins<1> = BEL "oserdes2/oserdes_m" PINNAME CLKDIV;
PIN oserdes1/oserdes_s_pins<1> = BEL "oserdes1/oserdes_s" PINNAME CLKDIV;
PIN oserdes1/oserdes_m_pins<1> = BEL "oserdes1/oserdes_m" PINNAME CLKDIV;
PIN oserdes0/oserdes_s_pins<1> = BEL "oserdes0/oserdes_s" PINNAME CLKDIV;
PIN oserdes0/oserdes_m_pins<1> = BEL "oserdes0/oserdes_m" PINNAME CLKDIV;
TIMEGRP TNM_PCLKX2 = BEL "toggle" PIN "clkout/oserdes_s_pins<1>" PIN
        "clkout/oserdes_m_pins<1>" PIN "oserdes2/oserdes_s_pins<1>" PIN
        "oserdes2/oserdes_m_pins<1>" PIN "oserdes1/oserdes_s_pins<1>" PIN
        "oserdes1/oserdes_m_pins<1>" PIN "oserdes0/oserdes_s_pins<1>" PIN
        "oserdes0/oserdes_m_pins<1>" BEL "enc0/pixel2x/fd_out14" BEL
        "enc0/pixel2x/fd_out13" BEL "enc0/pixel2x/fd_out12" BEL
        "enc0/pixel2x/fd_out11" BEL "enc0/pixel2x/fd_out10" BEL
        "enc0/pixel2x/fd_out9" BEL "enc0/pixel2x/fd_out8" BEL
        "enc0/pixel2x/fd_out7" BEL "enc0/pixel2x/fd_out6" BEL
        "enc0/pixel2x/fd_out5" BEL "enc0/pixel2x/fd_out4" BEL
        "enc0/pixel2x/fd_out3" BEL "enc0/pixel2x/fd_out2" BEL
        "enc0/pixel2x/fd_out1" BEL "enc0/pixel2x/fd_out0" BEL
        "enc0/pixel2x/fd_db29" BEL "enc0/pixel2x/fd_db28" BEL
        "enc0/pixel2x/fd_db27" BEL "enc0/pixel2x/fd_db26" BEL
        "enc0/pixel2x/fd_db25" BEL "enc0/pixel2x/fd_db24" BEL
        "enc0/pixel2x/fd_db23" BEL "enc0/pixel2x/fd_db22" BEL
        "enc0/pixel2x/fd_db21" BEL "enc0/pixel2x/fd_db20" BEL
        "enc0/pixel2x/fd_db19" BEL "enc0/pixel2x/fd_db18" BEL
        "enc0/pixel2x/fd_db17" BEL "enc0/pixel2x/fd_db16" BEL
        "enc0/pixel2x/fd_db15" BEL "enc0/pixel2x/fd_db14" BEL
        "enc0/pixel2x/fd_db13" BEL "enc0/pixel2x/fd_db12" BEL
        "enc0/pixel2x/fd_db11" BEL "enc0/pixel2x/fd_db10" BEL
        "enc0/pixel2x/fd_db9" BEL "enc0/pixel2x/fd_db8" BEL
        "enc0/pixel2x/fd_db7" BEL "enc0/pixel2x/fd_db6" BEL
        "enc0/pixel2x/fd_db5" BEL "enc0/pixel2x/fd_db4" BEL
        "enc0/pixel2x/fd_db3" BEL "enc0/pixel2x/fd_db2" BEL
        "enc0/pixel2x/fd_db1" BEL "enc0/pixel2x/fd_db0" BEL
        "enc0/pixel2x/fdc_ra3" BEL "enc0/pixel2x/fdc_ra2" BEL
        "enc0/pixel2x/fdc_ra1" BEL "enc0/pixel2x/fdc_ra0" BEL
        "enc0/pixel2x/sync_gen" BEL "enc0/pixel2x/fd_rstp" BEL
        "enc0/pixel2x/fd_rstsync" BEL "enc0/pixel2x/fdp_rst" BEL
        "tmdsclkint_0";
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
TIMEGRP TNM_PCLK = BEL "sws_clk_sync_0" BEL "sws_clk_sync_1" BEL
        "sws_clk_sync_2" BEL "sws_clk_sync_3" BEL "VGA_HSYNC" BEL "VGA_VSYNC"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_14"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_14"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_13"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_12"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_14"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_13"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_14"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_14"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_13"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_12"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_11"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_14"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL "timing_inst/hpos_cnt_10" BEL "timing_inst/hpos_cnt_9" BEL
        "timing_inst/hpos_cnt_8" BEL "timing_inst/hpos_cnt_7" BEL
        "timing_inst/hpos_cnt_6" BEL "timing_inst/hpos_cnt_5" BEL
        "timing_inst/hpos_cnt_4" BEL "timing_inst/hpos_cnt_3" BEL
        "timing_inst/hpos_cnt_2" BEL "timing_inst/hpos_cnt_1" BEL
        "timing_inst/hpos_cnt_0" BEL "timing_inst/vsync_buf_r" BEL
        "timing_inst/vsync_buf_q" BEL "timing_inst/vsync_buf" BEL
        "dataproc/a_b_10" BEL "dataproc/a_b_9" BEL "dataproc/a_b_8" BEL
        "dataproc/a_b_7" BEL "dataproc/a_b_6" BEL "dataproc/a_b_5" BEL
        "dataproc/a_b_4" BEL "dataproc/a_b_3" BEL "dataproc/a_b_2" BEL
        "dataproc/a_b_1" BEL "dataproc/a_b_0" BEL "dataproc/a_g_10" BEL
        "dataproc/a_g_8" BEL "dataproc/a_g_7" BEL "dataproc/a_g_6" BEL
        "dataproc/a_g_5" BEL "dataproc/a_g_4" BEL "dataproc/a_g_3" BEL
        "dataproc/a_g_2" BEL "dataproc/a_g_1" BEL "dataproc/a_g_0" BEL
        "dataproc/a_r_10" BEL "dataproc/a_r_9" BEL "dataproc/a_r_8" BEL
        "dataproc/a_r_7" BEL "dataproc/a_r_6" BEL "dataproc/a_r_5" BEL
        "dataproc/a_r_4" BEL "dataproc/a_r_3" BEL "dataproc/a_r_2" BEL
        "dataproc/a_r_1" BEL "dataproc/a_r_0" BEL "dataproc/Cb_7" BEL
        "dataproc/Cb_6" BEL "dataproc/Cb_5" BEL "dataproc/Cb_4" BEL
        "dataproc/Cb_3" BEL "dataproc/Cb_2" BEL "dataproc/Cb_1" BEL
        "dataproc/Cb_0" BEL "dataproc/Cr_7" BEL "dataproc/Cr_6" BEL
        "dataproc/Cr_5" BEL "dataproc/Cr_4" BEL "dataproc/Cr_3" BEL
        "dataproc/Cr_2" BEL "dataproc/Cr_1" BEL "dataproc/Cr_0" BEL
        "dataproc/Y_7" BEL "dataproc/Y_6" BEL "dataproc/Y_5" BEL
        "dataproc/Y_4" BEL "dataproc/Y_3" BEL "dataproc/Y_2" BEL
        "dataproc/Y_1" BEL "dataproc/Y_0" BEL "enc0/encb/cnt_4" BEL
        "enc0/encb/cnt_3" BEL "enc0/encb/cnt_2" BEL "enc0/encb/cnt_1" BEL
        "enc0/encb/dout_9" BEL "enc0/encb/dout_8" BEL "enc0/encb/dout_7" BEL
        "enc0/encb/dout_6" BEL "enc0/encb/dout_5" BEL "enc0/encb/dout_4" BEL
        "enc0/encb/dout_3" BEL "enc0/encb/dout_2" BEL "enc0/encb/dout_1" BEL
        "enc0/encb/dout_0" BEL "enc0/encb/n0q_m_2" BEL "enc0/encb/n0q_m_1" BEL
        "enc0/encb/n1q_m_3" BEL "enc0/encb/n1q_m_2" BEL "enc0/encb/n1q_m_1"
        BEL "enc0/encb/q_m_reg_8" BEL "enc0/encb/q_m_reg_7" BEL
        "enc0/encb/q_m_reg_6" BEL "enc0/encb/q_m_reg_5" BEL
        "enc0/encb/q_m_reg_4" BEL "enc0/encb/q_m_reg_3" BEL
        "enc0/encb/q_m_reg_2" BEL "enc0/encb/q_m_reg_1" BEL
        "enc0/encb/q_m_reg_0" BEL "enc0/encb/n1d_3" BEL "enc0/encb/n1d_2" BEL
        "enc0/encb/n1d_1" BEL "enc0/encb/n1d_0" BEL "enc0/encb/de_reg" BEL
        "enc0/encb/din_q_7" BEL "enc0/encb/din_q_6" BEL "enc0/encb/din_q_5"
        BEL "enc0/encb/din_q_4" BEL "enc0/encb/din_q_3" BEL
        "enc0/encb/din_q_1" BEL "enc0/encb/din_q_0" BEL "enc0/encg/cnt_4" BEL
        "enc0/encg/cnt_3" BEL "enc0/encg/cnt_2" BEL "enc0/encg/cnt_1" BEL
        "enc0/encg/dout_9" BEL "enc0/encg/dout_8" BEL "enc0/encg/dout_7" BEL
        "enc0/encg/dout_6" BEL "enc0/encg/dout_5" BEL "enc0/encg/dout_4" BEL
        "enc0/encg/dout_3" BEL "enc0/encg/dout_2" BEL "enc0/encg/dout_1" BEL
        "enc0/encg/dout_0" BEL "enc0/encg/n0q_m_2" BEL "enc0/encg/n0q_m_1" BEL
        "enc0/encg/n1q_m_3" BEL "enc0/encg/n1q_m_2" BEL "enc0/encg/n1q_m_1"
        BEL "enc0/encg/q_m_reg_8" BEL "enc0/encg/q_m_reg_7" BEL
        "enc0/encg/q_m_reg_6" BEL "enc0/encg/q_m_reg_5" BEL
        "enc0/encg/q_m_reg_4" BEL "enc0/encg/q_m_reg_3" BEL
        "enc0/encg/q_m_reg_2" BEL "enc0/encg/q_m_reg_1" BEL
        "enc0/encg/q_m_reg_0" BEL "enc0/encg/n1d_3" BEL "enc0/encg/n1d_2" BEL
        "enc0/encg/n1d_1" BEL "enc0/encg/n1d_0" BEL "enc0/encg/din_q_7" BEL
        "enc0/encg/din_q_6" BEL "enc0/encg/din_q_5" BEL "enc0/encg/din_q_4"
        BEL "enc0/encg/din_q_3" BEL "enc0/encg/din_q_1" BEL
        "enc0/encg/din_q_0" BEL "enc0/encr/cnt_4" BEL "enc0/encr/cnt_3" BEL
        "enc0/encr/cnt_2" BEL "enc0/encr/cnt_1" BEL "enc0/encr/dout_9" BEL
        "enc0/encr/dout_8" BEL "enc0/encr/dout_7" BEL "enc0/encr/dout_6" BEL
        "enc0/encr/dout_5" BEL "enc0/encr/dout_4" BEL "enc0/encr/dout_3" BEL
        "enc0/encr/dout_2" BEL "enc0/encr/dout_1" BEL "enc0/encr/dout_0" BEL
        "enc0/encr/n0q_m_2" BEL "enc0/encr/n0q_m_1" BEL "enc0/encr/n1q_m_3"
        BEL "enc0/encr/n1q_m_2" BEL "enc0/encr/n1q_m_1" BEL
        "enc0/encr/q_m_reg_8" BEL "enc0/encr/q_m_reg_7" BEL
        "enc0/encr/q_m_reg_6" BEL "enc0/encr/q_m_reg_5" BEL
        "enc0/encr/q_m_reg_4" BEL "enc0/encr/q_m_reg_3" BEL
        "enc0/encr/q_m_reg_2" BEL "enc0/encr/q_m_reg_1" BEL
        "enc0/encr/q_m_reg_0" BEL "enc0/encr/n1d_3" BEL "enc0/encr/n1d_2" BEL
        "enc0/encr/n1d_1" BEL "enc0/encr/n1d_0" BEL "enc0/encr/din_q_7" BEL
        "enc0/encr/din_q_6" BEL "enc0/encr/din_q_5" BEL "enc0/encr/din_q_4"
        BEL "enc0/encr/din_q_3" BEL "enc0/encr/din_q_1" BEL
        "enc0/encr/din_q_0" BEL "enc0/pixel2x/fdc_wa3" BEL
        "enc0/pixel2x/fdc_wa2" BEL "enc0/pixel2x/fdc_wa1" BEL
        "enc0/pixel2x/fdc_wa0" BEL "dataproc/b_g_7" BEL "dataproc/b_g_6" BEL
        "dataproc/b_g_5" BEL "dataproc/b_g_4" BEL "dataproc/b_g_3" BEL
        "dataproc/b_g_2" BEL "dataproc/b_g_1" BEL "dataproc/b_g_0" BEL
        "dataproc/b_r_7" BEL "dataproc/b_r_6" BEL "dataproc/b_r_5" BEL
        "dataproc/b_r_4" BEL "dataproc/b_r_3" BEL "dataproc/b_r_2" BEL
        "dataproc/b_r_1" BEL "dataproc/b_r_0" BEL "dataproc/b_b_7" BEL
        "dataproc/b_b_6" BEL "dataproc/b_b_5" BEL "dataproc/b_b_4" BEL
        "dataproc/b_b_3" BEL "dataproc/b_b_2" BEL "dataproc/b_b_1" BEL
        "dataproc/b_b_0" BEL "dataproc/hactive" BEL "dataproc/xblock" BEL
        "dataproc/vactive" BEL "timing_inst/vclr" BEL
        "enc0/encb/Mmux_q_m<2>11_FRB" BEL "enc0/encg/Mmux_q_m<2>11_FRB" BEL
        "enc0/encr/Mmux_q_m<2>11_FRB" BEL "hsync_BRB0" BEL "hsync_BRB1" BEL
        "hsync_BRB2" BEL "hsync_BRB3" BEL "hsync_BRB4" BEL "hsync_BRB5" BEL
        "vsync_BRB4" BEL "vsync_BRB5" BEL "enc0/encb/n0q_m_3_BRB2" BEL
        "enc0/encb/n0q_m_3_BRB3" BEL "enc0/encb/n0q_m_3_BRB4" BEL
        "enc0/encb/n0q_m_3_BRB5" BEL "enc0/encg/n0q_m_3_BRB2" BEL
        "enc0/encg/n0q_m_3_BRB3" BEL "enc0/encg/n0q_m_3_BRB4" BEL
        "enc0/encg/n0q_m_3_BRB5" BEL "enc0/encr/n0q_m_3_BRB2" BEL
        "enc0/encr/n0q_m_3_BRB3" BEL "enc0/encr/n0q_m_3_BRB4" BEL
        "enc0/encr/n0q_m_3_BRB5" BEL "active_q_BRB2" BEL "active_q_BRB6" BEL
        "enc0/encb/de_q_BRB0" BEL "enc0/encb/de_q_BRB1" BEL "de_BRB2" BEL
        "de_BRB4" BEL "de_BRB5" BEL "de_BRB6" BEL "de_BRB7" BEL
        "active_q_BRB8" BEL "active_q_BRB9" BEL "active_q_BRB10" BEL
        "active_q_BRB11" BEL "active_q_BRB4" BEL "active_q_BRB14" BEL
        "active_q_BRB15" BEL "active_q_BRB16" BEL "active_q_BRB17" BEL
        "clk_sws_0/use_fdc.fdb" BEL "clk_sws_0/use_fdc.fda" BEL
        "clk_sws_1/use_fdc.fdb" BEL "clk_sws_1/use_fdc.fda" BEL
        "clk_sws_2/use_fdc.fdb" BEL "clk_sws_2/use_fdc.fda" BEL
        "clk_sws_3/use_fdc.fdb" BEL "clk_sws_3/use_fdc.fda" BEL
        "synchro_reset/use_fdp.fdb" BEL "synchro_reset/use_fdp.fda" BEL
        "dataproc/Cr_2_1" BEL "dataproc/Cr_0_1" BEL "dataproc/Cr_1_1" BEL
        "dataproc/Cr_3_1" BEL "dataproc/Cr_5_1" BEL "dataproc/Cr_6_1" BEL
        "dataproc/Cr_2_2" BEL "dataproc/Cr_3_2" BEL "dataproc/Cr_5_2" BEL
        "dataproc/Cr_1_2" BEL "sws_clk_sync_3_1" BEL "sws_clk_sync_1_1" BEL
        "timing_inst/vpos_cnt_10" BEL "timing_inst/vpos_cnt_9" BEL
        "timing_inst/vpos_cnt_8" BEL "timing_inst/vpos_cnt_7" BEL
        "timing_inst/vpos_cnt_6" BEL "timing_inst/vpos_cnt_5" BEL
        "timing_inst/vpos_cnt_4" BEL "timing_inst/vpos_cnt_3" BEL
        "timing_inst/vpos_cnt_2" BEL "timing_inst/vpos_cnt_1" BEL
        "timing_inst/vpos_cnt_0" BEL "dataproc/Cr_4_1" BEL "dataproc/Cr_6_2"
        BEL "sws_clk_sync_0_1" BEL "sws_clk_sync_2_1" BEL "sws_clk_sync_0_2"
        BEL "enc0/encb/Mshreg_c1_reg" BEL "enc0/encb/c1_reg" BEL
        "enc0/encb/Mshreg_c0_reg" BEL "enc0/encb/c0_reg" BEL "Mshreg_de_BRB1"
        BEL "de_BRB1" BEL "Mshreg_de_BRB3" BEL "de_BRB3" BEL
        "enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP";
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
TIMEGRP TNM_RXCLK = BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_13"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_12"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_14"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_13"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_14"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_13"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_12"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_14"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_13"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_12"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_14"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_13"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_14"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_13"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_12"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_14"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL "gmii2fifo24/rx_count_9" BEL "gmii2fifo24/rx_count_8" BEL
        "gmii2fifo24/rx_count_10" BEL "gmii2fifo24/rx_count_7" BEL
        "gmii2fifo24/rx_count_6" BEL "gmii2fifo24/rx_count_5" BEL
        "gmii2fifo24/rx_count_4" BEL "gmii2fifo24/rx_count_2" BEL
        "gmii2fifo24/rx_count_1" BEL "gmii2fifo24/rx_count_3" BEL
        "gmii2fifo24/rx_count_0" BEL "gmii2fifo24/state_data_FSM_FFd1" BEL
        "gmii2fifo24/datain_27" BEL "gmii2fifo24/datain_26" BEL
        "gmii2fifo24/datain_25" BEL "gmii2fifo24/datain_24" BEL
        "gmii2fifo24/datain_23" BEL "gmii2fifo24/datain_22" BEL
        "gmii2fifo24/datain_21" BEL "gmii2fifo24/datain_20" BEL
        "gmii2fifo24/datain_19" BEL "gmii2fifo24/datain_18" BEL
        "gmii2fifo24/datain_17" BEL "gmii2fifo24/datain_16" BEL
        "gmii2fifo24/datain_15" BEL "gmii2fifo24/datain_14" BEL
        "gmii2fifo24/datain_13" BEL "gmii2fifo24/datain_12" BEL
        "gmii2fifo24/datain_11" BEL "gmii2fifo24/datain_10" BEL
        "gmii2fifo24/datain_9" BEL "gmii2fifo24/datain_8" BEL
        "gmii2fifo24/datain_7" BEL "gmii2fifo24/datain_6" BEL
        "gmii2fifo24/datain_5" BEL "gmii2fifo24/datain_4" BEL
        "gmii2fifo24/datain_3" BEL "gmii2fifo24/datain_2" BEL
        "gmii2fifo24/datain_1" BEL "gmii2fifo24/datain_0" BEL
        "gmii2fifo24/dst_port_15" BEL "gmii2fifo24/dst_port_14" BEL
        "gmii2fifo24/dst_port_13" BEL "gmii2fifo24/dst_port_12" BEL
        "gmii2fifo24/dst_port_11" BEL "gmii2fifo24/dst_port_10" BEL
        "gmii2fifo24/dst_port_9" BEL "gmii2fifo24/dst_port_8" BEL
        "gmii2fifo24/dst_port_7" BEL "gmii2fifo24/dst_port_6" BEL
        "gmii2fifo24/dst_port_5" BEL "gmii2fifo24/dst_port_4" BEL
        "gmii2fifo24/dst_port_3" BEL "gmii2fifo24/dst_port_2" BEL
        "gmii2fifo24/dst_port_1" BEL "gmii2fifo24/dst_port_0" BEL
        "gmii2fifo24/ipv4_dst_7" BEL "gmii2fifo24/ipv4_dst_6" BEL
        "gmii2fifo24/ipv4_dst_5" BEL "gmii2fifo24/ipv4_dst_4" BEL
        "gmii2fifo24/ipv4_dst_3" BEL "gmii2fifo24/ipv4_dst_2" BEL
        "gmii2fifo24/ipv4_dst_1" BEL "gmii2fifo24/ipv4_dst_0" BEL
        "gmii2fifo24/eth_type_15" BEL "gmii2fifo24/eth_type_14" BEL
        "gmii2fifo24/eth_type_13" BEL "gmii2fifo24/eth_type_12" BEL
        "gmii2fifo24/eth_type_11" BEL "gmii2fifo24/eth_type_10" BEL
        "gmii2fifo24/eth_type_9" BEL "gmii2fifo24/eth_type_8" BEL
        "gmii2fifo24/eth_type_7" BEL "gmii2fifo24/eth_type_6" BEL
        "gmii2fifo24/eth_type_5" BEL "gmii2fifo24/eth_type_4" BEL
        "gmii2fifo24/eth_type_3" BEL "gmii2fifo24/eth_type_2" BEL
        "gmii2fifo24/eth_type_1" BEL "gmii2fifo24/eth_type_0" BEL
        "gmii2fifo24/y_info_10" BEL "gmii2fifo24/y_info_9" BEL
        "gmii2fifo24/y_info_8" BEL "gmii2fifo24/y_info_7" BEL
        "gmii2fifo24/y_info_6" BEL "gmii2fifo24/y_info_5" BEL
        "gmii2fifo24/y_info_4" BEL "gmii2fifo24/y_info_3" BEL
        "gmii2fifo24/y_info_2" BEL "gmii2fifo24/y_info_1" BEL
        "gmii2fifo24/y_info_0" BEL "gmii2fifo24/packet_dv" BEL
        "gmii2fifo24/ipv4_dst_8" BEL "gmii2fifo24/pre_en" BEL
        "gmii2fifo24/ipv4_dst_9" BEL "gmii2fifo24/ipv4_dst_10" BEL
        "gmii2fifo24/ipv4_dst_11" BEL "gmii2fifo24/ipv4_dst_12" BEL
        "gmii2fifo24/ipv4_dst_14" BEL "gmii2fifo24/ipv4_dst_15" BEL
        "gmii2fifo24/ipv4_dst_13" BEL "gmii2fifo24/ipv4_dst_16" BEL
        "gmii2fifo24/ipv4_dst_17" BEL "gmii2fifo24/ipv4_dst_18" BEL
        "gmii2fifo24/ipv4_dst_19" BEL "gmii2fifo24/ipv4_dst_21" BEL
        "gmii2fifo24/ipv4_dst_22" BEL "gmii2fifo24/ipv4_dst_20" BEL
        "gmii2fifo24/ipv4_dst_23" BEL "gmii2fifo24/ipv4_dst_24" BEL
        "gmii2fifo24/ipv4_dst_25" BEL "gmii2fifo24/ipv4_dst_26" BEL
        "gmii2fifo24/ipv4_dst_28" BEL "gmii2fifo24/ipv4_dst_29" BEL
        "gmii2fifo24/ipv4_dst_27" BEL "gmii2fifo24/ipv4_dst_30" BEL
        "gmii2fifo24/ipv4_dst_31" BEL "gmii2fifo24/ipv4_proto_7" BEL
        "gmii2fifo24/ipv4_proto_6" BEL "gmii2fifo24/ipv4_proto_5" BEL
        "gmii2fifo24/ipv4_proto_4" BEL "gmii2fifo24/ipv4_proto_3" BEL
        "gmii2fifo24/ipv4_proto_2" BEL "gmii2fifo24/ipv4_proto_1" BEL
        "gmii2fifo24/ipv4_proto_0" BEL "gmii2fifo24/ip_ver_7" BEL
        "gmii2fifo24/ip_ver_6" BEL "gmii2fifo24/ip_ver_5" BEL
        "gmii2fifo24/ip_ver_4" BEL "gmii2fifo24/ip_ver_3" BEL
        "gmii2fifo24/ip_ver_2" BEL "gmii2fifo24/ip_ver_1" BEL
        "gmii2fifo24/ip_ver_0" BEL "timing_inst/y_din_qq_10" BEL
        "timing_inst/y_din_qq_9" BEL "timing_inst/y_din_qq_8" BEL
        "timing_inst/y_din_qq_7" BEL "timing_inst/y_din_qq_6" BEL
        "timing_inst/y_din_qq_5" BEL "timing_inst/y_din_qq_4" BEL
        "timing_inst/y_din_qq_3" BEL "timing_inst/y_din_qq_2" BEL
        "timing_inst/y_din_qq_1" BEL "timing_inst/y_din_qq_0" BEL
        "timing_inst/y_din_q_10" BEL "timing_inst/y_din_q_9" BEL
        "timing_inst/y_din_q_8" BEL "timing_inst/y_din_q_7" BEL
        "timing_inst/y_din_q_6" BEL "timing_inst/y_din_q_5" BEL
        "timing_inst/y_din_q_4" BEL "timing_inst/y_din_q_3" BEL
        "timing_inst/y_din_q_2" BEL "timing_inst/y_din_q_1" BEL
        "timing_inst/y_din_q_0" BEL "gmii2fifo24/invalid" BEL
        "timing_inst/vsync_f_10" BEL "timing_inst/vsync_f_9" BEL
        "timing_inst/vsync_f_8" BEL "timing_inst/vsync_f_7" BEL
        "timing_inst/vsync_f_6" BEL "timing_inst/vsync_f_5" BEL
        "timing_inst/vsync_f_4" BEL "timing_inst/vsync_f_3" BEL
        "timing_inst/vsync_f_2" BEL "timing_inst/vsync_f_1" BEL
        "timing_inst/vsync_f_0" BEL "gmii2fifo24/x_info_0" BEL
        "gmii2fifo24/recv_en" BEL "gmii2fifo24/Result<0>_FRB" BEL
        "gmii2fifo24/Result<1>_FRB" BEL "gmii2fifo24/Result<2>_FRB" BEL
        "gmii2fifo24/Result<3>_FRB" BEL "gmii2fifo24/Result<4>_FRB" BEL
        "gmii2fifo24/Result<5>_FRB" BEL "gmii2fifo24/Result<6>_FRB" BEL
        "gmii2fifo24/Result<7>_FRB" BEL "gmii2fifo24/Result<8>_FRB" BEL
        "gmii2fifo24/Result<9>_FRB" BEL "gmii2fifo24/Result<10>_FRB";
PIN clkout/oserdes_s_pins<0> = BEL "clkout/oserdes_s" PINNAME CLK0;
PIN clkout/oserdes_m_pins<0> = BEL "clkout/oserdes_m" PINNAME CLK0;
PIN oserdes2/oserdes_s_pins<0> = BEL "oserdes2/oserdes_s" PINNAME CLK0;
PIN oserdes2/oserdes_m_pins<0> = BEL "oserdes2/oserdes_m" PINNAME CLK0;
PIN oserdes1/oserdes_s_pins<0> = BEL "oserdes1/oserdes_s" PINNAME CLK0;
PIN oserdes1/oserdes_m_pins<0> = BEL "oserdes1/oserdes_m" PINNAME CLK0;
PIN oserdes0/oserdes_s_pins<0> = BEL "oserdes0/oserdes_s" PINNAME CLK0;
PIN oserdes0/oserdes_m_pins<0> = BEL "oserdes0/oserdes_m" PINNAME CLK0;
TIMEGRP TNM_PCLKX10 = PIN "clkout/oserdes_s_pins<0>" PIN
        "clkout/oserdes_m_pins<0>" PIN "oserdes2/oserdes_s_pins<0>" PIN
        "oserdes2/oserdes_m_pins<0>" PIN "oserdes1/oserdes_s_pins<0>" PIN
        "oserdes1/oserdes_m_pins<0>" PIN "oserdes0/oserdes_s_pins<0>" PIN
        "oserdes0/oserdes_m_pins<0>";
PIN dvi_rx0/dec_b/des_0/iodelay_s_pins<3> = BEL
        "dvi_rx0/dec_b/des_0/iodelay_s" PINNAME CLK;
PIN dvi_rx0/dec_b/des_0/iodelay_m_pins<2> = BEL
        "dvi_rx0/dec_b/des_0/iodelay_m" PINNAME CLK;
PIN dvi_rx0/dec_g/des_0/iodelay_s_pins<3> = BEL
        "dvi_rx0/dec_g/des_0/iodelay_s" PINNAME CLK;
PIN dvi_rx0/dec_g/des_0/iodelay_m_pins<2> = BEL
        "dvi_rx0/dec_g/des_0/iodelay_m" PINNAME CLK;
PIN dvi_rx0/dec_r/des_0/iodelay_s_pins<3> = BEL
        "dvi_rx0/dec_r/des_0/iodelay_s" PINNAME CLK;
PIN dvi_rx0/dec_r/des_0/iodelay_m_pins<2> = BEL
        "dvi_rx0/dec_r/des_0/iodelay_m" PINNAME CLK;
PIN dvi_rx0/dec_b/des_0/iserdes_m_pins<3> = BEL
        "dvi_rx0/dec_b/des_0/iserdes_m" PINNAME CLKDIV;
PIN dvi_rx0/dec_b/des_0/iserdes_s_pins<3> = BEL
        "dvi_rx0/dec_b/des_0/iserdes_s" PINNAME CLKDIV;
PIN dvi_rx0/dec_g/des_0/iserdes_m_pins<3> = BEL
        "dvi_rx0/dec_g/des_0/iserdes_m" PINNAME CLKDIV;
PIN dvi_rx0/dec_g/des_0/iserdes_s_pins<3> = BEL
        "dvi_rx0/dec_g/des_0/iserdes_s" PINNAME CLKDIV;
PIN dvi_rx0/dec_r/des_0/iserdes_m_pins<3> = BEL
        "dvi_rx0/dec_r/des_0/iserdes_m" PINNAME CLKDIV;
PIN dvi_rx0/dec_r/des_0/iserdes_s_pins<3> = BEL
        "dvi_rx0/dec_r/des_0/iserdes_s" PINNAME CLKDIV;
TIMEGRP dvi_rx0_pllclk2 = BEL "dvi_rx0/pclkx2bufg" BEL
        "dvi_rx0/dec_r/bitslip_q" BEL "dvi_rx0/dec_r/rawword_9" BEL
        "dvi_rx0/dec_r/rawword_8" BEL "dvi_rx0/dec_r/rawword_7" BEL
        "dvi_rx0/dec_r/rawword_6" BEL "dvi_rx0/dec_r/rawword_5" BEL
        "dvi_rx0/dec_r/rawword_4" BEL "dvi_rx0/dec_r/rawword_3" BEL
        "dvi_rx0/dec_r/rawword_2" BEL "dvi_rx0/dec_r/rawword_1" BEL
        "dvi_rx0/dec_r/rawword_0" BEL "dvi_rx0/dec_r/raw5bit_q_4" BEL
        "dvi_rx0/dec_r/raw5bit_q_3" BEL "dvi_rx0/dec_r/raw5bit_q_2" BEL
        "dvi_rx0/dec_r/raw5bit_q_1" BEL "dvi_rx0/dec_r/raw5bit_q_0" BEL
        "dvi_rx0/dec_r/bitslipx2" BEL "dvi_rx0/dec_r/flipgearx2" BEL
        "dvi_rx0/dec_r/toggle" BEL "dvi_rx0/dec_g/bitslip_q" BEL
        "dvi_rx0/dec_g/rawword_9" BEL "dvi_rx0/dec_g/rawword_8" BEL
        "dvi_rx0/dec_g/rawword_7" BEL "dvi_rx0/dec_g/rawword_6" BEL
        "dvi_rx0/dec_g/rawword_5" BEL "dvi_rx0/dec_g/rawword_4" BEL
        "dvi_rx0/dec_g/rawword_3" BEL "dvi_rx0/dec_g/rawword_2" BEL
        "dvi_rx0/dec_g/rawword_1" BEL "dvi_rx0/dec_g/rawword_0" BEL
        "dvi_rx0/dec_g/raw5bit_q_4" BEL "dvi_rx0/dec_g/raw5bit_q_3" BEL
        "dvi_rx0/dec_g/raw5bit_q_2" BEL "dvi_rx0/dec_g/raw5bit_q_1" BEL
        "dvi_rx0/dec_g/raw5bit_q_0" BEL "dvi_rx0/dec_g/bitslipx2" BEL
        "dvi_rx0/dec_g/flipgearx2" BEL "dvi_rx0/dec_b/bitslip_q" BEL
        "dvi_rx0/dec_b/rawword_9" BEL "dvi_rx0/dec_b/rawword_8" BEL
        "dvi_rx0/dec_b/rawword_7" BEL "dvi_rx0/dec_b/rawword_6" BEL
        "dvi_rx0/dec_b/rawword_5" BEL "dvi_rx0/dec_b/rawword_4" BEL
        "dvi_rx0/dec_b/rawword_3" BEL "dvi_rx0/dec_b/rawword_2" BEL
        "dvi_rx0/dec_b/rawword_1" BEL "dvi_rx0/dec_b/rawword_0" BEL
        "dvi_rx0/dec_b/raw5bit_q_4" BEL "dvi_rx0/dec_b/raw5bit_q_3" BEL
        "dvi_rx0/dec_b/raw5bit_q_2" BEL "dvi_rx0/dec_b/raw5bit_q_1" BEL
        "dvi_rx0/dec_b/raw5bit_q_0" BEL "dvi_rx0/dec_b/bitslipx2" BEL
        "dvi_rx0/dec_b/flipgearx2" PIN "dvi_rx0/dec_b/des_0/iodelay_s_pins<3>"
        PIN "dvi_rx0/dec_b/des_0/iodelay_m_pins<2>" BEL
        "dvi_rx0/dec_b/des_0/state_FSM_FFd2" BEL
        "dvi_rx0/dec_b/des_0/state_FSM_FFd3" BEL
        "dvi_rx0/dec_b/des_0/state_FSM_FFd4" BEL
        "dvi_rx0/dec_b/des_0/counter_8" BEL "dvi_rx0/dec_b/des_0/counter_7"
        BEL "dvi_rx0/dec_b/des_0/counter_6" BEL
        "dvi_rx0/dec_b/des_0/counter_5" BEL "dvi_rx0/dec_b/des_0/counter_4"
        BEL "dvi_rx0/dec_b/des_0/counter_3" BEL
        "dvi_rx0/dec_b/des_0/counter_2" BEL "dvi_rx0/dec_b/des_0/counter_1"
        BEL "dvi_rx0/dec_b/des_0/counter_0" BEL
        "dvi_rx0/dec_b/des_0/valid_data_d" BEL
        "dvi_rx0/dec_b/des_0/incdec_data_d" BEL
        "dvi_rx0/dec_b/des_0/pdcounter_4" BEL
        "dvi_rx0/dec_b/des_0/pdcounter_3" BEL
        "dvi_rx0/dec_b/des_0/pdcounter_2" BEL
        "dvi_rx0/dec_b/des_0/pdcounter_1" BEL
        "dvi_rx0/dec_b/des_0/pdcounter_0" BEL
        "dvi_rx0/dec_b/des_0/busy_data_d" PIN
        "dvi_rx0/dec_g/des_0/iodelay_s_pins<3>" PIN
        "dvi_rx0/dec_g/des_0/iodelay_m_pins<2>" BEL
        "dvi_rx0/dec_g/des_0/state_FSM_FFd2" BEL
        "dvi_rx0/dec_g/des_0/state_FSM_FFd3" BEL
        "dvi_rx0/dec_g/des_0/state_FSM_FFd4" BEL
        "dvi_rx0/dec_g/des_0/valid_data_d" BEL
        "dvi_rx0/dec_g/des_0/incdec_data_d" BEL
        "dvi_rx0/dec_g/des_0/pdcounter_4" BEL
        "dvi_rx0/dec_g/des_0/pdcounter_3" BEL
        "dvi_rx0/dec_g/des_0/pdcounter_2" BEL
        "dvi_rx0/dec_g/des_0/pdcounter_1" BEL
        "dvi_rx0/dec_g/des_0/pdcounter_0" BEL
        "dvi_rx0/dec_g/des_0/busy_data_d" PIN
        "dvi_rx0/dec_r/des_0/iodelay_s_pins<3>" PIN
        "dvi_rx0/dec_r/des_0/iodelay_m_pins<2>" BEL
        "dvi_rx0/dec_r/des_0/state_FSM_FFd2" BEL
        "dvi_rx0/dec_r/des_0/state_FSM_FFd3" BEL
        "dvi_rx0/dec_r/des_0/state_FSM_FFd4" BEL
        "dvi_rx0/dec_r/des_0/valid_data_d" BEL
        "dvi_rx0/dec_r/des_0/incdec_data_d" BEL
        "dvi_rx0/dec_r/des_0/pdcounter_4" BEL
        "dvi_rx0/dec_r/des_0/pdcounter_3" BEL
        "dvi_rx0/dec_r/des_0/pdcounter_2" BEL
        "dvi_rx0/dec_r/des_0/pdcounter_1" BEL
        "dvi_rx0/dec_r/des_0/pdcounter_0" BEL
        "dvi_rx0/dec_r/des_0/busy_data_d" BEL
        "dvi_rx0/dec_b/des_0/cal_data_master" BEL
        "dvi_rx0/dec_b/des_0/ce_data_inta" BEL "dvi_rx0/dec_b/des_0/enable"
        BEL "dvi_rx0/dec_b/des_0/cal_data_sint" BEL "dvi_rx0/dec_b/des_0/flag"
        BEL "dvi_rx0/dec_g/des_0/cal_data_master" BEL
        "dvi_rx0/dec_g/des_0/ce_data_inta" BEL
        "dvi_rx0/dec_g/des_0/cal_data_sint" BEL "dvi_rx0/dec_g/des_0/flag" BEL
        "dvi_rx0/dec_r/des_0/cal_data_master" BEL
        "dvi_rx0/dec_r/des_0/ce_data_inta" BEL
        "dvi_rx0/dec_r/des_0/cal_data_sint" BEL "dvi_rx0/dec_r/des_0/flag" BEL
        "dvi_rx0/dec_b/des_0/inc_data_int" BEL "dvi_rx0/dec_b/des_0/ce_data"
        BEL "dvi_rx0/dec_g/des_0/inc_data_int" BEL
        "dvi_rx0/dec_g/des_0/ce_data" BEL "dvi_rx0/dec_r/des_0/inc_data_int"
        BEL "dvi_rx0/dec_r/des_0/ce_data" BEL "dvi_rx0/dec_b/des_0/rst_data"
        BEL "dvi_rx0/dec_g/des_0/rst_data" BEL "dvi_rx0/dec_r/des_0/rst_data"
        PIN "dvi_rx0/dec_b/des_0/iserdes_m_pins<3>" PIN
        "dvi_rx0/dec_b/des_0/iserdes_s_pins<3>" PIN
        "dvi_rx0/dec_g/des_0/iserdes_m_pins<3>" PIN
        "dvi_rx0/dec_g/des_0/iserdes_s_pins<3>" PIN
        "dvi_rx0/dec_r/des_0/iserdes_m_pins<3>" PIN
        "dvi_rx0/dec_r/des_0/iserdes_s_pins<3>";
PIN dvi_rx0/dec_b/des_0/iodelay_s_pins<7> = BEL
        "dvi_rx0/dec_b/des_0/iodelay_s" PINNAME IOCLK0;
PIN dvi_rx0/dec_b/des_0/iodelay_m_pins<6> = BEL
        "dvi_rx0/dec_b/des_0/iodelay_m" PINNAME IOCLK0;
PIN dvi_rx0/dec_g/des_0/iodelay_s_pins<7> = BEL
        "dvi_rx0/dec_g/des_0/iodelay_s" PINNAME IOCLK0;
PIN dvi_rx0/dec_g/des_0/iodelay_m_pins<6> = BEL
        "dvi_rx0/dec_g/des_0/iodelay_m" PINNAME IOCLK0;
PIN dvi_rx0/dec_r/des_0/iodelay_s_pins<7> = BEL
        "dvi_rx0/dec_r/des_0/iodelay_s" PINNAME IOCLK0;
PIN dvi_rx0/dec_r/des_0/iodelay_m_pins<6> = BEL
        "dvi_rx0/dec_r/des_0/iodelay_m" PINNAME IOCLK0;
PIN dvi_rx0/dec_b/des_0/iserdes_m_pins<2> = BEL
        "dvi_rx0/dec_b/des_0/iserdes_m" PINNAME CLK0;
PIN dvi_rx0/dec_b/des_0/iserdes_s_pins<2> = BEL
        "dvi_rx0/dec_b/des_0/iserdes_s" PINNAME CLK0;
PIN dvi_rx0/dec_g/des_0/iserdes_m_pins<2> = BEL
        "dvi_rx0/dec_g/des_0/iserdes_m" PINNAME CLK0;
PIN dvi_rx0/dec_g/des_0/iserdes_s_pins<2> = BEL
        "dvi_rx0/dec_g/des_0/iserdes_s" PINNAME CLK0;
PIN dvi_rx0/dec_r/des_0/iserdes_m_pins<2> = BEL
        "dvi_rx0/dec_r/des_0/iserdes_m" PINNAME CLK0;
PIN dvi_rx0/dec_r/des_0/iserdes_s_pins<2> = BEL
        "dvi_rx0/dec_r/des_0/iserdes_s" PINNAME CLK0;
TIMEGRP dvi_rx0_pllclk0 = PIN "dvi_rx0/dec_b/des_0/iodelay_s_pins<7>" PIN
        "dvi_rx0/dec_b/des_0/iodelay_m_pins<6>" PIN
        "dvi_rx0/dec_g/des_0/iodelay_s_pins<7>" PIN
        "dvi_rx0/dec_g/des_0/iodelay_m_pins<6>" PIN
        "dvi_rx0/dec_r/des_0/iodelay_s_pins<7>" PIN
        "dvi_rx0/dec_r/des_0/iodelay_m_pins<6>" PIN
        "dvi_rx0/dec_b/des_0/iserdes_m_pins<2>" PIN
        "dvi_rx0/dec_b/des_0/iserdes_s_pins<2>" PIN
        "dvi_rx0/dec_g/des_0/iserdes_m_pins<2>" PIN
        "dvi_rx0/dec_g/des_0/iserdes_s_pins<2>" PIN
        "dvi_rx0/dec_r/des_0/iserdes_m_pins<2>" PIN
        "dvi_rx0/dec_r/des_0/iserdes_s_pins<2>";
PIN dvi_rx0/PLL_ISERDES/PLL_ADV_pins<2> = BEL "dvi_rx0/PLL_ISERDES/PLL_ADV"
        PINNAME CLKIN1;
TIMEGRP DVI_CLOCK0 = PIN "dvi_rx0/PLL_ISERDES/PLL_ADV_pins<2>";
TIMEGRP bramgrp = BEL "enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP" BEL
        "enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/SP" BEL
        "enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP";
TIMEGRP fddbgrp = BEL "enc0/pixel2x/fd_db29" BEL "enc0/pixel2x/fd_db28" BEL
        "enc0/pixel2x/fd_db27" BEL "enc0/pixel2x/fd_db26" BEL
        "enc0/pixel2x/fd_db25" BEL "enc0/pixel2x/fd_db24" BEL
        "enc0/pixel2x/fd_db23" BEL "enc0/pixel2x/fd_db22" BEL
        "enc0/pixel2x/fd_db21" BEL "enc0/pixel2x/fd_db20" BEL
        "enc0/pixel2x/fd_db19" BEL "enc0/pixel2x/fd_db18" BEL
        "enc0/pixel2x/fd_db17" BEL "enc0/pixel2x/fd_db16" BEL
        "enc0/pixel2x/fd_db15" BEL "enc0/pixel2x/fd_db14" BEL
        "enc0/pixel2x/fd_db13" BEL "enc0/pixel2x/fd_db12" BEL
        "enc0/pixel2x/fd_db11" BEL "enc0/pixel2x/fd_db10" BEL
        "enc0/pixel2x/fd_db9" BEL "enc0/pixel2x/fd_db8" BEL
        "enc0/pixel2x/fd_db7" BEL "enc0/pixel2x/fd_db6" BEL
        "enc0/pixel2x/fd_db5" BEL "enc0/pixel2x/fd_db4" BEL
        "enc0/pixel2x/fd_db3" BEL "enc0/pixel2x/fd_db2" BEL
        "enc0/pixel2x/fd_db1" BEL "enc0/pixel2x/fd_db0";
TIMEGRP bramra = BEL "enc0/pixel2x/fdc_ra3" BEL "enc0/pixel2x/fdc_ra2" BEL
        "enc0/pixel2x/fdc_ra1" BEL "enc0/pixel2x/fdc_ra0";
NET "sysclk" PERIOD = 10 ns HIGH 50%;
TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 100 MHz HIGH 50%;
TS_CLK50M = PERIOD TIMEGRP "TNM_CLK50M" 50 MHz HIGH 50% PRIORITY 0;
TS_PCLK = PERIOD TIMEGRP "TNM_PCLK" 75 MHz HIGH 50% PRIORITY 0;
TS_PCLKX2 = PERIOD TIMEGRP "TNM_PCLKX2" TS_PCLK * 2 HIGH 50%;
TS_PCLKX10 = PERIOD TIMEGRP "TNM_PCLKX10" TS_PCLK * 10 HIGH 50%;
TS_RXCLK = PERIOD TIMEGRP "TNM_RXCLK" 125 MHz HIGH 50% PRIORITY 0;
TS_ramdo = MAXDELAY FROM TIMEGRP "bramgrp" TO TIMEGRP "fddbgrp" TS_PCLK;
TS_ramra = MAXDELAY FROM TIMEGRP "bramra" TO TIMEGRP "fddbgrp" TS_PCLK;
TS_dvi_rx0_pllclk1 = PERIOD TIMEGRP "dvi_rx0_pllclk1" TS_DVI_CLOCK0 HIGH 50%;
TS_dvi_rx0_pllclk0 = PERIOD TIMEGRP "dvi_rx0_pllclk0" TS_DVI_CLOCK0 * 10 HIGH
        50%;
TS_dvi_rx0_pllclk2 = PERIOD TIMEGRP "dvi_rx0_pllclk2" TS_DVI_CLOCK0 * 2 HIGH
        50%;
SCHEMATIC END;

