#ifndef AXI_SLAVE_INTERFACE
#define AXI_SLAVE_INTERFACE

#include "sysc/communication/sc_interface.h"
#include <cstdint>
#include <systemc.h>
#define PRINT_AXI_SLAVE_DEBUG 0

struct AXI_S_Interface {

  // Clock
  sc_in<bool> clk{"Clock"};

  // Read address channel
  sc_in<int> AR_address{"AR_Address"};
  sc_in<uint8_t> AR_length{"AR_length"};
  sc_in<bool> AR_valid{"AR_valid"};
  sc_out<bool> AR_ready{"AR_ready"};

  // Read data channel
  sc_in<bool> R_ready{"R_Ready"};
  sc_out<bool> R_last{"R_Last"};
  sc_out<bool> R_valid{"R_Valid"};
  sc_out<sc_uint<2>> R_resp{"R_resp"};
  sc_out<uint8_t> R_data{"R_Data"};

  // Write address channel
  sc_in<int> AW_address{"AW_Address"};
  sc_in<bool> AW_valid{"AW_valid"};
  sc_out<bool> AW_ready{"AW_ready"};

  // Write data channel
  sc_in<uint8_t> W_data{"W_Data"};
  sc_in<bool> W_last{"W_Last"};
  sc_in<bool> W_valid{"W_Valid"};
  sc_out<bool> W_ready{"W_Ready"};

  // Write response channel
  sc_in<bool> B_ready{"B_ready"};
  sc_out<bool> B_valid{"B_valid"};
  sc_out<sc_uint<2>> B_resp{"B_resp"};
};

struct Read_Response {
  bool r_err;
  uint8_t data;
};

class AXI_2_Slave_Port : virtual public sc_interface {
public:
  virtual bool is_ready() = 0;
  virtual void start_transaction() = 0;
  virtual void close_transaction() = 0;

  virtual Read_Response read(int addr) = 0;
  virtual int write(int addr, uint8_t data) = 0;
};

#endif