// Seed: 1472463582
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wire id_2,
    output wor id_3
);
  wire id_5, id_6;
  assign module_2.type_1  = 0;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output supply0 id_2,
    output tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    input wor id_7,
    input wand id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_2
  );
  wire id_11;
endmodule
module module_2 (
    output uwire id_0,
    input wor id_1,
    input tri0 id_2,
    input tri1 id_3,
    output wor id_4,
    output supply0 id_5
);
  assign id_4 = -1;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_0
  );
endmodule
