#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 11 21:09:59 2019
# Process ID: 17808
# Current directory: C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Tcl
# Command line: vivado.exe -mode tcl -source synth.tcl
# Log file: C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Tcl/vivado.log
# Journal file: C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Tcl\vivado.jou
#-----------------------------------------------------------
source synth.tcl
# set sourceInputDir "../Sources"
# set constraintsInputDir "../Constraints"
# set outputDir "./Reports"
# file mkdir $outputDir
# read_verilog {
# 	../Sources/divider.v
# 	../Sources/control.v
# 	../Sources/datapath.v
# 	../Sources/lrShiftSFR.v
# 	../Sources/lShiftSFR.v
# 	../Sources/subSFR.v
# 	../Sources/udCounterSFR.v}
# read_xdc $constraintsInputDir/constraints.xdc
# set_property part xc7a35tcpg236-2L [current_project]
# synth_design -fsm_extraction gray -directive AreaOptimized_high -resource_sharing on -retiming -top divider > $outputDir/synth_out_gray.rpt
Command: synth_design -fsm_extraction gray -directive AreaOptimized_high -resource_sharing on -retiming -top divider
Starting synth_design
Using part: xc7a35tcpg236-2L
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 675.801 ; gain = 178.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:13]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/control.v:16]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter WAIT_FOR_START bound to: 3'b000 
	Parameter CHECK_DIVIDE_BY_ZERO bound to: 3'b001 
	Parameter ERROR bound to: 3'b010 
	Parameter SHIFT_LEFT bound to: 3'b011 
	Parameter SHIFT_RIGHT bound to: 3'b100 
	Parameter NO_ERROR bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'control' (1#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/control.v:16]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/datapath.v:13]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lrShiftSFR' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lrShiftSFR.v:14]
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-153] case item 3'bxx1 will never be executed [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lrShiftSFR.v:26]
WARNING: [Synth 8-153] case item 3'bx1x will never be executed [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lrShiftSFR.v:26]
WARNING: [Synth 8-153] case item 3'b1xx will never be executed [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lrShiftSFR.v:26]
INFO: [Synth 8-6155] done synthesizing module 'lrShiftSFR' (2#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lrShiftSFR.v:14]
INFO: [Synth 8-6157] synthesizing module 'subSFR' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/subSFR.v:14]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'subSFR' (3#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/subSFR.v:14]
INFO: [Synth 8-6157] synthesizing module 'lShiftSFR' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lShiftSFR.v:14]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lShiftSFR' (4#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/lShiftSFR.v:14]
INFO: [Synth 8-6157] synthesizing module 'udCounterSFR' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/udCounterSFR.v:13]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'udCounterSFR' (5#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/udCounterSFR.v:13]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (6#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/datapath.v:13]
INFO: [Synth 8-6155] done synthesizing module 'divider' (7#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:13]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port ld
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port left
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port right
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[31]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[30]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[29]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[28]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[27]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[26]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[25]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[24]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[23]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[22]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[21]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[20]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[19]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[18]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[17]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[16]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[15]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[14]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[13]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[12]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[11]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[10]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[9]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[8]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[7]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[6]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[5]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[4]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[3]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[2]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[1]
WARNING: [Synth 8-3331] design lrShiftSFR has unconnected port D[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 739.852 ; gain = 242.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 739.852 ; gain = 242.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 739.852 ; gain = 242.227
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
Finished Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 849.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 849.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 849.145 ; gain = 351.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 849.145 ; gain = 351.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 849.145 ; gain = 351.520
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/udCounterSFR.v:27]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          WAIT_FOR_START |                              000 |                              000
    CHECK_DIVIDE_BY_ZERO |                              001 |                              001
              SHIFT_LEFT |                              011 |                              011
             SHIFT_RIGHT |                              010 |                              100
                NO_ERROR |                              111 |                              101
                   ERROR |                              110 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 849.145 ; gain = 351.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 4     
Module lrShiftSFR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module subSFR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lShiftSFR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module udCounterSFR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module datapath 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design divider has unconnected port divisor[31]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[30]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[29]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[28]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[27]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[26]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[25]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[24]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[23]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[22]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[21]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[20]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[19]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[18]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[17]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[16]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[15]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[14]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[13]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[12]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[11]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[10]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[9]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[8]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[7]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[6]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[5]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[4]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[3]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[2]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[1]
WARNING: [Synth 8-3331] design divider has unconnected port divisor[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 849.145 ; gain = 351.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 849.145 ; gain = 351.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 861.621 ; gain = 363.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `divider`
	Effective logic levels on critical path before retiming is: 5
	Total number of crtical paths = 1615

	Optimizing at the module level
	Cannot find a feasible solution:
		Worst path is a self-loop from D/subtract/Q_reg[25] to D/subtract/Q_reg[25]
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 5
	Total number of crtical paths = 1615
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `divider' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 864.508 ; gain = 366.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 870.293 ; gain = 372.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 870.293 ; gain = 372.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 870.293 ; gain = 372.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 870.293 ; gain = 372.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 870.293 ; gain = 372.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 870.293 ; gain = 372.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     1|
|4     |LUT2   |    34|
|5     |LUT3   |    36|
|6     |LUT4   |     6|
|7     |LUT5   |    35|
|8     |LUT6   |     2|
|9     |FDRE   |    72|
|10    |IBUF   |    35|
|11    |OBUF   |    66|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |   300|
|2     |  C            |control      |    49|
|3     |  D            |datapath     |   149|
|4     |    count      |udCounterSFR |    11|
|5     |    left_shift |lShiftSFR    |    70|
|6     |    subtract   |subSFR       |    64|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 870.293 ; gain = 372.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 870.293 ; gain = 263.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 870.293 ; gain = 372.668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
Finished Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 895.102 ; gain = 601.398
# write_checkpoint -force $outputDir/synth_checkpoint_gray.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 895.102 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Tcl/Reports/synth_checkpoint_gray.dcp' has been generated.
# opt_design -sweep -resynth_area -aggressive_remap -merge_equivalent_drivers -debug_log > $outputDir/opt_out_gray.rpt
Command: opt_design -sweep -resynth_area -aggressive_remap -merge_equivalent_drivers -debug_log
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 895.102 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Sweep
Phase 1 Sweep | Checksum: 167676468

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.523 ; gain = 450.902
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 2 Merging equivalent drivers
INFO: [Opt 31-405] Cells C/FSM_gray_state[1]_i_1, C/Q[4]_i_3 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__0_i_1, D/subtract/dvsr_less_than_dvnd0_carry__0_i_5 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__0_i_2, D/subtract/dvsr_less_than_dvnd0_carry__0_i_6 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__0_i_3, D/subtract/dvsr_less_than_dvnd0_carry__0_i_7 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__0_i_4, D/subtract/dvsr_less_than_dvnd0_carry__0_i_8 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__1_i_1, D/subtract/dvsr_less_than_dvnd0_carry__1_i_5 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__1_i_2, D/subtract/dvsr_less_than_dvnd0_carry__1_i_6 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__1_i_3, D/subtract/dvsr_less_than_dvnd0_carry__1_i_7 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__1_i_4, D/subtract/dvsr_less_than_dvnd0_carry__1_i_8 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__2_i_1, D/subtract/dvsr_less_than_dvnd0_carry__2_i_5 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__2_i_2, D/subtract/dvsr_less_than_dvnd0_carry__2_i_6 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__2_i_3, D/subtract/dvsr_less_than_dvnd0_carry__2_i_7 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry__2_i_4, D/subtract/dvsr_less_than_dvnd0_carry__2_i_8 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry_i_1, D/subtract/dvsr_less_than_dvnd0_carry_i_5 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry_i_2, D/subtract/dvsr_less_than_dvnd0_carry_i_6 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry_i_3, D/subtract/dvsr_less_than_dvnd0_carry_i_7 cannot be merged because the instance's INIT string mismatch
INFO: [Opt 31-405] Cells D/subtract/dvsr_less_than_dvnd0_carry_i_4, D/subtract/dvsr_less_than_dvnd0_carry_i_8 cannot be merged because the instance's INIT string mismatch
Phase 2 Merging equivalent drivers | Checksum: 167676468

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.523 ; gain = 450.902
INFO: [Opt 31-389] Phase Merging equivalent drivers created 0 cells and removed 0 cells

Phase 3 Remap
INFO: [Opt 31-528] Cannot remap pin: D/count/Q[3]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: D/count/Q[2]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[31]_i_4/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[9]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[8]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[7]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[6]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[5]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[4]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[3]_i_1__1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[31]_i_2/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[30]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[2]_i_1__1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[29]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[28]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[27]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[26]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[25]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[24]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[23]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[22]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[21]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[20]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[1]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[19]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[18]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[17]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[16]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[15]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[14]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[13]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[12]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[11]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[10]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[0]_i_1__1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[31]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[31]_i_2__0/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/FSM_gray_state[2]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[1]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/Q[0]_i_1__0/O, Reason: Prevented by SOFT_HLUTNM constraint
Phase 3 Remap | Checksum: 167676468

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1355.523 ; gain = 450.902
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-431] constant propagation found 0 starting points
INFO: [Opt 31-677] Could not push inverter D/count/Q[0]_i_1 to load D/count/Q_reg[0] because inversion is not supported on the pin D
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Resynthesis | Checksum: 1a7a8ce62

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1395.883 ; gain = 491.262
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
INFO: [Opt 31-677] Could not push inverter D/count/Q[0]_i_1 to load D/count/Q_reg[0] because inversion is not supported on the pin D
Phase 5 Post Processing Netlist | Checksum: 1a7a8ce62

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1395.883 ; gain = 491.262
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


------------------------------------------------------------------------------------------------------------------------
|  Phase                       |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
------------------------------------------------------------------------------------------------------------------------
|  Sweep                       |               0  |               0  |                                              0  |
|  Merging equivalent drivers  |               0  |               0  |                                              0  |
|  Remap                       |               0  |               0  |                                              0  |
|  Resynthesis                 |               0  |               0  |                                              0  |
|  Post Processing Netlist     |               0  |               0  |                                              0  |
------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a7a8ce62

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1395.883 ; gain = 491.262

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1395.883 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a7a8ce62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1395.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1395.883 ; gain = 500.781
# report_utilization -file $outputDir/synth_utilization_gray.rpt
# report_timing -file $outputDir/synth_timing_gray.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Vivado% report_timing_summary
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 11 21:12:46 2019
| Host         : Walter_2in1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary
| Design       : divider
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.408        0.000                      0                  176        0.141        0.000                      0                  176        1.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
system_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_clk          0.408        0.000                      0                  176        0.141        0.000                      0                  176        1.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_clk
  To Clock:  system_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 D/subtract/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            D/left_shift/Q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by system_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             system_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (system_clk rise@4.000ns - system_clk rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 1.596ns (46.382%)  route 1.845ns (53.618%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 5.853 - 4.000 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.500    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     1.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, unplaced)        0.584     2.165    D/subtract/clk_IBUF_BUFG
                         FDRE                                         r  D/subtract/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.544 r  D/subtract/Q_reg[0]/Q
                         net (fo=4, unplaced)         0.386     2.930    D/subtract/Q[0]
                         LUT2 (Prop_lut2_I0_O)        0.253     3.183 r  D/subtract/dvsr_less_than_dvnd0_carry_i_4/O
                         net (fo=1, unplaced)         0.000     3.183    D/subtract_n_3
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.640 r  D/dvsr_less_than_dvnd0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     3.648    D/dvsr_less_than_dvnd0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.746 r  D/dvsr_less_than_dvnd0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.746    D/dvsr_less_than_dvnd0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.844 r  D/dvsr_less_than_dvnd0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.844    D/dvsr_less_than_dvnd0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.942 r  D/dvsr_less_than_dvnd0_carry__2/CO[3]
                         net (fo=5, unplaced)         0.798     4.740    C/CO[0]
                         LUT4 (Prop_lut4_I0_O)        0.108     4.848 r  C/Q[31]_i_6/O
                         net (fo=32, unplaced)        0.653     5.501    D/left_shift/sub
                         LUT5 (Prop_lut5_I1_O)        0.105     5.606 r  D/left_shift/Q[26]_i_1/O
                         net (fo=1, unplaced)         0.000     5.606    D/left_shift/p_2_in[26]
                         FDRE                                         r  D/left_shift/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                         IBUF (Prop_ibuf_I_O)         0.724     4.724 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.337    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.077     5.414 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, unplaced)        0.439     5.853    D/left_shift/clk_IBUF_BUFG
                         FDRE                                         r  D/left_shift/Q_reg[26]/C
                         clock pessimism              0.167     6.020    
                         clock uncertainty           -0.035     5.985    
                         FDRE (Setup_fdre_C_D)        0.029     6.014    D/left_shift/Q_reg[26]
  -------------------------------------------------------------------
                         required time                          6.014    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                  0.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 D/count/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            D/count/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by system_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             system_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk rise@0.000ns - system_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.242ns (64.210%)  route 0.135ns (35.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.472    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, unplaced)        0.114     0.612    D/count/clk_IBUF_BUFG
                         FDRE                                         r  D/count/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.753 f  D/count/Q_reg[0]/Q
                         net (fo=6, unplaced)         0.135     0.888    D/count/cnt[0]
                         LUT1 (Prop_lut1_I0_O)        0.101     0.989 r  D/count/Q[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.989    D/count/Q[0]_i_1_n_0
                         FDRE                                         r  D/count/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.677    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.706 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, unplaced)        0.259     0.965    D/count/clk_IBUF_BUFG
                         FDRE                                         r  D/count/Q_reg[0]/C
                         clock pessimism             -0.208     0.757    
                         FDRE (Hold_fdre_C_D)         0.091     0.848    D/count/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.592         4.000       2.408                clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                C/FSM_gray_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                C/FSM_gray_state_reg[0]/C



Vivado% report_timing -maxPaths 2 -corner Slow -delay_type min -nworst 1
ERROR: [Common 17-170] Unknown option '-maxPaths', please type 'report_timing -help' for usage info.

Vivado% report_timing -max_paths 2 -corner Slow -delay_type min -nworst 1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 2 -nworst 1 -delay_type min -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 11 21:15:32 2019
| Host         : Walter_2in1 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 2 -corner Slow -delay_type min -nworst 1
| Design       : divider
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 D/count/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            D/count/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by system_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             system_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (system_clk rise@0.000ns - system_clk rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.493ns (65.611%)  route 0.258ns (34.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.724     0.724 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.337    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.077     1.414 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, unplaced)        0.439     1.853    D/count/clk_IBUF_BUFG
                         FDRE                                         r  D/count/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.304     2.157 f  D/count/Q_reg[0]/Q
                         net (fo=6, unplaced)         0.258     2.416    D/count/cnt[0]
                         LUT1 (Prop_lut1_I0_O)        0.189     2.605 r  D/count/Q[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.605    D/count/Q[0]_i_1_n_0
                         FDRE                                         r  D/count/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.500    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     1.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, unplaced)        0.584     2.165    D/count/clk_IBUF_BUFG
                         FDRE                                         r  D/count/Q_reg[0]/C
                         clock pessimism             -0.167     1.998    
                         FDRE (Hold_fdre_C_D)         0.219     2.217    D/count/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 C/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            C/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             system_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (system_clk rise@0.000ns - system_clk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.490ns (64.330%)  route 0.272ns (35.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.724     0.724 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.337    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.077     1.414 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, unplaced)        0.439     1.853    C/clk_IBUF_BUFG
                         FDRE                                         r  C/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.304     2.157 f  C/FSM_gray_state_reg[2]/Q
                         net (fo=11, unplaced)        0.272     2.429    C/state[2]
                         LUT3 (Prop_lut3_I2_O)        0.186     2.615 r  C/FSM_gray_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     2.615    C/FSM_gray_state[1]_i_1_n_0
                         FDRE                                         r  C/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.500    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     1.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, unplaced)        0.584     2.165    C/clk_IBUF_BUFG
                         FDRE                                         r  C/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.167     1.998    
                         FDRE (Hold_fdre_C_D)         0.219     2.217    C/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.398    




Vivado% exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 21:16:28 2019...
