Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 24 03:43:53 2020
| Host         : DESKTOP-9OGL4CH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file undertale_timing_summary_routed.rpt -pb undertale_timing_summary_routed.pb -rpx undertale_timing_summary_routed.rpx -warn_on_violation
| Design       : undertale
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: controller/page_num_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/line_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga/pix_stb_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.654        0.000                      0                  103        0.206        0.000                      0                  103        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.654        0.000                      0                  103        0.206        0.000                      0                  103        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 4.582ns (49.027%)  route 4.764ns (50.973%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.561     5.082    game_page/CLK
    SLICE_X11Y16         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  game_page/pos_x_reg[0]/Q
                         net (fo=5, routed)           0.610     6.149    game_page/pos_x_reg[9]_0[0]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.786 r  game_page/pos_x3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.786    game_page/pos_x3_carry_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.101 f  game_page/pos_x3_carry__0/O[3]
                         net (fo=1, routed)           0.924     8.024    game_page/pos_x3_carry__0_n_4
    SLICE_X8Y15          LUT5 (Prop_lut5_I0_O)        0.307     8.331 r  game_page/pos_x1__0_carry_i_7/O
                         net (fo=4, routed)           0.614     8.946    game_page/pos_x_reg[7]_0
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.124     9.070 r  game_page/pos_x1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.070    game_page/pos_x1__0_carry_i_5_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.322 f  game_page/pos_x1__0_carry/O[0]
                         net (fo=5, routed)           0.637     9.959    game_page/pos_x[1]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.295    10.254 r  game_page/pos_x[11]_i_15/O
                         net (fo=1, routed)           0.000    10.254    game_page/pos_x[11]_i_15_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.897 r  game_page/pos_x_reg[11]_i_13/O[3]
                         net (fo=1, routed)           0.809    11.706    game_page/pos_x3[3]
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.307    12.013 r  game_page/pos_x[11]_i_11/O
                         net (fo=1, routed)           0.670    12.683    game_page/pos_x[11]_i_11_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.807 r  game_page/pos_x[11]_i_8/O
                         net (fo=11, routed)          0.499    13.306    game_page/pos_x[11]_i_8_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.430 r  game_page/pos_x[3]_i_4/O
                         net (fo=1, routed)           0.000    13.430    game_page/pos_x[3]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.980 r  game_page/pos_x_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.980    game_page/pos_x_reg[3]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.094 r  game_page/pos_x_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.094    game_page/pos_x_reg[7]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.428 r  game_page/pos_x_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.428    game_page/pos_x_reg[11]_i_1_n_6
    SLICE_X11Y18         FDRE                                         r  game_page/pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.441    14.782    game_page/CLK
    SLICE_X11Y18         FDRE                                         r  game_page/pos_x_reg[9]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)        0.062    15.082    game_page/pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -14.428    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 4.561ns (48.912%)  route 4.764ns (51.088%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.561     5.082    game_page/CLK
    SLICE_X11Y16         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  game_page/pos_x_reg[0]/Q
                         net (fo=5, routed)           0.610     6.149    game_page/pos_x_reg[9]_0[0]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.786 r  game_page/pos_x3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.786    game_page/pos_x3_carry_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.101 f  game_page/pos_x3_carry__0/O[3]
                         net (fo=1, routed)           0.924     8.024    game_page/pos_x3_carry__0_n_4
    SLICE_X8Y15          LUT5 (Prop_lut5_I0_O)        0.307     8.331 r  game_page/pos_x1__0_carry_i_7/O
                         net (fo=4, routed)           0.614     8.946    game_page/pos_x_reg[7]_0
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.124     9.070 r  game_page/pos_x1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.070    game_page/pos_x1__0_carry_i_5_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.322 f  game_page/pos_x1__0_carry/O[0]
                         net (fo=5, routed)           0.637     9.959    game_page/pos_x[1]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.295    10.254 r  game_page/pos_x[11]_i_15/O
                         net (fo=1, routed)           0.000    10.254    game_page/pos_x[11]_i_15_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.897 r  game_page/pos_x_reg[11]_i_13/O[3]
                         net (fo=1, routed)           0.809    11.706    game_page/pos_x3[3]
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.307    12.013 r  game_page/pos_x[11]_i_11/O
                         net (fo=1, routed)           0.670    12.683    game_page/pos_x[11]_i_11_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.807 r  game_page/pos_x[11]_i_8/O
                         net (fo=11, routed)          0.499    13.306    game_page/pos_x[11]_i_8_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.430 r  game_page/pos_x[3]_i_4/O
                         net (fo=1, routed)           0.000    13.430    game_page/pos_x[3]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.980 r  game_page/pos_x_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.980    game_page/pos_x_reg[3]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.094 r  game_page/pos_x_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.094    game_page/pos_x_reg[7]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.407 r  game_page/pos_x_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.407    game_page/pos_x_reg[11]_i_1_n_4
    SLICE_X11Y18         FDRE                                         r  game_page/pos_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.441    14.782    game_page/CLK
    SLICE_X11Y18         FDRE                                         r  game_page/pos_x_reg[11]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)        0.062    15.082    game_page/pos_x_reg[11]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -14.407    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 4.487ns (48.503%)  route 4.764ns (51.497%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.561     5.082    game_page/CLK
    SLICE_X11Y16         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  game_page/pos_x_reg[0]/Q
                         net (fo=5, routed)           0.610     6.149    game_page/pos_x_reg[9]_0[0]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.786 r  game_page/pos_x3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.786    game_page/pos_x3_carry_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.101 f  game_page/pos_x3_carry__0/O[3]
                         net (fo=1, routed)           0.924     8.024    game_page/pos_x3_carry__0_n_4
    SLICE_X8Y15          LUT5 (Prop_lut5_I0_O)        0.307     8.331 r  game_page/pos_x1__0_carry_i_7/O
                         net (fo=4, routed)           0.614     8.946    game_page/pos_x_reg[7]_0
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.124     9.070 r  game_page/pos_x1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.070    game_page/pos_x1__0_carry_i_5_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.322 f  game_page/pos_x1__0_carry/O[0]
                         net (fo=5, routed)           0.637     9.959    game_page/pos_x[1]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.295    10.254 r  game_page/pos_x[11]_i_15/O
                         net (fo=1, routed)           0.000    10.254    game_page/pos_x[11]_i_15_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.897 r  game_page/pos_x_reg[11]_i_13/O[3]
                         net (fo=1, routed)           0.809    11.706    game_page/pos_x3[3]
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.307    12.013 r  game_page/pos_x[11]_i_11/O
                         net (fo=1, routed)           0.670    12.683    game_page/pos_x[11]_i_11_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.807 r  game_page/pos_x[11]_i_8/O
                         net (fo=11, routed)          0.499    13.306    game_page/pos_x[11]_i_8_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.430 r  game_page/pos_x[3]_i_4/O
                         net (fo=1, routed)           0.000    13.430    game_page/pos_x[3]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.980 r  game_page/pos_x_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.980    game_page/pos_x_reg[3]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.094 r  game_page/pos_x_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.094    game_page/pos_x_reg[7]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.333 r  game_page/pos_x_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.333    game_page/pos_x_reg[11]_i_1_n_5
    SLICE_X11Y18         FDRE                                         r  game_page/pos_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.441    14.782    game_page/CLK
    SLICE_X11Y18         FDRE                                         r  game_page/pos_x_reg[10]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)        0.062    15.082    game_page/pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 4.471ns (48.414%)  route 4.764ns (51.586%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.561     5.082    game_page/CLK
    SLICE_X11Y16         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  game_page/pos_x_reg[0]/Q
                         net (fo=5, routed)           0.610     6.149    game_page/pos_x_reg[9]_0[0]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.786 r  game_page/pos_x3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.786    game_page/pos_x3_carry_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.101 f  game_page/pos_x3_carry__0/O[3]
                         net (fo=1, routed)           0.924     8.024    game_page/pos_x3_carry__0_n_4
    SLICE_X8Y15          LUT5 (Prop_lut5_I0_O)        0.307     8.331 r  game_page/pos_x1__0_carry_i_7/O
                         net (fo=4, routed)           0.614     8.946    game_page/pos_x_reg[7]_0
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.124     9.070 r  game_page/pos_x1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.070    game_page/pos_x1__0_carry_i_5_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.322 f  game_page/pos_x1__0_carry/O[0]
                         net (fo=5, routed)           0.637     9.959    game_page/pos_x[1]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.295    10.254 r  game_page/pos_x[11]_i_15/O
                         net (fo=1, routed)           0.000    10.254    game_page/pos_x[11]_i_15_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.897 r  game_page/pos_x_reg[11]_i_13/O[3]
                         net (fo=1, routed)           0.809    11.706    game_page/pos_x3[3]
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.307    12.013 r  game_page/pos_x[11]_i_11/O
                         net (fo=1, routed)           0.670    12.683    game_page/pos_x[11]_i_11_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.807 r  game_page/pos_x[11]_i_8/O
                         net (fo=11, routed)          0.499    13.306    game_page/pos_x[11]_i_8_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.430 r  game_page/pos_x[3]_i_4/O
                         net (fo=1, routed)           0.000    13.430    game_page/pos_x[3]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.980 r  game_page/pos_x_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.980    game_page/pos_x_reg[3]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.094 r  game_page/pos_x_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.094    game_page/pos_x_reg[7]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.317 r  game_page/pos_x_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.317    game_page/pos_x_reg[11]_i_1_n_7
    SLICE_X11Y18         FDRE                                         r  game_page/pos_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.441    14.782    game_page/CLK
    SLICE_X11Y18         FDRE                                         r  game_page/pos_x_reg[8]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)        0.062    15.082    game_page/pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -14.317    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 4.468ns (48.397%)  route 4.764ns (51.603%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.561     5.082    game_page/CLK
    SLICE_X11Y16         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  game_page/pos_x_reg[0]/Q
                         net (fo=5, routed)           0.610     6.149    game_page/pos_x_reg[9]_0[0]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.786 r  game_page/pos_x3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.786    game_page/pos_x3_carry_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.101 f  game_page/pos_x3_carry__0/O[3]
                         net (fo=1, routed)           0.924     8.024    game_page/pos_x3_carry__0_n_4
    SLICE_X8Y15          LUT5 (Prop_lut5_I0_O)        0.307     8.331 r  game_page/pos_x1__0_carry_i_7/O
                         net (fo=4, routed)           0.614     8.946    game_page/pos_x_reg[7]_0
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.124     9.070 r  game_page/pos_x1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.070    game_page/pos_x1__0_carry_i_5_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.322 f  game_page/pos_x1__0_carry/O[0]
                         net (fo=5, routed)           0.637     9.959    game_page/pos_x[1]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.295    10.254 r  game_page/pos_x[11]_i_15/O
                         net (fo=1, routed)           0.000    10.254    game_page/pos_x[11]_i_15_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.897 r  game_page/pos_x_reg[11]_i_13/O[3]
                         net (fo=1, routed)           0.809    11.706    game_page/pos_x3[3]
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.307    12.013 r  game_page/pos_x[11]_i_11/O
                         net (fo=1, routed)           0.670    12.683    game_page/pos_x[11]_i_11_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.807 r  game_page/pos_x[11]_i_8/O
                         net (fo=11, routed)          0.499    13.306    game_page/pos_x[11]_i_8_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.430 r  game_page/pos_x[3]_i_4/O
                         net (fo=1, routed)           0.000    13.430    game_page/pos_x[3]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.980 r  game_page/pos_x_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.980    game_page/pos_x_reg[3]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.314 r  game_page/pos_x_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.314    game_page/pos_x_reg[7]_i_1_n_6
    SLICE_X11Y17         FDRE                                         r  game_page/pos_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.443    14.784    game_page/CLK
    SLICE_X11Y17         FDRE                                         r  game_page/pos_x_reg[5]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X11Y17         FDRE (Setup_fdre_C_D)        0.062    15.084    game_page/pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 4.447ns (48.279%)  route 4.764ns (51.720%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.561     5.082    game_page/CLK
    SLICE_X11Y16         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  game_page/pos_x_reg[0]/Q
                         net (fo=5, routed)           0.610     6.149    game_page/pos_x_reg[9]_0[0]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.786 r  game_page/pos_x3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.786    game_page/pos_x3_carry_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.101 f  game_page/pos_x3_carry__0/O[3]
                         net (fo=1, routed)           0.924     8.024    game_page/pos_x3_carry__0_n_4
    SLICE_X8Y15          LUT5 (Prop_lut5_I0_O)        0.307     8.331 r  game_page/pos_x1__0_carry_i_7/O
                         net (fo=4, routed)           0.614     8.946    game_page/pos_x_reg[7]_0
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.124     9.070 r  game_page/pos_x1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.070    game_page/pos_x1__0_carry_i_5_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.322 f  game_page/pos_x1__0_carry/O[0]
                         net (fo=5, routed)           0.637     9.959    game_page/pos_x[1]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.295    10.254 r  game_page/pos_x[11]_i_15/O
                         net (fo=1, routed)           0.000    10.254    game_page/pos_x[11]_i_15_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.897 r  game_page/pos_x_reg[11]_i_13/O[3]
                         net (fo=1, routed)           0.809    11.706    game_page/pos_x3[3]
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.307    12.013 r  game_page/pos_x[11]_i_11/O
                         net (fo=1, routed)           0.670    12.683    game_page/pos_x[11]_i_11_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.807 r  game_page/pos_x[11]_i_8/O
                         net (fo=11, routed)          0.499    13.306    game_page/pos_x[11]_i_8_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.430 r  game_page/pos_x[3]_i_4/O
                         net (fo=1, routed)           0.000    13.430    game_page/pos_x[3]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.980 r  game_page/pos_x_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.980    game_page/pos_x_reg[3]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.293 r  game_page/pos_x_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.293    game_page/pos_x_reg[7]_i_1_n_4
    SLICE_X11Y17         FDRE                                         r  game_page/pos_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.443    14.784    game_page/CLK
    SLICE_X11Y17         FDRE                                         r  game_page/pos_x_reg[7]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X11Y17         FDRE (Setup_fdre_C_D)        0.062    15.084    game_page/pos_x_reg[7]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -14.293    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 4.373ns (47.861%)  route 4.764ns (52.139%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.561     5.082    game_page/CLK
    SLICE_X11Y16         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  game_page/pos_x_reg[0]/Q
                         net (fo=5, routed)           0.610     6.149    game_page/pos_x_reg[9]_0[0]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.786 r  game_page/pos_x3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.786    game_page/pos_x3_carry_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.101 f  game_page/pos_x3_carry__0/O[3]
                         net (fo=1, routed)           0.924     8.024    game_page/pos_x3_carry__0_n_4
    SLICE_X8Y15          LUT5 (Prop_lut5_I0_O)        0.307     8.331 r  game_page/pos_x1__0_carry_i_7/O
                         net (fo=4, routed)           0.614     8.946    game_page/pos_x_reg[7]_0
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.124     9.070 r  game_page/pos_x1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.070    game_page/pos_x1__0_carry_i_5_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.322 f  game_page/pos_x1__0_carry/O[0]
                         net (fo=5, routed)           0.637     9.959    game_page/pos_x[1]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.295    10.254 r  game_page/pos_x[11]_i_15/O
                         net (fo=1, routed)           0.000    10.254    game_page/pos_x[11]_i_15_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.897 r  game_page/pos_x_reg[11]_i_13/O[3]
                         net (fo=1, routed)           0.809    11.706    game_page/pos_x3[3]
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.307    12.013 r  game_page/pos_x[11]_i_11/O
                         net (fo=1, routed)           0.670    12.683    game_page/pos_x[11]_i_11_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.807 r  game_page/pos_x[11]_i_8/O
                         net (fo=11, routed)          0.499    13.306    game_page/pos_x[11]_i_8_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.430 r  game_page/pos_x[3]_i_4/O
                         net (fo=1, routed)           0.000    13.430    game_page/pos_x[3]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.980 r  game_page/pos_x_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.980    game_page/pos_x_reg[3]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.219 r  game_page/pos_x_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.219    game_page/pos_x_reg[7]_i_1_n_5
    SLICE_X11Y17         FDRE                                         r  game_page/pos_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.443    14.784    game_page/CLK
    SLICE_X11Y17         FDRE                                         r  game_page/pos_x_reg[6]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X11Y17         FDRE (Setup_fdre_C_D)        0.062    15.084    game_page/pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.121ns  (logic 4.357ns (47.769%)  route 4.764ns (52.231%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.561     5.082    game_page/CLK
    SLICE_X11Y16         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  game_page/pos_x_reg[0]/Q
                         net (fo=5, routed)           0.610     6.149    game_page/pos_x_reg[9]_0[0]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.786 r  game_page/pos_x3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.786    game_page/pos_x3_carry_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.101 f  game_page/pos_x3_carry__0/O[3]
                         net (fo=1, routed)           0.924     8.024    game_page/pos_x3_carry__0_n_4
    SLICE_X8Y15          LUT5 (Prop_lut5_I0_O)        0.307     8.331 r  game_page/pos_x1__0_carry_i_7/O
                         net (fo=4, routed)           0.614     8.946    game_page/pos_x_reg[7]_0
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.124     9.070 r  game_page/pos_x1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.070    game_page/pos_x1__0_carry_i_5_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.322 f  game_page/pos_x1__0_carry/O[0]
                         net (fo=5, routed)           0.637     9.959    game_page/pos_x[1]
    SLICE_X12Y16         LUT1 (Prop_lut1_I0_O)        0.295    10.254 r  game_page/pos_x[11]_i_15/O
                         net (fo=1, routed)           0.000    10.254    game_page/pos_x[11]_i_15_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.897 r  game_page/pos_x_reg[11]_i_13/O[3]
                         net (fo=1, routed)           0.809    11.706    game_page/pos_x3[3]
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.307    12.013 r  game_page/pos_x[11]_i_11/O
                         net (fo=1, routed)           0.670    12.683    game_page/pos_x[11]_i_11_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    12.807 r  game_page/pos_x[11]_i_8/O
                         net (fo=11, routed)          0.499    13.306    game_page/pos_x[11]_i_8_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.430 r  game_page/pos_x[3]_i_4/O
                         net (fo=1, routed)           0.000    13.430    game_page/pos_x[3]_i_4_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.980 r  game_page/pos_x_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.980    game_page/pos_x_reg[3]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.203 r  game_page/pos_x_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.203    game_page/pos_x_reg[7]_i_1_n_7
    SLICE_X11Y17         FDRE                                         r  game_page/pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.443    14.784    game_page/CLK
    SLICE_X11Y17         FDRE                                         r  game_page/pos_x_reg[4]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X11Y17         FDRE (Setup_fdre_C_D)        0.062    15.084    game_page/pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 game_page/pos_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.105ns  (logic 5.159ns (56.660%)  route 3.946ns (43.340%))
  Logic Levels:           15  (CARRY4=10 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.551     5.072    game_page/CLK
    SLICE_X9Y23          FDRE                                         r  game_page/pos_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456     5.528 r  game_page/pos_y_reg[1]/Q
                         net (fo=7, routed)           0.506     6.034    game_page/Q[1]
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.541 r  game_page/pos_y3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.541    game_page/pos_y3_carry_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.655 r  game_page/pos_y3_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.664    game_page/pos_y3_carry__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.903 f  game_page/pos_y3_carry__1/O[2]
                         net (fo=1, routed)           0.976     7.878    game_page/pos_y3_carry__1_n_5
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.302     8.180 r  game_page/pos_y1__0_carry_i_6/O
                         net (fo=4, routed)           0.458     8.638    game_page/pos_y_reg[11]_0
    SLICE_X10Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.762 r  game_page/pos_y1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.762    game_page/pos_y1__0_carry_i_4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.295 r  game_page/pos_y1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.295    game_page/pos_y1__0_carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.618 r  game_page/pos_y1__0_carry__0/O[1]
                         net (fo=3, routed)           0.697    10.315    game_page/pos_y[6]
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686    11.001 r  game_page/pos_y_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.001    game_page/pos_y_reg[11]_i_10_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.324 r  game_page/pos_y_reg[11]_i_11/O[1]
                         net (fo=1, routed)           0.806    12.130    game_page/pos_y3[9]
    SLICE_X9Y22          LUT4 (Prop_lut4_I2_O)        0.306    12.436 r  game_page/pos_y[11]_i_12/O
                         net (fo=1, routed)           0.149    12.585    game_page/pos_y[11]_i_12_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.124    12.709 r  game_page/pos_y[11]_i_8/O
                         net (fo=11, routed)          0.337    13.046    game_page/pos_y[11]_i_8_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124    13.170 r  game_page/pos_y[3]_i_4/O
                         net (fo=1, routed)           0.000    13.170    game_page/pos_y[3]_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.720 r  game_page/pos_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.720    game_page/pos_y_reg[3]_i_1_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.834 r  game_page/pos_y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.843    game_page/pos_y_reg[7]_i_1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.177 r  game_page/pos_y_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.177    game_page/pos_y_reg[11]_i_1_n_6
    SLICE_X9Y25          FDRE                                         r  game_page/pos_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.433    14.774    game_page/CLK
    SLICE_X9Y25          FDRE                                         r  game_page/pos_y_reg[9]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)        0.062    15.061    game_page/pos_y_reg[9]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 game_page/pos_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 5.138ns (56.560%)  route 3.946ns (43.440%))
  Logic Levels:           15  (CARRY4=10 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.551     5.072    game_page/CLK
    SLICE_X9Y23          FDRE                                         r  game_page/pos_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456     5.528 r  game_page/pos_y_reg[1]/Q
                         net (fo=7, routed)           0.506     6.034    game_page/Q[1]
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.541 r  game_page/pos_y3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.541    game_page/pos_y3_carry_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.655 r  game_page/pos_y3_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.664    game_page/pos_y3_carry__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.903 f  game_page/pos_y3_carry__1/O[2]
                         net (fo=1, routed)           0.976     7.878    game_page/pos_y3_carry__1_n_5
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.302     8.180 r  game_page/pos_y1__0_carry_i_6/O
                         net (fo=4, routed)           0.458     8.638    game_page/pos_y_reg[11]_0
    SLICE_X10Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.762 r  game_page/pos_y1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.762    game_page/pos_y1__0_carry_i_4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.295 r  game_page/pos_y1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.295    game_page/pos_y1__0_carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.618 r  game_page/pos_y1__0_carry__0/O[1]
                         net (fo=3, routed)           0.697    10.315    game_page/pos_y[6]
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686    11.001 r  game_page/pos_y_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.001    game_page/pos_y_reg[11]_i_10_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.324 r  game_page/pos_y_reg[11]_i_11/O[1]
                         net (fo=1, routed)           0.806    12.130    game_page/pos_y3[9]
    SLICE_X9Y22          LUT4 (Prop_lut4_I2_O)        0.306    12.436 r  game_page/pos_y[11]_i_12/O
                         net (fo=1, routed)           0.149    12.585    game_page/pos_y[11]_i_12_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.124    12.709 r  game_page/pos_y[11]_i_8/O
                         net (fo=11, routed)          0.337    13.046    game_page/pos_y[11]_i_8_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.124    13.170 r  game_page/pos_y[3]_i_4/O
                         net (fo=1, routed)           0.000    13.170    game_page/pos_y[3]_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.720 r  game_page/pos_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.720    game_page/pos_y_reg[3]_i_1_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.834 r  game_page/pos_y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.843    game_page/pos_y_reg[7]_i_1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.156 r  game_page/pos_y_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.156    game_page/pos_y_reg[11]_i_1_n_4
    SLICE_X9Y25          FDRE                                         r  game_page/pos_y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.433    14.774    game_page/CLK
    SLICE_X9Y25          FDRE                                         r  game_page/pos_y_reg[11]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)        0.062    15.061    game_page/pos_y_reg[11]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -14.156    
  -------------------------------------------------------------------
                         slack                                  0.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 controller/push_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/change_page_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.587     1.470    controller/CLK
    SLICE_X7Y17          FDRE                                         r  controller/push_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.128     1.598 f  controller/push_reg/Q
                         net (fo=7, routed)           0.070     1.668    uart/push
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.099     1.767 r  uart/change_page_i_1/O
                         net (fo=1, routed)           0.000     1.767    controller/change_page_reg_1
    SLICE_X7Y17          FDRE                                         r  controller/change_page_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.856     1.983    controller/CLK
    SLICE_X7Y17          FDRE                                         r  controller/change_page_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X7Y17          FDRE (Hold_fdre_C_D)         0.091     1.561    controller/change_page_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 controller/push_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.227ns (59.557%)  route 0.154ns (40.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.587     1.470    controller/CLK
    SLICE_X7Y17          FDRE                                         r  controller/push_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.128     1.598 f  controller/push_reg/Q
                         net (fo=7, routed)           0.154     1.752    uart/push
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.099     1.851 r  uart/left_i_1/O
                         net (fo=1, routed)           0.000     1.851    controller/left_reg_1
    SLICE_X6Y16          FDRE                                         r  controller/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.857     1.984    controller/CLK
    SLICE_X6Y16          FDRE                                         r  controller/left_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.121     1.606    controller/left_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 controller/push_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.246%)  route 0.156ns (40.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.587     1.470    controller/CLK
    SLICE_X7Y17          FDRE                                         r  controller/push_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.128     1.598 f  controller/push_reg/Q
                         net (fo=7, routed)           0.156     1.754    uart/push
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.099     1.853 r  uart/down_i_1/O
                         net (fo=1, routed)           0.000     1.853    controller/down_reg_0
    SLICE_X6Y16          FDRE                                         r  controller/down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.857     1.984    controller/CLK
    SLICE_X6Y16          FDRE                                         r  controller/down_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.120     1.605    controller/down_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.585     1.468    vga/cnt_reg[15]_0
    SLICE_X7Y19          FDRE                                         r  vga/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  vga/cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.676    vga/cnt[14]
    SLICE_X7Y19          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.822 r  vga/cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    vga/cnt_reg[15]_i_1_n_5
    SLICE_X7Y19          FDRE                                         r  vga/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.854     1.981    vga/cnt_reg[15]_0
    SLICE_X7Y19          FDRE                                         r  vga/cnt_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.105     1.573    vga/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.585     1.468    vga/cnt_reg[15]_0
    SLICE_X7Y19          FDRE                                         r  vga/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  vga/cnt_reg[13]/Q
                         net (fo=1, routed)           0.105     1.714    vga/cnt[13]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  vga/cnt_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    vga/cnt_reg[15]_i_1_n_7
    SLICE_X7Y19          FDRE                                         r  vga/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.854     1.981    vga/cnt_reg[15]_0
    SLICE_X7Y19          FDRE                                         r  vga/cnt_reg[13]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.105     1.573    vga/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[11]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X37Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    uart/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[15]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    uart/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[19]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X37Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    uart/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.562     1.445    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrate_gen/counter_reg[3]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X37Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[7]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X37Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    uart/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y17    controller/change_page_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y16    controller/down_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y16    controller/left_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y23    controller/page_num_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y17    controller/push_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y16    controller/right_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   uart/baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   uart/baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y16    controller/up_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   uart/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   uart/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   uart/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   uart/baudrate_gen/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   uart/baudrate_gen/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   uart/baudrate_gen/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   uart/baudrate_gen/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   uart/baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   uart/baudrate_gen/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   uart/baudrate_gen/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    controller/page_num_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   game_page/pos_x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   game_page/pos_x_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   game_page/pos_x_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   game_page/pos_x_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   game_page/pos_x_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   game_page/pos_x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   game_page/pos_x_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   game_page/pos_x_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    game_page/pos_y_reg[10]/C



