// Seed: 3708418457
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_5, id_6;
  wire [-1 : 1] id_7;
  always @(1) begin : LABEL_0
    while (id_6) begin : LABEL_1
      wait (id_6);
    end
  end
endmodule
module module_0 (
    output supply1 id_0,
    input wire module_1,
    output wire id_2,
    output tri0 id_3
);
  tri1 id_5 = 1;
  not primCall (id_3, id_5);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
