// Seed: 2582423769
`define pp_3 0
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2
);
  type_5(
      id_2, id_2
  );
  always #1 id_2 = 1'h0;
  assign id_1 = 1;
  type_6(
      1, 1
  );
endmodule
