#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1155ee0 .scope module, "CPU" "CPU" 2 24;
 .timescale 0 0;
v0x11c3700_0 .net "EX_aluCtrl", 3 0, v0x11bbb80_0; 1 drivers
v0x11c37f0_0 .net "EX_aluForwarding", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x11c38c0_0 .net "EX_aluOp", 1 0, v0x11ba340_0; 1 drivers
v0x11c3990_0 .net "EX_aluResult", 31 0, v0x11be800_0; 1 drivers
v0x11c3a60_0 .net "EX_aluSrc", 0 0, v0x11ba480_0; 1 drivers
v0x11c3b30_0 .net "EX_aluSrc1", 31 0, L_0x11c9940; 1 drivers
v0x11c3c40_0 .net "EX_aluSrc2", 31 0, L_0x11c9d70; 1 drivers
v0x11c3cc0_0 .net "EX_forwardingA", 1 0, v0x11b74e0_0; 1 drivers
v0x11c3de0_0 .net "EX_forwardingB", 1 0, v0x11b7580_0; 1 drivers
v0x11c3eb0_0 .net "EX_funct", 9 0, v0x11ba670_0; 1 drivers
v0x11c3f30_0 .net "EX_immExtended", 31 0, v0x11ba830_0; 1 drivers
v0x11c4000_0 .net "EX_memForwarding", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x11c40d0_0 .net "EX_memRead", 0 0, v0x11ba970_0; 1 drivers
v0x11c4150_0 .net "EX_memToReg", 0 0, v0x11baa90_0; 1 drivers
v0x11c42a0_0 .net "EX_memWrite", 0 0, v0x11bac10_0; 1 drivers
v0x11c4370_0 .net "EX_rdAddr", 4 0, v0x11bab90_0; 1 drivers
v0x11c41d0_0 .net "EX_regWrite", 0 0, v0x11baee0_0; 1 drivers
v0x11c44d0_0 .net "EX_rsAddr", 4 0, v0x11bae40_0; 1 drivers
v0x11c45f0_0 .net "EX_rsData", 31 0, v0x11bafe0_0; 1 drivers
v0x11c46c0_0 .net "EX_rtAddr", 4 0, v0x11bb110_0; 1 drivers
v0x11c47f0_0 .net "EX_rtData", 31 0, v0x11bb280_0; 1 drivers
v0x11c4870_0 .net "EX_rt_immMuxOutput", 31 0, L_0x11c9470; 1 drivers
v0x11c49b0_0 .net "EX_wbAddr", 4 0, v0x11bb3a0_0; 1 drivers
v0x11c4a30_0 .net "ID_IFFlush", 0 0, L_0x11caf10; 1 drivers
v0x11c48f0_0 .net "ID_aluOp", 1 0, L_0x11cb580; 1 drivers
v0x11c4bd0_0 .net "ID_aluOpMux", 1 0, L_0x11c9f90; 1 drivers
v0x11c4b00_0 .net "ID_aluSrc", 0 0, L_0x11cb3f0; 1 drivers
v0x11c4d80_0 .net "ID_aluSrcMux", 0 0, L_0x11ca100; 1 drivers
v0x11c4ca0_0 .net "ID_branch", 0 0, L_0x11caa30; 1 drivers
v0x11c4f40_0 .net "ID_equal", 0 0, L_0x11cd130; 1 drivers
v0x11c4e50_0 .net "ID_funct", 9 0, L_0x11c7b50; 1 drivers
v0x11c50c0_0 .net "ID_hazardDetected", 0 0, v0x11b7180_0; 1 drivers
v0x11c4fc0_0 .net "ID_imm", 11 0, L_0x11c7860; 1 drivers
v0x11c5040_0 .net "ID_immExtended", 31 0, L_0x11cd550; 1 drivers
v0x11c5260_0 .net "ID_immShifted", 31 0, L_0x11cda30; 1 drivers
v0x11c5330_0 .net "ID_instr", 31 0, v0x11bba10_0; 1 drivers
v0x11c5140_0 .net "ID_instrAddr", 31 0, v0x11bb910_0; 1 drivers
v0x11c54e0_0 .net "ID_memRead", 0 0, L_0x11cc150; 1 drivers
v0x11c53b0_0 .net "ID_memReadMux", 0 0, L_0x11ca1e0; 1 drivers
v0x11c56a0_0 .net "ID_memToReg", 0 0, L_0x11cc960; 1 drivers
v0x11c5560_0 .net "ID_memToRegMux", 0 0, L_0x11ca420; 1 drivers
v0x11c5870_0 .net "ID_memWrite", 0 0, L_0x11cc330; 1 drivers
v0x11c5720_0 .net "ID_memWriteMux", 0 0, L_0x11ca2c0; 1 drivers
v0x11c57f0_0 .net "ID_opCode", 6 0, L_0x11c7390; 1 drivers
v0x11c5a60_0 .net "ID_pcBranch", 31 0, L_0x11c9210; 1 drivers
v0x11c5b30_0 .net "ID_rdAddr", 4 0, L_0x11c7730; 1 drivers
v0x11c58f0_0 .net "ID_regWrite", 0 0, L_0x11ccad0; 1 drivers
v0x11c59c0_0 .net "ID_regWriteMux", 0 0, L_0x11ca5d0; 1 drivers
v0x11c5d90_0 .net "ID_rsAddr", 4 0, L_0x11c74d0; 1 drivers
v0x11c5e10_0 .net "ID_rsData", 31 0, L_0x11c8500; 1 drivers
v0x11c5bb0_0 .net "ID_rtAddr", 4 0, L_0x11c7600; 1 drivers
v0x11c5cc0_0 .net "ID_rtData", 31 0, L_0x11c8d80; 1 drivers
v0x11c6040_0 .net "ID_wbAddr", 4 0, L_0x11c9510; 1 drivers
v0x11c60c0_0 .net "ID_wbDst", 0 0, L_0x11cbb80; 1 drivers
v0x11c5ee0_0 .net "ID_zero", 0 0, C4<0>; 1 drivers
v0x11c5f60_0 .net "IF_instr", 31 0, L_0x11b9e00; 1 drivers
v0x11c6310_0 .net "IF_instrAddr", 31 0, v0x11c3580_0; 1 drivers
v0x11c6420_0 .net "IF_instrSize", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x11c6140_0 .net "IF_pc", 31 0, L_0x11c92b0; 1 drivers
v0x11c61c0_0 .net "IF_pcNext", 31 0, L_0x11c9170; 1 drivers
v0x11c6290_0 .net "MEM_aluResult", 31 0, v0x11b98c0_0; 1 drivers
v0x11c6690_0 .net "MEM_aluSrc2", 31 0, v0x11b99f0_0; 1 drivers
v0x11c64f0_0 .net "MEM_memData", 31 0, L_0x11c90d0; 1 drivers
v0x11c65c0_0 .net "MEM_memRead", 0 0, v0x11b9bd0_0; 1 drivers
v0x11c6920_0 .net "MEM_memToReg", 0 0, v0x11b9cd0_0; 1 drivers
v0x11c69a0_0 .net "MEM_memWrite", 0 0, v0x11b9e60_0; 1 drivers
v0x11c6760_0 .net "MEM_regWrite", 0 0, v0x11b9f60_0; 1 drivers
v0x11c67e0_0 .net "MEM_wbAddr", 4 0, v0x11ba0e0_0; 1 drivers
v0x11c6860_0 .net "WB_aluResult", 31 0, v0x11b90b0_0; 1 drivers
v0x11c6ca0_0 .net "WB_memData", 31 0, v0x11b92a0_0; 1 drivers
v0x11c6a70_0 .net "WB_memToReg", 0 0, v0x11b9420_0; 1 drivers
v0x11c6b40_0 .net "WB_regWrite", 0 0, v0x11b9540_0; 1 drivers
v0x11c6bc0_0 .net "WB_wbAddr", 4 0, v0x11b96a0_0; 1 drivers
v0x11c6fc0_0 .net "WB_wbData", 31 0, L_0x11c96c0; 1 drivers
v0x11c6d70_0 .net *"_s15", 6 0, L_0x11c7900; 1 drivers
v0x11c6df0_0 .net *"_s17", 2 0, L_0x11c79a0; 1 drivers
v0x11c6e70_0 .net "clk_i", 0 0, C4<z>; 0 drivers
v0x11c6ef0_0 .net "rst_i", 0 0, C4<z>; 0 drivers
v0x11c72c0_0 .net "start_i", 0 0, C4<z>; 0 drivers
L_0x11c7390 .part v0x11bba10_0, 0, 7;
L_0x11c74d0 .part v0x11bba10_0, 15, 5;
L_0x11c7600 .part v0x11bba10_0, 20, 5;
L_0x11c7730 .part v0x11bba10_0, 7, 5;
L_0x11c7860 .part v0x11bba10_0, 20, 12;
L_0x11c7900 .part v0x11bba10_0, 25, 7;
L_0x11c79a0 .part v0x11bba10_0, 12, 3;
L_0x11c7b50 .concat [ 3 7 0 0], L_0x11c79a0, L_0x11c7900;
S_0x11c3310 .scope module, "PC" "PC" 2 139, 3 1, S_0x1155ee0;
 .timescale 0 0;
v0x11c3400_0 .net "PCWrite_i", 0 0, C4<1>; 1 drivers
v0x11c3480_0 .alias "clk_i", 0 0, v0x11c6e70_0;
v0x11c3500_0 .alias "pc_i", 31 0, v0x11c6140_0;
v0x11c3580_0 .var "pc_o", 31 0;
v0x11c3600_0 .alias "rst_i", 0 0, v0x11c6ef0_0;
v0x11c3680_0 .alias "start_i", 0 0, v0x11c72c0_0;
E_0x11c1720/0 .event negedge, v0x11c3600_0;
E_0x11c1720/1 .event posedge, v0x11b9150_0;
E_0x11c1720 .event/or E_0x11c1720/0, E_0x11c1720/1;
S_0x11c2ea0 .scope module, "Instruction_Memory" "Instruction_Memory" 2 148, 4 1, S_0x1155ee0;
 .timescale 0 0;
L_0x11b9e00 .functor BUFZ 32, L_0x11c7c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11c2f90_0 .net *"_s0", 31 0, L_0x11c7c40; 1 drivers
v0x11c3010_0 .net *"_s2", 31 0, L_0x11c7d80; 1 drivers
v0x11c3090_0 .net *"_s4", 29 0, L_0x11c7ce0; 1 drivers
v0x11c3110_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x11c3190_0 .alias "addr_i", 31 0, v0x11c6310_0;
v0x11c3210_0 .alias "instr_o", 31 0, v0x11c5f60_0;
v0x11c3290 .array "memory", 255 0, 31 0;
L_0x11c7c40 .array/port v0x11c3290, L_0x11c7d80;
L_0x11c7ce0 .part v0x11c3580_0, 2, 30;
L_0x11c7d80 .concat [ 30 2 0 0], L_0x11c7ce0, C4<00>;
S_0x11c1e30 .scope module, "Registers" "Registers" 2 153, 5 1, S_0x1155ee0;
 .timescale 0 0;
L_0x11c8000 .functor AND 1, L_0x11c7f60, v0x11b9540_0, C4<1>, C4<1>;
L_0x11c8360 .functor AND 1, L_0x11c8000, L_0x11c8220, C4<1>, C4<1>;
L_0x11c8760 .functor AND 1, L_0x11c8680, v0x11b9540_0, C4<1>, C4<1>;
L_0x11c8be0 .functor AND 1, L_0x11c8760, L_0x11c8a50, C4<1>, C4<1>;
v0x11c1f20_0 .alias "RDaddr_i", 4 0, v0x11c5b30_0;
v0x11c1fa0_0 .alias "RDdata_i", 31 0, v0x11c6fc0_0;
v0x11c2020_0 .alias "RS1addr_i", 4 0, v0x11c5d90_0;
v0x11c20f0_0 .alias "RS1data_o", 31 0, v0x11c5e10_0;
v0x11c21c0_0 .alias "RS2addr_i", 4 0, v0x11c5bb0_0;
v0x11c2240_0 .alias "RS2data_o", 31 0, v0x11c5cc0_0;
v0x11c2310_0 .alias "RegWrite_i", 0 0, v0x11c6b40_0;
v0x11c23e0_0 .net *"_s0", 0 0, L_0x11c7f60; 1 drivers
v0x11c24b0_0 .net *"_s10", 0 0, L_0x11c8220; 1 drivers
v0x11c2530_0 .net *"_s12", 0 0, L_0x11c8360; 1 drivers
v0x11c25b0_0 .net *"_s14", 31 0, L_0x11c8460; 1 drivers
v0x11c2630_0 .net *"_s18", 0 0, L_0x11c8680; 1 drivers
v0x11c26b0_0 .net *"_s2", 0 0, L_0x11c8000; 1 drivers
v0x11c2730_0 .net *"_s20", 0 0, L_0x11c8760; 1 drivers
v0x11c2830_0 .net *"_s22", 5 0, L_0x11c8810; 1 drivers
v0x11c28b0_0 .net *"_s25", 0 0, C4<0>; 1 drivers
v0x11c27b0_0 .net *"_s26", 5 0, C4<000000>; 1 drivers
v0x11c29c0_0 .net *"_s28", 0 0, L_0x11c8a50; 1 drivers
v0x11c2930_0 .net *"_s30", 0 0, L_0x11c8be0; 1 drivers
v0x11c2ae0_0 .net *"_s32", 31 0, L_0x11c8ce0; 1 drivers
v0x11c2a40_0 .net *"_s4", 5 0, L_0x11c8140; 1 drivers
v0x11c2c10_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0x11c2b60_0 .net *"_s8", 5 0, C4<000000>; 1 drivers
v0x11c2d50_0 .alias "clk_i", 0 0, v0x11c6e70_0;
v0x11c2c90 .array "register", 31 0, 31 0;
L_0x11c7f60 .cmp/eq 5, L_0x11c74d0, L_0x11c7730;
L_0x11c8140 .concat [ 5 1 0 0], L_0x11c7730, C4<0>;
L_0x11c8220 .cmp/ne 6, L_0x11c8140, C4<000000>;
L_0x11c8460 .array/port v0x11c2c90, L_0x11c74d0;
L_0x11c8500 .functor MUXZ 32, L_0x11c8460, L_0x11c96c0, L_0x11c8360, C4<>;
L_0x11c8680 .cmp/eq 5, L_0x11c7600, L_0x11c7730;
L_0x11c8810 .concat [ 5 1 0 0], L_0x11c7730, C4<0>;
L_0x11c8a50 .cmp/ne 6, L_0x11c8810, C4<000000>;
L_0x11c8ce0 .array/port v0x11c2c90, L_0x11c7600;
L_0x11c8d80 .functor MUXZ 32, L_0x11c8ce0, L_0x11c96c0, L_0x11c8be0, C4<>;
S_0x11c1880 .scope module, "Data_Memory" "Data_Memory" 2 164, 6 1, S_0x1155ee0;
 .timescale 0 0;
v0x11c1970_0 .alias "MemWrite_i", 0 0, v0x11c69a0_0;
v0x11c1a20_0 .net *"_s0", 31 0, L_0x11c8fa0; 1 drivers
v0x11c1aa0_0 .alias "addr_i", 31 0, v0x11c6290_0;
v0x11c1b70_0 .alias "clk_i", 0 0, v0x11c6e70_0;
v0x11c1c80_0 .alias "data_i", 31 0, v0x11c6690_0;
v0x11c1d30_0 .alias "data_o", 31 0, v0x11c64f0_0;
v0x11c1db0 .array "memory", 1023 0, 31 0;
L_0x11c8fa0 .array/port v0x11c1db0, v0x11b98c0_0;
L_0x11c90d0 .functor MUXZ 32, L_0x11c8fa0, v0x11b99f0_0, v0x11b9e60_0, C4<>;
S_0x11c15b0 .scope module, "PC_Adder" "Adder" 2 177, 7 1, S_0x1155ee0;
 .timescale 0 0;
v0x11c16a0_0 .alias "operand1_i", 31 0, v0x11c6310_0;
v0x11c1750_0 .net "operand2_i", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x11c17d0_0 .alias "result_o", 31 0, v0x11c61c0_0;
L_0x11c9170 .arith/sum 32, v0x11c3580_0, C4<00000000000000000000000000000100>;
S_0x11c12b0 .scope module, "Branch_Adder" "Adder" 2 183, 7 1, S_0x1155ee0;
 .timescale 0 0;
v0x11c13a0_0 .alias "operand1_i", 31 0, v0x11c5260_0;
v0x11c1450_0 .alias "operand2_i", 31 0, v0x11c5140_0;
v0x11c1500_0 .alias "result_o", 31 0, v0x11c5a60_0;
L_0x11c9210 .arith/sum 32, L_0x11cda30, v0x11bb910_0;
S_0x11c0f60 .scope module, "PC_Dst_MUX" "MUX32" 2 191, 8 1, S_0x1155ee0;
 .timescale 0 0;
v0x11c1050_0 .alias "output_o", 31 0, v0x11c6140_0;
v0x11c10d0_0 .alias "signal_i", 0 0, v0x11c4ca0_0;
v0x11c1180_0 .alias "source1_i", 31 0, v0x11c61c0_0;
v0x11c1200_0 .alias "source2_i", 31 0, v0x11c5a60_0;
L_0x11c92b0 .functor MUXZ 32, L_0x11c9170, L_0x11c9210, L_0x11caa30, C4<>;
S_0x11c0b80 .scope module, "RT_IMM_MUX" "MUX32" 2 198, 8 1, S_0x1155ee0;
 .timescale 0 0;
v0x11c0c70_0 .alias "output_o", 31 0, v0x11c4870_0;
v0x11c0d20_0 .alias "signal_i", 0 0, v0x11c3a60_0;
v0x11c0dd0_0 .alias "source1_i", 31 0, v0x11c47f0_0;
v0x11c0e80_0 .alias "source2_i", 31 0, v0x11c3f30_0;
L_0x11c9470 .functor MUXZ 32, v0x11bb280_0, v0x11ba830_0, v0x11ba480_0, C4<>;
S_0x11c07b0 .scope module, "WB_Addr_MUX" "MUX5" 2 206, 9 1, S_0x1155ee0;
 .timescale 0 0;
v0x11c08a0_0 .alias "output_o", 4 0, v0x11c6040_0;
v0x11c0950_0 .alias "signal_i", 0 0, v0x11c60c0_0;
v0x11c0a00_0 .alias "source1_i", 4 0, v0x11c5bb0_0;
v0x11c0ad0_0 .alias "source2_i", 4 0, v0x11c5b30_0;
L_0x11c9510 .functor MUXZ 5, L_0x11c7600, L_0x11c7730, L_0x11cbb80, C4<>;
S_0x11c0400 .scope module, "MUX_MemToReg" "MUX_MemToReg" 2 214, 10 1, S_0x1155ee0;
 .timescale 0 0;
v0x11c04f0_0 .alias "aluResult_i", 31 0, v0x11c6860_0;
v0x11c05a0_0 .alias "memData_i", 31 0, v0x11c6ca0_0;
v0x11c0650_0 .alias "memToReg_i", 0 0, v0x11c6a70_0;
v0x11c0700_0 .alias "wbData_o", 31 0, v0x11c6fc0_0;
L_0x11c96c0 .functor MUXZ 32, v0x11b90b0_0, v0x11b92a0_0, v0x11b9420_0, C4<>;
S_0x11bfe00 .scope module, "MUX_AluSrc1" "MUX_AluSrc" 2 221, 11 1, S_0x1155ee0;
 .timescale 0 0;
v0x11bfef0_0 .net *"_s1", 0 0, L_0x11c9760; 1 drivers
v0x11bff70_0 .net *"_s3", 0 0, L_0x11c9800; 1 drivers
v0x11bfff0_0 .net *"_s4", 31 0, L_0x11c98a0; 1 drivers
v0x11c0070_0 .alias "aluForward_i", 31 0, v0x11c37f0_0;
v0x11c0120_0 .alias "currentData_i", 31 0, v0x11c45f0_0;
v0x11c01d0_0 .alias "forwarSignal_i", 1 0, v0x11c3cc0_0;
v0x11c0250_0 .alias "memForward_i", 31 0, v0x11c4000_0;
v0x11c0300_0 .alias "output_o", 31 0, v0x11c3b30_0;
L_0x11c9760 .part v0x11b74e0_0, 1, 1;
L_0x11c9800 .part v0x11b74e0_0, 0, 1;
L_0x11c98a0 .functor MUXZ 32, v0x11bafe0_0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, L_0x11c9800, C4<>;
L_0x11c9940 .functor MUXZ 32, L_0x11c98a0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, L_0x11c9760, C4<>;
S_0x11bf8f0 .scope module, "MUX_AluSrc2" "MUX_AluSrc" 2 229, 11 1, S_0x1155ee0;
 .timescale 0 0;
v0x11bf6a0_0 .net *"_s1", 0 0, L_0x11c99e0; 1 drivers
v0x11bf9e0_0 .net *"_s3", 0 0, L_0x11c9a80; 1 drivers
v0x11bfa60_0 .net *"_s4", 31 0, L_0x11c9bb0; 1 drivers
v0x11bfae0_0 .alias "aluForward_i", 31 0, v0x11c37f0_0;
v0x11bfb60_0 .alias "currentData_i", 31 0, v0x11c4870_0;
v0x11bfbe0_0 .alias "forwarSignal_i", 1 0, v0x11c3de0_0;
v0x11bfc60_0 .alias "memForward_i", 31 0, v0x11c4000_0;
v0x11bfce0_0 .alias "output_o", 31 0, v0x11c3c40_0;
L_0x11c99e0 .part v0x11b7580_0, 1, 1;
L_0x11c9a80 .part v0x11b7580_0, 0, 1;
L_0x11c9bb0 .functor MUXZ 32, L_0x11c9470, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, L_0x11c9a80, C4<>;
L_0x11c9d70 .functor MUXZ 32, L_0x11c9bb0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, L_0x11c99e0, C4<>;
S_0x11bea10 .scope module, "MUX_Stall" "MUX_Stall" 2 237, 12 1, S_0x1155ee0;
 .timescale 0 0;
v0x11beb00_0 .net *"_s0", 1 0, C4<00>; 1 drivers
v0x11beb80_0 .net *"_s12", 0 0, C4<0>; 1 drivers
v0x11bec00_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x11beca0_0 .net *"_s20", 0 0, C4<0>; 1 drivers
v0x11bed50_0 .net *"_s4", 0 0, C4<0>; 1 drivers
v0x11bedf0_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x11bee90_0 .alias "aluOp_i", 1 0, v0x11c48f0_0;
v0x11bef10_0 .alias "aluOp_o", 1 0, v0x11c4bd0_0;
v0x11befc0_0 .alias "aluSrc_i", 0 0, v0x11c4b00_0;
v0x11bf070_0 .alias "aluSrc_o", 0 0, v0x11c4d80_0;
v0x11bf120_0 .alias "hazardDetected_i", 0 0, v0x11c50c0_0;
v0x11bf1a0_0 .alias "memRead_i", 0 0, v0x11c54e0_0;
v0x11bf220_0 .alias "memRead_o", 0 0, v0x11c53b0_0;
v0x11bf2d0_0 .alias "memToReg_i", 0 0, v0x11c56a0_0;
v0x11bf400_0 .alias "memToReg_o", 0 0, v0x11c5560_0;
v0x11bf4b0_0 .alias "memWrite_i", 0 0, v0x11c5870_0;
v0x11bf350_0 .alias "memWrite_o", 0 0, v0x11c5720_0;
v0x11bf620_0 .alias "regWrite_i", 0 0, v0x11c58f0_0;
v0x11bf740_0 .alias "regWrite_o", 0 0, v0x11c59c0_0;
v0x11bf7c0_0 .alias "zero_i", 0 0, v0x11c5ee0_0;
L_0x11c9f90 .functor MUXZ 2, L_0x11cb580, C4<00>, v0x11b7180_0, C4<>;
L_0x11ca100 .functor MUXZ 1, L_0x11cb3f0, C4<0>, v0x11b7180_0, C4<>;
L_0x11ca1e0 .functor MUXZ 1, L_0x11cc150, C4<0>, v0x11b7180_0, C4<>;
L_0x11ca2c0 .functor MUXZ 1, L_0x11cc330, C4<0>, v0x11b7180_0, C4<>;
L_0x11ca420 .functor MUXZ 1, L_0x11cc960, C4<0>, v0x11b7180_0, C4<>;
L_0x11ca5d0 .functor MUXZ 1, L_0x11ccad0, C4<0>, v0x11b7180_0, C4<>;
S_0x11be600 .scope module, "ALU" "ALU" 2 260, 13 1, S_0x1155ee0;
 .timescale 0 0;
v0x11be730_0 .alias "aluCtrl_i", 3 0, v0x11c3700_0;
v0x11be800_0 .var "aluResult_o", 31 0;
v0x11be8b0_0 .alias "aluSrc1_i", 31 0, v0x11c3b30_0;
v0x11be930_0 .alias "aluSrc2_i", 31 0, v0x11c3c40_0;
E_0x11be030 .event edge, v0x11bbb80_0, v0x11be8b0_0, v0x11b9970_0;
S_0x11bbda0 .scope module, "Control" "Control" 2 269, 14 1, S_0x1155ee0;
 .timescale 0 0;
L_0x11c9f30 .functor AND 1, L_0x11ca7d0, L_0x11cd130, C4<1>, C4<1>;
L_0x11cace0 .functor AND 1, L_0x11cabb0, L_0x11cd130, C4<1>, C4<1>;
L_0x11cb9c0 .functor OR 1, L_0x11cb8d0, L_0x11cbd50, C4<0>, C4<0>;
L_0x11c5480 .functor OR 1, L_0x11ccd90, L_0x11ccf30, C4<0>, C4<0>;
v0x11bbe90_0 .net *"_s0", 6 0, C4<1100011>; 1 drivers
v0x11bbf10_0 .net *"_s100", 0 0, L_0x11ccd90; 1 drivers
v0x11bbfb0_0 .net *"_s102", 6 0, C4<0010011>; 1 drivers
v0x11bc050_0 .net *"_s104", 0 0, L_0x11ccf30; 1 drivers
v0x11bc100_0 .net *"_s106", 0 0, L_0x11c5480; 1 drivers
v0x11bc1a0_0 .net *"_s108", 0 0, C4<1>; 1 drivers
v0x11bc280_0 .net *"_s110", 0 0, C4<0>; 1 drivers
v0x11bc320_0 .net *"_s12", 6 0, C4<1100011>; 1 drivers
v0x11bc410_0 .net *"_s14", 0 0, L_0x11cabb0; 1 drivers
v0x11bc4b0_0 .net *"_s16", 0 0, L_0x11cace0; 1 drivers
v0x11bc550_0 .net *"_s18", 0 0, C4<1>; 1 drivers
v0x11bc5f0_0 .net *"_s2", 0 0, L_0x11ca7d0; 1 drivers
v0x11bc690_0 .net *"_s20", 0 0, C4<0>; 1 drivers
v0x11bc730_0 .net *"_s24", 6 0, C4<0110011>; 1 drivers
v0x11bc850_0 .net *"_s26", 0 0, L_0x11cae60; 1 drivers
v0x11bc8f0_0 .net *"_s28", 1 0, C4<10>; 1 drivers
v0x11bc7b0_0 .net *"_s30", 6 0, C4<0010011>; 1 drivers
v0x11bca40_0 .net *"_s32", 0 0, L_0x11cb040; 1 drivers
v0x11bcb60_0 .net *"_s34", 1 0, C4<01>; 1 drivers
v0x11bcbe0_0 .net *"_s36", 1 0, C4<00>; 1 drivers
v0x11bcac0_0 .net *"_s38", 1 0, L_0x11cb1d0; 1 drivers
v0x11bcd10_0 .net *"_s4", 0 0, L_0x11c9f30; 1 drivers
v0x11bcc60_0 .net *"_s42", 6 0, C4<0110011>; 1 drivers
v0x11bce50_0 .net *"_s44", 0 0, L_0x11cb7a0; 1 drivers
v0x11bcdb0_0 .net *"_s46", 0 0, C4<0>; 1 drivers
v0x11bcfa0_0 .net *"_s48", 0 0, C4<1>; 1 drivers
v0x11bcef0_0 .net *"_s52", 6 0, C4<0000011>; 1 drivers
v0x11bd100_0 .net *"_s54", 0 0, L_0x11cb8d0; 1 drivers
v0x11bd040_0 .net *"_s56", 6 0, C4<0100011>; 1 drivers
v0x11bd270_0 .net *"_s58", 0 0, L_0x11cbd50; 1 drivers
v0x11bd180_0 .net *"_s6", 0 0, C4<1>; 1 drivers
v0x11bd3f0_0 .net *"_s60", 0 0, L_0x11cb9c0; 1 drivers
v0x11bd2f0_0 .net *"_s62", 0 0, C4<0>; 1 drivers
v0x11bd580_0 .net *"_s64", 0 0, C4<1>; 1 drivers
v0x11bd470_0 .net *"_s68", 6 0, C4<0000011>; 1 drivers
v0x11bd720_0 .net *"_s70", 0 0, L_0x11cbed0; 1 drivers
v0x11bd600_0 .net *"_s72", 0 0, C4<1>; 1 drivers
v0x11bd6a0_0 .net *"_s74", 0 0, C4<0>; 1 drivers
v0x11bd8e0_0 .net *"_s78", 6 0, C4<0100011>; 1 drivers
v0x11bd960_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x11bd7a0_0 .net *"_s80", 0 0, L_0x11cc540; 1 drivers
v0x11bd840_0 .net *"_s82", 0 0, C4<1>; 1 drivers
v0x11bdb40_0 .net *"_s84", 0 0, C4<0>; 1 drivers
v0x11bdbc0_0 .net *"_s88", 6 0, C4<0000011>; 1 drivers
v0x11bd9e0_0 .net *"_s90", 0 0, L_0x11cc700; 1 drivers
v0x11bda80_0 .net *"_s92", 0 0, C4<1>; 1 drivers
v0x11bddc0_0 .net *"_s94", 0 0, C4<0>; 1 drivers
v0x11bde40_0 .net *"_s98", 6 0, C4<0110011>; 1 drivers
v0x11bdc60_0 .alias "aluOp_o", 1 0, v0x11c48f0_0;
v0x11bdd00_0 .alias "aluSrc_o", 0 0, v0x11c4b00_0;
v0x11be060_0 .alias "branch_o", 0 0, v0x11c4ca0_0;
v0x11be0e0_0 .alias "equal_i", 0 0, v0x11c4f40_0;
v0x11bdec0_0 .alias "flush_o", 0 0, v0x11c4a30_0;
v0x11bdf70_0 .alias "memRead_o", 0 0, v0x11c54e0_0;
v0x11be320_0 .alias "memToReg_o", 0 0, v0x11c56a0_0;
v0x11be3a0_0 .alias "memWrite_o", 0 0, v0x11c5870_0;
v0x11be160_0 .alias "opCode_i", 6 0, v0x11c57f0_0;
v0x11be200_0 .alias "regWrite_o", 0 0, v0x11c58f0_0;
v0x11be2a0_0 .alias "wbDst_o", 0 0, v0x11c60c0_0;
L_0x11ca7d0 .cmp/eq 7, L_0x11c7390, C4<1100011>;
L_0x11caa30 .functor MUXZ 1, C4<0>, C4<1>, L_0x11c9f30, C4<>;
L_0x11cabb0 .cmp/eq 7, L_0x11c7390, C4<1100011>;
L_0x11caf10 .functor MUXZ 1, C4<0>, C4<1>, L_0x11cace0, C4<>;
L_0x11cae60 .cmp/eq 7, L_0x11c7390, C4<0110011>;
L_0x11cb040 .cmp/eq 7, L_0x11c7390, C4<0010011>;
L_0x11cb1d0 .functor MUXZ 2, C4<00>, C4<01>, L_0x11cb040, C4<>;
L_0x11cb580 .functor MUXZ 2, L_0x11cb1d0, C4<10>, L_0x11cae60, C4<>;
L_0x11cb7a0 .cmp/eq 7, L_0x11c7390, C4<0110011>;
L_0x11cb3f0 .functor MUXZ 1, C4<1>, C4<0>, L_0x11cb7a0, C4<>;
L_0x11cb8d0 .cmp/eq 7, L_0x11c7390, C4<0000011>;
L_0x11cbd50 .cmp/eq 7, L_0x11c7390, C4<0100011>;
L_0x11cbb80 .functor MUXZ 1, C4<1>, C4<0>, L_0x11cb9c0, C4<>;
L_0x11cbed0 .cmp/eq 7, L_0x11c7390, C4<0000011>;
L_0x11cc150 .functor MUXZ 1, C4<0>, C4<1>, L_0x11cbed0, C4<>;
L_0x11cc540 .cmp/eq 7, L_0x11c7390, C4<0100011>;
L_0x11cc330 .functor MUXZ 1, C4<0>, C4<1>, L_0x11cc540, C4<>;
L_0x11cc700 .cmp/eq 7, L_0x11c7390, C4<0000011>;
L_0x11cc960 .functor MUXZ 1, C4<0>, C4<1>, L_0x11cc700, C4<>;
L_0x11ccd90 .cmp/eq 7, L_0x11c7390, C4<0110011>;
L_0x11ccf30 .cmp/eq 7, L_0x11c7390, C4<0010011>;
L_0x11ccad0 .functor MUXZ 1, C4<0>, C4<1>, L_0x11c5480, C4<>;
S_0x11bba90 .scope module, "ALU_Control" "ALU_Control" 2 290, 15 1, S_0x1155ee0;
 .timescale 0 0;
v0x11bbb80_0 .var "aluCtrl_o", 3 0;
v0x11bbc40_0 .alias "aluOp_i", 1 0, v0x11c38c0_0;
v0x11bbcf0_0 .alias "funct_i", 9 0, v0x11c3eb0_0;
E_0x11bb8e0 .event edge, v0x11ba670_0, v0x11ba340_0;
S_0x11bb5f0 .scope module, "Register_IF_ID" "Register_IF_ID" 2 298, 16 1, S_0x1155ee0;
 .timescale 0 0;
v0x11bb6e0_0 .alias "IFFlush_i", 0 0, v0x11c4a30_0;
v0x11bb760_0 .alias "clk_i", 0 0, v0x11c6e70_0;
v0x11bb7e0_0 .alias "hazardDetected_i", 0 0, v0x11c50c0_0;
v0x11bb860_0 .alias "instrAddr_i", 31 0, v0x11c6310_0;
v0x11bb910_0 .var "instrAddr_o", 31 0;
v0x11bb990_0 .alias "instr_i", 31 0, v0x11c5f60_0;
v0x11bba10_0 .var "instr_o", 31 0;
S_0x11ba1b0 .scope module, "Register_ID_EX" "Register_ID_EX" 2 309, 17 1, S_0x1155ee0;
 .timescale 0 0;
v0x11ba2a0_0 .alias "aluOp_i", 1 0, v0x11c4bd0_0;
v0x11ba340_0 .var "aluOp_o", 1 0;
v0x11ba3e0_0 .alias "aluSrc_i", 0 0, v0x11c4d80_0;
v0x11ba480_0 .var "aluSrc_o", 0 0;
v0x11ba500_0 .alias "clk_i", 0 0, v0x11c6e70_0;
v0x11ba5d0_0 .alias "funct_i", 9 0, v0x11c4e50_0;
v0x11ba670_0 .var "funct_o", 9 0;
v0x11ba710_0 .alias "immExtended_i", 31 0, v0x11c5040_0;
v0x11ba830_0 .var "immExtended_o", 31 0;
v0x11ba8d0_0 .alias "memRead_i", 0 0, v0x11c53b0_0;
v0x11ba970_0 .var "memRead_o", 0 0;
v0x11ba9f0_0 .alias "memToReg_i", 0 0, v0x11c5560_0;
v0x11baa90_0 .var "memToReg_o", 0 0;
v0x11bab10_0 .alias "memWrite_i", 0 0, v0x11c5720_0;
v0x11bac10_0 .var "memWrite_o", 0 0;
v0x11bac90_0 .alias "rdAddr_i", 4 0, v0x11c5b30_0;
v0x11bab90_0 .var "rdAddr_o", 4 0;
v0x11badc0_0 .alias "regWrite_i", 0 0, v0x11c59c0_0;
v0x11baee0_0 .var "regWrite_o", 0 0;
v0x11baf60_0 .alias "rsAddr_i", 4 0, v0x11c5d90_0;
v0x11bae40_0 .var "rsAddr_o", 4 0;
v0x11bb090_0 .alias "rsData_i", 31 0, v0x11c5e10_0;
v0x11bafe0_0 .var "rsData_o", 31 0;
v0x11bb1d0_0 .alias "rtAddr_i", 4 0, v0x11c5bb0_0;
v0x11bb110_0 .var "rtAddr_o", 4 0;
v0x11bb320_0 .alias "rtData_i", 31 0, v0x11c5cc0_0;
v0x11bb280_0 .var "rtData_o", 31 0;
v0x11bb480_0 .alias "wbAddr_i", 4 0, v0x11c6040_0;
v0x11bb3a0_0 .var "wbAddr_o", 4 0;
S_0x11b9750 .scope module, "Register_EX_MEM" "Register_EX_MEM" 2 345, 18 1, S_0x1155ee0;
 .timescale 0 0;
v0x11b9840_0 .alias "aluResult_i", 31 0, v0x11c3990_0;
v0x11b98c0_0 .var "aluResult_o", 31 0;
v0x11b9970_0 .alias "aluSrc2_i", 31 0, v0x11c3c40_0;
v0x11b99f0_0 .var "aluSrc2_o", 31 0;
v0x11b9aa0_0 .alias "clk_i", 0 0, v0x11c6e70_0;
v0x11b9b50_0 .alias "memRead_i", 0 0, v0x11c40d0_0;
v0x11b9bd0_0 .var "memRead_o", 0 0;
v0x11b9c50_0 .alias "memToReg_i", 0 0, v0x11c4150_0;
v0x11b9cd0_0 .var "memToReg_o", 0 0;
v0x11b9d80_0 .alias "memWrite_i", 0 0, v0x11c42a0_0;
v0x11b9e60_0 .var "memWrite_o", 0 0;
v0x11b9ee0_0 .alias "regWrite_i", 0 0, v0x11c41d0_0;
v0x11b9f60_0 .var "regWrite_o", 0 0;
v0x11b9fe0_0 .alias "wbAddr_i", 4 0, v0x11c49b0_0;
v0x11ba0e0_0 .var "wbAddr_o", 4 0;
S_0x11b8eb0 .scope module, "Register_MEM_WB" "Register_MEM_WB" 2 365, 19 1, S_0x1155ee0;
 .timescale 0 0;
v0x11b8ff0_0 .alias "aluResult_i", 31 0, v0x11c6290_0;
v0x11b90b0_0 .var "aluResult_o", 31 0;
v0x11b9150_0 .alias "clk_i", 0 0, v0x11c6e70_0;
v0x11b91f0_0 .alias "memData_i", 31 0, v0x11c64f0_0;
v0x11b92a0_0 .var "memData_o", 31 0;
v0x11b9340_0 .alias "memToReg_i", 0 0, v0x11c6920_0;
v0x11b9420_0 .var "memToReg_o", 0 0;
v0x11b94c0_0 .alias "regWrite_i", 0 0, v0x11c6760_0;
v0x11b9540_0 .var "regWrite_o", 0 0;
v0x11b95f0_0 .alias "wbAddr_i", 4 0, v0x11c67e0_0;
v0x11b96a0_0 .var "wbAddr_o", 4 0;
E_0x11b8fa0 .event posedge, v0x11b9150_0;
S_0x11b8b30 .scope module, "Sign_Extend" "Sign_Extend" 2 384, 20 1, S_0x1155ee0;
 .timescale 0 0;
v0x11b8c20_0 .net *"_s1", 0 0, L_0x11cd310; 1 drivers
v0x11b8ce0_0 .net *"_s2", 19 0, L_0x11cd3b0; 1 drivers
v0x11b8d80_0 .alias "immExtended_o", 31 0, v0x11c5040_0;
v0x11b8e00_0 .alias "imm_i", 11 0, v0x11c4fc0_0;
L_0x11cd310 .part L_0x11c7860, 11, 1;
LS_0x11cd3b0_0_0 .concat [ 1 1 1 1], L_0x11cd310, L_0x11cd310, L_0x11cd310, L_0x11cd310;
LS_0x11cd3b0_0_4 .concat [ 1 1 1 1], L_0x11cd310, L_0x11cd310, L_0x11cd310, L_0x11cd310;
LS_0x11cd3b0_0_8 .concat [ 1 1 1 1], L_0x11cd310, L_0x11cd310, L_0x11cd310, L_0x11cd310;
LS_0x11cd3b0_0_12 .concat [ 1 1 1 1], L_0x11cd310, L_0x11cd310, L_0x11cd310, L_0x11cd310;
LS_0x11cd3b0_0_16 .concat [ 1 1 1 1], L_0x11cd310, L_0x11cd310, L_0x11cd310, L_0x11cd310;
LS_0x11cd3b0_1_0 .concat [ 4 4 4 4], LS_0x11cd3b0_0_0, LS_0x11cd3b0_0_4, LS_0x11cd3b0_0_8, LS_0x11cd3b0_0_12;
LS_0x11cd3b0_1_4 .concat [ 4 0 0 0], LS_0x11cd3b0_0_16;
L_0x11cd3b0 .concat [ 16 4 0 0], LS_0x11cd3b0_1_0, LS_0x11cd3b0_1_4;
L_0x11cd550 .concat [ 12 20 0 0], L_0x11c7860, L_0x11cd3b0;
S_0x11b87c0 .scope module, "Shift" "Shift" 2 389, 21 1, S_0x1155ee0;
 .timescale 0 0;
v0x11b88b0_0 .net *"_s2", 30 0, L_0x11cd990; 1 drivers
v0x11b8970_0 .net *"_s4", 0 0, C4<0>; 1 drivers
v0x11b8a10_0 .alias "immExtended_i", 31 0, v0x11c5040_0;
v0x11b8ab0_0 .alias "immShifted_o", 31 0, v0x11c5260_0;
L_0x11cd990 .part L_0x11cd550, 0, 31;
L_0x11cda30 .concat [ 1 31 0 0], C4<0>, L_0x11cd990;
S_0x11b8310 .scope module, "Branch_Equal" "Branch_Equal" 2 394, 22 1, S_0x1155ee0;
 .timescale 0 0;
v0x11b8400_0 .net *"_s0", 0 0, L_0x11cdb60; 1 drivers
v0x11b84a0_0 .net *"_s2", 0 0, C4<1>; 1 drivers
v0x11b8540_0 .net *"_s4", 0 0, C4<0>; 1 drivers
v0x11b85e0_0 .alias "equal_o", 0 0, v0x11c4f40_0;
v0x11b8680_0 .alias "rsData_i", 31 0, v0x11c5e10_0;
v0x11b8720_0 .alias "rtData_i", 31 0, v0x11c5cc0_0;
L_0x11cdb60 .cmp/eq 32, L_0x11c8500, L_0x11c8d80;
L_0x11cd130 .functor MUXZ 1, C4<0>, C4<1>, L_0x11cdb60, C4<>;
S_0x11b7220 .scope module, "Forwarding_Unit" "Forwarding_Unit" 2 400, 23 1, S_0x1155ee0;
 .timescale 0 0;
L_0x11cddd0 .functor OR 1, v0x11b9f60_0, v0x11b9540_0, C4<0>, C4<0>;
L_0x11cdd70 .functor OR 1, L_0x11cddd0, L_0x11cdc40, C4<0>, C4<0>;
L_0x11ce220 .functor OR 1, L_0x11cdd70, L_0x11ce130, C4<0>, C4<0>;
L_0x11cdff0 .functor OR 1, L_0x11ce220, L_0x11cdf00, C4<0>, C4<0>;
L_0x11ce690 .functor OR 1, L_0x11cdff0, L_0x11ce5a0, C4<0>, C4<0>;
v0x11b7380_0 .alias "EX_MEM_RegWrite_i", 0 0, v0x11c6760_0;
v0x11b7440_0 .alias "EX_MEM_RegisterRd_i", 4 0, v0x11c67e0_0;
v0x11b74e0_0 .var "Forward_A_o", 1 0;
v0x11b7580_0 .var "Forward_B_o", 1 0;
v0x11b7630_0 .alias "ID_EX_RegisterRs1_i", 4 0, v0x11c44d0_0;
v0x11b76d0_0 .alias "ID_EX_RegisterRs2_i", 4 0, v0x11c46c0_0;
v0x11b77b0_0 .alias "MEM_WB_RegWrite_i", 0 0, v0x11c6b40_0;
v0x11b7850_0 .alias "MEM_WB_RegisterRd_i", 4 0, v0x11c6bc0_0;
v0x11b7940_0 .net *"_s1", 0 0, L_0x11cddd0; 1 drivers
v0x11b79e0_0 .net *"_s11", 0 0, L_0x11ce130; 1 drivers
v0x11b7ae0_0 .net *"_s13", 0 0, L_0x11ce220; 1 drivers
v0x11b7b80_0 .net *"_s15", 4 0, C4<00000>; 1 drivers
v0x11b7c90_0 .net *"_s17", 0 0, L_0x11cdf00; 1 drivers
v0x11b7d30_0 .net *"_s19", 0 0, L_0x11cdff0; 1 drivers
v0x11b7e50_0 .net *"_s21", 4 0, C4<00000>; 1 drivers
v0x11b7ef0_0 .net *"_s23", 0 0, L_0x11ce5a0; 1 drivers
v0x11b7db0_0 .net *"_s25", 0 0, L_0x11ce690; 1 drivers
v0x11b8040_0 .net *"_s3", 4 0, C4<00000>; 1 drivers
v0x11b8160_0 .net *"_s5", 0 0, L_0x11cdc40; 1 drivers
v0x11b81e0_0 .net *"_s7", 0 0, L_0x11cdd70; 1 drivers
v0x11b80c0_0 .net *"_s9", 4 0, C4<00000>; 1 drivers
E_0x11b7310 .event edge, L_0x11ce690;
L_0x11cdc40 .cmp/ne 5, v0x11ba0e0_0, C4<00000>;
L_0x11ce130 .cmp/ne 5, v0x11b96a0_0, C4<00000>;
L_0x11cdf00 .cmp/ne 5, v0x11bae40_0, C4<00000>;
L_0x11ce5a0 .cmp/ne 5, v0x11bb110_0, C4<00000>;
S_0x1185620 .scope module, "Hazard_Detection_Unit" "Hazard_Detection_Unit" 2 412, 24 1, S_0x1155ee0;
 .timescale 0 0;
v0x115b7d0_0 .alias "EX_memRead_i", 0 0, v0x11c40d0_0;
v0x11b6f90_0 .alias "EX_wbAddr_i", 4 0, v0x11c49b0_0;
v0x11b7030_0 .alias "ID_rsAddr_i", 4 0, v0x11c5d90_0;
v0x11b70d0_0 .alias "ID_rtAddr_i", 4 0, v0x11c5bb0_0;
v0x11b7180_0 .var "hazardDetected_o", 0 0;
E_0x1186490 .event edge, v0x115b7d0_0, v0x11b7030_0, v0x11b6f90_0, v0x11b70d0_0;
    .scope S_0x11c3310;
T_0 ;
    %wait E_0x11c1720;
    %load/v 8, v0x11c3600_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11c3580_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x11c3400_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x11c3680_0, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v0x11c3500_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11c3580_0, 0, 8;
    %jmp T_0.5;
T_0.4 ;
    %load/v 8, v0x11c3580_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11c3580_0, 0, 8;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11c1e30;
T_1 ;
    %wait E_0x11b8fa0;
    %load/v 8, v0x11c2310_0, 1;
    %load/v 9, v0x11c1f20_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x11c1fa0_0, 32;
    %ix/getv 3, v0x11c1f20_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x11c2c90, 0, 8;
t_0 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11c1880;
T_2 ;
    %wait E_0x11b8fa0;
    %load/v 8, v0x11c1970_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x11c1c80_0, 32;
    %ix/getv 3, v0x11c1aa0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x11c1db0, 0, 8;
t_1 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x11be600;
T_3 ;
    %wait E_0x11be030;
    %load/v 8, v0x11be730_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/v 8, v0x11be8b0_0, 32;
    %load/v 40, v0x11be930_0, 32;
    %and 8, 40, 32;
    %set/v v0x11be800_0, 8, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/v 8, v0x11be8b0_0, 32;
    %load/v 40, v0x11be930_0, 32;
    %or 8, 40, 32;
    %set/v v0x11be800_0, 8, 32;
    %jmp T_3.6;
T_3.2 ;
    %load/v 8, v0x11be8b0_0, 32;
    %load/v 40, v0x11be930_0, 32;
    %add 8, 40, 32;
    %set/v v0x11be800_0, 8, 32;
    %jmp T_3.6;
T_3.3 ;
    %load/v 8, v0x11be8b0_0, 32;
    %load/v 40, v0x11be930_0, 32;
    %sub 8, 40, 32;
    %set/v v0x11be800_0, 8, 32;
    %jmp T_3.6;
T_3.4 ;
    %load/v 8, v0x11be8b0_0, 32;
    %load/v 40, v0x11be930_0, 32;
    %mul 8, 40, 32;
    %set/v v0x11be800_0, 8, 32;
    %jmp T_3.6;
T_3.5 ;
    %load/v 8, v0x11be8b0_0, 32;
    %load/v 40, v0x11be930_0, 32;
    %sub 8, 40, 32;
    %set/v v0x11be800_0, 8, 32;
    %jmp T_3.6;
T_3.6 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x11bba90;
T_4 ;
    %wait E_0x11bb8e0;
    %load/v 8, v0x11bbcf0_0, 10;
    %cmpi/u 8, 7, 10;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 6, 10;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 0, 10;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 256, 10;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 8, 10;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %set/v v0x11bbb80_0, 0, 4;
    %jmp T_4.5;
T_4.1 ;
    %movi 8, 1, 4;
    %set/v v0x11bbb80_0, 8, 4;
    %jmp T_4.5;
T_4.2 ;
    %movi 8, 2, 4;
    %set/v v0x11bbb80_0, 8, 4;
    %jmp T_4.5;
T_4.3 ;
    %movi 8, 6, 4;
    %set/v v0x11bbb80_0, 8, 4;
    %jmp T_4.5;
T_4.4 ;
    %movi 8, 3, 4;
    %set/v v0x11bbb80_0, 8, 4;
    %jmp T_4.5;
T_4.5 ;
    %load/v 8, v0x11bbcf0_0, 3; Only need 3 of 10 bits
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 2, 3;
    %jmp/0xz  T_4.6, 4;
    %movi 8, 2, 4;
    %set/v v0x11bbb80_0, 8, 4;
T_4.6 ;
    %load/v 8, v0x11bbc40_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_4.8, 4;
    %movi 8, 2, 4;
    %set/v v0x11bbb80_0, 8, 4;
T_4.8 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x11bb5f0;
T_5 ;
    %wait E_0x11b8fa0;
    %load/v 8, v0x11bb990_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11bba10_0, 0, 8;
    %load/v 8, v0x11bb860_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11bb910_0, 0, 8;
    %load/v 8, v0x11bb6e0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11bba10_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11bb910_0, 0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11ba1b0;
T_6 ;
    %wait E_0x11b8fa0;
    %load/v 8, v0x11ba2a0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x11ba340_0, 0, 8;
    %load/v 8, v0x11ba3e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11ba480_0, 0, 8;
    %load/v 8, v0x11ba8d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11ba970_0, 0, 8;
    %load/v 8, v0x11bab10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11bac10_0, 0, 8;
    %load/v 8, v0x11ba9f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11baa90_0, 0, 8;
    %load/v 8, v0x11badc0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11baee0_0, 0, 8;
    %load/v 8, v0x11bb090_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11bafe0_0, 0, 8;
    %load/v 8, v0x11bb320_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11bb280_0, 0, 8;
    %load/v 8, v0x11ba710_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11ba830_0, 0, 8;
    %load/v 8, v0x11baf60_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x11bae40_0, 0, 8;
    %load/v 8, v0x11bb1d0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x11bb110_0, 0, 8;
    %load/v 8, v0x11bac90_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x11bab90_0, 0, 8;
    %load/v 8, v0x11ba5d0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x11ba670_0, 0, 8;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11b9750;
T_7 ;
    %wait E_0x11b8fa0;
    %load/v 8, v0x11b9b50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11b9bd0_0, 0, 8;
    %load/v 8, v0x11b9d80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11b9e60_0, 0, 8;
    %load/v 8, v0x11b9c50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11b9cd0_0, 0, 8;
    %load/v 8, v0x11b9ee0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11b9f60_0, 0, 8;
    %load/v 8, v0x11b9840_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11b98c0_0, 0, 8;
    %load/v 8, v0x11b9970_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11b99f0_0, 0, 8;
    %load/v 8, v0x11b9fe0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x11ba0e0_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_0x11b8eb0;
T_8 ;
    %wait E_0x11b8fa0;
    %load/v 8, v0x11b9340_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11b9420_0, 0, 8;
    %load/v 8, v0x11b94c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11b9540_0, 0, 8;
    %load/v 8, v0x11b91f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11b92a0_0, 0, 8;
    %load/v 8, v0x11b8ff0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x11b90b0_0, 0, 8;
    %load/v 8, v0x11b95f0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x11b96a0_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0x11b7220;
T_9 ;
    %wait E_0x11b7310;
    %load/v 8, v0x11b7380_0, 1;
    %load/v 9, v0x11b7440_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x11b7440_0, 5;
    %load/v 14, v0x11b7630_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %movi 8, 2, 2;
    %set/v v0x11b74e0_0, 8, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x11b77b0_0, 1;
    %load/v 9, v0x11b7850_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x11b7850_0, 5;
    %load/v 14, v0x11b7630_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %movi 8, 1, 2;
    %set/v v0x11b74e0_0, 8, 2;
    %jmp T_9.3;
T_9.2 ;
    %set/v v0x11b74e0_0, 0, 2;
T_9.3 ;
T_9.1 ;
    %load/v 8, v0x11b7380_0, 1;
    %load/v 9, v0x11b7440_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x11b7440_0, 5;
    %load/v 14, v0x11b76d0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %movi 8, 2, 2;
    %set/v v0x11b7580_0, 8, 2;
    %jmp T_9.5;
T_9.4 ;
    %load/v 8, v0x11b77b0_0, 1;
    %load/v 9, v0x11b7850_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x11b7850_0, 5;
    %load/v 14, v0x11b76d0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.6, 8;
    %movi 8, 1, 2;
    %set/v v0x11b7580_0, 8, 2;
    %jmp T_9.7;
T_9.6 ;
    %set/v v0x11b7580_0, 0, 2;
T_9.7 ;
T_9.5 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1185620;
T_10 ;
    %wait E_0x1186490;
    %load/v 8, v0x115b7d0_0, 1;
    %load/v 9, v0x11b7030_0, 5;
    %load/v 14, v0x11b6f90_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x11b70d0_0, 5;
    %load/v 15, v0x11b6f90_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_10.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_10.2, 8;
T_10.0 ; End of true expr.
    %jmp/0  T_10.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_10.2;
T_10.1 ;
    %mov 9, 0, 1; Return false value
T_10.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x11b7180_0, 0, 9;
    %jmp T_10;
    .thread T_10, $push;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./PC.v";
    "./Instruction_Memory.v";
    "./Registers.v";
    "./Data_Memory.v";
    "./Adder.v";
    "./MUX32.v";
    "./MUX5.v";
    "./MUX_MemToReg.v";
    "./MUX_AluSrc.v";
    "./MUX_Stall.v";
    "./ALU.v";
    "./Control.v";
    "./ALU_Control.v";
    "./Register_IF_ID.v";
    "./Register_ID_EX.v";
    "./Register_EX_MEM.v";
    "./Register_MEM_WB.v";
    "./Sign_Extend.v";
    "./Shift.v";
    "./Branch_Equal.v";
    "./Forwarding_Unit.v";
    "./Hazard_Detection_Unit.v";
