// Seed: 922032468
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  reg id_6 = 1 == id_6, id_7;
  wire id_8;
  reg  id_9 = id_7;
  wire id_10;
  wire id_11;
  always id_9 = #1 1'h0 ^ id_3;
  wire id_12, id_13, id_14 = id_5;
  genvar id_15;
endmodule
module module_1 (
    input tri1 id_0,
    input wor  id_1
);
  wire id_3, id_4;
  reg id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4
  );
  assign id_3 = id_3;
  id_18(
      .id_0(1'b0), .id_1(1), .id_2(id_15), .id_3(), .id_4(1)
  );
  always @(id_11 or posedge {1,
    id_7
  })
  begin : LABEL_0
    id_15 <= 1 ? 1 : id_14;
  end
endmodule
