{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 11:15:13 2009 " "Info: Processing started: Wed Feb 25 11:15:13 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off nBitAddSub_sch -c nBitAddSub_sch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nBitAddSub_sch -c nBitAddSub_sch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "M C 15.610 ns Longest " "Info: Longest tpd from source pin \"M\" to destination pin \"C\" is 15.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns M 1 PIN PIN_L16 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L16; Fanout = 5; PIN Node = 'M'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "nBitAddSub_sch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub_sch/nBitAddSub_sch.bdf" { { 576 480 648 592 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.366 ns) + CELL(0.292 ns) 9.127 ns inst5 2 COMB LC_X8_Y1_N7 3 " "Info: 2: + IC(7.366 ns) + CELL(0.292 ns) = 9.127 ns; Loc. = LC_X8_Y1_N7; Fanout = 3; COMB Node = 'inst5'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { M inst5 } "NODE_NAME" } } { "nBitAddSub_sch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub_sch/nBitAddSub_sch.bdf" { { 224 416 480 272 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.575 ns) 10.126 ns FullAdder_sch:inst2\|inst4~32COUT1 3 COMB LC_X8_Y1_N2 2 " "Info: 3: + IC(0.424 ns) + CELL(0.575 ns) = 10.126 ns; Loc. = LC_X8_Y1_N2; Fanout = 2; COMB Node = 'FullAdder_sch:inst2\|inst4~32COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { inst5 FullAdder_sch:inst2|inst4~32COUT1 } "NODE_NAME" } } { "FullAdder_sch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub_sch/FullAdder_sch.bdf" { { 160 576 640 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.206 ns FullAdder_sch:inst2\|inst4~30COUT1 4 COMB LC_X8_Y1_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 10.206 ns; Loc. = LC_X8_Y1_N3; Fanout = 1; COMB Node = 'FullAdder_sch:inst2\|inst4~30COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { FullAdder_sch:inst2|inst4~32COUT1 FullAdder_sch:inst2|inst4~30COUT1 } "NODE_NAME" } } { "FullAdder_sch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub_sch/FullAdder_sch.bdf" { { 160 576 640 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 10.814 ns FullAdder_sch:inst2\|inst4~27 5 COMB LC_X8_Y1_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 10.814 ns; Loc. = LC_X8_Y1_N4; Fanout = 1; COMB Node = 'FullAdder_sch:inst2\|inst4~27'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { FullAdder_sch:inst2|inst4~30COUT1 FullAdder_sch:inst2|inst4~27 } "NODE_NAME" } } { "FullAdder_sch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub_sch/FullAdder_sch.bdf" { { 160 576 640 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.688 ns) + CELL(2.108 ns) 15.610 ns C 6 PIN PIN_V12 0 " "Info: 6: + IC(2.688 ns) + CELL(2.108 ns) = 15.610 ns; Loc. = PIN_V12; Fanout = 0; PIN Node = 'C'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { FullAdder_sch:inst2|inst4~27 C } "NODE_NAME" } } { "nBitAddSub_sch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub_sch/nBitAddSub_sch.bdf" { { 120 736 912 136 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.132 ns ( 32.88 % ) " "Info: Total cell delay = 5.132 ns ( 32.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.478 ns ( 67.12 % ) " "Info: Total interconnect delay = 10.478 ns ( 67.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.610 ns" { M inst5 FullAdder_sch:inst2|inst4~32COUT1 FullAdder_sch:inst2|inst4~30COUT1 FullAdder_sch:inst2|inst4~27 C } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.610 ns" { M {} M~out0 {} inst5 {} FullAdder_sch:inst2|inst4~32COUT1 {} FullAdder_sch:inst2|inst4~30COUT1 {} FullAdder_sch:inst2|inst4~27 {} C {} } { 0.000ns 0.000ns 7.366ns 0.424ns 0.000ns 0.000ns 2.688ns } { 0.000ns 1.469ns 0.292ns 0.575ns 0.080ns 0.608ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "121 " "Info: Peak virtual memory: 121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 11:15:15 2009 " "Info: Processing ended: Wed Feb 25 11:15:15 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
