# Lab_4_Full_UART
Fully functional Universal Asynchronous Receiver/Transmitter Interface using Verilog and Assembly.

Dependencies: 
This project was created using the Xilinx ISE Project Navigator Version: 14.7.
