m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/dande/OneDrive/Documents/ModelSim practice/Verilog_practice/single_port_ram/sim
vsingle_port_ram
!s110 1679229578
!i10b 1
!s100 TYdm1fL;FfmEHm8F;Z_?@0
!s11b Dg1SIo80bB@j0V0VzS_@n1
Igd;IO9k6Cg3kol3k6]=X`2
VDg1SIo80bB@j0V0VzS_@n1
R0
w1679229567
8C:/Users/dande/OneDrive/Documents/ModelSim practice/Verilog_practice/single_port_ram/rtl/single_port_ram.v
FC:/Users/dande/OneDrive/Documents/ModelSim practice/Verilog_practice/single_port_ram/rtl/single_port_ram.v
!i122 2
L0 1 30
OV;L;2020.1;71
r1
!s85 0
31
!s108 1679229578.000000
!s107 C:/Users/dande/OneDrive/Documents/ModelSim practice/Verilog_practice/single_port_ram/rtl/single_port_ram.v|
!s90 -reportprogress|300|-work|work|C:/Users/dande/OneDrive/Documents/ModelSim practice/Verilog_practice/single_port_ram/rtl/single_port_ram.v|
!i113 1
o-work work
tCvgOpt 0
