

================================================================
== Vivado HLS Report for 'MaxPooling1_layer'
================================================================
* Date:           Thu Feb 22 01:24:16 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        minst
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  15.00|     8.723|        1.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6127|  6127|  6127|  6127|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                   |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                           |  6126|  6126|      2042|          -|          -|     3|    no    |
        | + Loop 1.1                        |  2040|  2040|       170|          -|          -|    12|    no    |
        |  ++ Loop 1.1.1                    |   168|   168|        14|          -|          -|    12|    no    |
        |   +++ Loop 1.1.1.1                |    12|    12|         6|          -|          -|     2|    no    |
        |    ++++ MaxPooling1_layer_label1  |     4|     4|         2|          -|          -|     2|    no    |
        +-----------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    184|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     34|
|Register         |        -|      -|     136|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     202|    457|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |run_fcmp_32ns_32ndEe_U45  |run_fcmp_32ns_32ndEe  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |channels_2_fu_184_p2  |     +    |      0|  0|   3|           2|           1|
    |column_1_1_fu_319_p2  |     +    |      0|  0|   6|           4|           1|
    |i_2_fu_343_p2         |     +    |      0|  0|   3|           2|           1|
    |j_2_fu_422_p2         |     +    |      0|  0|   3|           2|           1|
    |row_1_1_fu_264_p2     |     +    |      0|  0|   6|           4|           1|
    |tmp_15_fu_349_p2      |     +    |      0|  0|   7|           5|           5|
    |tmp_18_fu_428_p2      |     +    |      0|  0|   7|           5|           5|
    |tmp_23_fu_282_p2      |     +    |      0|  0|   8|           8|           8|
    |tmp_25_fu_402_p2      |     +    |      0|  0|  10|          10|          10|
    |tmp_26_fu_358_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_28_fu_437_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_16_fu_214_p2      |     -    |      0|  0|   8|           8|           8|
    |tmp_22_fu_248_p2      |     -    |      0|  0|   7|           7|           7|
    |tmp_24_fu_307_p2      |     -    |      0|  0|  10|          10|          10|
    |tmp_27_fu_383_p2      |     -    |      0|  0|  12|          12|          12|
    |exitcond1_fu_337_p2   |   icmp   |      0|  0|   2|           2|           3|
    |exitcond2_fu_313_p2   |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_258_p2   |   icmp   |      0|  0|   2|           4|           4|
    |exitcond4_fu_178_p2   |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_416_p2    |   icmp   |      0|  0|   2|           2|           3|
    |maxn_2_fu_447_p3      |  select  |      0|  0|  32|           1|          32|
    |pool1_output_d0       |  select  |      0|  0|  32|           1|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 184|         116|         171|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   4|          8|    1|          8|
    |channels_reg_90    |   3|          2|    2|          4|
    |column_1_reg_112   |   3|          2|    4|          8|
    |grp_fu_170_opcode  |   3|          3|    5|         15|
    |grp_fu_170_p0      |   3|          3|   32|         96|
    |grp_fu_170_p1      |   3|          3|   32|         96|
    |i_reg_124          |   3|          2|    2|          4|
    |j_reg_147          |   3|          2|    2|          4|
    |maxn_1_reg_158     |   3|          2|   32|         64|
    |maxn_reg_135       |   3|          2|   32|         64|
    |row_1_reg_101      |   3|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  34|         31|  148|        371|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |channels_2_reg_458   |   2|   0|    2|          0|
    |channels_reg_90      |   2|   0|    2|          0|
    |column_1_1_reg_494   |   4|   0|    4|          0|
    |column_1_reg_112     |   4|   0|    4|          0|
    |i_2_reg_507          |   2|   0|    2|          0|
    |i_reg_124            |   2|   0|    2|          0|
    |j_2_reg_520          |   2|   0|    2|          0|
    |j_reg_147            |   2|   0|    2|          0|
    |maxn_1_reg_158       |  32|   0|   32|          0|
    |maxn_reg_135         |  32|   0|   32|          0|
    |row_1_1_reg_476      |   4|   0|    4|          0|
    |row_1_reg_101        |   4|   0|    4|          0|
    |tmp_11_reg_499       |   4|   0|    5|          1|
    |tmp_23_cast_reg_463  |   6|   0|    9|          3|
    |tmp_24_reg_486       |   8|   0|   10|          2|
    |tmp_26_cast_reg_468  |   6|   0|    8|          2|
    |tmp_27_reg_512       |   9|   0|   12|          3|
    |tmp_s_reg_481        |   4|   0|    5|          1|
    +---------------------+----+----+-----+-----------+
    |Total                | 136|   0|  148|         12|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | MaxPooling1_layer | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | MaxPooling1_layer | return value |
|ap_start               |  in |    1| ap_ctrl_hs | MaxPooling1_layer | return value |
|ap_done                | out |    1| ap_ctrl_hs | MaxPooling1_layer | return value |
|ap_idle                | out |    1| ap_ctrl_hs | MaxPooling1_layer | return value |
|ap_ready               | out |    1| ap_ctrl_hs | MaxPooling1_layer | return value |
|conv1_output_address0  | out |   11|  ap_memory |    conv1_output   |     array    |
|conv1_output_ce0       | out |    1|  ap_memory |    conv1_output   |     array    |
|conv1_output_q0        |  in |   32|  ap_memory |    conv1_output   |     array    |
|pool1_output_address0  | out |    9|  ap_memory |    pool1_output   |     array    |
|pool1_output_ce0       | out |    1|  ap_memory |    pool1_output   |     array    |
|pool1_output_we0       | out |    1|  ap_memory |    pool1_output   |     array    |
|pool1_output_d0        | out |   32|  ap_memory |    pool1_output   |     array    |
+-----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "br label %.loopexit" [minst/source/test.cpp:136]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%channels = phi i2 [ 0, %0 ], [ %channels_2, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'channels' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.50ns)   --->   "%exitcond4 = icmp eq i2 %channels, -1" [minst/source/test.cpp:136]   --->   Operation 10 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.63ns)   --->   "%channels_2 = add i2 %channels, 1" [minst/source/test.cpp:136]   --->   Operation 12 'add' 'channels_2' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %2, label %.preheader7.preheader" [minst/source/test.cpp:136]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %channels, i5 0)" [minst/source/test.cpp:136]   --->   Operation 14 'bitconcatenate' 'tmp' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i7 %tmp to i8" [minst/source/test.cpp:136]   --->   Operation 15 'zext' 'p_shl2_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %channels, i3 0)" [minst/source/test.cpp:136]   --->   Operation 16 'bitconcatenate' 'tmp_14' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i5 %tmp_14 to i8" [minst/source/test.cpp:144]   --->   Operation 17 'zext' 'p_shl3_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.31ns)   --->   "%tmp_16 = sub i8 %p_shl2_cast, %p_shl3_cast" [minst/source/test.cpp:144]   --->   Operation 18 'sub' 'tmp_16' <Predicate = (!exitcond4)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i8 %tmp_16 to i9" [minst/source/test.cpp:144]   --->   Operation 19 'sext' 'tmp_23_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_19 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %channels, i4 0)" [minst/source/test.cpp:136]   --->   Operation 20 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %tmp_19 to i7" [minst/source/test.cpp:136]   --->   Operation 21 'zext' 'p_shl_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_21 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %channels, i2 0)" [minst/source/test.cpp:136]   --->   Operation 22 'bitconcatenate' 'tmp_21' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_21 to i7" [minst/source/test.cpp:147]   --->   Operation 23 'zext' 'p_shl1_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.28ns)   --->   "%tmp_22 = sub i7 %p_shl_cast, %p_shl1_cast" [minst/source/test.cpp:147]   --->   Operation 24 'sub' 'tmp_22' <Predicate = (!exitcond4)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i7 %tmp_22 to i8" [minst/source/test.cpp:147]   --->   Operation 25 'sext' 'tmp_26_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.46ns)   --->   "br label %.preheader7" [minst/source/test.cpp:137]   --->   Operation 26 'br' <Predicate = (!exitcond4)> <Delay = 0.46>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [minst/source/test.cpp:162]   --->   Operation 27 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.73>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%row_1 = phi i4 [ 0, %.preheader7.preheader ], [ %row_1_1, %.preheader7.loopexit ]"   --->   Operation 28 'phi' 'row_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.96ns)   --->   "%exitcond3 = icmp eq i4 %row_1, -4" [minst/source/test.cpp:137]   --->   Operation 29 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 30 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.99ns)   --->   "%row_1_1 = add i4 %row_1, 1" [minst/source/test.cpp:137]   --->   Operation 31 'add' 'row_1_1' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader" [minst/source/test.cpp:137]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %row_1, i1 false)" [minst/source/test.cpp:144]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i4 %row_1 to i8" [minst/source/test.cpp:147]   --->   Operation 34 'zext' 'tmp_10_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.31ns)   --->   "%tmp_23 = add i8 %tmp_26_cast, %tmp_10_cast" [minst/source/test.cpp:147]   --->   Operation 35 'add' 'tmp_23' <Predicate = (!exitcond3)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i8 %tmp_23 to i6" [minst/source/test.cpp:147]   --->   Operation 36 'trunc' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_9, i4 0)" [minst/source/test.cpp:147]   --->   Operation 37 'bitconcatenate' 'p_shl4_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_23, i2 0)" [minst/source/test.cpp:147]   --->   Operation 38 'bitconcatenate' 'p_shl5_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.41ns)   --->   "%tmp_24 = sub i10 %p_shl4_cast, %p_shl5_cast" [minst/source/test.cpp:147]   --->   Operation 39 'sub' 'tmp_24' <Predicate = (!exitcond3)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.46ns)   --->   "br label %.preheader6" [minst/source/test.cpp:138]   --->   Operation 40 'br' <Predicate = (!exitcond3)> <Delay = 0.46>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%column_1 = phi i4 [ %column_1_1, %1 ], [ 0, %.preheader6.preheader ]"   --->   Operation 42 'phi' 'column_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.96ns)   --->   "%exitcond2 = icmp eq i4 %column_1, -4" [minst/source/test.cpp:138]   --->   Operation 43 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 44 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.99ns)   --->   "%column_1_1 = add i4 %column_1, 1" [minst/source/test.cpp:138]   --->   Operation 45 'add' 'column_1_1' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader7.loopexit, label %.preheader5.preheader" [minst/source/test.cpp:138]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %column_1, i1 false)" [minst/source/test.cpp:144]   --->   Operation 47 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.46ns)   --->   "br label %.preheader5" [minst/source/test.cpp:141]   --->   Operation 48 'br' <Predicate = (!exitcond2)> <Delay = 0.46>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 49 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.72>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %.preheader5.preheader ], [ %i_2, %.preheader5.loopexit ]"   --->   Operation 50 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%maxn = phi float [ 0.000000e+00, %.preheader5.preheader ], [ %maxn_1, %.preheader5.loopexit ]" [minst/source/test.cpp:144]   --->   Operation 51 'phi' 'maxn' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%i_cast2 = zext i2 %i to i5" [minst/source/test.cpp:141]   --->   Operation 52 'zext' 'i_cast2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.50ns)   --->   "%exitcond1 = icmp eq i2 %i, -2" [minst/source/test.cpp:141]   --->   Operation 53 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 54 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.63ns)   --->   "%i_2 = add i2 %i, 1" [minst/source/test.cpp:141]   --->   Operation 55 'add' 'i_2' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %.preheader.preheader" [minst/source/test.cpp:141]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.02ns)   --->   "%tmp_15 = add i5 %tmp_s, %i_cast2" [minst/source/test.cpp:144]   --->   Operation 57 'add' 'tmp_15' <Predicate = (!exitcond1)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i5 %tmp_15 to i9" [minst/source/test.cpp:144]   --->   Operation 58 'zext' 'tmp_16_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.30ns)   --->   "%tmp_26 = add i9 %tmp_16_cast, %tmp_23_cast" [minst/source/test.cpp:144]   --->   Operation 59 'add' 'tmp_26' <Predicate = (!exitcond1)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i9 %tmp_26 to i7" [minst/source/test.cpp:144]   --->   Operation 60 'trunc' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_10, i5 0)" [minst/source/test.cpp:144]   --->   Operation 61 'bitconcatenate' 'p_shl6_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_26, i3 0)" [minst/source/test.cpp:144]   --->   Operation 62 'bitconcatenate' 'p_shl7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.54ns)   --->   "%tmp_27 = sub i12 %p_shl6_cast, %p_shl7_cast" [minst/source/test.cpp:144]   --->   Operation 63 'sub' 'tmp_27' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.46ns)   --->   "br label %.preheader" [minst/source/test.cpp:142]   --->   Operation 64 'br' <Predicate = (!exitcond1)> <Delay = 0.46>
ST_5 : Operation 65 [1/1] (5.24ns)   --->   "%tmp_12 = fcmp ogt float %maxn, 0.000000e+00" [minst/source/test.cpp:147]   --->   Operation 65 'fcmp' 'tmp_12' <Predicate = (exitcond1)> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.70ns)   --->   "%tmp_13 = select i1 %tmp_12, float %maxn, float 0.000000e+00" [minst/source/test.cpp:147]   --->   Operation 66 'select' 'tmp_13' <Predicate = (exitcond1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i4 %column_1 to i10" [minst/source/test.cpp:147]   --->   Operation 67 'zext' 'tmp_14_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.41ns)   --->   "%tmp_25 = add i10 %tmp_24, %tmp_14_cast" [minst/source/test.cpp:147]   --->   Operation 68 'add' 'tmp_25' <Predicate = (exitcond1)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i10 %tmp_25 to i64" [minst/source/test.cpp:147]   --->   Operation 69 'zext' 'tmp_31_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%pool1_output_addr = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_31_cast" [minst/source/test.cpp:147]   --->   Operation 70 'getelementptr' 'pool1_output_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.77ns)   --->   "store float %tmp_13, float* %pool1_output_addr, align 4" [minst/source/test.cpp:147]   --->   Operation 71 'store' <Predicate = (exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader6" [minst/source/test.cpp:138]   --->   Operation 72 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.33>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%j = phi i2 [ %j_2, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 73 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%maxn_1 = phi float [ %maxn_2, %._crit_edge ], [ %maxn, %.preheader.preheader ]"   --->   Operation 74 'phi' 'maxn_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%j_cast1 = zext i2 %j to i5" [minst/source/test.cpp:142]   --->   Operation 75 'zext' 'j_cast1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.50ns)   --->   "%exitcond = icmp eq i2 %j, -2" [minst/source/test.cpp:142]   --->   Operation 76 'icmp' 'exitcond' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 77 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.63ns)   --->   "%j_2 = add i2 %j, 1" [minst/source/test.cpp:142]   --->   Operation 78 'add' 'j_2' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader5.loopexit, label %._crit_edge" [minst/source/test.cpp:142]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.02ns)   --->   "%tmp_18 = add i5 %j_cast1, %tmp_11" [minst/source/test.cpp:144]   --->   Operation 80 'add' 'tmp_18' <Predicate = (!exitcond)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i5 %tmp_18 to i12" [minst/source/test.cpp:144]   --->   Operation 81 'zext' 'tmp_19_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (1.54ns)   --->   "%tmp_28 = add i12 %tmp_27, %tmp_19_cast" [minst/source/test.cpp:144]   --->   Operation 82 'add' 'tmp_28' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_36_cast = zext i12 %tmp_28 to i64" [minst/source/test.cpp:144]   --->   Operation 83 'zext' 'tmp_36_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%conv1_output_addr = getelementptr [1728 x float]* @conv1_output, i64 0, i64 %tmp_36_cast" [minst/source/test.cpp:144]   --->   Operation 84 'getelementptr' 'conv1_output_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (2.77ns)   --->   "%maxn_4 = load float* %conv1_output_addr, align 4" [minst/source/test.cpp:144]   --->   Operation 85 'load' 'maxn_4' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 86 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.72>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [minst/source/test.cpp:143]   --->   Operation 87 'specregionbegin' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str7) nounwind" [minst/source/test.cpp:143]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/2] (2.77ns)   --->   "%maxn_4 = load float* %conv1_output_addr, align 4" [minst/source/test.cpp:144]   --->   Operation 89 'load' 'maxn_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 90 [1/1] (5.24ns)   --->   "%tmp_20 = fcmp olt float %maxn_1, %maxn_4" [minst/source/test.cpp:144]   --->   Operation 90 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.70ns)   --->   "%maxn_2 = select i1 %tmp_20, float %maxn_4, float %maxn_1" [minst/source/test.cpp:144]   --->   Operation 91 'select' 'maxn_2' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_17) nounwind" [minst/source/test.cpp:146]   --->   Operation 92 'specregionend' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader" [minst/source/test.cpp:142]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pool1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8        (br               ) [ 01111111]
channels          (phi              ) [ 00100000]
exitcond4         (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
channels_2        (add              ) [ 01111111]
StgValue_13       (br               ) [ 00000000]
tmp               (bitconcatenate   ) [ 00000000]
p_shl2_cast       (zext             ) [ 00000000]
tmp_14            (bitconcatenate   ) [ 00000000]
p_shl3_cast       (zext             ) [ 00000000]
tmp_16            (sub              ) [ 00000000]
tmp_23_cast       (sext             ) [ 00011111]
tmp_19            (bitconcatenate   ) [ 00000000]
p_shl_cast        (zext             ) [ 00000000]
tmp_21            (bitconcatenate   ) [ 00000000]
p_shl1_cast       (zext             ) [ 00000000]
tmp_22            (sub              ) [ 00000000]
tmp_26_cast       (sext             ) [ 00011111]
StgValue_26       (br               ) [ 00111111]
StgValue_27       (ret              ) [ 00000000]
row_1             (phi              ) [ 00010000]
exitcond3         (icmp             ) [ 00111111]
empty_86          (speclooptripcount) [ 00000000]
row_1_1           (add              ) [ 00111111]
StgValue_32       (br               ) [ 00000000]
tmp_s             (bitconcatenate   ) [ 00001111]
tmp_10_cast       (zext             ) [ 00000000]
tmp_23            (add              ) [ 00000000]
tmp_9             (trunc            ) [ 00000000]
p_shl4_cast       (bitconcatenate   ) [ 00000000]
p_shl5_cast       (bitconcatenate   ) [ 00000000]
tmp_24            (sub              ) [ 00001111]
StgValue_40       (br               ) [ 00111111]
StgValue_41       (br               ) [ 01111111]
column_1          (phi              ) [ 00001111]
exitcond2         (icmp             ) [ 00111111]
empty_87          (speclooptripcount) [ 00000000]
column_1_1        (add              ) [ 00111111]
StgValue_46       (br               ) [ 00000000]
tmp_11            (bitconcatenate   ) [ 00000111]
StgValue_48       (br               ) [ 00111111]
StgValue_49       (br               ) [ 00111111]
i                 (phi              ) [ 00000100]
maxn              (phi              ) [ 00000111]
i_cast2           (zext             ) [ 00000000]
exitcond1         (icmp             ) [ 00111111]
empty_88          (speclooptripcount) [ 00000000]
i_2               (add              ) [ 00111111]
StgValue_56       (br               ) [ 00000000]
tmp_15            (add              ) [ 00000000]
tmp_16_cast       (zext             ) [ 00000000]
tmp_26            (add              ) [ 00000000]
tmp_10            (trunc            ) [ 00000000]
p_shl6_cast       (bitconcatenate   ) [ 00000000]
p_shl7_cast       (bitconcatenate   ) [ 00000000]
tmp_27            (sub              ) [ 00000011]
StgValue_64       (br               ) [ 00111111]
tmp_12            (fcmp             ) [ 00000000]
tmp_13            (select           ) [ 00000000]
tmp_14_cast       (zext             ) [ 00000000]
tmp_25            (add              ) [ 00000000]
tmp_31_cast       (zext             ) [ 00000000]
pool1_output_addr (getelementptr    ) [ 00000000]
StgValue_71       (store            ) [ 00000000]
StgValue_72       (br               ) [ 00111111]
j                 (phi              ) [ 00000010]
maxn_1            (phi              ) [ 00111111]
j_cast1           (zext             ) [ 00000000]
exitcond          (icmp             ) [ 00111111]
empty_89          (speclooptripcount) [ 00000000]
j_2               (add              ) [ 00111111]
StgValue_79       (br               ) [ 00000000]
tmp_18            (add              ) [ 00000000]
tmp_19_cast       (zext             ) [ 00000000]
tmp_28            (add              ) [ 00000000]
tmp_36_cast       (zext             ) [ 00000000]
conv1_output_addr (getelementptr    ) [ 00000001]
StgValue_86       (br               ) [ 00111111]
tmp_17            (specregionbegin  ) [ 00000000]
StgValue_88       (specloopname     ) [ 00000000]
maxn_4            (load             ) [ 00000000]
tmp_20            (fcmp             ) [ 00000000]
maxn_2            (select           ) [ 00111111]
empty_90          (specregionend    ) [ 00000000]
StgValue_93       (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool1_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="pool1_output_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="10" slack="0"/>
<pin id="68" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_output_addr/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="StgValue_71_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="9" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/5 "/>
</bind>
</comp>

<comp id="77" class="1004" name="conv1_output_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="12" slack="0"/>
<pin id="81" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_addr/6 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="maxn_4/6 "/>
</bind>
</comp>

<comp id="90" class="1005" name="channels_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="1"/>
<pin id="92" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="channels (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="channels_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="2" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channels/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="row_1_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="1"/>
<pin id="103" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row_1 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="row_1_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_1/3 "/>
</bind>
</comp>

<comp id="112" class="1005" name="column_1_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="1"/>
<pin id="114" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="column_1 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="column_1_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_1/4 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="1"/>
<pin id="126" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="2" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="135" class="1005" name="maxn_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="maxn (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="maxn_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="32" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="maxn/5 "/>
</bind>
</comp>

<comp id="147" class="1005" name="j_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="1"/>
<pin id="149" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="j_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="158" class="1005" name="maxn_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="maxn_1 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="maxn_1_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="32" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="maxn_1/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_12/5 tmp_20/7 "/>
</bind>
</comp>

<comp id="178" class="1004" name="exitcond4_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="2" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="channels_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channels_2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_shl2_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_14_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="2" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_shl3_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_16_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_23_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_cast/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_19_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="0" index="1" bw="2" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_shl_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_21_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_shl1_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_22_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_26_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26_cast/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="exitcond3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="row_1_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1_1/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_10_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_23_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="1"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_9_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_shl4_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="6" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_shl5_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_24_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="0" index="1" bw="10" slack="0"/>
<pin id="310" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="exitcond2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="column_1_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="column_1_1/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_11_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="i_cast2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="exitcond1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="i_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_15_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="2"/>
<pin id="351" dir="0" index="1" bw="2" slack="0"/>
<pin id="352" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_16_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_26_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="3"/>
<pin id="361" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_10_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_shl6_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="12" slack="0"/>
<pin id="369" dir="0" index="1" bw="7" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_shl7_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="0"/>
<pin id="377" dir="0" index="1" bw="9" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_27_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="0" index="1" bw="12" slack="0"/>
<pin id="386" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_13_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="0" index="2" bw="32" slack="0"/>
<pin id="393" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_14_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="1"/>
<pin id="400" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_25_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="2"/>
<pin id="404" dir="0" index="1" bw="4" slack="0"/>
<pin id="405" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_31_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_cast/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="j_cast1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="exitcond_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="j_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_18_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="0" index="1" bw="5" slack="2"/>
<pin id="431" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_19_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_28_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="1"/>
<pin id="439" dir="0" index="1" bw="5" slack="0"/>
<pin id="440" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_36_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_cast/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="maxn_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="32" slack="1"/>
<pin id="451" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxn_2/7 "/>
</bind>
</comp>

<comp id="458" class="1005" name="channels_2_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="channels_2 "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_23_cast_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="3"/>
<pin id="465" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_23_cast "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp_26_cast_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26_cast "/>
</bind>
</comp>

<comp id="476" class="1005" name="row_1_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="row_1_1 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_s_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="2"/>
<pin id="483" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp_24_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="2"/>
<pin id="488" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="494" class="1005" name="column_1_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="column_1_1 "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_11_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="2"/>
<pin id="501" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="507" class="1005" name="i_2_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="0"/>
<pin id="509" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_27_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="1"/>
<pin id="514" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="520" class="1005" name="j_2_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="525" class="1005" name="conv1_output_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="11" slack="1"/>
<pin id="527" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="maxn_2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="maxn_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="52" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="52" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="139" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="158" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="168"><net_src comp="135" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="174"><net_src comp="139" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="158" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="84" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="94" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="94" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="94" pin="4"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="94" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="198" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="210" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="94" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="94" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="232" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="105" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="105" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="105" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="105" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="282" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="38" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="24" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="40" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="282" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="4" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="291" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="299" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="116" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="28" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="116" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="34" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="116" pin="4"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="128" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="128" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="128" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="12" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="333" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="349" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="48" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="16" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="50" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="358" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="20" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="367" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="375" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="170" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="139" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="42" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="397"><net_src comp="389" pin="3"/><net_sink comp="71" pin=1"/></net>

<net id="401"><net_src comp="112" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="415"><net_src comp="151" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="151" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="44" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="151" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="12" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="412" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="437" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="452"><net_src comp="170" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="84" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="158" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="461"><net_src comp="184" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="466"><net_src comp="220" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="471"><net_src comp="254" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="479"><net_src comp="264" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="484"><net_src comp="270" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="489"><net_src comp="307" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="497"><net_src comp="319" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="502"><net_src comp="325" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="510"><net_src comp="343" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="515"><net_src comp="383" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="523"><net_src comp="422" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="528"><net_src comp="77" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="533"><net_src comp="447" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="162" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_output | {}
	Port: pool1_output | {5 }
 - Input state : 
	Port: MaxPooling1_layer : conv1_output | {6 7 }
	Port: MaxPooling1_layer : pool1_output | {}
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		channels_2 : 1
		StgValue_13 : 2
		tmp : 1
		p_shl2_cast : 2
		tmp_14 : 1
		p_shl3_cast : 2
		tmp_16 : 3
		tmp_23_cast : 4
		tmp_19 : 1
		p_shl_cast : 2
		tmp_21 : 1
		p_shl1_cast : 2
		tmp_22 : 3
		tmp_26_cast : 4
	State 3
		exitcond3 : 1
		row_1_1 : 1
		StgValue_32 : 2
		tmp_s : 1
		tmp_10_cast : 1
		tmp_23 : 2
		tmp_9 : 3
		p_shl4_cast : 4
		p_shl5_cast : 3
		tmp_24 : 5
	State 4
		exitcond2 : 1
		column_1_1 : 1
		StgValue_46 : 2
		tmp_11 : 1
	State 5
		i_cast2 : 1
		exitcond1 : 1
		i_2 : 1
		StgValue_56 : 2
		tmp_15 : 2
		tmp_16_cast : 3
		tmp_26 : 4
		tmp_10 : 5
		p_shl6_cast : 6
		p_shl7_cast : 5
		tmp_27 : 7
		tmp_12 : 1
		tmp_13 : 2
		tmp_25 : 1
		tmp_31_cast : 2
		pool1_output_addr : 3
		StgValue_71 : 4
	State 6
		j_cast1 : 1
		exitcond : 1
		j_2 : 1
		StgValue_79 : 2
		tmp_18 : 2
		tmp_19_cast : 3
		tmp_28 : 4
		tmp_36_cast : 5
		conv1_output_addr : 6
		maxn_4 : 7
	State 7
		tmp_20 : 1
		maxn_2 : 2
		empty_90 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |     grp_fu_170     |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |  channels_2_fu_184 |    0    |    0    |    3    |
|          |   row_1_1_fu_264   |    0    |    0    |    6    |
|          |    tmp_23_fu_282   |    0    |    0    |    7    |
|          |  column_1_1_fu_319 |    0    |    0    |    6    |
|          |     i_2_fu_343     |    0    |    0    |    3    |
|    add   |    tmp_15_fu_349   |    0    |    0    |    7    |
|          |    tmp_26_fu_358   |    0    |    0    |    8    |
|          |    tmp_25_fu_402   |    0    |    0    |    10   |
|          |     j_2_fu_422     |    0    |    0    |    3    |
|          |    tmp_18_fu_428   |    0    |    0    |    7    |
|          |    tmp_28_fu_437   |    0    |    0    |    12   |
|----------|--------------------|---------|---------|---------|
|  select  |    tmp_13_fu_389   |    0    |    0    |    32   |
|          |    maxn_2_fu_447   |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_16_fu_214   |    0    |    0    |    7    |
|    sub   |    tmp_22_fu_248   |    0    |    0    |    6    |
|          |    tmp_24_fu_307   |    0    |    0    |    10   |
|          |    tmp_27_fu_383   |    0    |    0    |    12   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond4_fu_178  |    0    |    0    |    1    |
|          |  exitcond3_fu_258  |    0    |    0    |    2    |
|   icmp   |  exitcond2_fu_313  |    0    |    0    |    2    |
|          |  exitcond1_fu_337  |    0    |    0    |    1    |
|          |   exitcond_fu_416  |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_190     |    0    |    0    |    0    |
|          |    tmp_14_fu_202   |    0    |    0    |    0    |
|          |    tmp_19_fu_224   |    0    |    0    |    0    |
|          |    tmp_21_fu_236   |    0    |    0    |    0    |
|bitconcatenate|    tmp_s_fu_270    |    0    |    0    |    0    |
|          | p_shl4_cast_fu_291 |    0    |    0    |    0    |
|          | p_shl5_cast_fu_299 |    0    |    0    |    0    |
|          |    tmp_11_fu_325   |    0    |    0    |    0    |
|          | p_shl6_cast_fu_367 |    0    |    0    |    0    |
|          | p_shl7_cast_fu_375 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | p_shl2_cast_fu_198 |    0    |    0    |    0    |
|          | p_shl3_cast_fu_210 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_232 |    0    |    0    |    0    |
|          | p_shl1_cast_fu_244 |    0    |    0    |    0    |
|          | tmp_10_cast_fu_278 |    0    |    0    |    0    |
|   zext   |   i_cast2_fu_333   |    0    |    0    |    0    |
|          | tmp_16_cast_fu_354 |    0    |    0    |    0    |
|          | tmp_14_cast_fu_398 |    0    |    0    |    0    |
|          | tmp_31_cast_fu_407 |    0    |    0    |    0    |
|          |   j_cast1_fu_412   |    0    |    0    |    0    |
|          | tmp_19_cast_fu_433 |    0    |    0    |    0    |
|          | tmp_36_cast_fu_442 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   | tmp_23_cast_fu_220 |    0    |    0    |    0    |
|          | tmp_26_cast_fu_254 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    tmp_9_fu_287    |    0    |    0    |    0    |
|          |    tmp_10_fu_363   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    0    |    66   |   417   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    channels_2_reg_458   |    2   |
|     channels_reg_90     |    2   |
|    column_1_1_reg_494   |    4   |
|     column_1_reg_112    |    4   |
|conv1_output_addr_reg_525|   11   |
|       i_2_reg_507       |    2   |
|        i_reg_124        |    2   |
|       j_2_reg_520       |    2   |
|        j_reg_147        |    2   |
|      maxn_1_reg_158     |   32   |
|      maxn_2_reg_530     |   32   |
|       maxn_reg_135      |   32   |
|     row_1_1_reg_476     |    4   |
|      row_1_reg_101      |    4   |
|      tmp_11_reg_499     |    5   |
|   tmp_23_cast_reg_463   |    9   |
|      tmp_24_reg_486     |   10   |
|   tmp_26_cast_reg_468   |    8   |
|      tmp_27_reg_512     |   12   |
|      tmp_s_reg_481      |    5   |
+-------------------------+--------+
|          Total          |   184  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_84 |  p0  |   2  |  11  |   22   ||    3    |
| column_1_reg_112 |  p0  |   2  |   4  |    8   ||    3    |
|   maxn_reg_135   |  p0  |   2  |  32  |   64   ||    3    |
|    grp_fu_170    |  p0  |   2  |  32  |   64   ||    3    |
|    grp_fu_170    |  p1  |   2  |  32  |   64   ||    3    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   222  ||   2.33  ||    15   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   417  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   15   |
|  Register |    -   |    -   |   184  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   250  |   432  |
+-----------+--------+--------+--------+--------+
