Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Sep  1 14:41:02 2018
| Host         : BAKYTZHAN-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    69 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            2 |
|      6 |            1 |
|      8 |            7 |
|     12 |            1 |
|     14 |            1 |
|    16+ |           54 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             356 |           64 |
| No           | No                    | Yes                    |             344 |           64 |
| No           | Yes                   | No                     |              18 |            5 |
| Yes          | No                    | No                     |            6514 |          742 |
| Yes          | No                    | Yes                    |             320 |           32 |
| Yes          | Yes                   | No                     |            1098 |          154 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                  |                                                      Enable Signal                                                     |                                                                                      Set/Reset Signal                                                                                      | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  calculation_1/mult_and_add_2/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid_BUFG |                                                                                                                        |                                                                                                                                                                                            |                1 |              2 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_1/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                    |                1 |              2 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                    |                1 |              2 |
|  clk_out_OBUF_BUFG                                                             |                                                                                                                        | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_busy                                                                                                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                                 | calculation_1/mult_and_add_1/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_a_tdata_0                 |                                                                                                                                                                                            |                1 |              4 |
|  clk_IBUF_BUFG                                                                 |                                                                                                                        | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                      |                2 |              6 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[49]_i_1_n_0                       |                1 |              8 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_1/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[49]_i_1_n_0                       |                1 |              8 |
|  clk_IBUF_BUFG                                                                 |                                                                                                                        | clear                                                                                                                                                                                      |                2 |              8 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_1/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[47]                                                           |                1 |              8 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[46]_i_1_n_0                                                 |                1 |              8 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_1/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[46]_i_1_n_0                                                 |                1 |              8 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[47]                                                           |                1 |              8 |
|  clk_IBUF_BUFG                                                                 |                                                                                                                        | proverka_reset                                                                                                                                                                             |                3 |             12 |
|  clk_IBUF_BUFG                                                                 | genblk1.genblk1[1].Proverka/clken_comp                                                                                 | genblk1.genblk1[3].Proverka/calc_check_1/compare/U0/i_synth/sclr_i                                                                                                                         |                2 |             14 |
|  clk_IBUF_BUFG                                                                 | genblk1.genblk1[1].Proverka/clken_comp                                                                                 | genblk1.genblk1[3].Proverka/calc_check_1/substract/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                        |                2 |             16 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                         |                1 |             16 |
|  clk_IBUF_BUFG                                                                 | genblk1.genblk1[1].Proverka/clken_comp                                                                                 | genblk1.genblk1[3].Proverka/calc_check_1/substract/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0 |                3 |             30 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                  |                3 |             30 |
|  clk_IBUF_BUFG                                                                 | genblk1.genblk1[1].Proverka/clken_comp                                                                                 | genblk1.genblk1[3].Proverka/calc_check_1/substract/U0/i_synth/sclr_i                                                                                                                       |                4 |             32 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_1/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[34]_i_1__0_n_0                                              |                6 |             32 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_1/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[49]                                                                       |                2 |             32 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_1/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_0                       |                5 |             32 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_0                       |                4 |             32 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[35]                                                                           |                3 |             32 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/add/U0/i_synth/sclr_i                                                                                                                                                        |                4 |             32 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[34]_i_1__0_n_0                                              |                5 |             32 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[49]                                                                       |                2 |             32 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_1/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[35]                                                                           |                3 |             32 |
|  clk_IBUF_BUFG                                                                 | genblk1.genblk1[3].Proverka/calc_check_1/compare/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata   |                                                                                                                                                                                            |                5 |             34 |
|  clk_IBUF_BUFG                                                                 | calculation_1/mult_and_add_2/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_a_tdata_0                 |                                                                                                                                                                                            |                6 |             42 |
|  clk_IBUF_BUFG                                                                 | genblk1.genblk1[1].Proverka/clken_comp                                                                                 | genblk1.genblk1[3].Proverka/calc_check_1/substract/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21]            |                5 |             44 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21]                                             |                4 |             44 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_1/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21]                                                |                5 |             44 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21]                                                |                3 |             44 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_1/U0/i_synth/sclr_i                                                                                                                                             |                5 |             52 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_2/U0/i_synth/sclr_i                                                                                                                                             |                7 |             52 |
|  clk_IBUF_BUFG                                                                 | genblk1.genblk1[3].Proverka/Comp_1[31]_i_1_n_0                                                                         |                                                                                                                                                                                            |                6 |             62 |
|  clk_IBUF_BUFG                                                                 | genblk1.genblk1[3].Proverka/abs_in[31]_i_1__1_n_0                                                                      |                                                                                                                                                                                            |                7 |             62 |
|  clk_IBUF_BUFG                                                                 | genblk1.genblk1[3].Proverka/calc_check_1/compare/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata   |                                                                                                                                                                                            |                7 |             62 |
|  clk_IBUF_BUFG                                                                 | genblk1.genblk1[3].Proverka/calc_check_1/substract/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata |                                                                                                                                                                                            |                6 |             64 |
|  clk_IBUF_BUFG                                                                 | calculation_1/mult_and_add_1/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_c_tdata                   |                                                                                                                                                                                            |                8 |             64 |
|  clk_IBUF_BUFG                                                                 | calculation_1/add/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata                                  |                                                                                                                                                                                            |                7 |             64 |
|  clk_IBUF_BUFG                                                                 | calculation_1/mult_and_add_1/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_b_tdata_1                 |                                                                                                                                                                                            |                8 |             64 |
|  clk_IBUF_BUFG                                                                 | calculation_1/mult_and_add_2/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_c_tdata                   |                                                                                                                                                                                            |                5 |             64 |
|  clk_IBUF_BUFG                                                                 | calculation_1/add/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata                                  |                                                                                                                                                                                            |               11 |             64 |
|  clk_IBUF_BUFG                                                                 | calculation_1/mult_and_add_2/U0/i_synth/need_combiner.use_3to1_fma.skid_buffer_combiner/reg1_b_tdata_1                 |                                                                                                                                                                                            |                6 |             64 |
|  clk_IBUF_BUFG                                                                 | genblk1.genblk1[3].Proverka/calc_check_1/substract/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata |                                                                                                                                                                                            |                7 |             64 |
|  clk_IBUF_BUFG                                                                 | data_in0                                                                                                               |                                                                                                                                                                                            |                8 |             64 |
|  calculation_1/mult_and_add_2/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid_BUFG | Temp[0][31]_i_1_n_0                                                                                                    |                                                                                                                                                                                            |                6 |             64 |
|  calculation_1/mult_and_add_2/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid_BUFG | Temp[1][31]_i_1_n_0                                                                                                    |                                                                                                                                                                                            |                6 |             64 |
|  calculation_1/mult_and_add_2/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid_BUFG | Temp[3][31]_i_1_n_0                                                                                                    |                                                                                                                                                                                            |                7 |             64 |
|  calculation_1/mult_and_add_2/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid_BUFG | Temp[4][31]_i_1_n_0                                                                                                    |                                                                                                                                                                                            |                6 |             64 |
|  calculation_1/mult_and_add_2/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid_BUFG | Temp[2][31]_i_1_n_0                                                                                                    |                                                                                                                                                                                            |                5 |             64 |
|  clk_out_OBUF_BUFG                                                             | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                   | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_busy                                                                                                                               |                8 |             68 |
|  clk_IBUF_BUFG                                                                 |                                                                                                                        | reset_IBUF                                                                                                                                                                                 |               10 |             76 |
|  clk_IBUF_BUFG                                                                 | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_20_out                                  | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                      |               12 |             84 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_1/U0/i_synth/FMA_OP.OP/addsub/add/EXP/A_ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                         |               27 |             94 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                | calculation_1/mult_and_add_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/A_ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                         |               21 |             94 |
|  clk_IBUF_BUFG                                                                 | result_1_input_valid2_out                                                                                              |                                                                                                                                                                                            |               14 |            128 |
|  clk_IBUF_BUFG                                                                 | genblk1.genblk1[3].Proverka/newT[31]_i_1_n_0                                                                           |                                                                                                                                                                                            |               12 |            128 |
|  clk_IBUF_BUFG                                                                 | B[31]_i_1_n_0                                                                                                          |                                                                                                                                                                                            |               10 |            128 |
|  clk_IBUF_BUFG                                                                 | E[31]_i_1_n_0                                                                                                          |                                                                                                                                                                                            |               10 |            128 |
|  clk_out_OBUF_BUFG                                                             |                                                                                                                        |                                                                                                                                                                                            |               26 |            154 |
|  clk_IBUF_BUFG                                                                 |                                                                                                                        |                                                                                                                                                                                            |               39 |            204 |
|  calculation_1/mult_and_add_2/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid_BUFG |                                                                                                                        | reset_IBUF                                                                                                                                                                                 |               51 |            256 |
|  calculation_1/mult_and_add_2/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid_BUFG | TempOld                                                                                                                | reset_IBUF                                                                                                                                                                                 |               32 |            320 |
|  clk_IBUF_BUFG                                                                 | genblk1.genblk1[1].Proverka/clken_comp                                                                                 |                                                                                                                                                                                            |               67 |            552 |
|  clk_IBUF_BUFG                                                                 | clken_3                                                                                                                |                                                                                                                                                                                            |              532 |           4558 |
+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


