# RISC-V
A simple 32-bit 5-stage RISC-V processor in SystemVerilog based on the book Computer Organization and Design by Patterson &amp; Hennesy. Inspired by https://github.com/masoud-ata/PH-RISC-V


The list of commands that are (to be) implemented:

[R-Type](docs/r_type.md)

[I-Type](docs/i_type.md)

[SB-Type](docs/sb_type.md)

[UJ-Type](docs/uj_type.md)
