#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9e90c02840 .scope module, "test" "test" 2 2;
 .timescale 0 0;
v0x7f9e90c13360_0 .var "in", 0 0;
v0x7f9e90c133f0_0 .net "out", 0 0, L_0x7f9e90c13af0;  1 drivers
v0x7f9e90c13480_0 .var "rst", 0 0;
S_0x7f9e90c029a0 .scope module, "s" "state" 2 7, 3 1 0, S_0x7f9e90c02840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /INPUT 1 "rst"
L_0x7f9e90c13810 .functor AND 1, L_0x7f9e90c13550, L_0x7f9e90c13730, C4<1>, C4<1>;
L_0x7f9e90c13af0 .functor AND 1, L_0x7f9e90c13810, L_0x7f9e90c139e0, C4<1>, C4<1>;
v0x7f9e90c02bd0_0 .net *"_s1", 0 0, L_0x7f9e90c13550;  1 drivers
v0x7f9e90c12c90_0 .net *"_s11", 0 0, L_0x7f9e90c139e0;  1 drivers
v0x7f9e90c12d30_0 .net *"_s3", 0 0, L_0x7f9e90c13630;  1 drivers
v0x7f9e90c12df0_0 .net *"_s5", 0 0, L_0x7f9e90c13730;  1 drivers
v0x7f9e90c12e90_0 .net *"_s6", 0 0, L_0x7f9e90c13810;  1 drivers
v0x7f9e90c12f70_0 .net *"_s9", 0 0, L_0x7f9e90c13940;  1 drivers
v0x7f9e90c13020_0 .net "in", 0 0, v0x7f9e90c13360_0;  1 drivers
v0x7f9e90c130c0_0 .net "out", 0 0, L_0x7f9e90c13af0;  alias, 1 drivers
v0x7f9e90c13160_0 .net "rst", 0 0, v0x7f9e90c13480_0;  1 drivers
v0x7f9e90c13270_0 .var "state", 2 0;
E_0x7f9e90c02ba0/0 .event edge, v0x7f9e90c13160_0;
E_0x7f9e90c02ba0/1 .event posedge, v0x7f9e90c13020_0;
E_0x7f9e90c02ba0 .event/or E_0x7f9e90c02ba0/0, E_0x7f9e90c02ba0/1;
L_0x7f9e90c13550 .part v0x7f9e90c13270_0, 2, 1;
L_0x7f9e90c13630 .part v0x7f9e90c13270_0, 1, 1;
L_0x7f9e90c13730 .reduce/nor L_0x7f9e90c13630;
L_0x7f9e90c13940 .part v0x7f9e90c13270_0, 0, 1;
L_0x7f9e90c139e0 .reduce/nor L_0x7f9e90c13940;
    .scope S_0x7f9e90c029a0;
T_0 ;
    %wait E_0x7f9e90c02ba0;
    %load/vec4 v0x7f9e90c13160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9e90c13270_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9e90c13270_0;
    %cmpi/ne 4, 0, 3;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7f9e90c13270_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7f9e90c13270_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9e90c13270_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9e90c02840;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e90c13480_0, 0, 1;
    %delay 2, 0;
    %load/vec4 v0x7f9e90c13480_0;
    %inv;
    %store/vec4 v0x7f9e90c13480_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7f9e90c02840;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e90c13360_0, 0;
    %end;
    .thread T_2;
    .scope S_0x7f9e90c02840;
T_3 ;
    %vpi_call 2 55 "$dumpfile", "statedump.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9e90c02840 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tstbstate.v";
    "./state.v";
