// Seed: 1582650570
module module_0;
  wire id_1;
  wire id_2;
  module_2(
      id_2, id_1, id_1
  );
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    output wand id_2,
    input  tri0 id_3,
    output wand id_4
);
  wire id_6;
  bufif0 (id_2, id_3, id_6);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1 or posedge id_8) begin
    id_2  <= id_8;
    id_11 <= 1;
  end
  module_2(
      id_6, id_6, id_6
  );
endmodule
