$date
	Wed Apr  5 16:21:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module part2a_tb $end
$var wire 16 ! data_out [15:0] $end
$var reg 2 " FunSel [1:0] $end
$var reg 8 # I [7:0] $end
$var reg 1 $ LH $end
$var reg 1 % enable $end
$scope module part2a_inst $end
$var wire 2 & FunSel [1:0] $end
$var wire 8 ' I [7:0] $end
$var wire 1 $ LH $end
$var wire 1 % enable $end
$var reg 16 ( data_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
b0 &
0%
0$
b0 #
b0 "
bx !
$end
#10
1$
b10101010 #
b10101010 '
b1 "
b1 &
#20
b10101010xxxxxxxx !
b10101010xxxxxxxx (
1%
#30
0%
#40
b0 !
b0 (
0$
b101 #
b101 '
b0 "
b0 &
1%
#50
b10100000000 !
b10100000000 (
1$
b1 "
b1 &
#60
b10100000101 !
b10100000101 (
0$
#70
b10100000100 !
b10100000100 (
b10 "
b10 &
#80
b10100000101 !
b10100000101 (
b111 #
b111 '
b11 "
b11 &
#90
b0 !
b0 (
b0 #
b0 '
b0 "
b0 &
#100
