
---------- Begin Simulation Statistics ----------
final_tick                                 1149033000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 169750                       # Simulator instruction rate (inst/s)
host_mem_usage                                 883224                       # Number of bytes of host memory used
host_op_rate                                   172454                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    58.91                       # Real time elapsed on the host
host_tick_rate                               19504768                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      10159353                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001149                       # Number of seconds simulated
sim_ticks                                  1149033000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.916298                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1258169                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1259223                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1928                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1901142                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             174                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              161                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1937531                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11313                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5560797                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5578760                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1565                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1922758                       # Number of branches committed
system.cpu.commit.bw_lim_events                812048                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           39623                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000096                       # Number of instructions committed
system.cpu.commit.committedOps               10159447                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2237717                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.540095                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.282451                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       208238      9.31%      9.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       485527     21.70%     31.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       333383     14.90%     45.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        34647      1.55%     47.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        20205      0.90%     48.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2917      0.13%     48.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        73840      3.30%     51.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       266912     11.93%     63.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       812048     36.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2237717                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10907                       # Number of function calls committed.
system.cpu.commit.int_insts                   8219726                       # Number of committed integer instructions.
system.cpu.commit.loads                       2577573                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6883583     67.76%     67.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6246      0.06%     67.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     67.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4094      0.04%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          16376      0.16%     68.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           6163      0.06%     68.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         22517      0.22%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        22517      0.22%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             22      0.00%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2070      0.02%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2082      0.02%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2577573     25.37%     93.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         616071      6.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10159447                       # Class of committed instruction
system.cpu.commit.refs                        3193644                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    147983                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      10159353                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.229807                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.229807                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                121042                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   370                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1256858                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10216653                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   360552                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1696784                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1621                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1338                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 63569                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1937531                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    307509                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1902430                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   916                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10069864                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    3968                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.843113                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             339154                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1269495                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        4.381884                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2243568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.561195                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.383877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   461717     20.58%     20.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   251848     11.23%     31.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   178451      7.95%     39.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    73823      3.29%     43.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    48577      2.17%     45.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    84009      3.74%     48.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    77677      3.46%     52.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   217010      9.67%     62.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   850456     37.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2243568                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        12035                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit        23564                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        39000                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull         1169                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        290558                       # number of prefetches that crossed the page
system.cpu.idleCycles                           54499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2414                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1926111                       # Number of branches executed
system.cpu.iew.exec_nop                           142                       # number of nop insts executed
system.cpu.iew.exec_rate                     4.438505                       # Inst execution rate
system.cpu.iew.exec_refs                      3219248                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     617556                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7295                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2586258                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 69                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               488                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               619523                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10199179                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2601692                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2264                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10199982                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    227                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   302                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1621                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   780                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              507                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        18546                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         8676                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3450                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             35                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1659                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            755                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12979777                       # num instructions consuming a value
system.cpu.iew.wb_count                      10178479                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.558714                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7251983                       # num instructions producing a value
system.cpu.iew.wb_rate                       4.429148                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10179952                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12573203                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7568192                       # number of integer regfile writes
system.cpu.ipc                               4.351484                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         4.351484                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6899528     67.63%     67.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6247      0.06%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    18      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4094      0.04%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               16376      0.16%     67.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                6163      0.06%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              22519      0.22%     68.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           22519      0.22%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  22      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               2071      0.02%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   51      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   52      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2086      0.02%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2602490     25.51%     93.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              617956      6.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10202248                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      101630                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009962                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   64238     63.21%     63.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     63.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     63.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     63.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     63.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     63.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  371      0.37%     63.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 3      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  19328     19.02%     82.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 17684     17.40%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10146320                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22443789                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10030270                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10089009                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10198968                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10202248                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  69                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           39648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               213                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        37547                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2243568                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.547332                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.189201                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              103181      4.60%      4.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               76244      3.40%      8.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              262239     11.69%     19.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              447120     19.93%     39.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              122477      5.46%     45.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              265704     11.84%     56.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              448856     20.01%     76.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              393374     17.53%     94.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              124373      5.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2243568                       # Number of insts issued each cycle
system.cpu.iq.rate                           4.439491                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 157545                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             306116                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       148209                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            149709                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3090                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2193                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2586258                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              619523                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6430954                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  71882                       # number of misc regfile writes
system.cpu.numCycles                          2298067                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   10488                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              13290416                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  31877                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   393066                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15599                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18751659                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10210462                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13352017                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1727453                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  26309                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1621                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                104418                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    61535                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12589893                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           6522                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                268                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    316602                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             69                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           210461                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     11624375                       # The number of ROB reads
system.cpu.rob.rob_writes                    20404038                       # The number of ROB writes
system.cpu.timesIdled                            1059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   209710                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   96681                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1940                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         9220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        19524                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                696                       # Transaction distribution
system.membus.trans_dist::ReadExReq               695                       # Transaction distribution
system.membus.trans_dist::ReadExResp              695                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           696                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           549                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        89024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   89024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1940                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1940    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1940                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2208000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7342500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1149033000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              8847                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3548                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5586                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              86                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              908                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             908                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5650                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3197                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          549                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          549                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        16886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 29828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       719104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       489792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1208896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            10304                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000291                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017061                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10301     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10304                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19067748                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6470423                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8477495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1149033000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  912                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3308                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         4144                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8364                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 912                       # number of overall hits
system.l2.overall_hits::.cpu.data                3308                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         4144                       # number of overall hits
system.l2.overall_hits::total                    8364                       # number of overall hits
system.l2.demand_misses::.cpu.inst                594                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                797                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1391                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               594                       # number of overall misses
system.l2.overall_misses::.cpu.data               797                       # number of overall misses
system.l2.overall_misses::total                  1391                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46664000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     61428000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        108092000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46664000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     61428000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       108092000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1506                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         4144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9755                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1506                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         4144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9755                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.394422                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.194153                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.142594                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.394422                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.194153                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.142594                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78558.922559                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77074.027604                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77708.123652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78558.922559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77074.027604                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77708.123652                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1391                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1391                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40724000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     53458000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     94182000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40724000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     53458000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     94182000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.394422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.194153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.142594                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.394422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.194153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142594                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68558.922559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67074.027604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67708.123652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68558.922559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67074.027604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67708.123652                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3548                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3548                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5584                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5584                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5584                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5584                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               213                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   213                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             695                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 695                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     52794000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      52794000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           908                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               908                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.765419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.765419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75962.589928                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75962.589928                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          695                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            695                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     45844000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45844000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.765419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.765419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65962.589928                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65962.589928                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            912                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         4144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5056                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46664000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46664000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1506                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         4144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.394422                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.105133                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78558.922559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78558.922559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40724000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40724000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.394422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.105133                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68558.922559                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68558.922559                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3095                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3095                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8634000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8634000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.031905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84647.058824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84647.058824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7614000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7614000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.031905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74647.058824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74647.058824                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          549                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             549                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          549                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           549                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          549                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          549                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     12305500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     12305500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 22414.389800                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 22414.389800                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1149033000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1407.101988                       # Cycle average of tags in use
system.l2.tags.total_refs                       18972                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1502                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.631158                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     100.243352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       568.245358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       738.613277                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.005635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.010735                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1502                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1408                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.011459                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    157670                       # Number of tag accesses
system.l2.tags.data_accesses                   157670                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1149033000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          38016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              89024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        38016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38016                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1391                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          33085212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          44392111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              77477322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     33085212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33085212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         33085212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         44392111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             77477322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000573000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3023                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1391                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     10967250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                37048500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7884.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26634.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1151                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1391                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    370.933333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.061033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.297427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           62     25.83%     25.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           64     26.67%     52.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38     15.83%     68.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      4.17%     72.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      2.08%     74.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      3.75%     78.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.50%     80.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.25%     82.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           43     17.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          240                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  89024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   89024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        77.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     77.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     410089000                       # Total gap between requests
system.mem_ctrls.avgGap                     294815.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        38016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 33085211.651884671301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 44392110.583421014249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16275750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20772750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27400.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26063.68                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               635460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               337755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5761980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     90352080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         55814400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        394227360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          547129035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        476.164771                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1024374250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     38220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     86438750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1078140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               573045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4169760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     90352080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         87444270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        367591680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          551208975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        479.715530                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    954783250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     38220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    156029750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1149033000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       305597                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           305597                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       305597                       # number of overall hits
system.cpu.icache.overall_hits::total          305597                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1912                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1912                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1912                       # number of overall misses
system.cpu.icache.overall_misses::total          1912                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     76082500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76082500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     76082500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76082500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       307509                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       307509                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       307509                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       307509                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006218                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006218                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006218                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006218                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39792.102510                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39792.102510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39792.102510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39792.102510                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              3026                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         5586                       # number of writebacks
system.cpu.icache.writebacks::total              5586                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          406                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          406                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          406                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          406                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1506                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1506                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1506                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         4144                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5650                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     61910500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61910500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     61910500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     75341312                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    137251812                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004897                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004897                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004897                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018373                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41109.229748                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41109.229748                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41109.229748                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 18180.818533                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24292.356106                       # average overall mshr miss latency
system.cpu.icache.replacements                   5586                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       305597                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          305597                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1912                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1912                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     76082500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76082500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       307509                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       307509                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006218                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006218                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39792.102510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39792.102510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          406                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          406                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1506                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1506                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     61910500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61910500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004897                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004897                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41109.229748                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41109.229748                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         4144                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         4144                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     75341312                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     75341312                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 18180.818533                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 18180.818533                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1149033000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1149033000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.847434                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              311247                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5650                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.087965                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    39.270095                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    24.577339                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.613595                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.384021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997616                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           29                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            620668                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           620668                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1149033000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1149033000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1149033000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1149033000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1149033000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3178423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3178423                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3178445                       # number of overall hits
system.cpu.dcache.overall_hits::total         3178445                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        20160                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          20160                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        20162                       # number of overall misses
system.cpu.dcache.overall_misses::total         20162                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    672355990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    672355990                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    672355990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    672355990                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3198583                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3198583                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3198607                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3198607                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006303                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006303                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006303                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33350.991567                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33350.991567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33347.683266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33347.683266                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          224                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.444444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3548                       # number of writebacks
system.cpu.dcache.writebacks::total              3548                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        15508                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15508                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15508                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15508                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4654                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    121426990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    121426990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    121589490                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    121589490                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001454                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001454                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001455                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001455                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26102.104471                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26102.104471                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26125.803610                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26125.803610                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3634                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2572930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2572930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    132912500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    132912500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2582558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2582558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003728                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003728                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13804.788118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13804.788118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6433                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6433                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     46062000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     46062000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14416.901408                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14416.901408                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       605474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         605474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         9987                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9987                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    520264000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    520264000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       615461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       615461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52094.122359                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52094.122359                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9075                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9075                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     56730500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     56730500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001482                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001482                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62204.495614                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62204.495614                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     19179490                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     19179490                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 35191.724771                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 35191.724771                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     18634490                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     18634490                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 34191.724771                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 34191.724771                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1149033000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.962437                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3183200                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            683.970778                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   976.962437                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.954065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          971                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6402070                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6402070                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1149033000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1149033000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
