# Verilog-Exercises
 Digital Logic exercises with BASYS3 board

sources 是HDL代码
constrains 是约束文件
testbenches 是仿真代码

school_project 里是课程实验的代码

