<stg><name>compute_mac</name>


<trans_list>

<trans id="240" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="3" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="27" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %qscale_7_val132_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_7_val132

]]></Node>
<StgValue><ssdm name="qscale_7_val132_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %qscale_6_val123_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_6_val123

]]></Node>
<StgValue><ssdm name="qscale_6_val123_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %qscale_5_val115_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_5_val115

]]></Node>
<StgValue><ssdm name="qscale_5_val115_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %qscale_4_val106_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_4_val106

]]></Node>
<StgValue><ssdm name="qscale_4_val106_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %qscale_3_val98_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_3_val98

]]></Node>
<StgValue><ssdm name="qscale_3_val98_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %qscale_2_val89_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_2_val89

]]></Node>
<StgValue><ssdm name="qscale_2_val89_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %qscale_1_val81_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_1_val81

]]></Node>
<StgValue><ssdm name="qscale_1_val81_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24 %qscale_0_val72_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_0_val72

]]></Node>
<StgValue><ssdm name="qscale_0_val72_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:25 %qzeros_7_val64_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_7_val64

]]></Node>
<StgValue><ssdm name="qzeros_7_val64_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:26 %qzeros_6_val56_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_6_val56

]]></Node>
<StgValue><ssdm name="qzeros_6_val56_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:27 %qzeros_5_val48_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_5_val48

]]></Node>
<StgValue><ssdm name="qzeros_5_val48_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:28 %qzeros_4_val40_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_4_val40

]]></Node>
<StgValue><ssdm name="qzeros_4_val40_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:29 %qzeros_3_val32_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_3_val32

]]></Node>
<StgValue><ssdm name="qzeros_3_val32_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:30 %qzeros_2_val24_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_2_val24

]]></Node>
<StgValue><ssdm name="qzeros_2_val24_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:31 %qzeros_1_val16_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_1_val16

]]></Node>
<StgValue><ssdm name="qzeros_1_val16_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:32 %qzeros_0_val8_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_0_val8

]]></Node>
<StgValue><ssdm name="qzeros_0_val8_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %tmp_6 = call i256 @compute_mac_sub, i32 %xi_s_0_0, i32 %mro_s_0_0, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %tmp_7 = call i256 @compute_mac_sub, i32 %xi_s_0_01, i32 %mro_s_0_08, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:51 %tmp_10 = call i256 @compute_mac_sub, i32 %xi_s_0_02, i32 %mro_s_0_09, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:60 %tmp_11 = call i256 @compute_mac_sub, i32 %xi_s_0_03, i32 %mro_s_0_010, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:69 %tmp_12 = call i256 @compute_mac_sub, i32 %xi_s_0_04, i32 %mro_s_0_011, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:78 %tmp_13 = call i256 @compute_mac_sub, i32 %xi_s_0_05, i32 %mro_s_0_012, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:87 %tmp_14 = call i256 @compute_mac_sub, i32 %xi_s_0_06, i32 %mro_s_0_013, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:96 %tmp_15 = call i256 @compute_mac_sub, i32 %xi_s_0_07, i32 %mro_s_0_014, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:105 %store_ln235 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_07, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_014, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_013, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_012, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_011, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_010, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_09, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_08, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %tmp_6 = call i256 @compute_mac_sub, i32 %xi_s_0_0, i32 %mro_s_0_0, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="256">
<![CDATA[
entry:34 %pout_temp = extractvalue i256 %tmp_6

]]></Node>
<StgValue><ssdm name="pout_temp"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="256">
<![CDATA[
entry:35 %pout_temp_1 = extractvalue i256 %tmp_6

]]></Node>
<StgValue><ssdm name="pout_temp_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="256">
<![CDATA[
entry:36 %pout_temp_2 = extractvalue i256 %tmp_6

]]></Node>
<StgValue><ssdm name="pout_temp_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="256">
<![CDATA[
entry:37 %pout_temp_3 = extractvalue i256 %tmp_6

]]></Node>
<StgValue><ssdm name="pout_temp_3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="256">
<![CDATA[
entry:38 %pout_temp_4 = extractvalue i256 %tmp_6

]]></Node>
<StgValue><ssdm name="pout_temp_4"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="256">
<![CDATA[
entry:39 %pout_temp_5 = extractvalue i256 %tmp_6

]]></Node>
<StgValue><ssdm name="pout_temp_5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="256">
<![CDATA[
entry:40 %pout_temp_6 = extractvalue i256 %tmp_6

]]></Node>
<StgValue><ssdm name="pout_temp_6"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="256">
<![CDATA[
entry:41 %pout_temp_7 = extractvalue i256 %tmp_6

]]></Node>
<StgValue><ssdm name="pout_temp_7"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %tmp_7 = call i256 @compute_mac_sub, i32 %xi_s_0_01, i32 %mro_s_0_08, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="256">
<![CDATA[
entry:43 %pout_temp_8 = extractvalue i256 %tmp_7

]]></Node>
<StgValue><ssdm name="pout_temp_8"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="256">
<![CDATA[
entry:44 %pout_temp_9 = extractvalue i256 %tmp_7

]]></Node>
<StgValue><ssdm name="pout_temp_9"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="256">
<![CDATA[
entry:45 %pout_temp_10 = extractvalue i256 %tmp_7

]]></Node>
<StgValue><ssdm name="pout_temp_10"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="256">
<![CDATA[
entry:46 %pout_temp_11 = extractvalue i256 %tmp_7

]]></Node>
<StgValue><ssdm name="pout_temp_11"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="256">
<![CDATA[
entry:47 %pout_temp_12 = extractvalue i256 %tmp_7

]]></Node>
<StgValue><ssdm name="pout_temp_12"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="256">
<![CDATA[
entry:48 %pout_temp_13 = extractvalue i256 %tmp_7

]]></Node>
<StgValue><ssdm name="pout_temp_13"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="256">
<![CDATA[
entry:49 %pout_temp_14 = extractvalue i256 %tmp_7

]]></Node>
<StgValue><ssdm name="pout_temp_14"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="256">
<![CDATA[
entry:50 %pout_temp_15 = extractvalue i256 %tmp_7

]]></Node>
<StgValue><ssdm name="pout_temp_15"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:51 %tmp_10 = call i256 @compute_mac_sub, i32 %xi_s_0_02, i32 %mro_s_0_09, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="256">
<![CDATA[
entry:52 %pout_temp_16 = extractvalue i256 %tmp_10

]]></Node>
<StgValue><ssdm name="pout_temp_16"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="256">
<![CDATA[
entry:53 %pout_temp_17 = extractvalue i256 %tmp_10

]]></Node>
<StgValue><ssdm name="pout_temp_17"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="256">
<![CDATA[
entry:54 %pout_temp_18 = extractvalue i256 %tmp_10

]]></Node>
<StgValue><ssdm name="pout_temp_18"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="256">
<![CDATA[
entry:55 %pout_temp_19 = extractvalue i256 %tmp_10

]]></Node>
<StgValue><ssdm name="pout_temp_19"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="256">
<![CDATA[
entry:56 %pout_temp_20 = extractvalue i256 %tmp_10

]]></Node>
<StgValue><ssdm name="pout_temp_20"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="256">
<![CDATA[
entry:57 %pout_temp_21 = extractvalue i256 %tmp_10

]]></Node>
<StgValue><ssdm name="pout_temp_21"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="256">
<![CDATA[
entry:58 %pout_temp_22 = extractvalue i256 %tmp_10

]]></Node>
<StgValue><ssdm name="pout_temp_22"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="256">
<![CDATA[
entry:59 %pout_temp_23 = extractvalue i256 %tmp_10

]]></Node>
<StgValue><ssdm name="pout_temp_23"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:60 %tmp_11 = call i256 @compute_mac_sub, i32 %xi_s_0_03, i32 %mro_s_0_010, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="256">
<![CDATA[
entry:61 %pout_temp_24 = extractvalue i256 %tmp_11

]]></Node>
<StgValue><ssdm name="pout_temp_24"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="256">
<![CDATA[
entry:62 %pout_temp_25 = extractvalue i256 %tmp_11

]]></Node>
<StgValue><ssdm name="pout_temp_25"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="256">
<![CDATA[
entry:63 %pout_temp_26 = extractvalue i256 %tmp_11

]]></Node>
<StgValue><ssdm name="pout_temp_26"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="256">
<![CDATA[
entry:64 %pout_temp_27 = extractvalue i256 %tmp_11

]]></Node>
<StgValue><ssdm name="pout_temp_27"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="256">
<![CDATA[
entry:65 %pout_temp_28 = extractvalue i256 %tmp_11

]]></Node>
<StgValue><ssdm name="pout_temp_28"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="256">
<![CDATA[
entry:66 %pout_temp_29 = extractvalue i256 %tmp_11

]]></Node>
<StgValue><ssdm name="pout_temp_29"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="256">
<![CDATA[
entry:67 %pout_temp_30 = extractvalue i256 %tmp_11

]]></Node>
<StgValue><ssdm name="pout_temp_30"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="256">
<![CDATA[
entry:68 %pout_temp_31 = extractvalue i256 %tmp_11

]]></Node>
<StgValue><ssdm name="pout_temp_31"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:69 %tmp_12 = call i256 @compute_mac_sub, i32 %xi_s_0_04, i32 %mro_s_0_011, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="256">
<![CDATA[
entry:70 %pout_temp_32 = extractvalue i256 %tmp_12

]]></Node>
<StgValue><ssdm name="pout_temp_32"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="256">
<![CDATA[
entry:71 %pout_temp_33 = extractvalue i256 %tmp_12

]]></Node>
<StgValue><ssdm name="pout_temp_33"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="256">
<![CDATA[
entry:72 %pout_temp_34 = extractvalue i256 %tmp_12

]]></Node>
<StgValue><ssdm name="pout_temp_34"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="256">
<![CDATA[
entry:73 %pout_temp_35 = extractvalue i256 %tmp_12

]]></Node>
<StgValue><ssdm name="pout_temp_35"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="256">
<![CDATA[
entry:74 %pout_temp_36 = extractvalue i256 %tmp_12

]]></Node>
<StgValue><ssdm name="pout_temp_36"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="256">
<![CDATA[
entry:75 %pout_temp_37 = extractvalue i256 %tmp_12

]]></Node>
<StgValue><ssdm name="pout_temp_37"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="256">
<![CDATA[
entry:76 %pout_temp_38 = extractvalue i256 %tmp_12

]]></Node>
<StgValue><ssdm name="pout_temp_38"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="256">
<![CDATA[
entry:77 %pout_temp_39 = extractvalue i256 %tmp_12

]]></Node>
<StgValue><ssdm name="pout_temp_39"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:78 %tmp_13 = call i256 @compute_mac_sub, i32 %xi_s_0_05, i32 %mro_s_0_012, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="256">
<![CDATA[
entry:79 %pout_temp_40 = extractvalue i256 %tmp_13

]]></Node>
<StgValue><ssdm name="pout_temp_40"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="256">
<![CDATA[
entry:80 %pout_temp_41 = extractvalue i256 %tmp_13

]]></Node>
<StgValue><ssdm name="pout_temp_41"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="256">
<![CDATA[
entry:81 %pout_temp_42 = extractvalue i256 %tmp_13

]]></Node>
<StgValue><ssdm name="pout_temp_42"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="256">
<![CDATA[
entry:82 %pout_temp_43 = extractvalue i256 %tmp_13

]]></Node>
<StgValue><ssdm name="pout_temp_43"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="256">
<![CDATA[
entry:83 %pout_temp_44 = extractvalue i256 %tmp_13

]]></Node>
<StgValue><ssdm name="pout_temp_44"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="256">
<![CDATA[
entry:84 %pout_temp_45 = extractvalue i256 %tmp_13

]]></Node>
<StgValue><ssdm name="pout_temp_45"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="256">
<![CDATA[
entry:85 %pout_temp_46 = extractvalue i256 %tmp_13

]]></Node>
<StgValue><ssdm name="pout_temp_46"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="256">
<![CDATA[
entry:86 %pout_temp_47 = extractvalue i256 %tmp_13

]]></Node>
<StgValue><ssdm name="pout_temp_47"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:87 %tmp_14 = call i256 @compute_mac_sub, i32 %xi_s_0_06, i32 %mro_s_0_013, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="256">
<![CDATA[
entry:88 %pout_temp_48 = extractvalue i256 %tmp_14

]]></Node>
<StgValue><ssdm name="pout_temp_48"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="256">
<![CDATA[
entry:89 %pout_temp_49 = extractvalue i256 %tmp_14

]]></Node>
<StgValue><ssdm name="pout_temp_49"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="256">
<![CDATA[
entry:90 %pout_temp_50 = extractvalue i256 %tmp_14

]]></Node>
<StgValue><ssdm name="pout_temp_50"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="256">
<![CDATA[
entry:91 %pout_temp_51 = extractvalue i256 %tmp_14

]]></Node>
<StgValue><ssdm name="pout_temp_51"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="256">
<![CDATA[
entry:92 %pout_temp_52 = extractvalue i256 %tmp_14

]]></Node>
<StgValue><ssdm name="pout_temp_52"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="256">
<![CDATA[
entry:93 %pout_temp_53 = extractvalue i256 %tmp_14

]]></Node>
<StgValue><ssdm name="pout_temp_53"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="256">
<![CDATA[
entry:94 %pout_temp_54 = extractvalue i256 %tmp_14

]]></Node>
<StgValue><ssdm name="pout_temp_54"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="256">
<![CDATA[
entry:95 %pout_temp_55 = extractvalue i256 %tmp_14

]]></Node>
<StgValue><ssdm name="pout_temp_55"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:96 %tmp_15 = call i256 @compute_mac_sub, i32 %xi_s_0_07, i32 %mro_s_0_014, i4 %qzeros_0_val8_read, i4 %qzeros_1_val16_read, i4 %qzeros_2_val24_read, i4 %qzeros_3_val32_read, i4 %qzeros_4_val40_read, i4 %qzeros_5_val48_read, i4 %qzeros_6_val56_read, i4 %qzeros_7_val64_read, i32 %qscale_0_val72_read, i32 %qscale_1_val81_read, i32 %qscale_2_val89_read, i32 %qscale_3_val98_read, i32 %qscale_4_val106_read, i32 %qscale_5_val115_read, i32 %qscale_6_val123_read, i32 %qscale_7_val132_read

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="256">
<![CDATA[
entry:97 %pout_temp_56 = extractvalue i256 %tmp_15

]]></Node>
<StgValue><ssdm name="pout_temp_56"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="256">
<![CDATA[
entry:98 %pout_temp_57 = extractvalue i256 %tmp_15

]]></Node>
<StgValue><ssdm name="pout_temp_57"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="256">
<![CDATA[
entry:99 %pout_temp_58 = extractvalue i256 %tmp_15

]]></Node>
<StgValue><ssdm name="pout_temp_58"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="256">
<![CDATA[
entry:100 %pout_temp_59 = extractvalue i256 %tmp_15

]]></Node>
<StgValue><ssdm name="pout_temp_59"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="256">
<![CDATA[
entry:101 %pout_temp_60 = extractvalue i256 %tmp_15

]]></Node>
<StgValue><ssdm name="pout_temp_60"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="256">
<![CDATA[
entry:102 %pout_temp_61 = extractvalue i256 %tmp_15

]]></Node>
<StgValue><ssdm name="pout_temp_61"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="256">
<![CDATA[
entry:103 %pout_temp_62 = extractvalue i256 %tmp_15

]]></Node>
<StgValue><ssdm name="pout_temp_62"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="256">
<![CDATA[
entry:104 %pout_temp_63 = extractvalue i256 %tmp_15

]]></Node>
<StgValue><ssdm name="pout_temp_63"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
entry:106 %br_ln235 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc53:0 %j_1 = load i4 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53:1 %icmp_ln235 = icmp_eq  i4 %j_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln235"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53:2 %add_ln235 = add i4 %j_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc53:3 %br_ln235 = br i1 %icmp_ln235, void %xcl_latency.for.inc53.0_begin, void %for.end55

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="4">
<![CDATA[
xcl_latency.for.inc53.0_begin:0 %trunc_ln235 = trunc i4 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln235"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.for.inc53.0_begin:4 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
xcl_latency.for.inc53.0_begin:5 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp, i3 1, i32 %pout_temp_1, i3 2, i32 %pout_temp_2, i3 3, i32 %pout_temp_3, i3 4, i32 %pout_temp_4, i3 5, i32 %pout_temp_5, i3 6, i32 %pout_temp_6, i3 7, i32 %pout_temp_7, i32 <undef>, i3 %trunc_ln235

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
xcl_latency.for.inc53.0_begin:6 %tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp_8, i3 1, i32 %pout_temp_9, i3 2, i32 %pout_temp_10, i3 3, i32 %pout_temp_11, i3 4, i32 %pout_temp_12, i3 5, i32 %pout_temp_13, i3 6, i32 %pout_temp_14, i3 7, i32 %pout_temp_15, i32 <undef>, i3 %trunc_ln235

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
xcl_latency.for.inc53.0_begin:8 %tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp_16, i3 1, i32 %pout_temp_17, i3 2, i32 %pout_temp_18, i3 3, i32 %pout_temp_19, i3 4, i32 %pout_temp_20, i3 5, i32 %pout_temp_21, i3 6, i32 %pout_temp_22, i3 7, i32 %pout_temp_23, i32 <undef>, i3 %trunc_ln235

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
xcl_latency.for.inc53.0_begin:9 %tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp_24, i3 1, i32 %pout_temp_25, i3 2, i32 %pout_temp_26, i3 3, i32 %pout_temp_27, i3 4, i32 %pout_temp_28, i3 5, i32 %pout_temp_29, i3 6, i32 %pout_temp_30, i3 7, i32 %pout_temp_31, i32 <undef>, i3 %trunc_ln235

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
xcl_latency.for.inc53.0_begin:11 %tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp_32, i3 1, i32 %pout_temp_33, i3 2, i32 %pout_temp_34, i3 3, i32 %pout_temp_35, i3 4, i32 %pout_temp_36, i3 5, i32 %pout_temp_37, i3 6, i32 %pout_temp_38, i3 7, i32 %pout_temp_39, i32 <undef>, i3 %trunc_ln235

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
xcl_latency.for.inc53.0_begin:12 %tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp_40, i3 1, i32 %pout_temp_41, i3 2, i32 %pout_temp_42, i3 3, i32 %pout_temp_43, i3 4, i32 %pout_temp_44, i3 5, i32 %pout_temp_45, i3 6, i32 %pout_temp_46, i3 7, i32 %pout_temp_47, i32 <undef>, i3 %trunc_ln235

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
xcl_latency.for.inc53.0_begin:14 %tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp_48, i3 1, i32 %pout_temp_49, i3 2, i32 %pout_temp_50, i3 3, i32 %pout_temp_51, i3 4, i32 %pout_temp_52, i3 5, i32 %pout_temp_53, i3 6, i32 %pout_temp_54, i3 7, i32 %pout_temp_55, i32 <undef>, i3 %trunc_ln235

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
xcl_latency.for.inc53.0_begin:15 %tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_temp_56, i3 1, i32 %pout_temp_57, i3 2, i32 %pout_temp_58, i3 3, i32 %pout_temp_59, i3 4, i32 %pout_temp_60, i3 5, i32 %pout_temp_61, i3 6, i32 %pout_temp_62, i3 7, i32 %pout_temp_63, i32 <undef>, i3 %trunc_ln235

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
xcl_latency.for.inc53.0_begin:30 %switch_ln260 = switch i3 %trunc_ln235, void %arrayidx513.case.7, i3 0, void %arrayidx513.case.0, i3 1, void %arrayidx513.case.1, i3 2, void %arrayidx513.case.2, i3 3, void %arrayidx513.case.3, i3 4, void %arrayidx513.case.4, i3 5, void %arrayidx513.case.5, i3 6, void %arrayidx513.case.6

]]></Node>
<StgValue><ssdm name="switch_ln260"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
xcl_latency.for.inc53.0_end:2 %store_ln235 = store i4 %add_ln235, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="160" st_id="4" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:7 %add = fadd i32 %tmp, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:10 %add1 = fadd i32 %tmp_9, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:13 %add2 = fadd i32 %tmp_1, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:16 %add3 = fadd i32 %tmp_3, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="164" st_id="5" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:7 %add = fadd i32 %tmp, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:10 %add1 = fadd i32 %tmp_9, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:13 %add2 = fadd i32 %tmp_1, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:16 %add3 = fadd i32 %tmp_3, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="168" st_id="6" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:7 %add = fadd i32 %tmp, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:10 %add1 = fadd i32 %tmp_9, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:13 %add2 = fadd i32 %tmp_1, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:16 %add3 = fadd i32 %tmp_3, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="172" st_id="7" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:7 %add = fadd i32 %tmp, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:10 %add1 = fadd i32 %tmp_9, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:13 %add2 = fadd i32 %tmp_1, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:16 %add3 = fadd i32 %tmp_3, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="176" st_id="8" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:7 %add = fadd i32 %tmp, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:10 %add1 = fadd i32 %tmp_9, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:13 %add2 = fadd i32 %tmp_1, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:16 %add3 = fadd i32 %tmp_3, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="180" st_id="9" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:7 %add = fadd i32 %tmp, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:10 %add1 = fadd i32 %tmp_9, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:13 %add2 = fadd i32 %tmp_1, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:16 %add3 = fadd i32 %tmp_3, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="184" st_id="10" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:17 %add4 = fadd i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:18 %add5 = fadd i32 %add2, i32 %add3

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="186" st_id="11" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:17 %add4 = fadd i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:18 %add5 = fadd i32 %add2, i32 %add3

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="188" st_id="12" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:17 %add4 = fadd i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:18 %add5 = fadd i32 %add2, i32 %add3

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="190" st_id="13" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:17 %add4 = fadd i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:18 %add5 = fadd i32 %add2, i32 %add3

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="192" st_id="14" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:17 %add4 = fadd i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:18 %add5 = fadd i32 %add2, i32 %add3

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="194" st_id="15" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:17 %add4 = fadd i32 %add, i32 %add1

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:18 %add5 = fadd i32 %add2, i32 %add3

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="196" st_id="16" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:19 %final_sum = fadd i32 %add4, i32 %add5

]]></Node>
<StgValue><ssdm name="final_sum"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="197" st_id="17" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:19 %final_sum = fadd i32 %add4, i32 %add5

]]></Node>
<StgValue><ssdm name="final_sum"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="198" st_id="18" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:19 %final_sum = fadd i32 %add4, i32 %add5

]]></Node>
<StgValue><ssdm name="final_sum"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="199" st_id="19" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:19 %final_sum = fadd i32 %add4, i32 %add5

]]></Node>
<StgValue><ssdm name="final_sum"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="200" st_id="20" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:19 %final_sum = fadd i32 %add4, i32 %add5

]]></Node>
<StgValue><ssdm name="final_sum"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="201" st_id="21" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:19 %final_sum = fadd i32 %add4, i32 %add5

]]></Node>
<StgValue><ssdm name="final_sum"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:20 %pout_local_0_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_0

]]></Node>
<StgValue><ssdm name="pout_local_0_read"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:21 %pout_local_1_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_1

]]></Node>
<StgValue><ssdm name="pout_local_1_read"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:22 %pout_local_2_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_2

]]></Node>
<StgValue><ssdm name="pout_local_2_read"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:23 %pout_local_3_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_3

]]></Node>
<StgValue><ssdm name="pout_local_3_read"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:24 %pout_local_4_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_4

]]></Node>
<StgValue><ssdm name="pout_local_4_read"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:25 %pout_local_5_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_5

]]></Node>
<StgValue><ssdm name="pout_local_5_read"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:26 %pout_local_6_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_6

]]></Node>
<StgValue><ssdm name="pout_local_6_read"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:27 %pout_local_7_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %pout_local_7

]]></Node>
<StgValue><ssdm name="pout_local_7_read"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
xcl_latency.for.inc53.0_begin:28 %tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %pout_local_0_read, i3 1, i32 %pout_local_1_read, i3 2, i32 %pout_local_2_read, i3 3, i32 %pout_local_3_read, i3 4, i32 %pout_local_4_read, i3 5, i32 %pout_local_5_read, i3 6, i32 %pout_local_6_read, i3 7, i32 %pout_local_7_read, i32 <undef>, i3 %trunc_ln235

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="211" st_id="22" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:29 %add7 = fadd i32 %tmp_5, i32 %final_sum

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="212" st_id="23" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:29 %add7 = fadd i32 %tmp_5, i32 %final_sum

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="213" st_id="24" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:29 %add7 = fadd i32 %tmp_5, i32 %final_sum

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="214" st_id="25" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:29 %add7 = fadd i32 %tmp_5, i32 %final_sum

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="215" st_id="26" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:29 %add7 = fadd i32 %tmp_5, i32 %final_sum

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="216" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
xcl_latency.for.inc53.0_begin:1 %specpipeline_ln236 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln236"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
xcl_latency.for.inc53.0_begin:2 %speclooptripcount_ln235 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln235"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
xcl_latency.for.inc53.0_begin:3 %specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln235"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_begin:29 %add7 = fadd i32 %tmp_5, i32 %final_sum

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx513.case.6:0 %write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_6, i32 %add7

]]></Node>
<StgValue><ssdm name="write_ln260"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
arrayidx513.case.6:1 %br_ln260 = br void %xcl_latency.for.inc53.0_end

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx513.case.5:0 %write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_5, i32 %add7

]]></Node>
<StgValue><ssdm name="write_ln260"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
arrayidx513.case.5:1 %br_ln260 = br void %xcl_latency.for.inc53.0_end

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx513.case.4:0 %write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_4, i32 %add7

]]></Node>
<StgValue><ssdm name="write_ln260"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
arrayidx513.case.4:1 %br_ln260 = br void %xcl_latency.for.inc53.0_end

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="226" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx513.case.3:0 %write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_3, i32 %add7

]]></Node>
<StgValue><ssdm name="write_ln260"/></StgValue>
</operation>

<operation id="227" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
arrayidx513.case.3:1 %br_ln260 = br void %xcl_latency.for.inc53.0_end

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="228" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx513.case.2:0 %write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_2, i32 %add7

]]></Node>
<StgValue><ssdm name="write_ln260"/></StgValue>
</operation>

<operation id="229" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
arrayidx513.case.2:1 %br_ln260 = br void %xcl_latency.for.inc53.0_end

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="230" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx513.case.1:0 %write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_1, i32 %add7

]]></Node>
<StgValue><ssdm name="write_ln260"/></StgValue>
</operation>

<operation id="231" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
arrayidx513.case.1:1 %br_ln260 = br void %xcl_latency.for.inc53.0_end

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="232" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx513.case.0:0 %write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_0, i32 %add7

]]></Node>
<StgValue><ssdm name="write_ln260"/></StgValue>
</operation>

<operation id="233" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
arrayidx513.case.0:1 %br_ln260 = br void %xcl_latency.for.inc53.0_end

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="234" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayidx513.case.7:0 %write_ln260 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %pout_local_7, i32 %add7

]]></Node>
<StgValue><ssdm name="write_ln260"/></StgValue>
</operation>

<operation id="235" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln235" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
arrayidx513.case.7:1 %br_ln260 = br void %xcl_latency.for.inc53.0_end

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="236" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
xcl_latency.for.inc53.0_end:0 %speclatency_ln237 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 2, void @empty_8

]]></Node>
<StgValue><ssdm name="speclatency_ln237"/></StgValue>
</operation>

<operation id="237" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xcl_latency.for.inc53.0_end:1 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="238" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
xcl_latency.for.inc53.0_end:3 %br_ln235 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="239" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0">
<![CDATA[
for.end55:0 %ret_ln262 = ret

]]></Node>
<StgValue><ssdm name="ret_ln262"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
