Vesta static timing analysis, register-to-register minimum timing

Top 20 minimum delay paths:
Path DFFPOSX1_890/CLK to output pin mem_addr[0] delay 183.066 ps
      0.0 ps  clk_bF_buf69:   CLKBUF1_68/Y -> DFFPOSX1_890/CLK
    114.7 ps    _10724__0_: DFFPOSX1_890/Q ->   BUFX2_1407/A
    183.1 ps   mem_addr[0]:   BUFX2_1407/Y -> mem_addr[0]

Path DFFPOSX1_891/CLK to output pin mem_addr[1] delay 183.066 ps
      0.0 ps  clk_bF_buf68:   CLKBUF1_69/Y -> DFFPOSX1_891/CLK
    114.7 ps    _10724__1_: DFFPOSX1_891/Q ->   BUFX2_1408/A
    183.1 ps   mem_addr[1]:   BUFX2_1408/Y -> mem_addr[1]

Path DFFPOSX1_922/CLK to output pin mem_wdata[0] delay 183.066 ps
      0.0 ps  clk_bF_buf37:  CLKBUF1_100/Y -> DFFPOSX1_922/CLK
    114.7 ps    _10732__0_: DFFPOSX1_922/Q ->   BUFX2_1511/A
    183.1 ps  mem_wdata[0]:   BUFX2_1511/Y -> mem_wdata[0]

Path DFFPOSX1_923/CLK to output pin mem_wdata[1] delay 183.066 ps
      0.0 ps  clk_bF_buf36:  CLKBUF1_101/Y -> DFFPOSX1_923/CLK
    114.7 ps    _10732__1_: DFFPOSX1_923/Q ->   BUFX2_1512/A
    183.1 ps  mem_wdata[1]:   BUFX2_1512/Y -> mem_wdata[1]

Path DFFPOSX1_924/CLK to output pin mem_wdata[2] delay 183.066 ps
      0.0 ps  clk_bF_buf35:  CLKBUF1_102/Y -> DFFPOSX1_924/CLK
    114.7 ps    _10732__2_: DFFPOSX1_924/Q ->   BUFX2_1513/A
    183.1 ps  mem_wdata[2]:   BUFX2_1513/Y -> mem_wdata[2]

Path DFFPOSX1_925/CLK to output pin mem_wdata[3] delay 183.066 ps
      0.0 ps  clk_bF_buf34:  CLKBUF1_103/Y -> DFFPOSX1_925/CLK
    114.7 ps    _10732__3_: DFFPOSX1_925/Q ->   BUFX2_1514/A
    183.1 ps  mem_wdata[3]:   BUFX2_1514/Y -> mem_wdata[3]

Path DFFPOSX1_926/CLK to output pin mem_wdata[4] delay 183.066 ps
      0.0 ps  clk_bF_buf33:  CLKBUF1_104/Y -> DFFPOSX1_926/CLK
    114.7 ps    _10732__4_: DFFPOSX1_926/Q ->   BUFX2_1515/A
    183.1 ps  mem_wdata[4]:   BUFX2_1515/Y -> mem_wdata[4]

Path DFFPOSX1_927/CLK to output pin mem_wdata[5] delay 183.066 ps
      0.0 ps  clk_bF_buf32:  CLKBUF1_105/Y -> DFFPOSX1_927/CLK
    114.7 ps    _10732__5_: DFFPOSX1_927/Q ->   BUFX2_1516/A
    183.1 ps  mem_wdata[5]:   BUFX2_1516/Y -> mem_wdata[5]

Path DFFPOSX1_928/CLK to output pin mem_wdata[6] delay 183.066 ps
      0.0 ps  clk_bF_buf31:  CLKBUF1_106/Y -> DFFPOSX1_928/CLK
    114.7 ps    _10732__6_: DFFPOSX1_928/Q ->   BUFX2_1517/A
    183.1 ps  mem_wdata[6]:   BUFX2_1517/Y -> mem_wdata[6]

Path DFFPOSX1_929/CLK to output pin mem_wdata[7] delay 183.066 ps
      0.0 ps  clk_bF_buf30:  CLKBUF1_107/Y -> DFFPOSX1_929/CLK
    114.7 ps    _10732__7_: DFFPOSX1_929/Q ->   BUFX2_1518/A
    183.1 ps  mem_wdata[7]:   BUFX2_1518/Y -> mem_wdata[7]

Path DFFPOSX1_930/CLK to output pin mem_wdata[8] delay 183.066 ps
      0.0 ps  clk_bF_buf29:  CLKBUF1_108/Y -> DFFPOSX1_930/CLK
    114.7 ps    _10732__8_: DFFPOSX1_930/Q ->   BUFX2_1519/A
    183.1 ps  mem_wdata[8]:   BUFX2_1519/Y -> mem_wdata[8]

Path DFFPOSX1_931/CLK to output pin mem_wdata[9] delay 183.066 ps
      0.0 ps  clk_bF_buf28:  CLKBUF1_109/Y -> DFFPOSX1_931/CLK
    114.7 ps    _10732__9_: DFFPOSX1_931/Q ->   BUFX2_1520/A
    183.1 ps  mem_wdata[9]:   BUFX2_1520/Y -> mem_wdata[9]

Path DFFPOSX1_932/CLK to output pin mem_wdata[10] delay 183.066 ps
      0.0 ps   clk_bF_buf27:  CLKBUF1_110/Y -> DFFPOSX1_932/CLK
    114.7 ps    _10732__10_: DFFPOSX1_932/Q ->   BUFX2_1521/A
    183.1 ps  mem_wdata[10]:   BUFX2_1521/Y -> mem_wdata[10]

Path DFFPOSX1_933/CLK to output pin mem_wdata[11] delay 183.066 ps
      0.0 ps   clk_bF_buf26:  CLKBUF1_111/Y -> DFFPOSX1_933/CLK
    114.7 ps    _10732__11_: DFFPOSX1_933/Q ->   BUFX2_1522/A
    183.1 ps  mem_wdata[11]:   BUFX2_1522/Y -> mem_wdata[11]

Path DFFPOSX1_934/CLK to output pin mem_wdata[12] delay 183.066 ps
      0.0 ps   clk_bF_buf25:  CLKBUF1_112/Y -> DFFPOSX1_934/CLK
    114.7 ps    _10732__12_: DFFPOSX1_934/Q ->   BUFX2_1523/A
    183.1 ps  mem_wdata[12]:   BUFX2_1523/Y -> mem_wdata[12]

Path DFFPOSX1_935/CLK to output pin mem_wdata[13] delay 183.066 ps
      0.0 ps   clk_bF_buf24:  CLKBUF1_113/Y -> DFFPOSX1_935/CLK
    114.7 ps    _10732__13_: DFFPOSX1_935/Q ->   BUFX2_1524/A
    183.1 ps  mem_wdata[13]:   BUFX2_1524/Y -> mem_wdata[13]

Path DFFPOSX1_936/CLK to output pin mem_wdata[14] delay 183.066 ps
      0.0 ps   clk_bF_buf23:  CLKBUF1_114/Y -> DFFPOSX1_936/CLK
    114.7 ps    _10732__14_: DFFPOSX1_936/Q ->   BUFX2_1525/A
    183.1 ps  mem_wdata[14]:   BUFX2_1525/Y -> mem_wdata[14]

Path DFFPOSX1_937/CLK to output pin mem_wdata[15] delay 183.066 ps
      0.0 ps   clk_bF_buf22:  CLKBUF1_115/Y -> DFFPOSX1_937/CLK
    114.7 ps    _10732__15_: DFFPOSX1_937/Q ->   BUFX2_1526/A
    183.1 ps  mem_wdata[15]:   BUFX2_1526/Y -> mem_wdata[15]

Path DFFPOSX1_938/CLK to output pin mem_wdata[16] delay 183.066 ps
      0.0 ps   clk_bF_buf21:  CLKBUF1_116/Y -> DFFPOSX1_938/CLK
    114.7 ps    _10732__16_: DFFPOSX1_938/Q ->   BUFX2_1527/A
    183.1 ps  mem_wdata[16]:   BUFX2_1527/Y -> mem_wdata[16]

Path DFFPOSX1_939/CLK to output pin mem_wdata[17] delay 183.066 ps
      0.0 ps   clk_bF_buf20:  CLKBUF1_117/Y -> DFFPOSX1_939/CLK
    114.7 ps    _10732__17_: DFFPOSX1_939/Q ->   BUFX2_1528/A
    183.1 ps  mem_wdata[17]:   BUFX2_1528/Y -> mem_wdata[17]

Design meets minimum hold timing.
-----------------------------------------

