<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - uz_mlp_three_layer_src_Subsystem1.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../uz_mlp_three_layer_src_Subsystem1.vhd" target="rtwreport_document_frame" id="linkToText_plain">uz_mlp_three_layer_src_Subsystem1.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/uz_mlp_three_layer/uz_mlp_three_layer_src_Subsystem1.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2021-02-12 15:30:22</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: uz_mlp_three_layer_src_Subsystem1</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: uz_mlp_three_layer/uz_mlp_three_layer/LastLayer/Subsystem1</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> uz_mlp_three_layer_src_Subsystem1 <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        mac_counter                       :   <span class="KW">IN</span>    std_logic_vector(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="27">   27   </a>        b                                 :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="28">   28   </a>        startin                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="29">   29   </a>        endin                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="30">   30   </a>        validIn                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="31">   31   </a>        n_perceptron                      :   <span class="KW">IN</span>    std_logic_vector(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="32">   32   </a>        axi_signals_axi_weightData        :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="33">   33   </a>        axi_signals_axi_weightAddr        :   <span class="KW">IN</span>    std_logic_vector(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="34">   34   </a>        axi_signals_axi_weightsWriteEnable :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="35">   35   </a>        axi_signals_axi_biasData          :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="36">   36   </a>        axi_signals_axi_biasAddr          :   <span class="KW">IN</span>    std_logic_vector(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="37">   37   </a>        axi_signals_axi_biasWriteEnable   :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="38">   38   </a>        axi_signals_axi_layerNr           :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="39">   39   </a>        rd_dout                           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="40">   40   </a>        startOut                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="41">   41   </a>        endOut                            :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="42">   42   </a>        );
</span><span><a class="LN" id="43">   43   </a><span class="KW">END</span> uz_mlp_three_layer_src_Subsystem1;
</span><span><a class="LN" id="44">   44   </a>
</span><span><a class="LN" id="45">   45   </a>
</span><span><a class="LN" id="46">   46   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> uz_mlp_three_layer_src_Subsystem1 <span class="KW">IS</span>
</span><span><a class="LN" id="47">   47   </a>
</span><span><a class="LN" id="48">   48   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="49">   49   </a>  <span class="KW">COMPONENT</span> uz_mlp_three_layer_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="50">   50   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" id="51">   51   </a>             DataWidth                    : integer
</span><span><a class="LN" id="52">   52   </a>             );
</span><span><a class="LN" id="53">   53   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="54">   54   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="55">   55   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="56">   56   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="57">   57   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="58">   58   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="59">   59   </a>          rd_dout                         :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="60">   60   </a>          );
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="62">   62   </a>
</span><span><a class="LN" id="63">   63   </a>  <span class="KW">COMPONENT</span> uz_mlp_three_layer_src_SimpleDualPortRAM_generic_block
</span><span><a class="LN" id="64">   64   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" id="65">   65   </a>             DataWidth                    : integer
</span><span><a class="LN" id="66">   66   </a>             );
</span><span><a class="LN" id="67">   67   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="68">   68   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="69">   69   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="70">   70   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="71">   71   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="72">   72   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="73">   73   </a>          rd_dout                         :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="74">   74   </a>          );
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="76">   76   </a>
</span><span><a class="LN" id="77">   77   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : uz_mlp_three_layer_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="79">   79   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.uz_mlp_three_layer_src_SimpleDualPortRAM_generic(rtl);
</span><span><a class="LN" id="80">   80   </a>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : uz_mlp_three_layer_src_SimpleDualPortRAM_generic_block
</span><span><a class="LN" id="82">   82   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.uz_mlp_three_layer_src_SimpleDualPortRAM_generic_block(rtl);
</span><span><a class="LN" id="83">   83   </a>
</span><span><a class="LN" id="84">   84   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate1_and1_out    : std_logic;
</span><span><a class="LN" id="86">   86   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" id="87">   87   </a>  <span class="KW">SIGNAL</span> axi_biasData                     : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">SIGNAL</span> axi_biasData_1                   : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">SIGNAL</span> axi_biasAddr                     : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">SIGNAL</span> axi_biasAddr_1                   : std_logic_vector(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">SIGNAL</span> axi_biasWriteEnable              : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant1_out1        : std_logic;
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">SIGNAL</span> axi_layerNr                      : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant2_out1        : std_logic;
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">SIGNAL</span> AND1_out1                        : std_logic;
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">SIGNAL</span> c                                : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">SIGNAL</span> c_signed                         : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="98">   98   </a>  <span class="KW">SIGNAL</span> axi_weightData                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">SIGNAL</span> axi_weightData_1                 : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="100">  100   </a>  <span class="KW">SIGNAL</span> axi_weightAddr                   : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">SIGNAL</span> axi_weightAddr_1                 : std_logic_vector(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">SIGNAL</span> axi_weightsWriteEnable           : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1         : std_logic;
</span><span><a class="LN" id="104">  104   </a>  <span class="KW">SIGNAL</span> n_perceptron_unsigned            : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">SIGNAL</span> Gain_cast                        : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20_En3</span>
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">SIGNAL</span> Gain_out1                        : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">SIGNAL</span> AND_out1                         : std_logic;
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">SIGNAL</span> mac_counter_unsigned             : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">SIGNAL</span> Sum1_out1                        : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate1_not1_out    : std_logic;
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">SIGNAL</span> switch_compare_1_1               : std_logic;
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">SIGNAL</span> Dual_Port_RAM_System3_out1       : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">SIGNAL</span> Dual_Port_RAM_System3_out1_signed : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">SIGNAL</span> s                                : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate1_input_mux_out : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">SIGNAL</span> b_signed                         : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate1_multiply_out : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En28</span>
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">SIGNAL</span> s_1                              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate1_add_fb_in   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate1_add_add_cast : signed(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix65_En28</span>
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate1_add_add_cast_1 : signed(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix65_En28</span>
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate1_add_add_temp : signed(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix65_En28</span>
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate1_multiplyAdd_out : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">SIGNAL</span> data                             : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">SIGNAL</span> startout_1                       : std_logic;
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate1_and2_out    : std_logic;
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">SIGNAL</span> endout_1                         : std_logic;
</span><span><a class="LN" id="128">  128   </a>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">ATTRIBUTE</span> use_dsp : string;
</span><span><a class="LN" id="130">  130   </a>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">ATTRIBUTE</span> use_dsp <span class="KW">OF</span> Multiply_Accumulate1_multiply_out : <span class="KW">SIGNAL</span> <span class="KW">IS</span> <font color="#1122ff">&quot;yes&quot;</font>;
</span><span><a class="LN" id="132">  132   </a>
</span><span><a class="LN" id="133">  133   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="134" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8643')" name="code2model">  134   </a>  u_Dual_Port_RAM_System1 : uz_mlp_three_layer_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="135" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8643')" name="code2model">  135   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 10,
</span><span><a class="LN" id="136" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8643')" name="code2model">  136   </a>                 DataWidth =&gt; 32
</span><span><a class="LN" id="137" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8643')" name="code2model">  137   </a>                 )
</span><span><a class="LN" id="138" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8643')" name="code2model">  138   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="139" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8643')" name="code2model">  139   </a>              enb =&gt; enb,
</span><span><a class="LN" id="140" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8643')" name="code2model">  140   </a>              wr_din =&gt; axi_biasData_1,
</span><span><a class="LN" id="141" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8643')" name="code2model">  141   </a>              wr_addr =&gt; axi_biasAddr_1,
</span><span><a class="LN" id="142" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8643')" name="code2model">  142   </a>              wr_en =&gt; AND1_out1,
</span><span><a class="LN" id="143" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8643')" name="code2model">  143   </a>              rd_addr =&gt; n_perceptron,
</span><span><a class="LN" id="144" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8643')" name="code2model">  144   </a>              rd_dout =&gt; c
</span><span><a class="LN" id="145" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8643')" name="code2model">  145   </a>              );
</span><span><a class="LN" id="146">  146   </a>
</span><span><a class="LN" id="147" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8645')" name="code2model">  147   </a>  u_Dual_Port_RAM_System3 : uz_mlp_three_layer_src_SimpleDualPortRAM_generic_block
</span><span><a class="LN" id="148" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8645')" name="code2model">  148   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 10,
</span><span><a class="LN" id="149" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8645')" name="code2model">  149   </a>                 DataWidth =&gt; 32
</span><span><a class="LN" id="150" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8645')" name="code2model">  150   </a>                 )
</span><span><a class="LN" id="151" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8645')" name="code2model">  151   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="152" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8645')" name="code2model">  152   </a>              enb =&gt; enb,
</span><span><a class="LN" id="153" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8645')" name="code2model">  153   </a>              wr_din =&gt; axi_weightData_1,
</span><span><a class="LN" id="154" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8645')" name="code2model">  154   </a>              wr_addr =&gt; axi_weightAddr_1,
</span><span><a class="LN" id="155" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8645')" name="code2model">  155   </a>              wr_en =&gt; AND_out1,
</span><span><a class="LN" id="156" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8645')" name="code2model">  156   </a>              rd_addr =&gt; std_logic_vector(Sum1_out1),
</span><span><a class="LN" id="157" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8645')" name="code2model">  157   </a>              rd_dout =&gt; Dual_Port_RAM_System3_out1
</span><span><a class="LN" id="158" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8645')" name="code2model">  158   </a>              );
</span><span><a class="LN" id="159">  159   </a>
</span><span><a class="LN" id="160">  160   </a>  Multiply_Accumulate1_and1_out &lt;= validIn <span class="KW">AND</span> startin;
</span><span><a class="LN" id="161">  161   </a>
</span><span><a class="LN" id="162">  162   </a>
</span><span><a class="LN" id="163">  163   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> Multiply_Accumulate1_and1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="164">  164   </a>      '0';
</span><span><a class="LN" id="165">  165   </a>
</span><span><a class="LN" id="166">  166   </a>  axi_biasData &lt;= signed(axi_signals_axi_biasData);
</span><span><a class="LN" id="167">  167   </a>
</span><span><a class="LN" id="168">  168   </a>  axi_biasData_1 &lt;= std_logic_vector(axi_biasData);
</span><span><a class="LN" id="169">  169   </a>
</span><span><a class="LN" id="170">  170   </a>  axi_biasAddr &lt;= unsigned(axi_signals_axi_biasAddr);
</span><span><a class="LN" id="171">  171   </a>
</span><span><a class="LN" id="172">  172   </a>  axi_biasAddr_1 &lt;= std_logic_vector(axi_biasAddr);
</span><span><a class="LN" id="173">  173   </a>
</span><span><a class="LN" id="174">  174   </a>  axi_biasWriteEnable &lt;= unsigned(axi_signals_axi_biasWriteEnable);
</span><span><a class="LN" id="175">  175   </a>
</span><span><a class="LN" id="176">  176   </a>
</span><span><a class="LN" id="177" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8640')" name="code2model">  177   </a>  Compare_To_Constant1_out1 &lt;= '1' <span class="KW">WHEN</span> axi_biasWriteEnable = to_unsigned(16#01#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="178" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8640')" name="code2model">  178   </a>      '0';
</span><span><a class="LN" id="179">  179   </a>
</span><span><a class="LN" id="180">  180   </a>  axi_layerNr &lt;= unsigned(axi_signals_axi_layerNr);
</span><span><a class="LN" id="181">  181   </a>
</span><span><a class="LN" id="182">  182   </a>
</span><span><a class="LN" id="183" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8641')" name="code2model">  183   </a>  Compare_To_Constant2_out1 &lt;= '1' <span class="KW">WHEN</span> axi_layerNr = to_unsigned(16#04#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="184" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8641')" name="code2model">  184   </a>      '0';
</span><span><a class="LN" id="185">  185   </a>
</span><span><a class="LN" id="186" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8637')" name="code2model">  186   </a>  AND1_out1 &lt;= Compare_To_Constant1_out1 <span class="KW">AND</span> Compare_To_Constant2_out1;
</span><span><a class="LN" id="187">  187   </a>
</span><span><a class="LN" id="188">  188   </a>  c_signed &lt;= signed(c);
</span><span><a class="LN" id="189">  189   </a>
</span><span><a class="LN" id="190" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8638')" name="code2model">  190   </a>  axi_weightData &lt;= signed(axi_signals_axi_weightData);
</span><span><a class="LN" id="191">  191   </a>
</span><span><a class="LN" id="192">  192   </a>  axi_weightData_1 &lt;= std_logic_vector(axi_weightData);
</span><span><a class="LN" id="193">  193   </a>
</span><span><a class="LN" id="194">  194   </a>  axi_weightAddr &lt;= unsigned(axi_signals_axi_weightAddr);
</span><span><a class="LN" id="195">  195   </a>
</span><span><a class="LN" id="196">  196   </a>  axi_weightAddr_1 &lt;= std_logic_vector(axi_weightAddr);
</span><span><a class="LN" id="197">  197   </a>
</span><span><a class="LN" id="198">  198   </a>  axi_weightsWriteEnable &lt;= unsigned(axi_signals_axi_weightsWriteEnable);
</span><span><a class="LN" id="199">  199   </a>
</span><span><a class="LN" id="200">  200   </a>
</span><span><a class="LN" id="201" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8639')" name="code2model">  201   </a>  Compare_To_Constant_out1 &lt;= '1' <span class="KW">WHEN</span> axi_weightsWriteEnable = to_unsigned(16#01#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="202" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8639')" name="code2model">  202   </a>      '0';
</span><span><a class="LN" id="203">  203   </a>
</span><span><a class="LN" id="204">  204   </a>  n_perceptron_unsigned &lt;= unsigned(n_perceptron);
</span><span><a class="LN" id="205">  205   </a>
</span><span><a class="LN" id="206" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8646')" name="code2model">  206   </a>  Gain_cast &lt;= resize(n_perceptron_unsigned &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 20);
</span><span><a class="LN" id="207" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8646')" name="code2model">  207   </a>  Gain_out1 &lt;= Gain_cast(12 <span class="KW">DOWNTO</span> 3);
</span><span><a class="LN" id="208">  208   </a>
</span><span><a class="LN" id="209" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8636')" name="code2model">  209   </a>  AND_out1 &lt;= Compare_To_Constant_out1 <span class="KW">AND</span> Compare_To_Constant2_out1;
</span><span><a class="LN" id="210">  210   </a>
</span><span><a class="LN" id="211">  211   </a>  mac_counter_unsigned &lt;= unsigned(mac_counter);
</span><span><a class="LN" id="212">  212   </a>
</span><span><a class="LN" id="213" href="matlab:set_param('uz_mlp_three_layer','hiliteAncestors', 'none');coder.internal.code2model('uz_mlp_three_layer:8650')" name="code2model">  213   </a>  Sum1_out1 &lt;= Gain_out1 + mac_counter_unsigned;
</span><span><a class="LN" id="214">  214   </a>
</span><span><a class="LN" id="215">  215   </a>  Multiply_Accumulate1_not1_out &lt;=  <span class="KW">NOT</span> validIn;
</span><span><a class="LN" id="216">  216   </a>
</span><span><a class="LN" id="217">  217   </a>
</span><span><a class="LN" id="218">  218   </a>  switch_compare_1_1 &lt;= '1' <span class="KW">WHEN</span> Multiply_Accumulate1_not1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="219">  219   </a>      '0';
</span><span><a class="LN" id="220">  220   </a>
</span><span><a class="LN" id="221">  221   </a>  Dual_Port_RAM_System3_out1_signed &lt;= signed(Dual_Port_RAM_System3_out1);
</span><span><a class="LN" id="222">  222   </a>
</span><span><a class="LN" id="223">  223   </a>  s &lt;= to_signed(0, 32);
</span><span><a class="LN" id="224">  224   </a>
</span><span><a class="LN" id="225">  225   </a>
</span><span><a class="LN" id="226">  226   </a>  Multiply_Accumulate1_input_mux_out &lt;= Dual_Port_RAM_System3_out1_signed <span class="KW">WHEN</span> switch_compare_1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="227">  227   </a>      s;
</span><span><a class="LN" id="228">  228   </a>
</span><span><a class="LN" id="229">  229   </a>  b_signed &lt;= signed(b);
</span><span><a class="LN" id="230">  230   </a>
</span><span><a class="LN" id="231">  231   </a>  Multiply_Accumulate1_multiply_out &lt;= Multiply_Accumulate1_input_mux_out * b_signed;
</span><span><a class="LN" id="232">  232   </a>
</span><span><a class="LN" id="233">  233   </a>
</span><span><a class="LN" id="234">  234   </a>  Multiply_Accumulate1_add_fb_in &lt;= s_1 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="235">  235   </a>      c_signed;
</span><span><a class="LN" id="236">  236   </a>
</span><span><a class="LN" id="237">  237   </a>  Multiply_Accumulate1_add_add_cast &lt;= resize(Multiply_Accumulate1_add_fb_in &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 65);
</span><span><a class="LN" id="238">  238   </a>  Multiply_Accumulate1_add_add_cast_1 &lt;= resize(Multiply_Accumulate1_multiply_out, 65);
</span><span><a class="LN" id="239">  239   </a>  Multiply_Accumulate1_add_add_temp &lt;= Multiply_Accumulate1_add_add_cast + Multiply_Accumulate1_add_add_cast_1;
</span><span><a class="LN" id="240">  240   </a>  Multiply_Accumulate1_multiplyAdd_out &lt;= Multiply_Accumulate1_add_add_temp(45 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" id="241">  241   </a>
</span><span><a class="LN" id="242">  242   </a>  Multiply_Accumulate1_delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="243">  243   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="244">  244   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="245">  245   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="246">  246   </a>        s_1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="247">  247   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="248">  248   </a>        s_1 &lt;= Multiply_Accumulate1_multiplyAdd_out;
</span><span><a class="LN" id="249">  249   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="250">  250   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="251">  251   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Multiply_Accumulate1_delay_process;
</span><span><a class="LN" id="252">  252   </a>
</span><span><a class="LN" id="253">  253   </a>
</span><span><a class="LN" id="254">  254   </a>  data &lt;= s_1;
</span><span><a class="LN" id="255">  255   </a>
</span><span><a class="LN" id="256">  256   </a>  rd_dout &lt;= std_logic_vector(data);
</span><span><a class="LN" id="257">  257   </a>
</span><span><a class="LN" id="258">  258   </a>  Multiply_Accumulate1_delay_startout_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="259">  259   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="260">  260   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="261">  261   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="262">  262   </a>        startout_1 &lt;= '0';
</span><span><a class="LN" id="263">  263   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="264">  264   </a>        startout_1 &lt;= Multiply_Accumulate1_and1_out;
</span><span><a class="LN" id="265">  265   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="266">  266   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="267">  267   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Multiply_Accumulate1_delay_startout_process;
</span><span><a class="LN" id="268">  268   </a>
</span><span><a class="LN" id="269">  269   </a>
</span><span><a class="LN" id="270">  270   </a>  Multiply_Accumulate1_and2_out &lt;= validIn <span class="KW">AND</span> endin;
</span><span><a class="LN" id="271">  271   </a>
</span><span><a class="LN" id="272">  272   </a>  Multiply_Accumulate1_delay_endout_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="273">  273   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="274">  274   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="275">  275   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="276">  276   </a>        endout_1 &lt;= '0';
</span><span><a class="LN" id="277">  277   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="278">  278   </a>        endout_1 &lt;= Multiply_Accumulate1_and2_out;
</span><span><a class="LN" id="279">  279   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="280">  280   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="281">  281   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Multiply_Accumulate1_delay_endout_process;
</span><span><a class="LN" id="282">  282   </a>
</span><span><a class="LN" id="283">  283   </a>
</span><span><a class="LN" id="284">  284   </a>  startOut &lt;= startout_1;
</span><span><a class="LN" id="285">  285   </a>
</span><span><a class="LN" id="286">  286   </a>  endOut &lt;= endout_1;
</span><span><a class="LN" id="287">  287   </a>
</span><span><a class="LN" id="288">  288   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="289">  289   </a>
</span><span><a class="LN" id="290">  290   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
