# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BCD_AU.srcs/sources_1/new/AU.vhd" \
"../../../../BCD_AU.srcs/sim_1/new/AU_TB.vhd" \

# Do not sort compile order
nosort
