// Seed: 337821930
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd7
) (
    output tri0 id_0,
    input  wor  _id_1
);
  assign id_0#(
      .id_1(-1),
      .id_1(1)
  ) = -1'b0;
  logic [1 : id_1] id_3;
  assign id_3 = -1 | 1;
  shortint id_4;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_5 = 32'd39,
    parameter id_7 = 32'd56
) (
    output wire id_0,
    output tri0 id_1,
    output supply0 id_2,
    output tri id_3,
    output uwire id_4,
    input tri0 _id_5,
    output tri0 id_6,
    input supply1 _id_7
);
  wire id_9 = 1;
  uwire [id_7 : id_7  -  id_5] id_10;
  assign id_4 = 1;
  initial begin : LABEL_0
    wait (-1);
  end
  wire id_11;
  module_0 modCall_1 ();
  wire [1 : 1] id_12;
  assign id_10 = -1;
  wire id_13;
endmodule
