Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
