# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/ALU.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/Descrambler.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/RV32I.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/new/alu_signals.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/brach_logic.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/clock_div.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/hazard_count.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/hazard_logic.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/debounce.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/new/input_handler.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/instruction_clear.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_output.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_descr_alu.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_pc_alu.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_write.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/pc_logic.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/new/pc_shift_down.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/post_memory_logic.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/pre_memory_logic.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/program_counter.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_DE.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_EM.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_FD.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_MW.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/sources_1/imports/Capstone/fontROM.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/sources_1/new/pixel_pusher.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/sources_1/new/select_pix.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/sources_1/new/vga_ctrl.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/imports/sources_1/new/terminal_tld.vhd" \
"../../../../rv32i_pipelined.ip_user_files/bd/RV32I_pipelined/sim/RV32I_pipelined.vhd" \
"../../../../rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd" \
"../../../../rv32i_pipelined.srcs/sim_3/imports/rv32i_pipelined/rv32i_pipelined.srcs/sim_2/imports/new/RV32I_pipelined_tb.vhd" \

# Do not sort compile order
nosort
