$date
	Mon Oct 21 19:48:13 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module andor $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module andorg $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#20
1%
#40
0%
1$
#60
1!
1'
1%
#80
0!
0'
0%
0$
1#
#100
1%
#120
0%
1$
#140
1!
1'
1%
#160
0!
0'
0%
0$
0#
1"
#180
1%
#200
0%
1$
#220
1!
1'
1%
#240
0'
1&
0%
0$
1#
#260
1%
#280
0%
1$
#300
1'
1%
#320
