// Seed: 3147637793
module module_0 (
    input wor id_0
);
  tri0 id_2;
  assign id_2 = 1 == 1;
  wire id_3;
  assign module_2.id_1 = 0;
  tri0 id_4 = 1'h0;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output supply0 id_2
);
  tri id_4;
  nor primCall (id_2, id_4, id_1, id_0);
  assign id_4 = 1'b0 > 1'h0;
  module_0 modCall_1 (id_1);
  id_5(
      .id_0(id_4), .id_1(1 == id_0), .id_2(id_2)
  );
endmodule
module module_2 (
    input  tri0  id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  wire  id_4,
    output tri   id_5
);
  assign id_2 = id_3;
  module_0 modCall_1 (id_3);
  genvar id_7, id_8;
  id_9 :
  assert property (@(posedge 1'b0) id_8)
  else $display(id_9 != 1, id_7, id_7);
  wire id_10;
endmodule
