<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="14" e="14"/>
<c f="1" b="15" e="15"/>
<c f="1" b="16" e="16"/>
<c f="1" b="18" e="16"/>
<c f="1" b="43" e="43"/>
<c f="1" b="44" e="43"/>
<c f="1" b="58" e="58"/>
<c f="1" b="59" e="59"/>
<c f="1" b="60" e="60"/>
<c f="1" b="61" e="60"/>
<c f="1" b="68" e="68"/>
<c f="1" b="69" e="68"/>
<c f="1" b="72" e="72"/>
<c f="1" b="73" e="72"/>
<c f="1" b="87" e="87"/>
<c f="1" b="88" e="88"/>
<c f="1" b="89" e="89"/>
<c f="1" b="90" e="89"/>
<c f="1" b="95" e="95"/>
<c f="1" b="96" e="96"/>
<c f="1" b="97" e="97"/>
<c f="1" b="98" e="98"/>
<c f="1" b="99" e="99"/>
<c f="1" b="100" e="100"/>
<c f="1" b="101" e="101"/>
<c f="1" b="102" e="102"/>
<c f="1" b="103" e="103"/>
<c f="1" b="104" e="103"/>
<c f="1" b="107" e="107"/>
<c f="1" b="108" e="107"/>
<c f="1" b="132" e="132"/>
<c f="1" b="133" e="133"/>
<c f="1" b="134" e="133"/>
<c f="1" b="136" e="136"/>
<c f="1" b="137" e="137"/>
<c f="1" b="138" e="138"/>
<c f="1" b="139" e="138"/>
<c f="1" b="144" e="144"/>
<c f="1" b="145" e="145"/>
<c f="1" b="146" e="145"/>
<c f="1" b="152" e="152"/>
<c f="1" b="153" e="152"/>
<c f="1" b="158" e="158"/>
<c f="1" b="159" e="158"/>
<c f="1" b="163" e="163"/>
<c f="1" b="164" e="164"/>
<c f="1" b="165" e="165"/>
<c f="1" b="166" e="166"/>
<c f="1" b="167" e="166"/>
<c f="1" b="170" e="170"/>
<c f="1" b="171" e="170"/>
<c f="1" b="191" e="191"/>
<c f="1" b="192" e="191"/>
<c f="1" b="194" e="194"/>
<c f="1" b="195" e="194"/>
<c f="1" b="197" e="197"/>
<c f="1" b="198" e="198"/>
<c f="1" b="199" e="198"/>
</Comments>
<Macros>
<m f="1" bl="30" bc="1" el="30" ec="68"/>
<m f="1" bl="55" bc="1" el="56" ec="29"/>
<m f="1" bl="188" bc="12" el="188" ec="53"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="15" e="13"/>
<c f="2" b="21" e="21"/>
<c f="2" b="22" e="21"/>
<c f="2" b="49" e="49"/>
<c f="2" b="50" e="49"/>
<c f="2" b="57" e="57"/>
<c f="2" b="58" e="57"/>
<c f="2" b="59" e="59"/>
<c f="2" b="60" e="60"/>
<c f="2" b="61" e="60"/>
<c f="2" b="63" e="63"/>
<c f="2" b="64" e="64"/>
<c f="2" b="65" e="65"/>
<c f="2" b="66" e="66"/>
<c f="2" b="67" e="66"/>
<c f="2" b="69" e="69"/>
<c f="2" b="70" e="70"/>
<c f="2" b="71" e="70"/>
<c f="2" b="73" e="73"/>
<c f="2" b="74" e="74"/>
<c f="2" b="75" e="74"/>
<c f="2" b="77" e="77"/>
<c f="2" b="78" e="78"/>
<c f="2" b="79" e="79"/>
<c f="2" b="80" e="79"/>
<c f="2" b="82" e="82"/>
<c f="2" b="83" e="82"/>
<c f="2" b="85" e="85"/>
<c f="2" b="86" e="85"/>
<c f="2" b="92" e="92"/>
<c f="2" b="93" e="93"/>
<c f="2" b="94" e="93"/>
<c f="2" b="98" e="98"/>
<c f="2" b="99" e="98"/>
<c f="2" b="101" e="101"/>
<c f="2" b="103" e="101"/>
<c f="2" b="103" e="103"/>
<c f="2" b="105" e="103"/>
</Comments>
<Macros/>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="14" e="14"/>
<c f="1" b="15" e="15"/>
<c f="1" b="16" e="16"/>
<c f="1" b="18" e="16"/>
<c f="1" b="43" e="43"/>
<c f="1" b="44" e="43"/>
<c f="1" b="58" e="58"/>
<c f="1" b="59" e="59"/>
<c f="1" b="60" e="60"/>
<c f="1" b="61" e="60"/>
<c f="1" b="68" e="68"/>
<c f="1" b="69" e="68"/>
<c f="1" b="72" e="72"/>
<c f="1" b="73" e="72"/>
<c f="1" b="87" e="87"/>
<c f="1" b="88" e="88"/>
<c f="1" b="89" e="89"/>
<c f="1" b="90" e="89"/>
<c f="1" b="95" e="95"/>
<c f="1" b="96" e="96"/>
<c f="1" b="97" e="97"/>
<c f="1" b="98" e="98"/>
<c f="1" b="99" e="99"/>
<c f="1" b="100" e="100"/>
<c f="1" b="101" e="101"/>
<c f="1" b="102" e="102"/>
<c f="1" b="103" e="103"/>
<c f="1" b="104" e="103"/>
<c f="1" b="107" e="107"/>
<c f="1" b="108" e="107"/>
<c f="1" b="132" e="132"/>
<c f="1" b="133" e="133"/>
<c f="1" b="134" e="133"/>
<c f="1" b="136" e="136"/>
<c f="1" b="137" e="137"/>
<c f="1" b="138" e="138"/>
<c f="1" b="139" e="138"/>
<c f="1" b="144" e="144"/>
<c f="1" b="145" e="145"/>
<c f="1" b="146" e="145"/>
<c f="1" b="152" e="152"/>
<c f="1" b="153" e="152"/>
<c f="1" b="158" e="158"/>
<c f="1" b="159" e="158"/>
<c f="1" b="163" e="163"/>
<c f="1" b="164" e="164"/>
<c f="1" b="165" e="165"/>
<c f="1" b="166" e="166"/>
<c f="1" b="167" e="166"/>
<c f="1" b="170" e="170"/>
<c f="1" b="171" e="170"/>
<c f="1" b="191" e="191"/>
<c f="1" b="192" e="191"/>
<c f="1" b="194" e="194"/>
<c f="1" b="195" e="194"/>
<c f="1" b="197" e="197"/>
<c f="1" b="198" e="198"/>
<c f="1" b="199" e="198"/>
</Comments>
<Macros>
<m f="1" bl="30" bc="1" el="30" ec="68"/>
<m f="1" bl="55" bc="1" el="56" ec="29"/>
<m f="1" bl="188" bc="12" el="188" ec="53"/>
</Macros>
<tun>
<ns name="llvm" id="7241de4c8bd9985dc252332438cdaf04_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="24" lineend="103" original="">
<cr namespace="llvm" access="none" kind="class" name="PPCTargetMachine" id="7241de4c8bd9985dc252332438cdaf04_5770fa520da7d461943425f9f159f3cb" file="2" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="PassRegistry" id="7241de4c8bd9985dc252332438cdaf04_2358e53fb88ef5c60b3b9da7e4acdfca" file="2" linestart="26" lineend="26"/>
<cr namespace="llvm" access="none" kind="class" name="FunctionPass" id="7241de4c8bd9985dc252332438cdaf04_c22afda9d189b1a259c3fb00bed37406" file="2" linestart="27" lineend="27"/>
<cr namespace="llvm" access="none" kind="class" name="ImmutablePass" id="7241de4c8bd9985dc252332438cdaf04_2804853088167aaf2137d30cee564d9a" file="2" linestart="28" lineend="28"/>
<cr namespace="llvm" access="none" kind="class" name="JITCodeEmitter" id="7241de4c8bd9985dc252332438cdaf04_aec30adb0e6491ead6a127649fcc3699" file="2" linestart="29" lineend="29"/>
<cr namespace="llvm" access="none" kind="class" name="MachineInstr" id="7241de4c8bd9985dc252332438cdaf04_6044ca844a7ec5fb9a6c63d2c45cb3c4" file="2" linestart="30" lineend="30"/>
<cr namespace="llvm" access="none" kind="class" name="AsmPrinter" id="7241de4c8bd9985dc252332438cdaf04_6580dee968da8d01dcc1d0f208944f7e" file="2" linestart="31" lineend="31"/>
<cr namespace="llvm" access="none" kind="class" name="MCInst" id="7241de4c8bd9985dc252332438cdaf04_4dc08c22fc67fa33e164b3e422ed7a5c" file="2" linestart="32" lineend="32"/>
<f namespace="llvm" name="createPPCCTRLoops" id="7241de4c8bd9985dc252332438cdaf04_080977118ac48eb3c412be68cd29d5b1" file="2" linestart="34" lineend="34" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="TM" proto="llvm::PPCTargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="7241de4c8bd9985dc252332438cdaf04_5770fa520da7d461943425f9f159f3cb"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createPPCCTRLoopsVerify" id="7241de4c8bd9985dc252332438cdaf04_a491160715e36b8f2ce0f01d60bbef29" file="2" linestart="36" lineend="36" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createPPCEarlyReturnPass" id="7241de4c8bd9985dc252332438cdaf04_8676b73f43b86cfee5dd21c63dd919d7" file="2" linestart="38" lineend="38" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createPPCVSXCopyPass" id="7241de4c8bd9985dc252332438cdaf04_c540a4acf2c08820a53e76238b180b5e" file="2" linestart="39" lineend="39" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createPPCVSXCopyCleanupPass" id="7241de4c8bd9985dc252332438cdaf04_44f0a2de17fe14b28171a045bf8f6907" file="2" linestart="40" lineend="40" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createPPCVSXFMAMutatePass" id="7241de4c8bd9985dc252332438cdaf04_90236e839f1cda9ee1a293c4d962942b" file="2" linestart="41" lineend="41" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createPPCBranchSelectionPass" id="7241de4c8bd9985dc252332438cdaf04_5e46c7d5376b1518eaf9d7bdacc92df6" file="2" linestart="42" lineend="42" access="none" hasbody="true">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createPPCISelDag" id="7241de4c8bd9985dc252332438cdaf04_bea11bd81ddd780da5f35c1afaf5e8fb" file="2" linestart="43" lineend="43" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="TM" proto="llvm::PPCTargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="7241de4c8bd9985dc252332438cdaf04_5770fa520da7d461943425f9f159f3cb"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createPPCJITCodeEmitterPass" id="7241de4c8bd9985dc252332438cdaf04_0119f4e248b24b4e46d286541fbbb58c" file="2" linestart="44" lineend="45" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="TM" proto="llvm::PPCTargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="7241de4c8bd9985dc252332438cdaf04_5770fa520da7d461943425f9f159f3cb"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MCE" proto="llvm::JITCodeEmitter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="7241de4c8bd9985dc252332438cdaf04_aec30adb0e6491ead6a127649fcc3699"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="LowerPPCMachineInstrToMCInst" id="7241de4c8bd9985dc252332438cdaf04_8570b670d26e77c40a698a96732c2a6e" file="2" linestart="46" lineend="47" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="OutMI" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AP" proto="llvm::AsmPrinter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="7241de4c8bd9985dc252332438cdaf04_6580dee968da8d01dcc1d0f208944f7e"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="isDarwin" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createPPCTargetTransformInfoPass" id="7241de4c8bd9985dc252332438cdaf04_6a16f77dba355a15bdd745d2dc1e1009" file="2" linestart="50" lineend="50" access="none">
<fpt proto="llvm::ImmutablePass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_2804853088167aaf2137d30cee564d9a"/>
</rt>
</pt>
</fpt>
<p name="TM" proto="const llvm::PPCTargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="7241de4c8bd9985dc252332438cdaf04_5770fa520da7d461943425f9f159f3cb"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePPCVSXFMAMutatePass" id="7241de4c8bd9985dc252332438cdaf04_f7bcf340bee228234f508e9e7f95dcc1" file="2" linestart="52" lineend="52" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<v namespace="llvm" name="PPCVSXFMAMutateID" proto="char &amp;" isRef="true" isLiteral="true" id="7241de4c8bd9985dc252332438cdaf04_a2c79deb3872408485b86ad9773d3ed6" file="2" linestart="53" lineend="53" storage="extern" access2="none">
<lrf>
<bt name="char"/>
</lrf>
<Stmt>

</Stmt>
</v>
<ns name="PPCII" id="7241de4c8bd9985dc252332438cdaf04_278d1137326a3bb97590f11c794091a1" file="2" linestart="55" lineend="101">
<e namespace="llvm.PPCII" access="none" name="TOF" id="7241de4c8bd9985dc252332438cdaf04_63cc179fd6f57251cd58db80bca795d2" file="2" linestart="58" lineend="100" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="MO_NO_FLAG" id="7241de4c8bd9985dc252332438cdaf04_13d409beb8bca51d8e7ebd6058c5cabd" file="2" linestart="61" lineend="61">
<et>
<e id="7241de4c8bd9985dc252332438cdaf04_63cc179fd6f57251cd58db80bca795d2"/>
</et>
</ec>
<ec name="MO_PLT_OR_STUB" id="7241de4c8bd9985dc252332438cdaf04_98485b8cfe2788d2f28d57fd2929cde6" file="2" linestart="67" lineend="67">
<et>
<e id="7241de4c8bd9985dc252332438cdaf04_63cc179fd6f57251cd58db80bca795d2"/>
</et>
<Stmt>
<n45 lb="67" cb="22">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="MO_PIC_FLAG" id="7241de4c8bd9985dc252332438cdaf04_b87055fea0249259303e09de7a66e715" file="2" linestart="71" lineend="71">
<et>
<e id="7241de4c8bd9985dc252332438cdaf04_63cc179fd6f57251cd58db80bca795d2"/>
</et>
<Stmt>
<n45 lb="71" cb="19">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="MO_NLP_FLAG" id="7241de4c8bd9985dc252332438cdaf04_e01409a462ae0f52308d048903090583" file="2" linestart="75" lineend="75">
<et>
<e id="7241de4c8bd9985dc252332438cdaf04_63cc179fd6f57251cd58db80bca795d2"/>
</et>
<Stmt>
<n45 lb="75" cb="19">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="MO_NLP_HIDDEN_FLAG" id="7241de4c8bd9985dc252332438cdaf04_b3c19f393d407a7d2bd7c227bd797dd3" file="2" linestart="80" lineend="80">
<et>
<e id="7241de4c8bd9985dc252332438cdaf04_63cc179fd6f57251cd58db80bca795d2"/>
</et>
<Stmt>
<n45 lb="80" cb="26">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="MO_ACCESS_MASK" id="7241de4c8bd9985dc252332438cdaf04_02af5857348df771d5838b08c104b901" file="2" linestart="83" lineend="83">
<et>
<e id="7241de4c8bd9985dc252332438cdaf04_63cc179fd6f57251cd58db80bca795d2"/>
</et>
<Stmt>
<n45 lb="83" cb="22">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="MO_LO" id="7241de4c8bd9985dc252332438cdaf04_d3999afb6995a9650705f183cc251b2e" file="2" linestart="86" lineend="86">
<et>
<e id="7241de4c8bd9985dc252332438cdaf04_63cc179fd6f57251cd58db80bca795d2"/>
</et>
<Stmt>
<xop lb="86" cb="13" le="86" ce="18" kind="&lt;&lt;">
<n45 lb="86" cb="13"/>
<n45 lb="86" cb="18"/>
</xop>

</Stmt>
</ec>
<ec name="MO_HA" id="7241de4c8bd9985dc252332438cdaf04_edbeb5f07bac4f17d28bfac747f47200" file="2" linestart="87" lineend="87">
<et>
<e id="7241de4c8bd9985dc252332438cdaf04_63cc179fd6f57251cd58db80bca795d2"/>
</et>
<Stmt>
<xop lb="87" cb="13" le="87" ce="18" kind="&lt;&lt;">
<n45 lb="87" cb="13"/>
<n45 lb="87" cb="18"/>
</xop>

</Stmt>
</ec>
<ec name="MO_TPREL_LO" id="7241de4c8bd9985dc252332438cdaf04_98cf851842c224f7f882e7588d8f6135" file="2" linestart="89" lineend="89">
<et>
<e id="7241de4c8bd9985dc252332438cdaf04_63cc179fd6f57251cd58db80bca795d2"/>
</et>
<Stmt>
<xop lb="89" cb="19" le="89" ce="24" kind="&lt;&lt;">
<n45 lb="89" cb="19"/>
<n45 lb="89" cb="24"/>
</xop>

</Stmt>
</ec>
<ec name="MO_TPREL_HA" id="7241de4c8bd9985dc252332438cdaf04_b6affa2f39ae3f9099b7ea9ca51ca1bc" file="2" linestart="90" lineend="90">
<et>
<e id="7241de4c8bd9985dc252332438cdaf04_63cc179fd6f57251cd58db80bca795d2"/>
</et>
<Stmt>
<xop lb="90" cb="19" le="90" ce="24" kind="&lt;&lt;">
<n45 lb="90" cb="19">
<flit/>
</n45>
<n45 lb="90" cb="24"/>
</xop>

</Stmt>
</ec>
<ec name="MO_DTPREL_LO" id="7241de4c8bd9985dc252332438cdaf04_dc61a41b808743c927ae95643a423e11" file="2" linestart="94" lineend="94">
<et>
<e id="7241de4c8bd9985dc252332438cdaf04_63cc179fd6f57251cd58db80bca795d2"/>
</et>
<Stmt>
<xop lb="94" cb="20" le="94" ce="25" kind="&lt;&lt;">
<n45 lb="94" cb="20">
<flit/>
</n45>
<n45 lb="94" cb="25"/>
</xop>

</Stmt>
</ec>
<ec name="MO_TLSLD_LO" id="7241de4c8bd9985dc252332438cdaf04_cb150b9934f9aba651e1147dbe18501e" file="2" linestart="95" lineend="95">
<et>
<e id="7241de4c8bd9985dc252332438cdaf04_63cc179fd6f57251cd58db80bca795d2"/>
</et>
<Stmt>
<xop lb="95" cb="20" le="95" ce="25" kind="&lt;&lt;">
<n45 lb="95" cb="20">
<flit/>
</n45>
<n45 lb="95" cb="25"/>
</xop>

</Stmt>
</ec>
<ec name="MO_TOC_LO" id="7241de4c8bd9985dc252332438cdaf04_728cde9638ceb1e17b29b490a9f2af8c" file="2" linestart="96" lineend="96">
<et>
<e id="7241de4c8bd9985dc252332438cdaf04_63cc179fd6f57251cd58db80bca795d2"/>
</et>
<Stmt>
<xop lb="96" cb="20" le="96" ce="25" kind="&lt;&lt;">
<n45 lb="96" cb="20">
<flit/>
</n45>
<n45 lb="96" cb="25"/>
</xop>

</Stmt>
</ec>
<ec name="MO_TLS" id="7241de4c8bd9985dc252332438cdaf04_a6d23de585788935b96a5d141bfc297c" file="2" linestart="99" lineend="99">
<et>
<e id="7241de4c8bd9985dc252332438cdaf04_63cc179fd6f57251cd58db80bca795d2"/>
</et>
<Stmt>
<xop lb="99" cb="20" le="99" ce="25" kind="&lt;&lt;">
<n45 lb="99" cb="20"/>
<n45 lb="99" cb="25"/>
</xop>

</Stmt>
</ec>
</e>
</ns>
</ns>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="9" e="9"/>
<c f="3" b="10" e="10"/>
<c f="3" b="11" e="11"/>
<c f="3" b="12" e="12"/>
<c f="3" b="13" e="13"/>
<c f="3" b="14" e="14"/>
<c f="3" b="15" e="15"/>
<c f="3" b="16" e="16"/>
<c f="3" b="17" e="17"/>
<c f="3" b="18" e="18"/>
<c f="3" b="20" e="18"/>
<c f="3" b="27" e="27"/>
<c f="3" b="28" e="28"/>
<c f="3" b="29" e="29"/>
<c f="3" b="30" e="30"/>
<c f="3" b="31" e="31"/>
<c f="3" b="32" e="31"/>
<c f="3" b="41" e="41"/>
<c f="3" b="43" e="41"/>
</Comments>
<Macros/>
<ns name="llvm" id="40520fecd0bd9e05473d4c77467156bf_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="25" lineend="41" original="">
<f namespace="llvm" name="addFrameReference" id="40520fecd0bd9e05473d4c77467156bf_284f8b4e73ec3ea0a22f98a78959e71a" file="3" linestart="32" lineend="39" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="const llvm::MachineInstrBuilder &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="MIB" proto="const llvm::MachineInstrBuilder &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FI" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="int"/>
<Stmt>
<n45 lb="33" cb="72">
<flit/>
</n45>

</Stmt>
</p>
<p name="mem" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="34" cb="30"/>

</Stmt>
</p>
<Stmt>
<u lb="34" cb="36" le="39" ce="1">
<if lb="35" cb="3" le="38" ce="47" else="true" elselb="38" elsecb="5">
<n32 lb="35" cb="7">
<drx lb="35" cb="7" kind="lvalue" nm="mem"/>
</n32>
<rx lb="36" cb="5" le="36" ce="47" pvirg="true">
<mce lb="36" cb="12" le="36" ce="47" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_dfc9ccb696fbe6157996b9e8ee396458">
<exp pvirg="true"/>
<mex lb="36" cb="12" le="36" ce="31" id="32975a63c2ff844fe8824398e471d60a_dfc9ccb696fbe6157996b9e8ee396458" nm="addFrameIndex" point="1">
<mce lb="36" cb="12" le="36" ce="29" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="36" cb="12" le="36" ce="16" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<drx lb="36" cb="12" kind="lvalue" nm="MIB"/>
</mex>
<n32 lb="36" cb="23">
<n32 lb="36" cb="23">
<drx lb="36" cb="23" kind="lvalue" nm="Offset"/>
</n32>
</n32>
</mce>
</mex>
<n32 lb="36" cb="45">
<drx lb="36" cb="45" kind="lvalue" nm="FI"/>
</n32>
</mce>
</rx>
<rx lb="38" cb="5" le="38" ce="47" pvirg="true">
<mce lb="38" cb="12" le="38" ce="47" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="38" cb="12" le="38" ce="34" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="38" cb="12" le="38" ce="32" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_dfc9ccb696fbe6157996b9e8ee396458">
<exp pvirg="true"/>
<mex lb="38" cb="12" le="38" ce="16" id="32975a63c2ff844fe8824398e471d60a_dfc9ccb696fbe6157996b9e8ee396458" nm="addFrameIndex" point="1">
<drx lb="38" cb="12" kind="lvalue" nm="MIB"/>
</mex>
<n32 lb="38" cb="30">
<drx lb="38" cb="30" kind="lvalue" nm="FI"/>
</n32>
</mce>
</mex>
<n32 lb="38" cb="41">
<n32 lb="38" cb="41">
<drx lb="38" cb="41" kind="lvalue" nm="Offset"/>
</n32>
</n32>
</mce>
</rx>
</if>
</u>

</Stmt>
</f>
</ns>
<Comments>
<c f="4" b="1" e="1"/>
<c f="4" b="2" e="2"/>
<c f="4" b="3" e="3"/>
<c f="4" b="4" e="4"/>
<c f="4" b="5" e="5"/>
<c f="4" b="6" e="6"/>
<c f="4" b="7" e="7"/>
<c f="4" b="8" e="8"/>
<c f="4" b="9" e="9"/>
<c f="4" b="10" e="10"/>
<c f="4" b="11" e="11"/>
<c f="4" b="12" e="12"/>
<c f="4" b="13" e="13"/>
<c f="4" b="15" e="13"/>
<c f="4" b="35" e="35"/>
<c f="4" b="36" e="36"/>
<c f="4" b="37" e="36"/>
<c f="4" b="46" e="46"/>
<c f="4" b="47" e="46"/>
<c f="4" b="54" e="54"/>
<c f="4" b="55" e="54"/>
<c f="4" b="91" e="91"/>
<c f="4" b="92" e="91"/>
<c f="4" b="101" e="101"/>
<c f="4" b="102" e="101"/>
<c f="4" b="104" e="104"/>
<c f="4" b="105" e="104"/>
<c f="4" b="111" e="111"/>
<c f="4" b="113" e="111"/>
</Comments>
<Macros/>
<ns name="llvm" id="31b96493b913712f5c8f3d2187694eb3_544dadc8774ac7e8cdf9804c9bca3e1f" file="4" linestart="24" lineend="111" original="">
<cr namespace="llvm" access="none" kind="class" name="PPCSubtarget" id="31b96493b913712f5c8f3d2187694eb3_c858157b63424954ad4bb79ddf1ba7b7" file="4" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="TargetInstrInfo" id="31b96493b913712f5c8f3d2187694eb3_b2b5c0419910194f0db2c9f0b04e3ba2" file="4" linestart="26" lineend="26" previous="d038367435b7928d04997491e912d58d_b2b5c0419910194f0db2c9f0b04e3ba2"/>
<cr namespace="llvm" access="none" kind="class" name="Type" id="31b96493b913712f5c8f3d2187694eb3_d6c20ee283eba2625d36bfe294cf1c80" file="4" linestart="27" lineend="27" previous="6590df8af480bd1ba40ed1693ca41e18_d6c20ee283eba2625d36bfe294cf1c80"/>
<cr namespace="llvm" access="public" depth="0" kind="class" name="PPCRegisterInfo" id="31b96493b913712f5c8f3d2187694eb3_29d9905f58692b0954fe05a2e81233bc" file="4" linestart="29" lineend="109">
<cr access="public" kind="class" name="PPCRegisterInfo" id="31b96493b913712f5c8f3d2187694eb3_3e261c42786ac03c5cd46c26f1b77b39" file="4" linestart="29" lineend="29"/>
<fl name="ImmToIdxMap" id="31b96493b913712f5c8f3d2187694eb3_f4bac684edfd02e30203556ba45bc5f9" file="4" linestart="30" lineend="30" access="private" proto="DenseMap&lt;unsigned int, unsigned int&gt;">
<tss>
<templatebase id="a2e0511a2f7df2d0d224b4855fe9d8ec_6c3b609a49f5ba6a1fa3fad8d9fe38bc"/>
<template_arguments>
<bt name="unsigned int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</fl>
<fl name="Subtarget" id="31b96493b913712f5c8f3d2187694eb3_cf2aaf3f998297e58c80a8d207fba9b2" file="4" linestart="31" lineend="31" isLiteral="true" isRef="true" access="private" proto="const llvm::PPCSubtarget &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="31b96493b913712f5c8f3d2187694eb3_c858157b63424954ad4bb79ddf1ba7b7"/>
</rt>
</QualType>
</lrf>
</fl>
<Decl access="public"/>
<c name="PPCRegisterInfo" id="31b96493b913712f5c8f3d2187694eb3_2849dee56313e7fb7227be205f3299f2" file="4" linestart="33" lineend="33" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="SubTarget" proto="const llvm::PPCSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="31b96493b913712f5c8f3d2187694eb3_c858157b63424954ad4bb79ddf1ba7b7"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getPointerRegClass" id="31b96493b913712f5c8f3d2187694eb3_aa5e9dd7847f53cafd7eb417c5331dec" file="4" linestart="37" lineend="38" access="public">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Kind" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="38" cb="63">
<n45 lb="38" cb="63">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</m>
<m name="getRegPressureLimit" id="31b96493b913712f5c8f3d2187694eb3_ecb715bd362c9123bf17b6faa08935fb" file="4" linestart="40" lineend="41" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getLargestLegalSuperClass" id="31b96493b913712f5c8f3d2187694eb3_209dc0bfaa47ed600394b2ad2298ad39" file="4" linestart="43" lineend="44" access="public">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getCalleeSavedRegs" id="31b96493b913712f5c8f3d2187694eb3_112ac8b76e3efd01c193d90612b3b028" file="4" linestart="47" lineend="48" access="public">
<fpt const="true" proto="const MCPhysReg *">
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</pt>
<Stmt>
<n32 lb="48" cb="49">
<n16 lb="48" cb="49">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="getCallPreservedMask" id="31b96493b913712f5c8f3d2187694eb3_713cedf0fb95a2cadc3012505b4ea561" file="4" linestart="49" lineend="49" access="public">
<fpt const="true" proto="const uint32_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
</pt>
</fpt>
<p name="CC" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getNoPreservedMask" id="31b96493b913712f5c8f3d2187694eb3_a83dbb4a24addf3e8cf03e90737c7dee" file="4" linestart="50" lineend="50" access="public">
<fpt const="true" proto="const uint32_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
</pt>
</fpt>
</m>
<m name="getReservedRegs" id="31b96493b913712f5c8f3d2187694eb3_bd85838c94023b3978cfb946becc21b8" file="4" linestart="52" lineend="52" access="public">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="requiresRegisterScavenging" id="31b96493b913712f5c8f3d2187694eb3_46ce6ba9360a4cce23b270aaa352b26e" file="4" linestart="55" lineend="57" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="55" cb="77" le="57" ce="3">
<rx lb="56" cb="5" le="56" ce="12" pvirg="true">
<n9 lb="56" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="requiresFrameIndexScavenging" id="31b96493b913712f5c8f3d2187694eb3_553e617a84e25bcd75ee799c74cd6cd1" file="4" linestart="59" lineend="61" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="59" cb="79" le="61" ce="3">
<rx lb="60" cb="5" le="60" ce="12" pvirg="true">
<n9 lb="60" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="trackLivenessAfterRegAlloc" id="31b96493b913712f5c8f3d2187694eb3_03f0f91de94b9a4e923a6507447a4f9a" file="4" linestart="63" lineend="65" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="63" cb="77" le="65" ce="3">
<rx lb="64" cb="5" le="64" ce="12" pvirg="true">
<n9 lb="64" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="requiresVirtualBaseRegisters" id="31b96493b913712f5c8f3d2187694eb3_9b78460f0aee0470b811256584bf8d8e" file="4" linestart="67" lineend="69" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="67" cb="79" le="69" ce="3">
<rx lb="68" cb="5" le="68" ce="12" pvirg="true">
<n9 lb="68" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="lowerDynamicAlloc" id="31b96493b913712f5c8f3d2187694eb3_64963d3a9ba00feee1358d0456f2d624" file="4" linestart="71" lineend="71" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="lowerCRSpilling" id="31b96493b913712f5c8f3d2187694eb3_e85737cccb970a83742d3bbf87419395" file="4" linestart="72" lineend="73" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="lowerCRRestore" id="31b96493b913712f5c8f3d2187694eb3_3a37fa6c349ee8f54e607f704f9458cc" file="4" linestart="74" lineend="75" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="lowerCRBitSpilling" id="31b96493b913712f5c8f3d2187694eb3_2b6e5dae6ab6d6e168242e55284c307c" file="4" linestart="76" lineend="77" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="lowerCRBitRestore" id="31b96493b913712f5c8f3d2187694eb3_da7874d15fc201ec2af753da81d4c868" file="4" linestart="78" lineend="79" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="lowerVRSAVESpilling" id="31b96493b913712f5c8f3d2187694eb3_3326919fae4a26a0e64d31c5468a611f" file="4" linestart="80" lineend="81" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="lowerVRSAVERestore" id="31b96493b913712f5c8f3d2187694eb3_d74089ab51e07c681783d5e88f484742" file="4" linestart="82" lineend="83" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasReservedSpillSlot" id="31b96493b913712f5c8f3d2187694eb3_b8defed559d74b3f7068cdca0d017426" file="4" linestart="85" lineend="86" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIdx" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="eliminateFrameIndex" id="31b96493b913712f5c8f3d2187694eb3_14fbd546157c460b8fcd4ae8a83bb93a" file="4" linestart="87" lineend="89" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SPAdj" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="FIOperandNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RS" proto="int *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<bt name="int"/>
</pt>
<Stmt>
<n32 lb="89" cb="47">
<n16 lb="89" cb="47">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="needsFrameBaseReg" id="31b96493b913712f5c8f3d2187694eb3_2c9d77a2eb23dad3db6faa45f95e7217" file="4" linestart="92" lineend="92" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="materializeFrameBaseRegister" id="31b96493b913712f5c8f3d2187694eb3_e0419f749bc5f5ed03c87d39981e8092" file="4" linestart="93" lineend="95" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIdx" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="resolveFrameIndex" id="31b96493b913712f5c8f3d2187694eb3_d7831f7bd731fb338a3462b2580fb8df" file="4" linestart="96" lineend="97" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isFrameOffsetLegal" id="31b96493b913712f5c8f3d2187694eb3_776bc152363c6fca10376ce0b03df0b2" file="4" linestart="98" lineend="99" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="getFrameRegister" id="31b96493b913712f5c8f3d2187694eb3_268262d83bac6bb603ab19cce103ee80" file="4" linestart="102" lineend="102" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getBaseRegister" id="31b96493b913712f5c8f3d2187694eb3_29685eefc8ffd722e516571baf26a530" file="4" linestart="105" lineend="105" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasBasePointer" id="31b96493b913712f5c8f3d2187694eb3_7f676622b7fb460a388f3ef7a66feac6" file="4" linestart="106" lineend="106" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="canRealignStack" id="31b96493b913712f5c8f3d2187694eb3_7889bebecf69a85b19613b0c6712124e" file="4" linestart="107" lineend="107" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="needsStackRealignment" id="31b96493b913712f5c8f3d2187694eb3_a4ca9c9a2e01ff73cd98f50b06f1eb50" file="4" linestart="108" lineend="108" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<c name="PPCRegisterInfo" id="31b96493b913712f5c8f3d2187694eb3_b7c6e58ac0f632e46a60539c8e2ab73f" file="4" linestart="29" lineend="29" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PPCRegisterInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="31b96493b913712f5c8f3d2187694eb3_29d9905f58692b0954fe05a2e81233bc"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="operator=" id="31b96493b913712f5c8f3d2187694eb3_7aeb664f762966b0532f156be5ccacfb" file="4" linestart="29" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::PPCRegisterInfo &amp;">
<lrf>
<rt>
<cr id="31b96493b913712f5c8f3d2187694eb3_29d9905f58692b0954fe05a2e81233bc"/>
</rt>
</lrf>
</fpt>
<p name="" proto="llvm::PPCRegisterInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="31b96493b913712f5c8f3d2187694eb3_29d9905f58692b0954fe05a2e81233bc"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</m>
</cr>
</ns>
<Comments>
<c f="5" b="1" e="1"/>
<c f="5" b="2" e="2"/>
<c f="5" b="3" e="3"/>
<c f="5" b="4" e="4"/>
<c f="5" b="5" e="5"/>
<c f="5" b="6" e="6"/>
<c f="5" b="7" e="7"/>
<c f="5" b="8" e="8"/>
<c f="5" b="9" e="9"/>
<c f="5" b="10" e="10"/>
<c f="5" b="11" e="11"/>
<c f="5" b="12" e="12"/>
<c f="5" b="14" e="12"/>
<c f="5" b="26" e="26"/>
<c f="5" b="27" e="27"/>
<c f="5" b="28" e="28"/>
<c f="5" b="29" e="28"/>
<c f="5" b="31" e="31"/>
<c f="5" b="32" e="32"/>
<c f="5" b="33" e="33"/>
<c f="5" b="35" e="35"/>
<c f="5" b="36" e="36"/>
<c f="5" b="37" e="36"/>
<c f="5" b="39" e="39"/>
<c f="5" b="40" e="40"/>
<c f="5" b="41" e="40"/>
<c f="5" b="43" e="43"/>
<c f="5" b="44" e="44"/>
<c f="5" b="45" e="44"/>
<c f="5" b="47" e="47"/>
<c f="5" b="48" e="48"/>
<c f="5" b="49" e="48"/>
<c f="5" b="53" e="53"/>
<c f="5" b="54" e="54"/>
<c f="5" b="55" e="54"/>
<c f="5" b="55" e="55"/>
<c f="5" b="56" e="55"/>
<c f="5" b="56" e="56"/>
<c f="5" b="57" e="56"/>
<c f="5" b="57" e="57"/>
<c f="5" b="58" e="57"/>
<c f="5" b="58" e="58"/>
<c f="5" b="59" e="58"/>
<c f="5" b="59" e="59"/>
<c f="5" b="60" e="59"/>
<c f="5" b="60" e="60"/>
<c f="5" b="61" e="60"/>
<c f="5" b="61" e="61"/>
<c f="5" b="62" e="61"/>
<c f="5" b="62" e="62"/>
<c f="5" b="63" e="62"/>
<c f="5" b="64" e="64"/>
<c f="5" b="67" e="64"/>
<c f="5" b="85" e="85"/>
<c f="5" b="86" e="86"/>
<c f="5" b="87" e="87"/>
<c f="5" b="88" e="88"/>
<c f="5" b="89" e="88"/>
<c f="5" b="117" e="117"/>
<c f="5" b="118" e="118"/>
<c f="5" b="119" e="118"/>
<c f="5" b="128" e="128"/>
<c f="5" b="129" e="128"/>
<c f="5" b="139" e="139"/>
<c f="5" b="140" e="139"/>
<c f="5" b="172" e="172"/>
<c f="5" b="173" e="173"/>
<c f="5" b="174" e="174"/>
<c f="5" b="175" e="174"/>
<c f="5" b="199" e="199"/>
<c f="5" b="200" e="199"/>
<c f="5" b="215" e="215"/>
<c f="5" b="218" e="215"/>
<c f="5" b="227" e="227"/>
<c f="5" b="228" e="228"/>
<c f="5" b="229" e="229"/>
<c f="5" b="230" e="229"/>
</Comments>
<Macros/>
<ns name="llvm" id="c9dacb7ea143573e61272e561dcc062b_544dadc8774ac7e8cdf9804c9bca3e1f" file="5" linestart="24" lineend="233" original="">
<ns name="PPCII" id="c9dacb7ea143573e61272e561dcc062b_278d1137326a3bb97590f11c794091a1" file="5" linestart="29" lineend="64" original="">
<e namespace="llvm.PPCII" access="none" name="" id="c9dacb7ea143573e61272e561dcc062b_50c1177b91dc50c49aa6ee3fbe569ecb" file="5" linestart="30" lineend="51" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="PPC970_First" id="c9dacb7ea143573e61272e561dcc062b_faca7bb39673a1385b20c5bd2a071f1c" file="5" linestart="37" lineend="37">
<et>
<e id="c9dacb7ea143573e61272e561dcc062b_50c1177b91dc50c49aa6ee3fbe569ecb"/>
</et>
<Stmt>
<n45 lb="37" cb="18">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="PPC970_Single" id="c9dacb7ea143573e61272e561dcc062b_dec598bf4d4a9787ef389feb730c42c5" file="5" linestart="41" lineend="41">
<et>
<e id="c9dacb7ea143573e61272e561dcc062b_50c1177b91dc50c49aa6ee3fbe569ecb"/>
</et>
<Stmt>
<n45 lb="41" cb="19">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="PPC970_Cracked" id="c9dacb7ea143573e61272e561dcc062b_07294ba824ba1a027f6571171037e51b" file="5" linestart="45" lineend="45">
<et>
<e id="c9dacb7ea143573e61272e561dcc062b_50c1177b91dc50c49aa6ee3fbe569ecb"/>
</et>
<Stmt>
<n45 lb="45" cb="20">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="PPC970_Shift" id="c9dacb7ea143573e61272e561dcc062b_8776bd5144bfa13c05909d960ca394ee" file="5" linestart="49" lineend="49">
<et>
<e id="c9dacb7ea143573e61272e561dcc062b_50c1177b91dc50c49aa6ee3fbe569ecb"/>
</et>
<Stmt>
<n45 lb="49" cb="18">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="PPC970_Mask" id="c9dacb7ea143573e61272e561dcc062b_a1b36222ca2e7772ce84e6257387db22" file="5" linestart="50" lineend="50">
<et>
<e id="c9dacb7ea143573e61272e561dcc062b_50c1177b91dc50c49aa6ee3fbe569ecb"/>
</et>
<Stmt>
<xop lb="50" cb="17" le="50" ce="25" kind="&lt;&lt;">
<n45 lb="50" cb="17">
<flit/>
</n45>
<drx lb="50" cb="25" id="c9dacb7ea143573e61272e561dcc062b_8776bd5144bfa13c05909d960ca394ee" nm="PPC970_Shift"/>
</xop>

</Stmt>
</ec>
</e>
<e namespace="llvm.PPCII" access="none" name="PPC970_Unit" id="c9dacb7ea143573e61272e561dcc062b_4e8ea425953109924f3f209a2e41292e" file="5" linestart="52" lineend="63" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="PPC970_Pseudo" id="c9dacb7ea143573e61272e561dcc062b_7c4d67c4d8b4efabb0f1d0e9f8fbe58e" file="5" linestart="55" lineend="55">
<et>
<e id="c9dacb7ea143573e61272e561dcc062b_4e8ea425953109924f3f209a2e41292e"/>
</et>
<Stmt>
<xop lb="55" cb="19" le="55" ce="24" kind="&lt;&lt;">
<n45 lb="55" cb="19">
<flit/>
</n45>
<n32 lb="55" cb="24">
<drx lb="55" cb="24" id="c9dacb7ea143573e61272e561dcc062b_8776bd5144bfa13c05909d960ca394ee" nm="PPC970_Shift"/>
</n32>
</xop>

</Stmt>
</ec>
<ec name="PPC970_FXU" id="c9dacb7ea143573e61272e561dcc062b_b2465d10621c6cb51244227123e84820" file="5" linestart="56" lineend="56">
<et>
<e id="c9dacb7ea143573e61272e561dcc062b_4e8ea425953109924f3f209a2e41292e"/>
</et>
<Stmt>
<xop lb="56" cb="19" le="56" ce="24" kind="&lt;&lt;">
<n45 lb="56" cb="19"/>
<n32 lb="56" cb="24">
<drx lb="56" cb="24" id="c9dacb7ea143573e61272e561dcc062b_8776bd5144bfa13c05909d960ca394ee" nm="PPC970_Shift"/>
</n32>
</xop>

</Stmt>
</ec>
<ec name="PPC970_LSU" id="c9dacb7ea143573e61272e561dcc062b_cadec2a08644a956d1e249b4347a7847" file="5" linestart="57" lineend="57">
<et>
<e id="c9dacb7ea143573e61272e561dcc062b_4e8ea425953109924f3f209a2e41292e"/>
</et>
<Stmt>
<xop lb="57" cb="19" le="57" ce="24" kind="&lt;&lt;">
<n45 lb="57" cb="19"/>
<n32 lb="57" cb="24">
<drx lb="57" cb="24" id="c9dacb7ea143573e61272e561dcc062b_8776bd5144bfa13c05909d960ca394ee" nm="PPC970_Shift"/>
</n32>
</xop>

</Stmt>
</ec>
<ec name="PPC970_FPU" id="c9dacb7ea143573e61272e561dcc062b_db82c0e40a3cfffeac9a8ce30cce4f52" file="5" linestart="58" lineend="58">
<et>
<e id="c9dacb7ea143573e61272e561dcc062b_4e8ea425953109924f3f209a2e41292e"/>
</et>
<Stmt>
<xop lb="58" cb="19" le="58" ce="24" kind="&lt;&lt;">
<n45 lb="58" cb="19"/>
<n32 lb="58" cb="24">
<drx lb="58" cb="24" id="c9dacb7ea143573e61272e561dcc062b_8776bd5144bfa13c05909d960ca394ee" nm="PPC970_Shift"/>
</n32>
</xop>

</Stmt>
</ec>
<ec name="PPC970_CRU" id="c9dacb7ea143573e61272e561dcc062b_ae01020713847db72406d2f34e61eb2c" file="5" linestart="59" lineend="59">
<et>
<e id="c9dacb7ea143573e61272e561dcc062b_4e8ea425953109924f3f209a2e41292e"/>
</et>
<Stmt>
<xop lb="59" cb="19" le="59" ce="24" kind="&lt;&lt;">
<n45 lb="59" cb="19"/>
<n32 lb="59" cb="24">
<drx lb="59" cb="24" id="c9dacb7ea143573e61272e561dcc062b_8776bd5144bfa13c05909d960ca394ee" nm="PPC970_Shift"/>
</n32>
</xop>

</Stmt>
</ec>
<ec name="PPC970_VALU" id="c9dacb7ea143573e61272e561dcc062b_76c0ef780e5ac358f4c8597c03e0ec67" file="5" linestart="60" lineend="60">
<et>
<e id="c9dacb7ea143573e61272e561dcc062b_4e8ea425953109924f3f209a2e41292e"/>
</et>
<Stmt>
<xop lb="60" cb="19" le="60" ce="24" kind="&lt;&lt;">
<n45 lb="60" cb="19">
<flit/>
</n45>
<n32 lb="60" cb="24">
<drx lb="60" cb="24" id="c9dacb7ea143573e61272e561dcc062b_8776bd5144bfa13c05909d960ca394ee" nm="PPC970_Shift"/>
</n32>
</xop>

</Stmt>
</ec>
<ec name="PPC970_VPERM" id="c9dacb7ea143573e61272e561dcc062b_4123739b795fa3759ec4b93a074f5d57" file="5" linestart="61" lineend="61">
<et>
<e id="c9dacb7ea143573e61272e561dcc062b_4e8ea425953109924f3f209a2e41292e"/>
</et>
<Stmt>
<xop lb="61" cb="19" le="61" ce="24" kind="&lt;&lt;">
<n45 lb="61" cb="19">
<flit/>
</n45>
<n32 lb="61" cb="24">
<drx lb="61" cb="24" id="c9dacb7ea143573e61272e561dcc062b_8776bd5144bfa13c05909d960ca394ee" nm="PPC970_Shift"/>
</n32>
</xop>

</Stmt>
</ec>
<ec name="PPC970_BRU" id="c9dacb7ea143573e61272e561dcc062b_05266c18b47453ee892a8c188ecb9996" file="5" linestart="62" lineend="62">
<et>
<e id="c9dacb7ea143573e61272e561dcc062b_4e8ea425953109924f3f209a2e41292e"/>
</et>
<Stmt>
<xop lb="62" cb="19" le="62" ce="24" kind="&lt;&lt;">
<n45 lb="62" cb="19"/>
<n32 lb="62" cb="24">
<drx lb="62" cb="24" id="c9dacb7ea143573e61272e561dcc062b_8776bd5144bfa13c05909d960ca394ee" nm="PPC970_Shift"/>
</n32>
</xop>

</Stmt>
</ec>
</e>
</ns>
<cr namespace="llvm" access="public" depth="0" kind="class" name="PPCInstrInfo" id="c9dacb7ea143573e61272e561dcc062b_7394cfb6729ac2199a333713409ee917" file="5" linestart="67" lineend="231">
<cr access="public" kind="class" name="PPCInstrInfo" id="c9dacb7ea143573e61272e561dcc062b_1389b6776e54477b96d76d784ed0793c" file="5" linestart="67" lineend="67"/>
<fl name="Subtarget" id="c9dacb7ea143573e61272e561dcc062b_5efa010babcf434f6358368799827bcd" file="5" linestart="68" lineend="68" isLiteral="true" isRef="true" access="private" proto="llvm::PPCSubtarget &amp;">
<lrf>
<rt>
<cr id="31b96493b913712f5c8f3d2187694eb3_c858157b63424954ad4bb79ddf1ba7b7"/>
</rt>
</lrf>
</fl>
<fl name="RI" id="c9dacb7ea143573e61272e561dcc062b_aca9b6fab6ed816aac5beff1bf30b78d" file="5" linestart="69" lineend="69" const="true" access="private" proto="const llvm::PPCRegisterInfo">
<QualType const="true">
<rt>
<cr id="31b96493b913712f5c8f3d2187694eb3_29d9905f58692b0954fe05a2e81233bc"/>
</rt>
</QualType>
</fl>
<m name="StoreRegToStackSlot" id="c9dacb7ea143573e61272e561dcc062b_26abe20afbb0e4416ac9d1e7a936fb47" file="5" linestart="71" lineend="75" access="private">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIdx" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NewMIs" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NonRI" proto="bool &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="bool"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SpillsVRS" proto="bool &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="bool"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LoadRegFromStackSlot" id="c9dacb7ea143573e61272e561dcc062b_734900fa2930d4d591ca915ec897a81a" file="5" linestart="76" lineend="80" access="private">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIdx" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NewMIs" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NonRI" proto="bool &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="bool"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SpillsVRS" proto="bool &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="bool"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="anchor" id="c9dacb7ea143573e61272e561dcc062b_45c2426a8c663e30a8d1afa20e4b27ed" file="5" linestart="81" lineend="81" virtual="true" access="private">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<Decl access="public"/>
<c name="PPCInstrInfo" id="c9dacb7ea143573e61272e561dcc062b_c44495cb6e5b4c3c500188fd9241c5d1" file="5" linestart="83" lineend="83" explicit="true" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="llvm::PPCSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="31b96493b913712f5c8f3d2187694eb3_c858157b63424954ad4bb79ddf1ba7b7"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getRegisterInfo" id="c9dacb7ea143573e61272e561dcc062b_bf99420c79311cca9f1952ffbb63a60d" file="5" linestart="89" lineend="89" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::PPCRegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="31b96493b913712f5c8f3d2187694eb3_29d9905f58692b0954fe05a2e81233bc"/>
</rt>
</QualType>
</lrf>
</fpt>
<Stmt>
<u lb="89" cb="50" le="89" ce="63"/>

</Stmt>
</m>
<m name="CreateTargetHazardRecognizer" id="c9dacb7ea143573e61272e561dcc062b_6c8654da5f5396036f1e79b23bf3c6f0" file="5" linestart="91" lineend="93" access="public">
<fpt const="true" proto="llvm::ScheduleHazardRecognizer *">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_73b724ff4b1b8d1992291a7c90302bef"/>
</rt>
</pt>
</fpt>
<p name="STI" proto="const llvm::TargetSubtargetInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_00c12b8656a07c06a75b4b5e52fcd2ea"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::ScheduleDAG *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="CreateTargetPostRAHazardRecognizer" id="c9dacb7ea143573e61272e561dcc062b_572a915ee9f60c35ad7e7aeeeac5fd4e" file="5" linestart="94" lineend="96" access="public">
<fpt const="true" proto="llvm::ScheduleHazardRecognizer *">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_73b724ff4b1b8d1992291a7c90302bef"/>
</rt>
</pt>
</fpt>
<p name="II" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::ScheduleDAG *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOperandLatency" id="c9dacb7ea143573e61272e561dcc062b_b0559d4db2ca912837d53f8bde3754f7" file="5" linestart="98" lineend="101" access="public">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOperandLatency" id="c9dacb7ea143573e61272e561dcc062b_81c433cf591eeec2d72e4f04e6a45c98" file="5" linestart="102" lineend="107" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefNode" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseNode" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="104" cb="74" le="107" ce="3">
<rx lb="105" cb="5" le="106" ce="62" pvirg="true">
<mce lb="105" cb="12" le="106" ce="62" nbparm="5" id="c9dacb7ea143573e61272e561dcc062b_81c433cf591eeec2d72e4f04e6a45c98">
<exp pvirg="true"/>
<mex lb="105" cb="12" le="105" ce="29" id="c9dacb7ea143573e61272e561dcc062b_81c433cf591eeec2d72e4f04e6a45c98" nm="getOperandLatency" arrow="1">
<n19 lb="105" cb="12"/>
</mex>
<n32 lb="105" cb="47">
<drx lb="105" cb="47" kind="lvalue" nm="ItinData"/>
</n32>
<n32 lb="105" cb="57">
<drx lb="105" cb="57" kind="lvalue" nm="DefNode"/>
</n32>
<n32 lb="105" cb="66">
<drx lb="105" cb="66" kind="lvalue" nm="DefIdx"/>
</n32>
<n32 lb="106" cb="47">
<drx lb="106" cb="47" kind="lvalue" nm="UseNode"/>
</n32>
<n32 lb="106" cb="56">
<drx lb="106" cb="56" kind="lvalue" nm="UseIdx"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="isCoalescableExtInstr" id="c9dacb7ea143573e61272e561dcc062b_81718a5982725ea9e6fa9fc1d280814b" file="5" linestart="109" lineend="111" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLoadFromStackSlot" id="c9dacb7ea143573e61272e561dcc062b_b5e7b802be829845b682805062abe8b8" file="5" linestart="112" lineend="113" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isStoreToStackSlot" id="c9dacb7ea143573e61272e561dcc062b_5e8cb7cc750a8273d43c8b3f628cc6d2" file="5" linestart="114" lineend="115" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="commuteInstruction" id="c9dacb7ea143573e61272e561dcc062b_aa64e6419901fbc62452c920536c68b5" file="5" linestart="119" lineend="119" access="public">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NewMI" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="findCommutedOpIndices" id="c9dacb7ea143573e61272e561dcc062b_a0b493bd96010f631349c88d80067b31" file="5" linestart="121" lineend="122" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcOpIdx1" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcOpIdx2" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="insertNoop" id="c9dacb7ea143573e61272e561dcc062b_04e02af10bb33eef309cf1861a06cb6f" file="5" linestart="124" lineend="125" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="AnalyzeBranch" id="c9dacb7ea143573e61272e561dcc062b_b0d7d1c8da9966969cf42a34103b2a46" file="5" linestart="129" lineend="132" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AllowModify" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="RemoveBranch" id="c9dacb7ea143573e61272e561dcc062b_c4be86a0f013b5667649fbed6c4c80c6" file="5" linestart="133" lineend="133" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="InsertBranch" id="c9dacb7ea143573e61272e561dcc062b_d7c90dce517da4feed0c78c86d6e870b" file="5" linestart="134" lineend="137" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="canInsertSelect" id="c9dacb7ea143573e61272e561dcc062b_04fc6effce90933aed2b0498cb00e38e" file="5" linestart="140" lineend="142" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="" proto="const llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="insertSelect" id="c9dacb7ea143573e61272e561dcc062b_2271850b1050d4e2564de7a3e837fb3e" file="5" linestart="143" lineend="147" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TrueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FalseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="copyPhysReg" id="c9dacb7ea143573e61272e561dcc062b_a50e2549cef7e4123e5fca4da9c3e4e0" file="5" linestart="149" lineend="152" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="storeRegToStackSlot" id="c9dacb7ea143573e61272e561dcc062b_ad0de03e5f394146a87865332e6c3834" file="5" linestart="154" lineend="158" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="loadRegFromStackSlot" id="c9dacb7ea143573e61272e561dcc062b_9cbcd55512fec48044a89672663fd867" file="5" linestart="160" lineend="164" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="ReverseBranchCondition" id="c9dacb7ea143573e61272e561dcc062b_d8a498918f741c9aaa104fd902d7ea87" file="5" linestart="166" lineend="167" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="FoldImmediate" id="c9dacb7ea143573e61272e561dcc062b_e08e83adcaabceac63d6a82c6dde59bd" file="5" linestart="169" lineend="170" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="UseMI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isProfitableToIfCvt" id="c9dacb7ea143573e61272e561dcc062b_f5b01bec3e01df2ade2b642e352caaa7" file="5" linestart="175" lineend="179" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraPredCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="177" cb="80" le="179" ce="3">
<rx lb="178" cb="5" le="178" ce="12" pvirg="true">
<n9 lb="178" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="isProfitableToIfCvt" id="c9dacb7ea143573e61272e561dcc062b_fb60075994fdaa1a0f24f88ec8883be9" file="5" linestart="181" lineend="185" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="TMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumT" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraT" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumF" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraF" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isProfitableToDupForIfCvt" id="c9dacb7ea143573e61272e561dcc062b_c109b54a29b834f1076b3a86a8288480" file="5" linestart="187" lineend="192" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="190" cb="63" le="192" ce="3">
<rx lb="191" cb="5" le="191" ce="12" pvirg="true">
<n9 lb="191" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="isProfitableToUnpredicate" id="c9dacb7ea143573e61272e561dcc062b_6cbc7fa845151fba6bd1d8ecb7100844" file="5" linestart="194" lineend="197" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="TMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="195" cb="74" le="197" ce="3">
<rx lb="196" cb="5" le="196" ce="12" pvirg="true">
<n9 lb="196" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="isPredicated" id="c9dacb7ea143573e61272e561dcc062b_532d63d39b480b6d890329100bf77f3a" file="5" linestart="200" lineend="200" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isUnpredicatedTerminator" id="c9dacb7ea143573e61272e561dcc062b_6a409d1b3bc14886537e5b66ead1bae1" file="5" linestart="202" lineend="202" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="PredicateInstruction" id="c9dacb7ea143573e61272e561dcc062b_9cfe779d8f3f649ed0ba6560bc25339c" file="5" linestart="204" lineend="205" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="SubsumesPredicate" id="c9dacb7ea143573e61272e561dcc062b_3132ffd53b9f6533bd9ee8ef9b2c73c0" file="5" linestart="207" lineend="208" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Pred1" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Pred2" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="DefinesPredicate" id="c9dacb7ea143573e61272e561dcc062b_ae91c82904d1f8d8405660bd9459bec3" file="5" linestart="210" lineend="211" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="std::vector&lt;MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isPredicable" id="c9dacb7ea143573e61272e561dcc062b_c2894914c55480a45aca04079c023d87" file="5" linestart="213" lineend="213" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="analyzeCompare" id="c9dacb7ea143573e61272e561dcc062b_0455ea2613a352db8466133a49824274" file="5" linestart="218" lineend="220" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcReg2" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Mask" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Value" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="optimizeCompareInstr" id="c9dacb7ea143573e61272e561dcc062b_f920ba6763610a4599e46cfba8487906" file="5" linestart="222" lineend="225" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="CmpInstr" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg2" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Mask" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Value" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="GetInstSizeInBytes" id="c9dacb7ea143573e61272e561dcc062b_cbcc5c8c7e99766e9d6eebfc307dee36" file="5" linestart="230" lineend="230" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<c name="PPCInstrInfo" id="c9dacb7ea143573e61272e561dcc062b_a35564e3481709faf74194fd499d782e" file="5" linestart="67" lineend="67" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::PPCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="c9dacb7ea143573e61272e561dcc062b_7394cfb6729ac2199a333713409ee917"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="operator=" id="c9dacb7ea143573e61272e561dcc062b_4de8ef427f1195b9f008deaa86e5beb4" file="5" linestart="67" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::PPCInstrInfo &amp;">
<lrf>
<rt>
<cr id="c9dacb7ea143573e61272e561dcc062b_7394cfb6729ac2199a333713409ee917"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::PPCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="c9dacb7ea143573e61272e561dcc062b_7394cfb6729ac2199a333713409ee917"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<c name="PPCInstrInfo" id="c9dacb7ea143573e61272e561dcc062b_6711bc3acf0255c623b312e1a69d0486" file="5" linestart="67" lineend="67" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PPCInstrInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="c9dacb7ea143573e61272e561dcc062b_7394cfb6729ac2199a333713409ee917"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="operator=" id="c9dacb7ea143573e61272e561dcc062b_e34d22f5dd569ed64028d43ae0cf1cff" file="5" linestart="67" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::PPCInstrInfo &amp;">
<lrf>
<rt>
<cr id="c9dacb7ea143573e61272e561dcc062b_7394cfb6729ac2199a333713409ee917"/>
</rt>
</lrf>
</fpt>
<p name="" proto="llvm::PPCInstrInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="c9dacb7ea143573e61272e561dcc062b_7394cfb6729ac2199a333713409ee917"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~PPCInstrInfo" id="c9dacb7ea143573e61272e561dcc062b_e9fd612905dcd929722812367b89f40e" file="5" linestart="67" lineend="67" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="8f3d5664c23afcd93d185d4a1e1ebea7_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="26" lineend="26"/>
<v name="NumExpanded" proto="llvm::Statistic" id="8f3d5664c23afcd93d185d4a1e1ebea7_d0fc2b4a70048f3e03bdaaabcd9ba695" file="1" linestart="30" lineend="30" storage="static" init="true" access2="none">
<ety>
<rt>
<cr id="8185a048b373f3ad81236738e85d23ad_0b176c4534fe11d3d36c4ba4a9d20603"/>
</rt>
</ety>
<Stmt>
<il lb="30" cb="1" le="30" ce="1">
<exp pvirg="true"/>
<n32 lb="30" cb="1">
<n52 lb="30" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="30" cb="1">
<n52 lb="30" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="30" cb="1">
<n45 lb="30" cb="1">
<flit/>
</n45>
</n32>
<n32 lb="30" cb="1">
<n45 lb="30" cb="1"/>
</n32>
</il>

</Stmt>
</v>
<ns name="llvm" id="8f3d5664c23afcd93d185d4a1e1ebea7_544dadc8774ac7e8cdf9804c9bca3e1f" file="1" linestart="32" lineend="34" original="">
<f namespace="llvm" name="initializePPCBSelPass" id="8f3d5664c23afcd93d185d4a1e1ebea7_3db8f298fe44dae4146da0bd2c1b9cde" file="1" linestart="33" lineend="33" access="none" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<ns name="" id="8f3d5664c23afcd93d185d4a1e1ebea7_43bdcff846069eec8f780891b4754c4e" file="1" linestart="36" lineend="53">
<cr namespace="anonymous_namespace{ppcbranchselector.cpp}" access="none" depth="3" kind="struct" name="PPCBSel" id="8f3d5664c23afcd93d185d4a1e1ebea7_61b60a6b13ea551b9eb5a8682976d225" file="1" linestart="37" lineend="51">
<base access="public">
<rt>
<cr id="76fdd02034ba5b9263bf1be865e9c7f6_96819381490f736e22cf504e136c5258"/>
</rt>
</base>
<cr access="public" kind="struct" name="PPCBSel" id="8f3d5664c23afcd93d185d4a1e1ebea7_379f6badf0f81b14fa2d6fb720f6bd7e" file="1" linestart="37" lineend="37"/>
<v name="ID" proto="char" isLiteral="true" isPrimitive="true" id="8f3d5664c23afcd93d185d4a1e1ebea7_458e0cd1f973b65739ca0de4afea7b4b" file="1" linestart="38" lineend="38" storage="static" access2="public">
<bt name="char"/>
<Stmt>

</Stmt>
</v>
<c name="PPCBSel" id="8f3d5664c23afcd93d185d4a1e1ebea7_4729407b630edddf7b5a49a168e37294" file="1" linestart="39" lineend="41" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<BaseInit>
<n10 lb="39" cb="17" le="39" ce="39">
<typeptr id="76fdd02034ba5b9263bf1be865e9c7f6_a3165b08feba5b64e55f284c5cab00d8"/>
<temp/>
<drx lb="39" cb="37" kind="lvalue" id="8f3d5664c23afcd93d185d4a1e1ebea7_458e0cd1f973b65739ca0de4afea7b4b" nm="ID"/>
</n10>

</BaseInit>
<Stmt>
<u lb="39" cb="41" le="41" ce="5">
<ce lb="40" cb="7" le="40" ce="61" nbparm="1" id="8f3d5664c23afcd93d185d4a1e1ebea7_3db8f298fe44dae4146da0bd2c1b9cde">
<exp pvirg="true"/>
<n32 lb="40" cb="7">
<drx lb="40" cb="7" kind="lvalue" id="8f3d5664c23afcd93d185d4a1e1ebea7_3db8f298fe44dae4146da0bd2c1b9cde" nm="initializePPCBSelPass"/>
</n32>
<uo lb="40" cb="29" le="40" ce="60" kind="*">
<ce lb="40" cb="30" le="40" ce="60" nbparm="0" id="0c9e7422af8769868a6271eb855b6b1b_919a4c5d2af8b46ac7d5e74f748bf7b1">
<exp pvirg="true"/>
<n32 lb="40" cb="30" le="40" ce="44">
<drx lb="40" cb="30" le="40" ce="44" kind="lvalue" id="0c9e7422af8769868a6271eb855b6b1b_919a4c5d2af8b46ac7d5e74f748bf7b1" nm="getPassRegistry"/>
</n32>
</ce>
</uo>
</ce>
</u>

</Stmt>
</c>
<fl name="BlockSizes" id="8f3d5664c23afcd93d185d4a1e1ebea7_b73915bdf6a590c8e6ca1cb01c74a93b" file="1" linestart="44" lineend="44" access="public" proto="std::vector&lt;unsigned int&gt;">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</fl>
<m name="runOnMachineFunction" id="8f3d5664c23afcd93d185d4a1e1ebea7_92d74fc197740ca598dea5e489d3c1c8" file="1" linestart="46" lineend="46" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Fn" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPassName" id="8f3d5664c23afcd93d185d4a1e1ebea7_b4fcaa4fa503c371b65fa1bed2cfcd46" file="1" linestart="48" lineend="50" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="48" cb="46" le="50" ce="5">
<rx lb="49" cb="7" le="49" ce="14" pvirg="true">
<n32 lb="49" cb="14">
<n52 lb="49" cb="14">
<slit/>
</n52>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="operator=" id="8f3d5664c23afcd93d185d4a1e1ebea7_12897472e6430c073e61cba6bca8cc9b" file="1" linestart="37" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::PPCBSel &amp;">
<lrf>
<rt>
<cr id="8f3d5664c23afcd93d185d4a1e1ebea7_61b60a6b13ea551b9eb5a8682976d225"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::PPCBSel &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8f3d5664c23afcd93d185d4a1e1ebea7_61b60a6b13ea551b9eb5a8682976d225"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~PPCBSel" id="8f3d5664c23afcd93d185d4a1e1ebea7_d2197a199ad5def33b82385d0b4cd4d6" file="1" linestart="37" lineend="37" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
<Stmt>
<u lb="37" cb="10"/>

</Stmt>
</d>
<c name="PPCBSel" id="8f3d5664c23afcd93d185d4a1e1ebea7_1db3f52527d635a1f58d4743b22a6faa" file="1" linestart="37" lineend="37" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::PPCBSel &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8f3d5664c23afcd93d185d4a1e1ebea7_61b60a6b13ea551b9eb5a8682976d225"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<v name="ID" proto="char" isLiteral="true" isPrimitive="true" id="8f3d5664c23afcd93d185d4a1e1ebea7_458e0cd1f973b65739ca0de4afea7b4b" file="1" linestart="52" lineend="52" previous="8f3d5664c23afcd93d185d4a1e1ebea7_458e0cd1f973b65739ca0de4afea7b4b" storage="static" init="true" access2="public">
<bt name="char"/>
<Stmt>
<n32 lb="52" cb="22">
<n45 lb="52" cb="22">
<flit/>
</n45>
</n32>

</Stmt>
</v>
</ns>
<f name="initializePPCBSelPassOnce" id="8f3d5664c23afcd93d185d4a1e1ebea7_9b0a5c3ba4a63d4d39e683850ed0fe13" file="1" linestart="55" lineend="55" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="void *">
<pt>
<bt name="void"/>
</pt>
</fpt>
<p name="Registry" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="55" cb="1" le="55" ce="1">
<dst lb="55" cb="1" le="55" ce="1">
<exp pvirg="true"/>
<Var nm="PI">
<pt>
<rt>
<cr id="56a2ed46996833ffb2fcd2bcfc4de7da_871ba1a783ef83d94faa1d7667daeea9"/>
</rt>
</pt>
<new lb="55" cb="1" le="55" ce="1">
<typeptr id="56a2ed46996833ffb2fcd2bcfc4de7da_b7057e8093b8ac7104005892a3d4b641"/>
<exp pvirg="true"/>
<n10 lb="55" cb="1" le="55" ce="1">
<typeptr id="56a2ed46996833ffb2fcd2bcfc4de7da_b7057e8093b8ac7104005892a3d4b641"/>
<temp/>
<n32 lb="55" cb="1">
<n52 lb="55" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="55" cb="1">
<n52 lb="55" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="55" cb="1" le="55" ce="1">
<uo lb="55" cb="1" le="55" ce="1" kind="&amp;">
<drx lb="55" cb="1" le="55" ce="1" kind="lvalue" id="8f3d5664c23afcd93d185d4a1e1ebea7_458e0cd1f973b65739ca0de4afea7b4b" nm="ID"/>
</uo>
</n32>
<n26 lb="55" cb="1" le="55" ce="1">
<n32 lb="55" cb="1" le="55" ce="1">
<drx lb="55" cb="1" le="55" ce="1" kind="lvalue" id="bc169017cef5332ffeae4d14bcc42773_3e11500041fa228b07872e5f30421f77" nm="callDefaultCtor">
<template_arguments>
<rt>
<cr id="8f3d5664c23afcd93d185d4a1e1ebea7_61b60a6b13ea551b9eb5a8682976d225"/>
</rt>
</template_arguments>
</drx>
</n32>
</n26>
<n9 lb="55" cb="1"/>
<n9 lb="55" cb="1"/>
<n12>
<exp pvirg="true"/>
</n12>
</n10>
</new>
</Var>
</dst>
<mce lb="55" cb="1" le="55" ce="1" nbparm="2" id="0c9e7422af8769868a6271eb855b6b1b_322db4c88754c38b03595267c44c807d">
<exp pvirg="true"/>
<mex lb="55" cb="1" le="55" ce="1" id="0c9e7422af8769868a6271eb855b6b1b_322db4c88754c38b03595267c44c807d" nm="registerPass" point="1">
<drx lb="55" cb="1" kind="lvalue" nm="Registry"/>
</mex>
<n32 lb="55" cb="1" le="55" ce="1">
<uo lb="55" cb="1" le="55" ce="1" kind="*">
<n32 lb="55" cb="1">
<drx lb="55" cb="1" kind="lvalue" nm="PI"/>
</n32>
</uo>
</n32>
<n9 lb="55" cb="1"/>
</mce>
<rx lb="55" cb="1" le="55" ce="1" pvirg="true">
<n32 lb="55" cb="1">
<n32 lb="55" cb="1">
<drx lb="55" cb="1" kind="lvalue" nm="PI"/>
</n32>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm" name="initializePPCBSelPass" id="8f3d5664c23afcd93d185d4a1e1ebea7_3db8f298fe44dae4146da0bd2c1b9cde" file="1" linestart="55" lineend="55" previous="8f3d5664c23afcd93d185d4a1e1ebea7_3db8f298fe44dae4146da0bd2c1b9cde" access="none" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Registry" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="55" cb="1" le="55" ce="1">
<dst lb="55" cb="1" le="55" ce="1">
<exp pvirg="true"/>
<Var nm="initialized" static="true" value="true" vstr="static">
<QualType volatile="true">
<ety>
<Tdef>
<bt name="long"/>
</Tdef>
</ety>
</QualType>
<n32 lb="55" cb="1">
<n45 lb="55" cb="1">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dst lb="55" cb="1" le="55" ce="1">
<exp pvirg="true"/>
<Var nm="old_val" value="true">
<ety>
<Tdef>
<bt name="long"/>
</Tdef>
</ety>
<ce lb="55" cb="1" le="55" ce="1" nbparm="3" id="b885c31899bebfbb193da4fdbe948252_1fe3034f4acbfea2fd0474f72c6b7a13">
<exp pvirg="true"/>
<n32 lb="55" cb="1" le="55" ce="1">
<drx lb="55" cb="1" le="55" ce="1" kind="lvalue" id="b885c31899bebfbb193da4fdbe948252_1fe3034f4acbfea2fd0474f72c6b7a13" nm="CompareAndSwap"/>
</n32>
<uo lb="55" cb="1" le="55" ce="1" kind="&amp;">
<drx lb="55" cb="1" kind="lvalue" nm="initialized"/>
</uo>
<n32 lb="55" cb="1">
<n45 lb="55" cb="1">
<flit/>
</n45>
</n32>
<n32 lb="55" cb="1">
<n45 lb="55" cb="1"/>
</n32>
</ce>
</Var>
</dst>
<if lb="55" cb="1" le="55" ce="1" else="true" elselb="55" elsecb="1">
<xop lb="55" cb="1" le="55" ce="1" kind="==">
<n32 lb="55" cb="1">
<drx lb="55" cb="1" kind="lvalue" nm="old_val"/>
</n32>
<n32 lb="55" cb="1">
<n45 lb="55" cb="1"/>
</n32>
</xop>
<u lb="55" cb="1" le="55" ce="1">
<ce lb="55" cb="1" le="55" ce="1" nbparm="1" id="8f3d5664c23afcd93d185d4a1e1ebea7_9b0a5c3ba4a63d4d39e683850ed0fe13">
<exp pvirg="true"/>
<n32 lb="55" cb="1">
<drx lb="55" cb="1" kind="lvalue" id="8f3d5664c23afcd93d185d4a1e1ebea7_9b0a5c3ba4a63d4d39e683850ed0fe13" nm="initializePPCBSelPassOnce"/>
</n32>
<drx lb="55" cb="1" kind="lvalue" nm="Registry"/>
</ce>
<ce lb="55" cb="1" le="55" ce="1" nbparm="0" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741">
<exp pvirg="true"/>
<n32 lb="55" cb="1" le="55" ce="1">
<drx lb="55" cb="1" le="55" ce="1" kind="lvalue" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741" nm="MemoryFence"/>
</n32>
</ce>
<ce lb="55" cb="1" le="55" ce="1" nbparm="2" id="ed7b9445b469189b6a8b85c4bc2e9c99_677e37d4397c6a97ed29a78b0e96beb4">
<exp pvirg="true"/>
<n32 lb="55" cb="1">
<drx lb="55" cb="1" kind="lvalue" id="ed7b9445b469189b6a8b85c4bc2e9c99_677e37d4397c6a97ed29a78b0e96beb4" nm="AnnotateIgnoreWritesBegin"/>
</n32>
<n32 lb="55" cb="1">
<n52 lb="55" cb="1">
<slit/>
</n52>
</n32>
<n45 lb="55" cb="1">
<flit/>
</n45>
</ce>
<ce lb="55" cb="1" le="55" ce="1" nbparm="3" id="ed7b9445b469189b6a8b85c4bc2e9c99_dad3de94d6248b640eb1740465f5fe34">
<exp pvirg="true"/>
<n32 lb="55" cb="1">
<drx lb="55" cb="1" kind="lvalue" id="ed7b9445b469189b6a8b85c4bc2e9c99_dad3de94d6248b640eb1740465f5fe34" nm="AnnotateHappensBefore"/>
</n32>
<n32 lb="55" cb="1">
<n52 lb="55" cb="1"/>
</n32>
<n45 lb="55" cb="1"/>
<n32 lb="55" cb="1" le="55" ce="1">
<uo lb="55" cb="1" le="55" ce="1" kind="&amp;">
<drx lb="55" cb="1" kind="lvalue" nm="initialized"/>
</uo>
</n32>
</ce>
<xop lb="55" cb="1" le="55" ce="1" kind="=">
<drx lb="55" cb="1" kind="lvalue" nm="initialized"/>
<n32 lb="55" cb="1">
<n45 lb="55" cb="1">
<flit/>
</n45>
</n32>
</xop>
<ce lb="55" cb="1" le="55" ce="1" nbparm="2" id="ed7b9445b469189b6a8b85c4bc2e9c99_8ed2984538224e9a8356a3c92e85665a">
<exp pvirg="true"/>
<n32 lb="55" cb="1">
<drx lb="55" cb="1" kind="lvalue" id="ed7b9445b469189b6a8b85c4bc2e9c99_8ed2984538224e9a8356a3c92e85665a" nm="AnnotateIgnoreWritesEnd"/>
</n32>
<n32 lb="55" cb="1">
<n52 lb="55" cb="1"/>
</n32>
<n45 lb="55" cb="1"/>
</ce>
</u>
<u lb="55" cb="1" le="55" ce="1">
<dst lb="55" cb="1" le="55" ce="1">
<exp pvirg="true"/>
<Var nm="tmp" value="true">
<ety>
<Tdef>
<bt name="long"/>
</Tdef>
</ety>
<n32 lb="55" cb="1">
<drx lb="55" cb="1" kind="lvalue" nm="initialized"/>
</n32>
</Var>
</dst>
<ce lb="55" cb="1" le="55" ce="1" nbparm="0" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741">
<exp pvirg="true"/>
<n32 lb="55" cb="1" le="55" ce="1">
<drx lb="55" cb="1" le="55" ce="1" kind="lvalue" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741" nm="MemoryFence"/>
</n32>
</ce>
<wy lb="55" cb="1" le="55" ce="1">
<xop lb="55" cb="1" le="55" ce="1" kind="!=">
<n32 lb="55" cb="1">
<drx lb="55" cb="1" kind="lvalue" nm="tmp"/>
</n32>
<n32 lb="55" cb="1">
<n45 lb="55" cb="1"/>
</n32>
</xop>
<u lb="55" cb="1" le="55" ce="1">
<xop lb="55" cb="1" le="55" ce="1" kind="=">
<drx lb="55" cb="1" kind="lvalue" nm="tmp"/>
<n32 lb="55" cb="1">
<drx lb="55" cb="1" kind="lvalue" nm="initialized"/>
</n32>
</xop>
<ce lb="55" cb="1" le="55" ce="1" nbparm="0" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741">
<exp pvirg="true"/>
<n32 lb="55" cb="1" le="55" ce="1">
<drx lb="55" cb="1" le="55" ce="1" kind="lvalue" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741" nm="MemoryFence"/>
</n32>
</ce>
</u>
</wy>
</u>
</if>
<ce lb="55" cb="1" le="55" ce="1" nbparm="3" id="ed7b9445b469189b6a8b85c4bc2e9c99_bf74141393a44929d39a524bba77062e">
<exp pvirg="true"/>
<n32 lb="55" cb="1">
<drx lb="55" cb="1" kind="lvalue" id="ed7b9445b469189b6a8b85c4bc2e9c99_bf74141393a44929d39a524bba77062e" nm="AnnotateHappensAfter"/>
</n32>
<n32 lb="55" cb="1">
<n52 lb="55" cb="1"/>
</n32>
<n45 lb="55" cb="1"/>
<n32 lb="55" cb="1" le="55" ce="1">
<uo lb="55" cb="1" le="55" ce="1" kind="&amp;">
<drx lb="55" cb="1" kind="lvalue" nm="initialized"/>
</uo>
</n32>
</ce>
</u>

</Stmt>
</f>
<f namespace="llvm" name="createPPCBranchSelectionPass" id="8f3d5664c23afcd93d185d4a1e1ebea7_5e46c7d5376b1518eaf9d7bdacc92df6" file="1" linestart="61" lineend="63" previous="7241de4c8bd9985dc252332438cdaf04_5e46c7d5376b1518eaf9d7bdacc92df6" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<Stmt>
<u lb="61" cb="52" le="63" ce="1">
<rx lb="62" cb="3" le="62" ce="22" pvirg="true">
<n32 lb="62" cb="10" le="62" ce="22">
<new lb="62" cb="10" le="62" ce="22">
<typeptr id="8f3d5664c23afcd93d185d4a1e1ebea7_4729407b630edddf7b5a49a168e37294"/>
<exp pvirg="true"/>
<n10 lb="62" cb="14" le="62" ce="22">
<typeptr id="8f3d5664c23afcd93d185d4a1e1ebea7_4729407b630edddf7b5a49a168e37294"/>
<temp/>
</n10>
</new>
</n32>
</rx>
</u>

</Stmt>
</f>
<m name="runOnMachineFunction" id="8f3d5664c23afcd93d185d4a1e1ebea7_92d74fc197740ca598dea5e489d3c1c8" file="1" linestart="65" lineend="210" previous="8f3d5664c23afcd93d185d4a1e1ebea7_92d74fc197740ca598dea5e489d3c1c8" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Fn" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="65" cb="57" le="210" ce="1">
<dst lb="66" cb="3" le="67" ce="80">
<exp pvirg="true"/>
<Var nm="TII">
<pt>
<QualType const="true">
<rt>
<cr id="c9dacb7ea143573e61272e561dcc062b_7394cfb6729ac2199a333713409ee917"/>
</rt>
</QualType>
</pt>
<scast lb="67" cb="17" le="67" ce="79">
<cast cast="Dependent">
<pt>
<QualType const="true">
<rt>
<cr id="c9dacb7ea143573e61272e561dcc062b_7394cfb6729ac2199a333713409ee917"/>
</rt>
</QualType>
</pt>
</cast>
<mce lb="67" cb="50" le="67" ce="78" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484">
<exp pvirg="true"/>
<mex lb="67" cb="50" le="67" ce="65" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484" nm="getInstrInfo" point="1">
<mce lb="67" cb="50" le="67" ce="63" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="67" cb="50" le="67" ce="53" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" point="1">
<n32 lb="67" cb="50">
<drx lb="67" cb="50" kind="lvalue" nm="Fn"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</scast>
</Var>
</dst>
<mce lb="69" cb="3" le="69" ce="21" nbparm="1" id="895a66b41661e915ba6854da2359580f_c84b53467631e53e558b66e9510837d6">
<exp pvirg="true"/>
<mex lb="69" cb="3" le="69" ce="6" id="895a66b41661e915ba6854da2359580f_c84b53467631e53e558b66e9510837d6" nm="RenumberBlocks" point="1">
<drx lb="69" cb="3" kind="lvalue" nm="Fn"/>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<mce lb="70" cb="3" le="70" ce="40" nbparm="1" id="78cb3cbcc032150b6a85b2f30813c812_96afa37127f82980ac7ff777d2b08752">
<exp pvirg="true"/>
<mex lb="70" cb="3" le="70" ce="14" id="78cb3cbcc032150b6a85b2f30813c812_96afa37127f82980ac7ff777d2b08752" nm="resize" point="1">
<mex lb="70" cb="3" kind="lvalue" id="8f3d5664c23afcd93d185d4a1e1ebea7_b73915bdf6a590c8e6ca1cb01c74a93b" nm="BlockSizes" arrow="1">
<n19 lb="70" cb="3"/>
</mex>
</mex>
<mce lb="70" cb="21" le="70" ce="39" nbparm="0" id="895a66b41661e915ba6854da2359580f_ced39ea484b83f719be9caef482105ff">
<exp pvirg="true"/>
<mex lb="70" cb="21" le="70" ce="24" id="895a66b41661e915ba6854da2359580f_ced39ea484b83f719be9caef482105ff" nm="getNumBlockIDs" point="1">
<n32 lb="70" cb="21">
<drx lb="70" cb="21" kind="lvalue" nm="Fn"/>
</n32>
</mex>
</mce>
</mce>
<dst lb="73" cb="3" le="73" ce="24">
<exp pvirg="true"/>
<Var nm="FuncSize" value="true">
<bt name="unsigned int"/>
<n32 lb="73" cb="23">
<n45 lb="73" cb="23">
<flit/>
</n45>
</n32>
</Var>
</dst>
<fx lb="74" cb="3" le="85" ce="3">
<dst lb="74" cb="8" le="74" ce="64">
<exp pvirg="true"/>
<Var nm="MFI" value="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n10 lb="74" cb="40" le="74" ce="49">
<typeptr id="cf80d347400835f00b932d17946e2cd9_5f545096e76526fd3963080212590ebf">
<template_arguments>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="74" cb="40" le="74" ce="49">
<exp pvirg="true"/>
<mce lb="74" cb="40" le="74" ce="49" nbparm="0" id="895a66b41661e915ba6854da2359580f_6f393e3b748bb01247dab39217b84227">
<exp pvirg="true"/>
<mex lb="74" cb="40" le="74" ce="43" id="895a66b41661e915ba6854da2359580f_6f393e3b748bb01247dab39217b84227" nm="begin" point="1">
<drx lb="74" cb="40" kind="lvalue" nm="Fn"/>
</mex>
</mce>
</mte>
</n10>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n10 lb="74" cb="56" le="74" ce="63">
<typeptr id="cf80d347400835f00b932d17946e2cd9_5f545096e76526fd3963080212590ebf">
<template_arguments>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="74" cb="56" le="74" ce="63">
<exp pvirg="true"/>
<mce lb="74" cb="56" le="74" ce="63" nbparm="0" id="895a66b41661e915ba6854da2359580f_e786cda3031f80ec33199bbe8b3a7a1b">
<exp pvirg="true"/>
<mex lb="74" cb="56" le="74" ce="59" id="895a66b41661e915ba6854da2359580f_e786cda3031f80ec33199bbe8b3a7a1b" nm="end" point="1">
<drx lb="74" cb="56" kind="lvalue" nm="Fn"/>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocx lb="74" cb="66" le="74" ce="73" nbparm="2" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb">
<exp pvirg="true"/>
<n32 lb="74" cb="70">
<drx lb="74" cb="70" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb" nm="operator!="/>
</n32>
<n32 lb="74" cb="66">
<drx lb="74" cb="66" kind="lvalue" nm="MFI"/>
</n32>
<n32 lb="74" cb="73">
<drx lb="74" cb="73" kind="lvalue" nm="E"/>
</n32>
</ocx>
<ocx lb="75" cb="8" le="75" ce="10" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3">
<exp pvirg="true"/>
<n32 lb="75" cb="8">
<drx lb="75" cb="8" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3" nm="operator++"/>
</n32>
<drx lb="75" cb="10" kind="lvalue" nm="MFI"/>
</ocx>
<u lb="75" cb="15" le="85" ce="3">
<dst lb="76" cb="5" le="76" ce="33">
<exp pvirg="true"/>
<Var nm="MBB">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<n32 lb="76" cb="30">
<mce lb="76" cb="30" nbparm="0" id="cf80d347400835f00b932d17946e2cd9_84b0a1310b452d7f830b041e0baddb9f">
<exp pvirg="true"/>
<mex lb="76" cb="30" id="cf80d347400835f00b932d17946e2cd9_84b0a1310b452d7f830b041e0baddb9f" nm="operator class llvm::MachineBasicBlock *" point="1">
<n32 lb="76" cb="30">
<drx lb="76" cb="30" kind="lvalue" nm="MFI"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="78" cb="5" le="78" ce="27">
<exp pvirg="true"/>
<Var nm="BlockSize" value="true">
<bt name="unsigned int"/>
<n32 lb="78" cb="26">
<n45 lb="78" cb="26"/>
</n32>
</Var>
</dst>
<fx lb="79" cb="5" le="81" ce="48">
<dst lb="79" cb="10" le="79" ce="74">
<exp pvirg="true"/>
<Var nm="MBBI" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="79" cb="45" le="79" ce="56">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="79" cb="45" le="79" ce="56">
<exp pvirg="true"/>
<mce lb="79" cb="45" le="79" ce="56" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806">
<exp pvirg="true"/>
<mex lb="79" cb="45" le="79" ce="50" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806" nm="begin" arrow="1">
<n32 lb="79" cb="45">
<drx lb="79" cb="45" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
<Var nm="EE" value="true" virg="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="79" cb="64" le="79" ce="73">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="79" cb="64" le="79" ce="73">
<exp pvirg="true"/>
<mce lb="79" cb="64" le="79" ce="73" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="79" cb="64" le="79" ce="69" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" arrow="1">
<n32 lb="79" cb="64">
<drx lb="79" cb="64" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocx lb="80" cb="10" le="80" ce="18" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="80" cb="15">
<drx lb="80" cb="15" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="80" cb="10">
<drx lb="80" cb="10" kind="lvalue" nm="MBBI"/>
</n32>
<n32 lb="80" cb="18">
<drx lb="80" cb="18" kind="lvalue" nm="EE"/>
</n32>
</ocx>
<ocx lb="80" cb="22" le="80" ce="24" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_b95e9a20d265b3feef9e4547ff0b7a5c">
<exp pvirg="true"/>
<n32 lb="80" cb="22">
<drx lb="80" cb="22" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_b95e9a20d265b3feef9e4547ff0b7a5c" nm="operator++"/>
</n32>
<drx lb="80" cb="24" kind="lvalue" nm="MBBI"/>
</ocx>
<cao lb="81" cb="7" le="81" ce="48" kind="+=">
<drx lb="81" cb="7" kind="lvalue" nm="BlockSize"/>
<mce lb="81" cb="20" le="81" ce="48" nbparm="1" id="c9dacb7ea143573e61272e561dcc062b_cbcc5c8c7e99766e9d6eebfc307dee36">
<exp pvirg="true"/>
<mex lb="81" cb="20" le="81" ce="25" id="c9dacb7ea143573e61272e561dcc062b_cbcc5c8c7e99766e9d6eebfc307dee36" nm="GetInstSizeInBytes" arrow="1">
<n32 lb="81" cb="20">
<drx lb="81" cb="20" kind="lvalue" nm="TII"/>
</n32>
</mex>
<n32 lb="81" cb="44">
<n32 lb="81" cb="44">
<mce lb="81" cb="44" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="81" cb="44" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="81" cb="44">
<drx lb="81" cb="44" kind="lvalue" nm="MBBI"/>
</n32>
</mex>
</mce>
</n32>
</n32>
</mce>
</cao>
</fx>
<xop lb="83" cb="5" le="83" ce="36" kind="=">
<ocx lb="83" cb="5" le="83" ce="32" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="83" cb="15" le="83" ce="32">
<drx lb="83" cb="15" le="83" ce="32" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<mex lb="83" cb="5" kind="lvalue" id="8f3d5664c23afcd93d185d4a1e1ebea7_b73915bdf6a590c8e6ca1cb01c74a93b" nm="BlockSizes" arrow="1">
<n19 lb="83" cb="5"/>
</mex>
<n32 lb="83" cb="16" le="83" ce="31">
<mce lb="83" cb="16" le="83" ce="31" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882">
<exp pvirg="true"/>
<mex lb="83" cb="16" le="83" ce="21" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882" nm="getNumber" arrow="1">
<n32 lb="83" cb="16">
<n32 lb="83" cb="16">
<drx lb="83" cb="16" kind="lvalue" nm="MBB"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</ocx>
<n32 lb="83" cb="36">
<drx lb="83" cb="36" kind="lvalue" nm="BlockSize"/>
</n32>
</xop>
<cao lb="84" cb="5" le="84" ce="17" kind="+=">
<drx lb="84" cb="5" kind="lvalue" nm="FuncSize"/>
<n32 lb="84" cb="17">
<drx lb="84" cb="17" kind="lvalue" nm="BlockSize"/>
</n32>
</cao>
</u>
</fx>
<if lb="90" cb="3" le="93" ce="3">
<xop lb="90" cb="7" le="90" ce="26" kind="&lt;">
<n32 lb="90" cb="7">
<drx lb="90" cb="7" kind="lvalue" nm="FuncSize"/>
</n32>
<n32 lb="90" cb="18" le="90" ce="26">
<n46 lb="90" cb="18" le="90" ce="26">
<exp pvirg="true"/>
<xop lb="90" cb="19" le="90" ce="24" kind="&lt;&lt;">
<n45 lb="90" cb="19">
<flit/>
</n45>
<n45 lb="90" cb="24">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
<u lb="90" cb="29" le="93" ce="3">
<mce lb="91" cb="5" le="91" ce="22" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_89e3522d3ebadb1467590c2969c878ef">
<exp pvirg="true"/>
<mex lb="91" cb="5" le="91" ce="16" id="78cb3cbcc032150b6a85b2f30813c812_89e3522d3ebadb1467590c2969c878ef" nm="clear" point="1">
<mex lb="91" cb="5" kind="lvalue" id="8f3d5664c23afcd93d185d4a1e1ebea7_b73915bdf6a590c8e6ca1cb01c74a93b" nm="BlockSizes" arrow="1">
<n19 lb="91" cb="5"/>
</mex>
</mex>
</mce>
<rx lb="92" cb="5" le="92" ce="12" pvirg="true">
<n9 lb="92" cb="12"/>
</rx>
</u>
</if>
<dst lb="104" cb="3" le="104" ce="25">
<exp pvirg="true"/>
<Var nm="MadeChange" value="true">
<bt name="bool"/>
<n9 lb="104" cb="21"/>
</Var>
</dst>
<dst lb="105" cb="3" le="105" ce="30">
<exp pvirg="true"/>
<Var nm="EverMadeChange" value="true">
<bt name="bool"/>
<n9 lb="105" cb="25"/>
</Var>
</dst>
<wy lb="106" cb="3" le="206" ce="3">
<n32 lb="106" cb="10">
<drx lb="106" cb="10" kind="lvalue" nm="MadeChange"/>
</n32>
<u lb="106" cb="22" le="206" ce="3">
<xop lb="108" cb="5" le="108" ce="18" kind="=">
<drx lb="108" cb="5" kind="lvalue" nm="MadeChange"/>
<n9 lb="108" cb="18"/>
</xop>
<fx lb="110" cb="5" le="204" ce="5">
<dst lb="110" cb="10" le="110" ce="66">
<exp pvirg="true"/>
<Var nm="MFI" value="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n10 lb="110" cb="42" le="110" ce="51">
<typeptr id="cf80d347400835f00b932d17946e2cd9_5f545096e76526fd3963080212590ebf">
<template_arguments>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="110" cb="42" le="110" ce="51">
<exp pvirg="true"/>
<mce lb="110" cb="42" le="110" ce="51" nbparm="0" id="895a66b41661e915ba6854da2359580f_6f393e3b748bb01247dab39217b84227">
<exp pvirg="true"/>
<mex lb="110" cb="42" le="110" ce="45" id="895a66b41661e915ba6854da2359580f_6f393e3b748bb01247dab39217b84227" nm="begin" point="1">
<drx lb="110" cb="42" kind="lvalue" nm="Fn"/>
</mex>
</mce>
</mte>
</n10>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n10 lb="110" cb="58" le="110" ce="65">
<typeptr id="cf80d347400835f00b932d17946e2cd9_5f545096e76526fd3963080212590ebf">
<template_arguments>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="110" cb="58" le="110" ce="65">
<exp pvirg="true"/>
<mce lb="110" cb="58" le="110" ce="65" nbparm="0" id="895a66b41661e915ba6854da2359580f_e786cda3031f80ec33199bbe8b3a7a1b">
<exp pvirg="true"/>
<mex lb="110" cb="58" le="110" ce="61" id="895a66b41661e915ba6854da2359580f_e786cda3031f80ec33199bbe8b3a7a1b" nm="end" point="1">
<drx lb="110" cb="58" kind="lvalue" nm="Fn"/>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocx lb="110" cb="68" le="110" ce="75" nbparm="2" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb">
<exp pvirg="true"/>
<n32 lb="110" cb="72">
<drx lb="110" cb="72" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb" nm="operator!="/>
</n32>
<n32 lb="110" cb="68">
<drx lb="110" cb="68" kind="lvalue" nm="MFI"/>
</n32>
<n32 lb="110" cb="75">
<drx lb="110" cb="75" kind="lvalue" nm="E"/>
</n32>
</ocx>
<ocx lb="111" cb="10" le="111" ce="12" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3">
<exp pvirg="true"/>
<n32 lb="111" cb="10">
<drx lb="111" cb="10" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3" nm="operator++"/>
</n32>
<drx lb="111" cb="12" kind="lvalue" nm="MFI"/>
</ocx>
<u lb="111" cb="17" le="204" ce="5">
<dst lb="112" cb="7" le="112" ce="36">
<exp pvirg="true"/>
<Var nm="MBB">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<ocx lb="112" cb="32" le="112" ce="33" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_088e5180743dc255d5314e124459729a">
<exp pvirg="true"/>
<n32 lb="112" cb="32">
<drx lb="112" cb="32" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_088e5180743dc255d5314e124459729a" nm="operator*"/>
</n32>
<n32 lb="112" cb="33">
<drx lb="112" cb="33" kind="lvalue" nm="MFI"/>
</n32>
</ocx>
</Var>
</dst>
<dst lb="113" cb="7" le="113" ce="34">
<exp pvirg="true"/>
<Var nm="MBBStartOffset" value="true">
<bt name="unsigned int"/>
<n32 lb="113" cb="33">
<n45 lb="113" cb="33"/>
</n32>
</Var>
</dst>
<fx lb="114" cb="7" le="203" ce="7">
<dst lb="114" cb="12" le="114" ce="70">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="114" cb="44" le="114" ce="54">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="114" cb="44" le="114" ce="54">
<exp pvirg="true"/>
<mce lb="114" cb="44" le="114" ce="54" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806">
<exp pvirg="true"/>
<mex lb="114" cb="44" le="114" ce="48" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806" nm="begin" point="1">
<drx lb="114" cb="44" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mte>
</n10>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="114" cb="61" le="114" ce="69">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="114" cb="61" le="114" ce="69">
<exp pvirg="true"/>
<mce lb="114" cb="61" le="114" ce="69" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="114" cb="61" le="114" ce="65" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="114" cb="61" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocx lb="115" cb="12" le="115" ce="17" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="115" cb="14">
<drx lb="115" cb="14" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="115" cb="12">
<drx lb="115" cb="12" kind="lvalue" nm="I"/>
</n32>
<n32 lb="115" cb="17">
<drx lb="115" cb="17" kind="lvalue" nm="E"/>
</n32>
</ocx>
<ocx lb="115" cb="20" le="115" ce="22" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_b95e9a20d265b3feef9e4547ff0b7a5c">
<exp pvirg="true"/>
<n32 lb="115" cb="20">
<drx lb="115" cb="20" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_b95e9a20d265b3feef9e4547ff0b7a5c" nm="operator++"/>
</n32>
<drx lb="115" cb="22" kind="lvalue" nm="I"/>
</ocx>
<u lb="115" cb="25" le="203" ce="7">
<dst lb="116" cb="9" le="116" ce="42">
<exp pvirg="true"/>
<Var nm="Dest">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<n32 lb="116" cb="35">
<n16 lb="116" cb="35">
<exp pvirg="true"/>
</n16>
</n32>
</Var>
</dst>
<if lb="127" cb="9" le="130" ce="9">
<uo lb="127" cb="13" le="127" ce="14" kind="!">
<n32 lb="127" cb="14">
<n32 lb="127" cb="14">
<drx lb="127" cb="14" kind="lvalue" nm="Dest"/>
</n32>
</n32>
</uo>
<u lb="127" cb="20" le="130" ce="9">
<cao lb="128" cb="11" le="128" ce="54" kind="+=">
<drx lb="128" cb="11" kind="lvalue" nm="MBBStartOffset"/>
<mce lb="128" cb="29" le="128" ce="54" nbparm="1" id="c9dacb7ea143573e61272e561dcc062b_cbcc5c8c7e99766e9d6eebfc307dee36">
<exp pvirg="true"/>
<mex lb="128" cb="29" le="128" ce="34" id="c9dacb7ea143573e61272e561dcc062b_cbcc5c8c7e99766e9d6eebfc307dee36" nm="GetInstSizeInBytes" arrow="1">
<n32 lb="128" cb="29">
<drx lb="128" cb="29" kind="lvalue" nm="TII"/>
</n32>
</mex>
<n32 lb="128" cb="53">
<n32 lb="128" cb="53">
<mce lb="128" cb="53" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="128" cb="53" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="128" cb="53">
<drx lb="128" cb="53" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</n32>
</n32>
</mce>
</cao>
<cns lb="129" cb="11"/>
</u>
</if>
<dst lb="134" cb="9" le="134" ce="23">
<exp pvirg="true"/>
<Var nm="BranchSize" value="true">
<bt name="int"/>
</Var>
</dst>
<if lb="135" cb="9" le="150" ce="9" else="true" elselb="143" elsecb="16">
<xop lb="135" cb="13" le="135" ce="48" kind="&lt;=">
<mce lb="135" cb="13" le="135" ce="29" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882">
<exp pvirg="true"/>
<mex lb="135" cb="13" le="135" ce="19" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882" nm="getNumber" arrow="1">
<n32 lb="135" cb="13">
<n32 lb="135" cb="13">
<drx lb="135" cb="13" kind="lvalue" nm="Dest"/>
</n32>
</n32>
</mex>
</mce>
<mce lb="135" cb="34" le="135" ce="48" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882">
<exp pvirg="true"/>
<mex lb="135" cb="34" le="135" ce="38" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882" nm="getNumber" point="1">
<n32 lb="135" cb="34">
<drx lb="135" cb="34" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</xop>
<u lb="135" cb="51" le="143" ce="9">
<xop lb="139" cb="11" le="139" ce="24" kind="=">
<drx lb="139" cb="11" kind="lvalue" nm="BranchSize"/>
<n32 lb="139" cb="24">
<n32 lb="139" cb="24">
<drx lb="139" cb="24" kind="lvalue" nm="MBBStartOffset"/>
</n32>
</n32>
</xop>
<fx lb="141" cb="11" le="142" ce="39">
<dst lb="141" cb="16" le="141" ce="67">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="141" cb="29" le="141" ce="45">
<mce lb="141" cb="29" le="141" ce="45" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882">
<exp pvirg="true"/>
<mex lb="141" cb="29" le="141" ce="35" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882" nm="getNumber" arrow="1">
<n32 lb="141" cb="29">
<n32 lb="141" cb="29">
<drx lb="141" cb="29" kind="lvalue" nm="Dest"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<n32 lb="141" cb="52" le="141" ce="66">
<mce lb="141" cb="52" le="141" ce="66" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882">
<exp pvirg="true"/>
<mex lb="141" cb="52" le="141" ce="56" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882" nm="getNumber" point="1">
<n32 lb="141" cb="52">
<drx lb="141" cb="52" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<xop lb="141" cb="69" le="141" ce="74" kind="!=">
<n32 lb="141" cb="69">
<drx lb="141" cb="69" kind="lvalue" nm="i"/>
</n32>
<n32 lb="141" cb="74">
<drx lb="141" cb="74" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="141" cb="77" le="141" ce="79" kind="++">
<drx lb="141" cb="79" kind="lvalue" nm="i"/>
</uo>
<cao lb="142" cb="13" le="142" ce="39" kind="+=">
<drx lb="142" cb="13" kind="lvalue" nm="BranchSize"/>
<n32 lb="142" cb="27" le="142" ce="39">
<ocx lb="142" cb="27" le="142" ce="39" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="142" cb="37" le="142" ce="39">
<drx lb="142" cb="37" le="142" ce="39" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<mex lb="142" cb="27" kind="lvalue" id="8f3d5664c23afcd93d185d4a1e1ebea7_b73915bdf6a590c8e6ca1cb01c74a93b" nm="BlockSizes" arrow="1">
<n19 lb="142" cb="27"/>
</mex>
<n32 lb="142" cb="38">
<drx lb="142" cb="38" kind="lvalue" nm="i"/>
</n32>
</ocx>
</n32>
</cao>
</fx>
</u>
<u lb="143" cb="16" le="150" ce="9">
<xop lb="146" cb="11" le="146" ce="25" kind="=">
<drx lb="146" cb="11" kind="lvalue" nm="BranchSize"/>
<n32 lb="146" cb="24" le="146" ce="25">
<uo lb="146" cb="24" le="146" ce="25" kind="-">
<n32 lb="146" cb="25">
<drx lb="146" cb="25" kind="lvalue" nm="MBBStartOffset"/>
</n32>
</uo>
</n32>
</xop>
<fx lb="148" cb="11" le="149" ce="39">
<dst lb="148" cb="16" le="148" ce="67">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="148" cb="29" le="148" ce="43">
<mce lb="148" cb="29" le="148" ce="43" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882">
<exp pvirg="true"/>
<mex lb="148" cb="29" le="148" ce="33" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882" nm="getNumber" point="1">
<n32 lb="148" cb="29">
<drx lb="148" cb="29" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<n32 lb="148" cb="50" le="148" ce="66">
<mce lb="148" cb="50" le="148" ce="66" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882">
<exp pvirg="true"/>
<mex lb="148" cb="50" le="148" ce="56" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882" nm="getNumber" arrow="1">
<n32 lb="148" cb="50">
<n32 lb="148" cb="50">
<drx lb="148" cb="50" kind="lvalue" nm="Dest"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<xop lb="148" cb="69" le="148" ce="74" kind="!=">
<n32 lb="148" cb="69">
<drx lb="148" cb="69" kind="lvalue" nm="i"/>
</n32>
<n32 lb="148" cb="74">
<drx lb="148" cb="74" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="148" cb="77" le="148" ce="79" kind="++">
<drx lb="148" cb="79" kind="lvalue" nm="i"/>
</uo>
<cao lb="149" cb="13" le="149" ce="39" kind="+=">
<drx lb="149" cb="13" kind="lvalue" nm="BranchSize"/>
<n32 lb="149" cb="27" le="149" ce="39">
<ocx lb="149" cb="27" le="149" ce="39" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="149" cb="37" le="149" ce="39">
<drx lb="149" cb="37" le="149" ce="39" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<mex lb="149" cb="27" kind="lvalue" id="8f3d5664c23afcd93d185d4a1e1ebea7_b73915bdf6a590c8e6ca1cb01c74a93b" nm="BlockSizes" arrow="1">
<n19 lb="149" cb="27"/>
</mex>
<n32 lb="149" cb="38">
<drx lb="149" cb="38" kind="lvalue" nm="i"/>
</n32>
</ocx>
</n32>
</cao>
</fx>
</u>
</if>
<if lb="153" cb="9" le="156" ce="9">
<ce lb="153" cb="13" le="153" ce="33" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_980830075977933cb9f242fdade872da">
<exp pvirg="true"/>
<n32 lb="153" cb="13" le="153" ce="21">
<drx lb="153" cb="13" le="153" ce="21" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_980830075977933cb9f242fdade872da" nm="isInt">
<template_arguments>
<integer value="16"/>
</template_arguments>
</drx>
</n32>
<n32 lb="153" cb="23">
<n32 lb="153" cb="23">
<drx lb="153" cb="23" kind="lvalue" nm="BranchSize"/>
</n32>
</n32>
</ce>
<u lb="153" cb="36" le="156" ce="9">
<cao lb="154" cb="11" le="154" ce="29" kind="+=">
<drx lb="154" cb="11" kind="lvalue" nm="MBBStartOffset"/>
<n32 lb="154" cb="29">
<n45 lb="154" cb="29">
<flit/>
</n45>
</n32>
</cao>
<cns lb="155" cb="11"/>
</u>
</if>
<dst lb="159" cb="9" le="159" ce="36">
<exp pvirg="true"/>
<Var nm="OldBranch">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="159" cb="35">
<mce lb="159" cb="35" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78">
<exp pvirg="true"/>
<mex lb="159" cb="35" id="dc2fe1ce3eab105adc926f5848f1baa6_8e98dfd7f11121b05c4487bcb5f76d78" nm="operator class llvm::MachineInstr *" point="1">
<n32 lb="159" cb="35">
<drx lb="159" cb="35" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="160" cb="9" le="160" ce="47">
<exp pvirg="true"/>
<Var nm="dl" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="160" cb="23" le="160" ce="46">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="160" cb="23" le="160" ce="46">
<exp pvirg="true"/>
<mce lb="160" cb="23" le="160" ce="46" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="160" cb="23" le="160" ce="34" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="160" cb="23">
<n32 lb="160" cb="23">
<drx lb="160" cb="23" kind="lvalue" nm="OldBranch"/>
</n32>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<mce lb="195" cb="9" le="195" ce="36" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="195" cb="9" le="195" ce="20" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<n32 lb="195" cb="9">
<drx lb="195" cb="9" kind="lvalue" nm="OldBranch"/>
</n32>
</mex>
</mce>
<cao lb="199" cb="9" le="199" ce="40" kind="+=">
<ocx lb="199" cb="9" le="199" ce="35" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d">
<exp pvirg="true"/>
<n32 lb="199" cb="19" le="199" ce="35">
<drx lb="199" cb="19" le="199" ce="35" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_bbde51329f0e82bea6cb46145bd7201d" nm="operator[]"/>
</n32>
<mex lb="199" cb="9" kind="lvalue" id="8f3d5664c23afcd93d185d4a1e1ebea7_b73915bdf6a590c8e6ca1cb01c74a93b" nm="BlockSizes" arrow="1">
<n19 lb="199" cb="9"/>
</mex>
<n32 lb="199" cb="20" le="199" ce="34">
<mce lb="199" cb="20" le="199" ce="34" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882">
<exp pvirg="true"/>
<mex lb="199" cb="20" le="199" ce="24" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882" nm="getNumber" point="1">
<n32 lb="199" cb="20">
<drx lb="199" cb="20" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</n32>
</ocx>
<n32 lb="199" cb="40">
<n45 lb="199" cb="40"/>
</n32>
</cao>
<cao lb="200" cb="9" le="200" ce="27" kind="+=">
<drx lb="200" cb="9" kind="lvalue" nm="MBBStartOffset"/>
<n32 lb="200" cb="27">
<n45 lb="200" cb="27">
<flit/>
</n45>
</n32>
</cao>
<ocx lb="201" cb="9" le="201" ce="11" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="201" cb="9">
<drx lb="201" cb="9" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="201" cb="11" kind="lvalue" id="8f3d5664c23afcd93d185d4a1e1ebea7_d0fc2b4a70048f3e03bdaaabcd9ba695" nm="NumExpanded"/>
</ocx>
<xop lb="202" cb="9" le="202" ce="22" kind="=">
<drx lb="202" cb="9" kind="lvalue" nm="MadeChange"/>
<n9 lb="202" cb="22"/>
</xop>
</u>
</fx>
</u>
</fx>
<cao lb="205" cb="5" le="205" ce="23" kind="|=">
<drx lb="205" cb="5" kind="lvalue" nm="EverMadeChange"/>
<n32 lb="205" cb="23">
<n32 lb="205" cb="23">
<drx lb="205" cb="23" kind="lvalue" nm="MadeChange"/>
</n32>
</n32>
</cao>
</u>
</wy>
<mce lb="208" cb="3" le="208" ce="20" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_89e3522d3ebadb1467590c2969c878ef">
<exp pvirg="true"/>
<mex lb="208" cb="3" le="208" ce="14" id="78cb3cbcc032150b6a85b2f30813c812_89e3522d3ebadb1467590c2969c878ef" nm="clear" point="1">
<mex lb="208" cb="3" kind="lvalue" id="8f3d5664c23afcd93d185d4a1e1ebea7_b73915bdf6a590c8e6ca1cb01c74a93b" nm="BlockSizes" arrow="1">
<n19 lb="208" cb="3"/>
</mex>
</mex>
</mce>
<rx lb="209" cb="3" le="209" ce="10" pvirg="true">
<n9 lb="209" cb="10"/>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
