/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [17:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_36z;
  reg [44:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[76] | in_data[72]);
  assign celloutsig_0_3z = ~(in_data[68] | in_data[49]);
  assign celloutsig_0_32z = ~(celloutsig_0_11z | celloutsig_0_4z);
  assign celloutsig_0_29z = ~(celloutsig_0_4z | celloutsig_0_11z);
  assign celloutsig_0_36z = ~(celloutsig_0_14z | celloutsig_0_12z[1]);
  assign celloutsig_0_4z = ~(in_data[73] | celloutsig_0_1z);
  assign celloutsig_0_47z = ~(celloutsig_0_19z | celloutsig_0_11z);
  assign celloutsig_0_48z = ~(celloutsig_0_5z | celloutsig_0_47z);
  assign celloutsig_0_49z = ~(celloutsig_0_32z | celloutsig_0_37z[0]);
  assign celloutsig_0_6z = ~(celloutsig_0_1z | celloutsig_0_5z);
  assign celloutsig_0_5z = ~(celloutsig_0_4z | celloutsig_0_0z);
  assign celloutsig_0_8z = ~(celloutsig_0_1z | celloutsig_0_4z);
  assign celloutsig_0_53z = ~(celloutsig_0_29z | celloutsig_0_19z);
  assign celloutsig_0_87z = ~(celloutsig_0_48z | celloutsig_0_49z);
  assign celloutsig_1_0z = ~(in_data[97] | in_data[176]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[115]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | in_data[104]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z | celloutsig_1_1z);
  assign celloutsig_1_5z = ~(celloutsig_1_0z | celloutsig_1_3z);
  assign celloutsig_1_6z = ~(in_data[150] | in_data[120]);
  assign celloutsig_1_7z = ~(celloutsig_1_6z | in_data[126]);
  assign celloutsig_1_8z = ~(celloutsig_1_5z | celloutsig_1_4z);
  assign celloutsig_1_11z = ~(celloutsig_1_7z | celloutsig_1_0z);
  assign celloutsig_0_10z = ~(celloutsig_0_3z | celloutsig_0_4z);
  assign celloutsig_1_16z = ~(celloutsig_1_8z | in_data[173]);
  assign celloutsig_1_18z = ~(celloutsig_1_1z | celloutsig_1_11z);
  assign celloutsig_1_19z = ~(celloutsig_1_16z | celloutsig_1_11z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_14z = ~(in_data[32] | celloutsig_0_3z);
  assign celloutsig_0_16z = ~(celloutsig_0_2z | celloutsig_0_0z);
  assign celloutsig_0_11z = ~(celloutsig_0_4z | celloutsig_0_5z);
  assign celloutsig_0_18z = ~(celloutsig_0_1z | celloutsig_0_0z);
  assign celloutsig_0_19z = ~(celloutsig_0_0z | celloutsig_0_18z);
  assign celloutsig_0_2z = ~(in_data[29] | celloutsig_0_0z);
  assign celloutsig_0_23z = ~(celloutsig_0_16z | celloutsig_0_0z);
  assign celloutsig_0_28z = ~(celloutsig_0_11z | celloutsig_0_16z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_37z = 45'h000000000000;
    else if (clkin_data[0]) celloutsig_0_37z = { in_data[84:50], celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_36z, celloutsig_0_1z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_12z = 18'h00000;
    else if (clkin_data[32]) celloutsig_0_12z = { celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_87z };
endmodule
