#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb 27 22:17:13 2019
# Process ID: 5932
# Current directory: F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/top.vds
# Journal file: F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z035ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5968 
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:44]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:45]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:46]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:49]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:50]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 412.340 ; gain = 102.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/top.v:3]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MEM_IF_ADDR_BITS bound to: 29 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'ddr3' [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/realtime/ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'ddr3' (2#1) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/realtime/ddr3_stub.v:5]
WARNING: [Synth 8-350] instance 'u_ddr3' of module 'ddr3' requires 39 connections, but only 38 given [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-638] synthesizing module 'mem_burst' [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:1]
	Parameter MEM_DATA_BITS bound to: 256 - type: integer 
	Parameter MEM_IF_ADDR_BITS bound to: 29 - type: integer 
	Parameter ADDR_BITS bound to: 28 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter MEM_READ bound to: 3'b001 
	Parameter MEM_READ_WAIT bound to: 3'b010 
	Parameter MEM_WRITE bound to: 3'b011 
	Parameter MEM_WRITE_WAIT bound to: 3'b100 
	Parameter READ_END bound to: 3'b101 
	Parameter WRITE_END bound to: 3'b110 
	Parameter MEM_WRITE_FIRST_READ bound to: 3'b111 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:35]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:36]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:113]
INFO: [Synth 8-226] default block is never used [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:115]
INFO: [Synth 8-256] done synthesizing module 'mem_burst' (3#1) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:1]
INFO: [Synth 8-638] synthesizing module 'mem_test' [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:29]
	Parameter MEM_DATA_BITS bound to: 256 - type: integer 
	Parameter ADDR_BITS bound to: 28 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 128 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter MEM_READ bound to: 3'b001 
	Parameter MEM_WRITE bound to: 3'b010 
	Parameter ONE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ZERO bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:42]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:45]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:61]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:62]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:63]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:65]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:71]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:72]
INFO: [Synth 8-256] done synthesizing module 'mem_test' (4#1) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:29]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3917] design top has port fan_pwm driven by constant 0
WARNING: [Synth 8-3331] design mem_burst has unconnected port rd_burst_addr[27]
WARNING: [Synth 8-3331] design mem_burst has unconnected port rd_burst_addr[26]
WARNING: [Synth 8-3331] design mem_burst has unconnected port wr_burst_addr[27]
WARNING: [Synth 8-3331] design mem_burst has unconnected port wr_burst_addr[26]
WARNING: [Synth 8-3331] design mem_burst has unconnected port app_rd_data_end
WARNING: [Synth 8-3331] design mem_burst has unconnected port ui_clk_sync_rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 441.008 ; gain = 130.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 441.008 ; gain = 130.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp2/clk_wiz_0_in_context.xdc] for cell 'clk_refm0'
Finished Parsing XDC File [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp2/clk_wiz_0_in_context.xdc] for cell 'clk_refm0'
Parsing XDC File [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc] for cell 'u_ddr3'
Finished Parsing XDC File [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc] for cell 'u_ddr3'
Parsing XDC File [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/constrs_1/new/ddr_test.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/constrs_1/new/ddr_test.xdc:9]
Finished Parsing XDC File [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/constrs_1/new/ddr_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/constrs_1/new/ddr_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 878.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 878.102 ; gain = 568.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 878.102 ; gain = 568.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp2/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp2/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/.Xil/Vivado-5932-SEELE-PC/dcp3/ddr3_in_context.xdc, line 143).
Applied set_property DONT_TOUCH = true for clk_refm0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ddr3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 878.102 ; gain = 568.016
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mem_burst'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rd_addr_cnt_reg was removed.  [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:106]
WARNING: [Synth 8-6014] Unused sequential element rd_data_cnt_reg was removed.  [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:107]
INFO: [Synth 8-5544] ROM "wr_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "wr_burst_req" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "wr_burst_req" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_burst_req" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_burst_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "p_0_in" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element heartbeat_cnt_reg was removed.  [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:92]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                MEM_READ |                              001 |                              001
           MEM_READ_WAIT |                              010 |                              010
                READ_END |                              011 |                              101
               MEM_WRITE |                              100 |                              011
          MEM_WRITE_WAIT |                              101 |                              100
               WRITE_END |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mem_burst'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 878.102 ; gain = 568.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
+---Registers : 
	              256 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   7 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 8     
	   4 Input     28 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   7 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_burst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               29 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   7 Input     29 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 11    
Module mem_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               28 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 8     
	   4 Input     28 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 11    
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element rd_addr_cnt_reg was removed.  [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:106]
WARNING: [Synth 8-6014] Unused sequential element rd_data_cnt_reg was removed.  [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_burst.v:107]
INFO: [Synth 8-5545] ROM "p_0_in" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element heartbeat_cnt_reg was removed.  [F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.srcs/sources_1/new/mem_test.v:92]
WARNING: [Synth 8-3917] design top has port fan_pwm driven by constant 0
WARNING: [Synth 8-3331] design mem_burst has unconnected port rd_burst_addr[27]
WARNING: [Synth 8-3331] design mem_burst has unconnected port rd_burst_addr[26]
WARNING: [Synth 8-3331] design mem_burst has unconnected port wr_burst_addr[27]
WARNING: [Synth 8-3331] design mem_burst has unconnected port wr_burst_addr[26]
WARNING: [Synth 8-3331] design mem_burst has unconnected port app_rd_data_end
WARNING: [Synth 8-3331] design mem_burst has unconnected port ui_clk_sync_rst
INFO: [Synth 8-3886] merging instance 'mem_burst_m0/app_cmd_r_reg[1]' (FDCE) to 'mem_burst_m0/app_cmd_r_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_burst_m0/\app_cmd_r_reg[2] )
WARNING: [Synth 8-3332] Sequential element (app_addr_r_reg[1]) is unused and will be removed from module mem_burst.
WARNING: [Synth 8-3332] Sequential element (app_addr_r_reg[0]) is unused and will be removed from module mem_burst.
WARNING: [Synth 8-3332] Sequential element (app_cmd_r_reg[2]) is unused and will be removed from module mem_burst.
INFO: [Synth 8-3886] merging instance 'mem_test_m0/i_1/heartbeat_cnt_reg[31]' (FDCE) to 'mem_test_m0/i_1/heartbeat_cnt_reg[28]'
INFO: [Synth 8-3886] merging instance 'mem_test_m0/i_1/heartbeat_cnt_reg[28]' (FDCE) to 'mem_test_m0/i_1/heartbeat_cnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'mem_test_m0/i_1/heartbeat_cnt_reg[29]' (FDCE) to 'mem_test_m0/i_1/heartbeat_cnt_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_test_m0/i_1/\heartbeat_cnt_reg[30] )
WARNING: [Synth 8-3332] Sequential element (heartbeat_cnt_reg[30]) is unused and will be removed from module mem_test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 878.102 ; gain = 568.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_refm0/clk_out1' to pin 'clk_refm0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr3/ui_clk' to pin 'u_ddr3/bbstub_ui_clk/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 889.629 ; gain = 579.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 935.570 ; gain = 625.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 936.578 ; gain = 626.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 936.578 ; gain = 626.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 936.578 ; gain = 626.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 936.578 ; gain = 626.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 936.578 ; gain = 626.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 936.578 ; gain = 626.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 936.578 ; gain = 626.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |ddr3          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |ddr3      |     1|
|3     |CARRY4    |    72|
|4     |LUT1      |     5|
|5     |LUT2      |    57|
|6     |LUT3      |    48|
|7     |LUT4      |    55|
|8     |LUT5      |   121|
|9     |LUT6      |   216|
|10    |FDCE      |   531|
|11    |FDPE      |     2|
|12    |IBUF      |     1|
|13    |OBUF      |     5|
+------+----------+------+

Report Instance Areas: 
+------+---------------+----------+------+
|      |Instance       |Module    |Cells |
+------+---------------+----------+------+
|1     |top            |          |  1424|
|2     |  mem_burst_m0 |mem_burst |   262|
|3     |  mem_test_m0  |mem_test  |   845|
+------+---------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 936.578 ; gain = 626.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 936.578 ; gain = 189.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 936.578 ; gain = 626.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 936.828 ; gain = 626.742
INFO: [Common 17-1381] The checkpoint 'F:/ZYNQ7020/FPGA_EXAMPLE/PL_DDR_TEST/PL_DDR_TEST/PL_DDR_TEST.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 936.828 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 27 22:18:12 2019...
