{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624039436313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624039436329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 19:03:56 2021 " "Processing started: Fri Jun 18 19:03:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624039436329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039436329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GuessTheNumber -c GuessTheNumber " "Command: quartus_map --read_settings_files=on --write_settings_files=off GuessTheNumber -c GuessTheNumber" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039436329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624039437799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624039437799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorN-Behavioral " "Found design unit 1: divisorN-Behavioral" {  } { { "divisorN.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorN.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459713 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorN " "Found entity 1: divisorN" {  } { { "divisorN.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorN.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorCompleto-Behavioral " "Found design unit 1: divisorCompleto-Behavioral" {  } { { "divisorCompleto.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorCompleto.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459729 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorCompleto " "Found entity 1: divisorCompleto" {  } { { "divisorCompleto.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorCompleto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_bcd_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_bcd_fsm-v1 " "Found design unit 1: bin_to_bcd_fsm-v1" {  } { { "bin_to_bcd_fsm.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/bin_to_bcd_fsm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459745 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd_fsm " "Found entity 1: bin_to_bcd_fsm" {  } { { "bin_to_bcd_fsm.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/bin_to_bcd_fsm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudo_random_generator.vhd 3 1 " "Found 3 design units, including 1 entities, in source file pseudo_random_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_random_generator-heavy " "Found design unit 1: pseudo_random_generator-heavy" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/pseudo_random_generator.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459760 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pseudo_random_generator-light " "Found design unit 2: pseudo_random_generator-light" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/pseudo_random_generator.vhd" 1304 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459760 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudo_random_generator " "Found entity 1: pseudo_random_generator" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/pseudo_random_generator.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guess_number.vhd 2 1 " "Found 2 design units, including 1 entities, in source file guess_number.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guess_number-v1 " "Found design unit 1: guess_number-v1" {  } { { "guess_number.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459776 ""} { "Info" "ISGN_ENTITY_NAME" "1 guess_number " "Found entity 1: guess_number" {  } { { "guess_number.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-v1 " "Found design unit 1: counter-v1" {  } { { "counter.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459791 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqshiftunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqshiftunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqShiftUnit-Behavioral " "Found design unit 1: SeqShiftUnit-Behavioral" {  } { { "SeqShiftUnit.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/SeqShiftUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459807 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqShiftUnit " "Found entity 1: SeqShiftUnit" {  } { { "SeqShiftUnit.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/SeqShiftUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_selector-v1 " "Found design unit 1: display_selector-v1" {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459807 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_selector " "Found entity 1: display_selector" {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel-v1 " "Found design unit 1: topLevel-v1" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459823 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-RTL " "Found design unit 1: decoder-RTL" {  } { { "decoder.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459838 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/DebounceUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459838 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/DebounceUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinker-v1 " "Found design unit 1: blinker-v1" {  } { { "blinker.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/blinker.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459854 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinker " "Found entity 1: blinker" {  } { { "blinker.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/blinker.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Tb-Stimulus " "Found design unit 1: counter_Tb-Stimulus" {  } { { "counter_Tb.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/counter_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459870 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Tb " "Found entity 1: counter_Tb" {  } { { "counter_Tb.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/counter_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqshiftunit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqshiftunit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqShiftUnit_Tb-Stimulus " "Found design unit 1: SeqShiftUnit_Tb-Stimulus" {  } { { "SeqShiftUnit_Tb.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/SeqShiftUnit_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459885 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqShiftUnit_Tb " "Found entity 1: SeqShiftUnit_Tb" {  } { { "SeqShiftUnit_Tb.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/SeqShiftUnit_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinker_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinker_Tb-Stimulus " "Found design unit 1: blinker_Tb-Stimulus" {  } { { "blinker_Tb.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/blinker_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459885 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinker_Tb " "Found entity 1: blinker_Tb" {  } { { "blinker_Tb.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/blinker_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_Tb-Stimulus " "Found design unit 1: decoder_Tb-Stimulus" {  } { { "decoder_Tb.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/decoder_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459901 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_Tb " "Found entity 1: decoder_Tb" {  } { { "decoder_Tb.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/decoder_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_selector_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_selector_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_selector_Tb-Stimulus " "Found design unit 1: display_selector_Tb-Stimulus" {  } { { "display_selector_Tb.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459916 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_selector_Tb " "Found entity 1: display_selector_Tb" {  } { { "display_selector_Tb.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd_fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_bcd_fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_bcd_fsm_Tb-Stimulus " "Found design unit 1: bin_to_bcd_fsm_Tb-Stimulus" {  } { { "bin_to_bcd_fsm_Tb.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/bin_to_bcd_fsm_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459932 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd_fsm_Tb " "Found entity 1: bin_to_bcd_fsm_Tb" {  } { { "bin_to_bcd_fsm_Tb.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/bin_to_bcd_fsm_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guess_number_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file guess_number_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guess_number_Tb-Stimulus " "Found design unit 1: guess_number_Tb-Stimulus" {  } { { "guess_number_Tb.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459932 ""} { "Info" "ISGN_ENTITY_NAME" "1 guess_number_Tb " "Found entity 1: guess_number_Tb" {  } { { "guess_number_Tb.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-conservative " "Found design unit 1: lcd_controller-conservative" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/lcd_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459948 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/lcd_controller.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller_example_tl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller_example_tl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller_example_tl-example " "Found design unit 1: lcd_controller_example_tl-example" {  } { { "lcd_controller_example_tl.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/lcd_controller_example_tl.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459963 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller_example_tl " "Found entity 1: lcd_controller_example_tl" {  } { { "lcd_controller_example_tl.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/lcd_controller_example_tl.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fancy " "Found design unit 1: debouncer-fancy" {  } { { "debouncer.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/debouncer.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 debouncer-basic " "Found design unit 2: debouncer-basic" {  } { { "debouncer.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/debouncer.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459963 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/debouncer.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039459963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039459963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624039460122 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab0 topLevel.vhd(36) " "Verilog HDL or VHDL warning at topLevel.vhd(36): object \"enab0\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624039460122 "|topLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab1 topLevel.vhd(36) " "Verilog HDL or VHDL warning at topLevel.vhd(36): object \"enab1\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624039460122 "|topLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab2 topLevel.vhd(36) " "Verilog HDL or VHDL warning at topLevel.vhd(36): object \"enab2\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624039460122 "|topLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab3 topLevel.vhd(36) " "Verilog HDL or VHDL warning at topLevel.vhd(36): object \"enab3\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624039460122 "|topLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab4 topLevel.vhd(36) " "Verilog HDL or VHDL warning at topLevel.vhd(36): object \"enab4\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624039460122 "|topLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab5 topLevel.vhd(36) " "Verilog HDL or VHDL warning at topLevel.vhd(36): object \"enab5\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624039460122 "|topLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab6 topLevel.vhd(36) " "Verilog HDL or VHDL warning at topLevel.vhd(36): object \"enab6\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624039460122 "|topLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab7 topLevel.vhd(36) " "Verilog HDL or VHDL warning at topLevel.vhd(36): object \"enab7\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624039460122 "|topLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[7..3\] topLevel.vhd(18) " "Using initial value X (don't care) for net \"ledg\[7..3\]\" at topLevel.vhd(18)" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039460138 "|topLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pseudo_random_generator pseudo_random_generator:random A:heavy " "Elaborating entity \"pseudo_random_generator\" using architecture \"A:heavy\" for hierarchy \"pseudo_random_generator:random\"" {  } { { "topLevel.vhd" "random" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039460169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:debounce0 A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:debounce0\"" {  } { { "topLevel.vhd" "debounce0" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039460332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decoder decoder:dec0 A:rtl " "Elaborating entity \"decoder\" using architecture \"A:rtl\" for hierarchy \"decoder:dec0\"" {  } { { "topLevel.vhd" "dec0" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039460363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "display_selector display_selector:displaySelector A:v1 " "Elaborating entity \"display_selector\" using architecture \"A:v1\" for hierarchy \"display_selector:displaySelector\"" {  } { { "topLevel.vhd" "displaySelector" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 120 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039460410 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable7 display_selector.vhd(16) " "VHDL Signal Declaration warning at display_selector.vhd(16): used implicit default value for signal \"enable7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624039460410 "|topLevel|display_selector:displaySelector"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable6 display_selector.vhd(18) " "VHDL Signal Declaration warning at display_selector.vhd(18): used implicit default value for signal \"enable6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624039460410 "|topLevel|display_selector:displaySelector"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable5 display_selector.vhd(20) " "VHDL Signal Declaration warning at display_selector.vhd(20): used implicit default value for signal \"enable5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624039460410 "|topLevel|display_selector:displaySelector"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable4 display_selector.vhd(22) " "VHDL Signal Declaration warning at display_selector.vhd(22): used implicit default value for signal \"enable4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624039460410 "|topLevel|display_selector:displaySelector"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable3 display_selector.vhd(24) " "VHDL Signal Declaration warning at display_selector.vhd(24): used implicit default value for signal \"enable3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624039460410 "|topLevel|display_selector:displaySelector"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable2 display_selector.vhd(26) " "VHDL Signal Declaration warning at display_selector.vhd(26): used implicit default value for signal \"enable2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624039460410 "|topLevel|display_selector:displaySelector"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable1 display_selector.vhd(28) " "VHDL Signal Declaration warning at display_selector.vhd(28): used implicit default value for signal \"enable1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624039460410 "|topLevel|display_selector:displaySelector"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable0 display_selector.vhd(30) " "VHDL Signal Declaration warning at display_selector.vhd(30): used implicit default value for signal \"enable0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624039460410 "|topLevel|display_selector:displaySelector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bin_to_bcd_fsm bin_to_bcd_fsm:conversor1 A:v1 " "Elaborating entity \"bin_to_bcd_fsm\" using architecture \"A:v1\" for hierarchy \"bin_to_bcd_fsm:conversor1\"" {  } { { "topLevel.vhd" "conversor1" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 147 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039460441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorCompleto divisorCompleto:freqDivider A:behavioral " "Elaborating entity \"divisorCompleto\" using architecture \"A:behavioral\" for hierarchy \"divisorCompleto:freqDivider\"" {  } { { "topLevel.vhd" "freqDivider" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 162 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039460472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorN divisorCompleto:freqDivider\|divisorN:c1 A:behavioral " "Elaborating entity \"divisorN\" using architecture \"A:behavioral\" for hierarchy \"divisorCompleto:freqDivider\|divisorN:c1\"" {  } { { "divisorCompleto.vhd" "c1" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorCompleto.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039460504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorN divisorCompleto:freqDivider\|divisorN:c2 A:behavioral " "Elaborating entity \"divisorN\" using architecture \"A:behavioral\" for hierarchy \"divisorCompleto:freqDivider\|divisorN:c2\"" {  } { { "divisorCompleto.vhd" "c2" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorCompleto.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039460535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorN divisorCompleto:freqDivider\|divisorN:c4 A:behavioral " "Elaborating entity \"divisorN\" using architecture \"A:behavioral\" for hierarchy \"divisorCompleto:freqDivider\|divisorN:c4\"" {  } { { "divisorCompleto.vhd" "c4" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorCompleto.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039460566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorN divisorCompleto:freqDivider\|divisorN:c8 A:behavioral " "Elaborating entity \"divisorN\" using architecture \"A:behavioral\" for hierarchy \"divisorCompleto:freqDivider\|divisorN:c8\"" {  } { { "divisorCompleto.vhd" "c8" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorCompleto.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039460598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "guess_number guess_number:guessGame A:v1 " "Elaborating entity \"guess_number\" using architecture \"A:v1\" for hierarchy \"guess_number:guessGame\"" {  } { { "topLevel.vhd" "guessGame" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 170 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039460613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "lcd_controller guess_number:guessGame\|lcd_controller:lcd A:conservative " "Elaborating entity \"lcd_controller\" using architecture \"A:conservative\" for hierarchy \"guess_number:guessGame\|lcd_controller:lcd\"" {  } { { "guess_number.vhd" "lcd" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039460801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter guess_number:guessGame\|counter:count A:v1 " "Elaborating entity \"counter\" using architecture \"A:v1\" for hierarchy \"guess_number:guessGame\|counter:count\"" {  } { { "guess_number.vhd" "count" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039460832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SeqShiftUnit guess_number:guessGame\|SeqShiftUnit:rotator A:behavioral " "Elaborating entity \"SeqShiftUnit\" using architecture \"A:behavioral\" for hierarchy \"guess_number:guessGame\|SeqShiftUnit:rotator\"" {  } { { "guess_number.vhd" "rotator" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039460863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "blinker guess_number:guessGame\|blinker:blinker A:v1 " "Elaborating entity \"blinker\" using architecture \"A:v1\" for hierarchy \"guess_number:guessGame\|blinker:blinker\"" {  } { { "guess_number.vhd" "blinker" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 94 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039460894 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|topLevel\|guess_number:guessGame\|lcd_controller:lcd\|state " "State machine \"\|topLevel\|guess_number:guessGame\|lcd_controller:lcd\|state\" will be implemented as a safe state machine." {  } { { "lcd_controller.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/lcd_controller.vhd" 71 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1624039463093 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "guess_number:guessGame\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"guess_number:guessGame\|Div0\"" {  } { { "guess_number.vhd" "Div0" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 202 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039463515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "guess_number:guessGame\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"guess_number:guessGame\|Mod0\"" {  } { { "guess_number.vhd" "Mod0" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039463515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "guess_number:guessGame\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"guess_number:guessGame\|Div1\"" {  } { { "guess_number.vhd" "Div1" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 205 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039463515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "guess_number:guessGame\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"guess_number:guessGame\|Mod1\"" {  } { { "guess_number.vhd" "Mod1" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 206 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039463515 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1624039463515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "guess_number:guessGame\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"guess_number:guessGame\|lpm_divide:Div0\"" {  } { { "guess_number.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 202 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039463752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "guess_number:guessGame\|lpm_divide:Div0 " "Instantiated megafunction \"guess_number:guessGame\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039463752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039463752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039463752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039463752 ""}  } { { "guess_number.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 202 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624039463752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039463865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039463865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039463962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039463962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039464040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039464040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039464188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039464188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039464324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039464324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "guess_number:guessGame\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"guess_number:guessGame\|lpm_divide:Mod0\"" {  } { { "guess_number.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 203 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039464457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "guess_number:guessGame\|lpm_divide:Mod0 " "Instantiated megafunction \"guess_number:guessGame\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039464457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039464457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039464457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039464457 ""}  } { { "guess_number.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 203 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624039464457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/db/lpm_divide_q9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039464572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039464572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039464661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039464661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039464739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039464739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "guess_number:guessGame\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"guess_number:guessGame\|lpm_divide:Div1\"" {  } { { "guess_number.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039464895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "guess_number:guessGame\|lpm_divide:Div1 " "Instantiated megafunction \"guess_number:guessGame\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039464895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039464895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039464895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039464895 ""}  } { { "guess_number.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624039464895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039465020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039465020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039465092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039465092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039465186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039465186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "guess_number:guessGame\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"guess_number:guessGame\|lpm_divide:Mod1\"" {  } { { "guess_number.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 206 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039465342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "guess_number:guessGame\|lpm_divide:Mod1 " "Instantiated megafunction \"guess_number:guessGame\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039465342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039465342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039465342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624039465342 ""}  } { { "guess_number.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 206 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624039465342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/db/lpm_divide_o9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039465457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039465457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039465536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039465536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/db/alt_u_div_e4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039465630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039465630 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[1\] GND " "Pin \"ledg\[1\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624039467715 "|topLevel|ledg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[2\] GND " "Pin \"ledg\[2\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624039467715 "|topLevel|ledg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[3\] GND " "Pin \"ledg\[3\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624039467715 "|topLevel|ledg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[4\] GND " "Pin \"ledg\[4\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624039467715 "|topLevel|ledg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624039467715 "|topLevel|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624039467715 "|topLevel|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624039467715 "|topLevel|ledg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon GND " "Pin \"lcd_blon\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624039467715 "|topLevel|lcd_blon"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624039467715 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624039467971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624039471999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039471999 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039472462 "|topLevel|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624039472462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2018 " "Implemented 2018 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624039472462 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624039472462 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1624039472462 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1900 " "Implemented 1900 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624039472462 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624039472462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624039472540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 19:04:32 2021 " "Processing ended: Fri Jun 18 19:04:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624039472540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624039472540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624039472540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039472540 ""}
