[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  26817       tick       3124689       1453003       1404544       3124689 
      2  26817       tick       4240312       2074686       2051910       4240312 
      3  26817       tick       4233744       2071258       2054936       4233744 
      4  26817       tick       4236879       2073625       2050311       4236879 
      5  26817       tick       4232434       2070879       2055138       4232434 
      6  26817       tick       4238705       2073398       2052447       4238705 
      7  26817       tick       4232515       2071623       2052226       4232515 
      8  26817       tick       4226068       2068991       2053957       4226068 
      9  26817       tick       4226956       2068497       2052166       4226956 
     10  26817       tick       4235765       2073070       2049444       4235765 
     11  26817       tick       4231034       2071391       2056681       4231034 
     12  26817       tick       4238365       2073992       2050836       4238365 
     13  26817       tick       4227191       2069492       2053561       4227191 
     14  26817       tick       4229385       2068913       2052961       4229385 
     15  26817       tick       4231201       2071519       2050507       4231201 
     16  26817       tick       4235501       2072734       2052590       4235501 
     17  26817       tick       4238344       2074158       2047378       4238344 
     18  26817       tick       4223735       2067333       2051896       4223735 
     19  26817       tick       4225443       2067601       2052103       4225443 
     20  26817       exit       2403623       1176114       1157604       2403623 
