#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27d1a70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27d1c00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x27c32d0 .functor NOT 1, L_0x282d1a0, C4<0>, C4<0>, C4<0>;
L_0x282cf80 .functor XOR 2, L_0x282ce20, L_0x282cee0, C4<00>, C4<00>;
L_0x282d090 .functor XOR 2, L_0x282cf80, L_0x282cff0, C4<00>, C4<00>;
v0x2825170_0 .net *"_ivl_10", 1 0, L_0x282cff0;  1 drivers
v0x2825270_0 .net *"_ivl_12", 1 0, L_0x282d090;  1 drivers
v0x2825350_0 .net *"_ivl_2", 1 0, L_0x2828490;  1 drivers
v0x2825410_0 .net *"_ivl_4", 1 0, L_0x282ce20;  1 drivers
v0x28254f0_0 .net *"_ivl_6", 1 0, L_0x282cee0;  1 drivers
v0x2825620_0 .net *"_ivl_8", 1 0, L_0x282cf80;  1 drivers
v0x2825700_0 .net "a", 0 0, v0x28200d0_0;  1 drivers
v0x28257a0_0 .net "b", 0 0, v0x2820170_0;  1 drivers
v0x2825840_0 .net "c", 0 0, v0x2820210_0;  1 drivers
v0x28258e0_0 .var "clk", 0 0;
v0x2825980_0 .net "d", 0 0, v0x2820350_0;  1 drivers
v0x2825a20_0 .net "out_pos_dut", 0 0, L_0x282ccc0;  1 drivers
v0x2825ac0_0 .net "out_pos_ref", 0 0, L_0x2826ff0;  1 drivers
v0x2825b60_0 .net "out_sop_dut", 0 0, L_0x2829a40;  1 drivers
v0x2825c00_0 .net "out_sop_ref", 0 0, L_0x27fa880;  1 drivers
v0x2825ca0_0 .var/2u "stats1", 223 0;
v0x2825d40_0 .var/2u "strobe", 0 0;
v0x2825de0_0 .net "tb_match", 0 0, L_0x282d1a0;  1 drivers
v0x2825eb0_0 .net "tb_mismatch", 0 0, L_0x27c32d0;  1 drivers
v0x2825f50_0 .net "wavedrom_enable", 0 0, v0x2820620_0;  1 drivers
v0x2826020_0 .net "wavedrom_title", 511 0, v0x28206c0_0;  1 drivers
L_0x2828490 .concat [ 1 1 0 0], L_0x2826ff0, L_0x27fa880;
L_0x282ce20 .concat [ 1 1 0 0], L_0x2826ff0, L_0x27fa880;
L_0x282cee0 .concat [ 1 1 0 0], L_0x282ccc0, L_0x2829a40;
L_0x282cff0 .concat [ 1 1 0 0], L_0x2826ff0, L_0x27fa880;
L_0x282d1a0 .cmp/eeq 2, L_0x2828490, L_0x282d090;
S_0x27d1d90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x27d1c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27c36b0 .functor AND 1, v0x2820210_0, v0x2820350_0, C4<1>, C4<1>;
L_0x27c3a90 .functor NOT 1, v0x28200d0_0, C4<0>, C4<0>, C4<0>;
L_0x27c3e70 .functor NOT 1, v0x2820170_0, C4<0>, C4<0>, C4<0>;
L_0x27c40f0 .functor AND 1, L_0x27c3a90, L_0x27c3e70, C4<1>, C4<1>;
L_0x27dc600 .functor AND 1, L_0x27c40f0, v0x2820210_0, C4<1>, C4<1>;
L_0x27fa880 .functor OR 1, L_0x27c36b0, L_0x27dc600, C4<0>, C4<0>;
L_0x2826470 .functor NOT 1, v0x2820170_0, C4<0>, C4<0>, C4<0>;
L_0x28264e0 .functor OR 1, L_0x2826470, v0x2820350_0, C4<0>, C4<0>;
L_0x28265f0 .functor AND 1, v0x2820210_0, L_0x28264e0, C4<1>, C4<1>;
L_0x28266b0 .functor NOT 1, v0x28200d0_0, C4<0>, C4<0>, C4<0>;
L_0x2826780 .functor OR 1, L_0x28266b0, v0x2820170_0, C4<0>, C4<0>;
L_0x28267f0 .functor AND 1, L_0x28265f0, L_0x2826780, C4<1>, C4<1>;
L_0x2826970 .functor NOT 1, v0x2820170_0, C4<0>, C4<0>, C4<0>;
L_0x28269e0 .functor OR 1, L_0x2826970, v0x2820350_0, C4<0>, C4<0>;
L_0x2826900 .functor AND 1, v0x2820210_0, L_0x28269e0, C4<1>, C4<1>;
L_0x2826b70 .functor NOT 1, v0x28200d0_0, C4<0>, C4<0>, C4<0>;
L_0x2826c70 .functor OR 1, L_0x2826b70, v0x2820350_0, C4<0>, C4<0>;
L_0x2826d30 .functor AND 1, L_0x2826900, L_0x2826c70, C4<1>, C4<1>;
L_0x2826ee0 .functor XNOR 1, L_0x28267f0, L_0x2826d30, C4<0>, C4<0>;
v0x27c2c00_0 .net *"_ivl_0", 0 0, L_0x27c36b0;  1 drivers
v0x27c3000_0 .net *"_ivl_12", 0 0, L_0x2826470;  1 drivers
v0x27c33e0_0 .net *"_ivl_14", 0 0, L_0x28264e0;  1 drivers
v0x27c37c0_0 .net *"_ivl_16", 0 0, L_0x28265f0;  1 drivers
v0x27c3ba0_0 .net *"_ivl_18", 0 0, L_0x28266b0;  1 drivers
v0x27c3f80_0 .net *"_ivl_2", 0 0, L_0x27c3a90;  1 drivers
v0x27c4200_0 .net *"_ivl_20", 0 0, L_0x2826780;  1 drivers
v0x281e640_0 .net *"_ivl_24", 0 0, L_0x2826970;  1 drivers
v0x281e720_0 .net *"_ivl_26", 0 0, L_0x28269e0;  1 drivers
v0x281e800_0 .net *"_ivl_28", 0 0, L_0x2826900;  1 drivers
v0x281e8e0_0 .net *"_ivl_30", 0 0, L_0x2826b70;  1 drivers
v0x281e9c0_0 .net *"_ivl_32", 0 0, L_0x2826c70;  1 drivers
v0x281eaa0_0 .net *"_ivl_36", 0 0, L_0x2826ee0;  1 drivers
L_0x7f1d209eb018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x281eb60_0 .net *"_ivl_38", 0 0, L_0x7f1d209eb018;  1 drivers
v0x281ec40_0 .net *"_ivl_4", 0 0, L_0x27c3e70;  1 drivers
v0x281ed20_0 .net *"_ivl_6", 0 0, L_0x27c40f0;  1 drivers
v0x281ee00_0 .net *"_ivl_8", 0 0, L_0x27dc600;  1 drivers
v0x281eee0_0 .net "a", 0 0, v0x28200d0_0;  alias, 1 drivers
v0x281efa0_0 .net "b", 0 0, v0x2820170_0;  alias, 1 drivers
v0x281f060_0 .net "c", 0 0, v0x2820210_0;  alias, 1 drivers
v0x281f120_0 .net "d", 0 0, v0x2820350_0;  alias, 1 drivers
v0x281f1e0_0 .net "out_pos", 0 0, L_0x2826ff0;  alias, 1 drivers
v0x281f2a0_0 .net "out_sop", 0 0, L_0x27fa880;  alias, 1 drivers
v0x281f360_0 .net "pos0", 0 0, L_0x28267f0;  1 drivers
v0x281f420_0 .net "pos1", 0 0, L_0x2826d30;  1 drivers
L_0x2826ff0 .functor MUXZ 1, L_0x7f1d209eb018, L_0x28267f0, L_0x2826ee0, C4<>;
S_0x281f5a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x27d1c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x28200d0_0 .var "a", 0 0;
v0x2820170_0 .var "b", 0 0;
v0x2820210_0 .var "c", 0 0;
v0x28202b0_0 .net "clk", 0 0, v0x28258e0_0;  1 drivers
v0x2820350_0 .var "d", 0 0;
v0x2820440_0 .var/2u "fail", 0 0;
v0x28204e0_0 .var/2u "fail1", 0 0;
v0x2820580_0 .net "tb_match", 0 0, L_0x282d1a0;  alias, 1 drivers
v0x2820620_0 .var "wavedrom_enable", 0 0;
v0x28206c0_0 .var "wavedrom_title", 511 0;
E_0x27d03e0/0 .event negedge, v0x28202b0_0;
E_0x27d03e0/1 .event posedge, v0x28202b0_0;
E_0x27d03e0 .event/or E_0x27d03e0/0, E_0x27d03e0/1;
S_0x281f8d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x281f5a0;
 .timescale -12 -12;
v0x281fb10_0 .var/2s "i", 31 0;
E_0x27d0280 .event posedge, v0x28202b0_0;
S_0x281fc10 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x281f5a0;
 .timescale -12 -12;
v0x281fe10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x281fef0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x281f5a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28208a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x27d1c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28271a0 .functor NOT 1, v0x2820170_0, C4<0>, C4<0>, C4<0>;
L_0x2827340 .functor AND 1, v0x28200d0_0, L_0x28271a0, C4<1>, C4<1>;
L_0x2827420 .functor NOT 1, v0x2820210_0, C4<0>, C4<0>, C4<0>;
L_0x28275a0 .functor AND 1, L_0x2827340, L_0x2827420, C4<1>, C4<1>;
L_0x28276e0 .functor NOT 1, v0x2820350_0, C4<0>, C4<0>, C4<0>;
L_0x2827860 .functor AND 1, L_0x28275a0, L_0x28276e0, C4<1>, C4<1>;
L_0x28279b0 .functor NOT 1, v0x28200d0_0, C4<0>, C4<0>, C4<0>;
L_0x2827b30 .functor AND 1, L_0x28279b0, v0x2820170_0, C4<1>, C4<1>;
L_0x2827c40 .functor NOT 1, v0x2820210_0, C4<0>, C4<0>, C4<0>;
L_0x2827cb0 .functor AND 1, L_0x2827b30, L_0x2827c40, C4<1>, C4<1>;
L_0x2827e20 .functor NOT 1, v0x2820350_0, C4<0>, C4<0>, C4<0>;
L_0x2827e90 .functor AND 1, L_0x2827cb0, L_0x2827e20, C4<1>, C4<1>;
L_0x2827fc0 .functor OR 1, L_0x2827860, L_0x2827e90, C4<0>, C4<0>;
L_0x28280d0 .functor NOT 1, v0x28200d0_0, C4<0>, C4<0>, C4<0>;
L_0x2827f50 .functor NOT 1, v0x2820170_0, C4<0>, C4<0>, C4<0>;
L_0x28281c0 .functor AND 1, L_0x28280d0, L_0x2827f50, C4<1>, C4<1>;
L_0x2828360 .functor AND 1, L_0x28281c0, v0x2820210_0, C4<1>, C4<1>;
L_0x2828420 .functor NOT 1, v0x2820350_0, C4<0>, C4<0>, C4<0>;
L_0x2828530 .functor AND 1, L_0x2828360, L_0x2828420, C4<1>, C4<1>;
L_0x2828640 .functor OR 1, L_0x2827fc0, L_0x2828530, C4<0>, C4<0>;
L_0x2828800 .functor NOT 1, v0x28200d0_0, C4<0>, C4<0>, C4<0>;
L_0x2828870 .functor NOT 1, v0x2820170_0, C4<0>, C4<0>, C4<0>;
L_0x28289a0 .functor AND 1, L_0x2828800, L_0x2828870, C4<1>, C4<1>;
L_0x2828ab0 .functor NOT 1, v0x2820210_0, C4<0>, C4<0>, C4<0>;
L_0x2828bf0 .functor AND 1, L_0x28289a0, L_0x2828ab0, C4<1>, C4<1>;
L_0x2828d00 .functor AND 1, L_0x2828bf0, v0x2820350_0, C4<1>, C4<1>;
L_0x2828ea0 .functor OR 1, L_0x2828640, L_0x2828d00, C4<0>, C4<0>;
L_0x2828fb0 .functor NOT 1, v0x28200d0_0, C4<0>, C4<0>, C4<0>;
L_0x2829110 .functor NOT 1, v0x2820170_0, C4<0>, C4<0>, C4<0>;
L_0x2829180 .functor AND 1, L_0x2828fb0, L_0x2829110, C4<1>, C4<1>;
L_0x2829390 .functor NOT 1, v0x2820210_0, C4<0>, C4<0>, C4<0>;
L_0x2829400 .functor AND 1, L_0x2829180, L_0x2829390, C4<1>, C4<1>;
L_0x2829620 .functor NOT 1, v0x2820350_0, C4<0>, C4<0>, C4<0>;
L_0x2829690 .functor AND 1, L_0x2829400, L_0x2829620, C4<1>, C4<1>;
L_0x28298c0 .functor OR 1, L_0x2828ea0, L_0x2829690, C4<0>, C4<0>;
L_0x28299d0 .functor AND 1, v0x28200d0_0, v0x2820170_0, C4<1>, C4<1>;
L_0x2829b70 .functor AND 1, L_0x28299d0, v0x2820210_0, C4<1>, C4<1>;
L_0x2829c30 .functor AND 1, L_0x2829b70, v0x2820350_0, C4<1>, C4<1>;
L_0x2829a40 .functor OR 1, L_0x28298c0, L_0x2829c30, C4<0>, C4<0>;
L_0x2829e80 .functor NOT 1, v0x28200d0_0, C4<0>, C4<0>, C4<0>;
L_0x282a040 .functor NOT 1, v0x2820170_0, C4<0>, C4<0>, C4<0>;
L_0x282a0b0 .functor OR 1, L_0x2829e80, L_0x282a040, C4<0>, C4<0>;
L_0x282a320 .functor OR 1, L_0x282a0b0, v0x2820210_0, C4<0>, C4<0>;
L_0x282a3e0 .functor OR 1, L_0x282a320, v0x2820350_0, C4<0>, C4<0>;
L_0x282a610 .functor NOT 1, v0x2820170_0, C4<0>, C4<0>, C4<0>;
L_0x282a680 .functor OR 1, v0x28200d0_0, L_0x282a610, C4<0>, C4<0>;
L_0x282a8c0 .functor NOT 1, v0x2820210_0, C4<0>, C4<0>, C4<0>;
L_0x282a930 .functor OR 1, L_0x282a680, L_0x282a8c0, C4<0>, C4<0>;
L_0x282abd0 .functor NOT 1, v0x2820350_0, C4<0>, C4<0>, C4<0>;
L_0x282ac40 .functor OR 1, L_0x282a930, L_0x282abd0, C4<0>, C4<0>;
L_0x282aef0 .functor AND 1, L_0x282a3e0, L_0x282ac40, C4<1>, C4<1>;
L_0x282b000 .functor NOT 1, v0x28200d0_0, C4<0>, C4<0>, C4<0>;
L_0x282b220 .functor OR 1, L_0x282b000, v0x2820170_0, C4<0>, C4<0>;
L_0x282b2e0 .functor NOT 1, v0x2820210_0, C4<0>, C4<0>, C4<0>;
L_0x282b720 .functor OR 1, L_0x282b220, L_0x282b2e0, C4<0>, C4<0>;
L_0x282b830 .functor NOT 1, v0x2820350_0, C4<0>, C4<0>, C4<0>;
L_0x282bc80 .functor OR 1, L_0x282b720, L_0x282b830, C4<0>, C4<0>;
L_0x282bd90 .functor AND 1, L_0x282aef0, L_0x282bc80, C4<1>, C4<1>;
L_0x282c080 .functor NOT 1, v0x28200d0_0, C4<0>, C4<0>, C4<0>;
L_0x282c300 .functor NOT 1, v0x2820170_0, C4<0>, C4<0>, C4<0>;
L_0x282c560 .functor OR 1, L_0x282c080, L_0x282c300, C4<0>, C4<0>;
L_0x282c670 .functor NOT 1, v0x2820210_0, C4<0>, C4<0>, C4<0>;
L_0x282c8e0 .functor OR 1, L_0x282c560, L_0x282c670, C4<0>, C4<0>;
L_0x282c9f0 .functor OR 1, L_0x282c8e0, v0x2820350_0, C4<0>, C4<0>;
L_0x282ccc0 .functor AND 1, L_0x282bd90, L_0x282c9f0, C4<1>, C4<1>;
v0x2820a60_0 .net *"_ivl_0", 0 0, L_0x28271a0;  1 drivers
v0x2820b40_0 .net *"_ivl_10", 0 0, L_0x2827860;  1 drivers
v0x2820c20_0 .net *"_ivl_100", 0 0, L_0x282aef0;  1 drivers
v0x2820d10_0 .net *"_ivl_102", 0 0, L_0x282b000;  1 drivers
v0x2820df0_0 .net *"_ivl_104", 0 0, L_0x282b220;  1 drivers
v0x2820f20_0 .net *"_ivl_106", 0 0, L_0x282b2e0;  1 drivers
v0x2821000_0 .net *"_ivl_108", 0 0, L_0x282b720;  1 drivers
v0x28210e0_0 .net *"_ivl_110", 0 0, L_0x282b830;  1 drivers
v0x28211c0_0 .net *"_ivl_112", 0 0, L_0x282bc80;  1 drivers
v0x2821330_0 .net *"_ivl_114", 0 0, L_0x282bd90;  1 drivers
v0x2821410_0 .net *"_ivl_116", 0 0, L_0x282c080;  1 drivers
v0x28214f0_0 .net *"_ivl_118", 0 0, L_0x282c300;  1 drivers
v0x28215d0_0 .net *"_ivl_12", 0 0, L_0x28279b0;  1 drivers
v0x28216b0_0 .net *"_ivl_120", 0 0, L_0x282c560;  1 drivers
v0x2821790_0 .net *"_ivl_122", 0 0, L_0x282c670;  1 drivers
v0x2821870_0 .net *"_ivl_124", 0 0, L_0x282c8e0;  1 drivers
v0x2821950_0 .net *"_ivl_126", 0 0, L_0x282c9f0;  1 drivers
v0x2821b40_0 .net *"_ivl_14", 0 0, L_0x2827b30;  1 drivers
v0x2821c20_0 .net *"_ivl_16", 0 0, L_0x2827c40;  1 drivers
v0x2821d00_0 .net *"_ivl_18", 0 0, L_0x2827cb0;  1 drivers
v0x2821de0_0 .net *"_ivl_2", 0 0, L_0x2827340;  1 drivers
v0x2821ec0_0 .net *"_ivl_20", 0 0, L_0x2827e20;  1 drivers
v0x2821fa0_0 .net *"_ivl_22", 0 0, L_0x2827e90;  1 drivers
v0x2822080_0 .net *"_ivl_24", 0 0, L_0x2827fc0;  1 drivers
v0x2822160_0 .net *"_ivl_26", 0 0, L_0x28280d0;  1 drivers
v0x2822240_0 .net *"_ivl_28", 0 0, L_0x2827f50;  1 drivers
v0x2822320_0 .net *"_ivl_30", 0 0, L_0x28281c0;  1 drivers
v0x2822400_0 .net *"_ivl_32", 0 0, L_0x2828360;  1 drivers
v0x28224e0_0 .net *"_ivl_34", 0 0, L_0x2828420;  1 drivers
v0x28225c0_0 .net *"_ivl_36", 0 0, L_0x2828530;  1 drivers
v0x28226a0_0 .net *"_ivl_38", 0 0, L_0x2828640;  1 drivers
v0x2822780_0 .net *"_ivl_4", 0 0, L_0x2827420;  1 drivers
v0x2822860_0 .net *"_ivl_40", 0 0, L_0x2828800;  1 drivers
v0x2822b50_0 .net *"_ivl_42", 0 0, L_0x2828870;  1 drivers
v0x2822c30_0 .net *"_ivl_44", 0 0, L_0x28289a0;  1 drivers
v0x2822d10_0 .net *"_ivl_46", 0 0, L_0x2828ab0;  1 drivers
v0x2822df0_0 .net *"_ivl_48", 0 0, L_0x2828bf0;  1 drivers
v0x2822ed0_0 .net *"_ivl_50", 0 0, L_0x2828d00;  1 drivers
v0x2822fb0_0 .net *"_ivl_52", 0 0, L_0x2828ea0;  1 drivers
v0x2823090_0 .net *"_ivl_54", 0 0, L_0x2828fb0;  1 drivers
v0x2823170_0 .net *"_ivl_56", 0 0, L_0x2829110;  1 drivers
v0x2823250_0 .net *"_ivl_58", 0 0, L_0x2829180;  1 drivers
v0x2823330_0 .net *"_ivl_6", 0 0, L_0x28275a0;  1 drivers
v0x2823410_0 .net *"_ivl_60", 0 0, L_0x2829390;  1 drivers
v0x28234f0_0 .net *"_ivl_62", 0 0, L_0x2829400;  1 drivers
v0x28235d0_0 .net *"_ivl_64", 0 0, L_0x2829620;  1 drivers
v0x28236b0_0 .net *"_ivl_66", 0 0, L_0x2829690;  1 drivers
v0x2823790_0 .net *"_ivl_68", 0 0, L_0x28298c0;  1 drivers
v0x2823870_0 .net *"_ivl_70", 0 0, L_0x28299d0;  1 drivers
v0x2823950_0 .net *"_ivl_72", 0 0, L_0x2829b70;  1 drivers
v0x2823a30_0 .net *"_ivl_74", 0 0, L_0x2829c30;  1 drivers
v0x2823b10_0 .net *"_ivl_78", 0 0, L_0x2829e80;  1 drivers
v0x2823bf0_0 .net *"_ivl_8", 0 0, L_0x28276e0;  1 drivers
v0x2823cd0_0 .net *"_ivl_80", 0 0, L_0x282a040;  1 drivers
v0x2823db0_0 .net *"_ivl_82", 0 0, L_0x282a0b0;  1 drivers
v0x2823e90_0 .net *"_ivl_84", 0 0, L_0x282a320;  1 drivers
v0x2823f70_0 .net *"_ivl_86", 0 0, L_0x282a3e0;  1 drivers
v0x2824050_0 .net *"_ivl_88", 0 0, L_0x282a610;  1 drivers
v0x2824130_0 .net *"_ivl_90", 0 0, L_0x282a680;  1 drivers
v0x2824210_0 .net *"_ivl_92", 0 0, L_0x282a8c0;  1 drivers
v0x28242f0_0 .net *"_ivl_94", 0 0, L_0x282a930;  1 drivers
v0x28243d0_0 .net *"_ivl_96", 0 0, L_0x282abd0;  1 drivers
v0x28244b0_0 .net *"_ivl_98", 0 0, L_0x282ac40;  1 drivers
v0x2824590_0 .net "a", 0 0, v0x28200d0_0;  alias, 1 drivers
v0x2824630_0 .net "b", 0 0, v0x2820170_0;  alias, 1 drivers
v0x2824b30_0 .net "c", 0 0, v0x2820210_0;  alias, 1 drivers
v0x2824c20_0 .net "d", 0 0, v0x2820350_0;  alias, 1 drivers
v0x2824d10_0 .net "out_pos", 0 0, L_0x282ccc0;  alias, 1 drivers
v0x2824dd0_0 .net "out_sop", 0 0, L_0x2829a40;  alias, 1 drivers
S_0x2824f50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x27d1c00;
 .timescale -12 -12;
E_0x27b89f0 .event anyedge, v0x2825d40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2825d40_0;
    %nor/r;
    %assign/vec4 v0x2825d40_0, 0;
    %wait E_0x27b89f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x281f5a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2820440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28204e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x281f5a0;
T_4 ;
    %wait E_0x27d03e0;
    %load/vec4 v0x2820580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2820440_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x281f5a0;
T_5 ;
    %wait E_0x27d0280;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820170_0, 0;
    %assign/vec4 v0x28200d0_0, 0;
    %wait E_0x27d0280;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820170_0, 0;
    %assign/vec4 v0x28200d0_0, 0;
    %wait E_0x27d0280;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820170_0, 0;
    %assign/vec4 v0x28200d0_0, 0;
    %wait E_0x27d0280;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820170_0, 0;
    %assign/vec4 v0x28200d0_0, 0;
    %wait E_0x27d0280;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820170_0, 0;
    %assign/vec4 v0x28200d0_0, 0;
    %wait E_0x27d0280;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820170_0, 0;
    %assign/vec4 v0x28200d0_0, 0;
    %wait E_0x27d0280;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820170_0, 0;
    %assign/vec4 v0x28200d0_0, 0;
    %wait E_0x27d0280;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820170_0, 0;
    %assign/vec4 v0x28200d0_0, 0;
    %wait E_0x27d0280;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820170_0, 0;
    %assign/vec4 v0x28200d0_0, 0;
    %wait E_0x27d0280;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820170_0, 0;
    %assign/vec4 v0x28200d0_0, 0;
    %wait E_0x27d0280;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820170_0, 0;
    %assign/vec4 v0x28200d0_0, 0;
    %wait E_0x27d0280;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820170_0, 0;
    %assign/vec4 v0x28200d0_0, 0;
    %wait E_0x27d0280;
    %load/vec4 v0x2820440_0;
    %store/vec4 v0x28204e0_0, 0, 1;
    %fork t_1, S_0x281f8d0;
    %jmp t_0;
    .scope S_0x281f8d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x281fb10_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x281fb10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x27d0280;
    %load/vec4 v0x281fb10_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2820350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820170_0, 0;
    %assign/vec4 v0x28200d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x281fb10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x281fb10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x281f5a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27d03e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2820350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820170_0, 0;
    %assign/vec4 v0x28200d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2820440_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x28204e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x27d1c00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28258e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2825d40_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x27d1c00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28258e0_0;
    %inv;
    %store/vec4 v0x28258e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x27d1c00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28202b0_0, v0x2825eb0_0, v0x2825700_0, v0x28257a0_0, v0x2825840_0, v0x2825980_0, v0x2825c00_0, v0x2825b60_0, v0x2825ac0_0, v0x2825a20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x27d1c00;
T_9 ;
    %load/vec4 v0x2825ca0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2825ca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2825ca0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2825ca0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2825ca0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2825ca0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2825ca0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2825ca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2825ca0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2825ca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x27d1c00;
T_10 ;
    %wait E_0x27d03e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2825ca0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2825ca0_0, 4, 32;
    %load/vec4 v0x2825de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2825ca0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2825ca0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2825ca0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2825ca0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2825c00_0;
    %load/vec4 v0x2825c00_0;
    %load/vec4 v0x2825b60_0;
    %xor;
    %load/vec4 v0x2825c00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2825ca0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2825ca0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2825ca0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2825ca0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2825ac0_0;
    %load/vec4 v0x2825ac0_0;
    %load/vec4 v0x2825a20_0;
    %xor;
    %load/vec4 v0x2825ac0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2825ca0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2825ca0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2825ca0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2825ca0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response16/top_module.sv";
