Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan 22 19:10:52 2026
| Host         : MinhSang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 2 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.301        0.000                      0                  521        0.122        0.000                      0                  521        3.500        0.000                       0                   349  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.301        0.000                      0                  521        0.122        0.000                      0                  521        3.500        0.000                       0                   349  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_inst/tx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.890ns (20.233%)  route 3.509ns (79.767%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 13.422 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.832     5.906    fifo_tx/CLK
    SLICE_X6Y13          FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     6.424 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/Q
                         net (fo=38, routed)          1.452     7.876    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.000 f  fifo_tx/cpu_tx_ready_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.566     8.566    fifo_tx/cpu_tx_ready_OBUF_inst_i_2_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.690 r  fifo_tx/FSM_onehot_tx_state[4]_i_3/O
                         net (fo=3, routed)           0.680     9.370    uart_tx_inst/tx_state0__0
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.124     9.494 r  uart_tx_inst/tx_buffer[7]_i_1/O
                         net (fo=8, routed)           0.810    10.304    uart_tx_inst/tx_buffer
    SLICE_X1Y10          FDCE                                         r  uart_tx_inst/tx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.657    13.422    uart_tx_inst/CLK
    SLICE_X1Y10          FDCE                                         r  uart_tx_inst/tx_buffer_reg[3]/C
                         clock pessimism              0.424    13.846    
                         clock uncertainty           -0.035    13.810    
    SLICE_X1Y10          FDCE (Setup_fdce_C_CE)      -0.205    13.605    uart_tx_inst/tx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         13.605    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_inst/tx_buffer_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.890ns (20.829%)  route 3.383ns (79.171%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 13.421 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.832     5.906    fifo_tx/CLK
    SLICE_X6Y13          FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     6.424 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/Q
                         net (fo=38, routed)          1.452     7.876    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.000 f  fifo_tx/cpu_tx_ready_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.566     8.566    fifo_tx/cpu_tx_ready_OBUF_inst_i_2_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.690 r  fifo_tx/FSM_onehot_tx_state[4]_i_3/O
                         net (fo=3, routed)           0.680     9.370    uart_tx_inst/tx_state0__0
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.124     9.494 r  uart_tx_inst/tx_buffer[7]_i_1/O
                         net (fo=8, routed)           0.684    10.179    uart_tx_inst/tx_buffer
    SLICE_X3Y11          FDCE                                         r  uart_tx_inst/tx_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.656    13.421    uart_tx_inst/CLK
    SLICE_X3Y11          FDCE                                         r  uart_tx_inst/tx_buffer_reg[7]/C
                         clock pessimism              0.424    13.845    
                         clock uncertainty           -0.035    13.809    
    SLICE_X3Y11          FDCE (Setup_fdce_C_CE)      -0.205    13.604    uart_tx_inst/tx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_inst/tx_buffer_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.890ns (20.870%)  route 3.374ns (79.130%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 13.422 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.832     5.906    fifo_tx/CLK
    SLICE_X6Y13          FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     6.424 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/Q
                         net (fo=38, routed)          1.452     7.876    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.000 f  fifo_tx/cpu_tx_ready_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.566     8.566    fifo_tx/cpu_tx_ready_OBUF_inst_i_2_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.690 r  fifo_tx/FSM_onehot_tx_state[4]_i_3/O
                         net (fo=3, routed)           0.680     9.370    uart_tx_inst/tx_state0__0
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.124     9.494 r  uart_tx_inst/tx_buffer[7]_i_1/O
                         net (fo=8, routed)           0.676    10.170    uart_tx_inst/tx_buffer
    SLICE_X3Y10          FDCE                                         r  uart_tx_inst/tx_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.657    13.422    uart_tx_inst/CLK
    SLICE_X3Y10          FDCE                                         r  uart_tx_inst/tx_buffer_reg[6]/C
                         clock pessimism              0.424    13.846    
                         clock uncertainty           -0.035    13.810    
    SLICE_X3Y10          FDCE (Setup_fdce_C_CE)      -0.205    13.605    uart_tx_inst/tx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         13.605    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[5][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.890ns (20.868%)  route 3.375ns (79.132%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 13.422 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.832     5.906    fifo_tx/CLK
    SLICE_X6Y13          FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     6.424 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/Q
                         net (fo=38, routed)          1.452     7.876    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.000 f  fifo_tx/cpu_tx_ready_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.537     8.537    fifo_tx/cpu_tx_ready_OBUF_inst_i_2_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.124     8.661 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1/O
                         net (fo=21, routed)          0.708     9.368    fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.492 r  fifo_tx/NORMAL_FIFO.buffer[5][7]_i_1/O
                         net (fo=8, routed)           0.678    10.171    fifo_tx/NORMAL_FIFO.buffer[5][7]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.657    13.422    fifo_tx/CLK
    SLICE_X0Y10          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][3]/C
                         clock pessimism              0.424    13.846    
                         clock uncertainty           -0.035    13.810    
    SLICE_X0Y10          FDRE (Setup_fdre_C_CE)      -0.169    13.641    fifo_tx/NORMAL_FIFO.buffer_reg[5][3]
  -------------------------------------------------------------------
                         required time                         13.641    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[5][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.890ns (20.868%)  route 3.375ns (79.132%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 13.422 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.832     5.906    fifo_tx/CLK
    SLICE_X6Y13          FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     6.424 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/Q
                         net (fo=38, routed)          1.452     7.876    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.000 f  fifo_tx/cpu_tx_ready_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.537     8.537    fifo_tx/cpu_tx_ready_OBUF_inst_i_2_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.124     8.661 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1/O
                         net (fo=21, routed)          0.708     9.368    fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.492 r  fifo_tx/NORMAL_FIFO.buffer[5][7]_i_1/O
                         net (fo=8, routed)           0.678    10.171    fifo_tx/NORMAL_FIFO.buffer[5][7]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.657    13.422    fifo_tx/CLK
    SLICE_X0Y10          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][6]/C
                         clock pessimism              0.424    13.846    
                         clock uncertainty           -0.035    13.810    
    SLICE_X0Y10          FDRE (Setup_fdre_C_CE)      -0.169    13.641    fifo_tx/NORMAL_FIFO.buffer_reg[5][6]
  -------------------------------------------------------------------
                         required time                         13.641    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_inst/tx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.890ns (20.912%)  route 3.366ns (79.088%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns = ( 13.420 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.832     5.906    fifo_tx/CLK
    SLICE_X6Y13          FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     6.424 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/Q
                         net (fo=38, routed)          1.452     7.876    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.000 f  fifo_tx/cpu_tx_ready_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.566     8.566    fifo_tx/cpu_tx_ready_OBUF_inst_i_2_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.690 r  fifo_tx/FSM_onehot_tx_state[4]_i_3/O
                         net (fo=3, routed)           0.680     9.370    uart_tx_inst/tx_state0__0
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.124     9.494 r  uart_tx_inst/tx_buffer[7]_i_1/O
                         net (fo=8, routed)           0.667    10.162    uart_tx_inst/tx_buffer
    SLICE_X5Y11          FDCE                                         r  uart_tx_inst/tx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.655    13.420    uart_tx_inst/CLK
    SLICE_X5Y11          FDCE                                         r  uart_tx_inst/tx_buffer_reg[1]/C
                         clock pessimism              0.463    13.883    
                         clock uncertainty           -0.035    13.847    
    SLICE_X5Y11          FDCE (Setup_fdce_C_CE)      -0.205    13.642    uart_tx_inst/tx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[13][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.890ns (21.295%)  route 3.289ns (78.705%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.832     5.906    fifo_tx/CLK
    SLICE_X6Y13          FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     6.424 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/Q
                         net (fo=38, routed)          1.452     7.876    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.000 f  fifo_tx/cpu_tx_ready_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.537     8.537    fifo_tx/cpu_tx_ready_OBUF_inst_i_2_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.124     8.661 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1/O
                         net (fo=21, routed)          0.681     9.342    fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  fifo_tx/NORMAL_FIFO.buffer[13][7]_i_1/O
                         net (fo=8, routed)           0.619    10.085    fifo_tx/NORMAL_FIFO.buffer[13][7]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[13][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.654    13.419    fifo_tx/CLK
    SLICE_X1Y14          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[13][4]/C
                         clock pessimism              0.424    13.843    
                         clock uncertainty           -0.035    13.807    
    SLICE_X1Y14          FDRE (Setup_fdre_C_CE)      -0.205    13.602    fifo_tx/NORMAL_FIFO.buffer_reg[13][4]
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[13][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.890ns (21.295%)  route 3.289ns (78.705%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.832     5.906    fifo_tx/CLK
    SLICE_X6Y13          FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     6.424 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/Q
                         net (fo=38, routed)          1.452     7.876    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.000 f  fifo_tx/cpu_tx_ready_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.537     8.537    fifo_tx/cpu_tx_ready_OBUF_inst_i_2_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.124     8.661 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1/O
                         net (fo=21, routed)          0.681     9.342    fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  fifo_tx/NORMAL_FIFO.buffer[13][7]_i_1/O
                         net (fo=8, routed)           0.619    10.085    fifo_tx/NORMAL_FIFO.buffer[13][7]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[13][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.654    13.419    fifo_tx/CLK
    SLICE_X1Y14          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[13][5]/C
                         clock pessimism              0.424    13.843    
                         clock uncertainty           -0.035    13.807    
    SLICE_X1Y14          FDRE (Setup_fdre_C_CE)      -0.205    13.602    fifo_tx/NORMAL_FIFO.buffer_reg[13][5]
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[15][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.890ns (21.397%)  route 3.270ns (78.603%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.832     5.906    fifo_tx/CLK
    SLICE_X6Y13          FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     6.424 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/Q
                         net (fo=38, routed)          1.452     7.876    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.000 f  fifo_tx/cpu_tx_ready_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.537     8.537    fifo_tx/cpu_tx_ready_OBUF_inst_i_2_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.124     8.661 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1/O
                         net (fo=21, routed)          0.645     9.305    fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124     9.429 r  fifo_tx/NORMAL_FIFO.buffer[15][7]_i_1/O
                         net (fo=8, routed)           0.636    10.065    fifo_tx/NORMAL_FIFO.buffer[15][7]_i_1_n_0
    SLICE_X7Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[15][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.654    13.419    fifo_tx/CLK
    SLICE_X7Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[15][0]/C
                         clock pessimism              0.463    13.882    
                         clock uncertainty           -0.035    13.846    
    SLICE_X7Y12          FDRE (Setup_fdre_C_CE)      -0.205    13.641    fifo_tx/NORMAL_FIFO.buffer_reg[15][0]
  -------------------------------------------------------------------
                         required time                         13.641    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_inst/tx_buffer_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.890ns (21.629%)  route 3.225ns (78.371%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.832     5.906    fifo_tx/CLK
    SLICE_X6Y13          FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     6.424 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/Q
                         net (fo=38, routed)          1.452     7.876    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.000 f  fifo_tx/cpu_tx_ready_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.566     8.566    fifo_tx/cpu_tx_ready_OBUF_inst_i_2_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.690 r  fifo_tx/FSM_onehot_tx_state[4]_i_3/O
                         net (fo=3, routed)           0.680     9.370    uart_tx_inst/tx_state0__0
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.124     9.494 r  uart_tx_inst/tx_buffer[7]_i_1/O
                         net (fo=8, routed)           0.526    10.020    uart_tx_inst/tx_buffer
    SLICE_X1Y13          FDCE                                         r  uart_tx_inst/tx_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.654    13.419    uart_tx_inst/CLK
    SLICE_X1Y13          FDCE                                         r  uart_tx_inst/tx_buffer_reg[5]/C
                         clock pessimism              0.424    13.843    
                         clock uncertainty           -0.035    13.807    
    SLICE_X1Y13          FDCE (Setup_fdce_C_CE)      -0.205    13.602    uart_tx_inst/tx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  3.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_sync_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_inst/rx_sync_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.584     1.670    uart_rx_inst/CLK
    SLICE_X11Y23         FDSE                                         r  uart_rx_inst/rx_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDSE (Prop_fdse_C_Q)         0.141     1.811 r  uart_rx_inst/rx_sync_reg[0]/Q
                         net (fo=1, routed)           0.056     1.867    uart_rx_inst/rx_sync[0]
    SLICE_X11Y23         FDSE                                         r  uart_rx_inst/rx_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.850     2.192    uart_rx_inst/CLK
    SLICE_X11Y23         FDSE                                         r  uart_rx_inst/rx_sync_reg[1]/C
                         clock pessimism             -0.522     1.670    
    SLICE_X11Y23         FDSE (Hold_fdse_C_D)         0.075     1.745    uart_rx_inst/rx_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fifo_tx/NORMAL_FIFO.buffer_reg[11][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_inst/tx_buffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.267ns (83.151%)  route 0.054ns (16.849%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.622     1.708    fifo_tx/CLK
    SLICE_X3Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.849 r  fifo_tx/NORMAL_FIFO.buffer_reg[11][2]/Q
                         net (fo=1, routed)           0.054     1.903    fifo_tx/NORMAL_FIFO.buffer_reg[11][2]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.948 r  fifo_tx/tx_buffer[2]_i_6/O
                         net (fo=1, routed)           0.000     1.948    fifo_tx/tx_buffer[2]_i_6_n_0
    SLICE_X2Y12          MUXF7 (Prop_muxf7_I0_O)      0.062     2.010 r  fifo_tx/tx_buffer_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     2.010    fifo_tx/tx_buffer_reg[2]_i_3_n_0
    SLICE_X2Y12          MUXF8 (Prop_muxf8_I1_O)      0.019     2.029 r  fifo_tx/tx_buffer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.029    uart_tx_inst/D[2]
    SLICE_X2Y12          FDCE                                         r  uart_tx_inst/tx_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.891     2.233    uart_tx_inst/CLK
    SLICE_X2Y12          FDCE                                         r  uart_tx_inst/tx_buffer_reg[2]/C
                         clock pessimism             -0.512     1.721    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.134     1.855    uart_tx_inst/tx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 baud_gen_inst/rx_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            baud_gen_inst/rx_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.613     1.699    baud_gen_inst/CLK
    SLICE_X7Y23          FDCE                                         r  baud_gen_inst/rx_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.141     1.840 r  baud_gen_inst/rx_counter_reg[2]/Q
                         net (fo=6, routed)           0.121     1.962    baud_gen_inst/rx_counter_reg_n_0_[2]
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.045     2.007 r  baud_gen_inst/rx_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.007    baud_gen_inst/rx_counter[5]_i_1_n_0
    SLICE_X6Y23          FDCE                                         r  baud_gen_inst/rx_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.879     2.221    baud_gen_inst/CLK
    SLICE_X6Y23          FDCE                                         r  baud_gen_inst/rx_counter_reg[5]/C
                         clock pessimism             -0.509     1.712    
    SLICE_X6Y23          FDCE (Hold_fdce_C_D)         0.120     1.832    baud_gen_inst/rx_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 baud_gen_inst/rx_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            baud_gen_inst/rx_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.613     1.699    baud_gen_inst/CLK
    SLICE_X7Y23          FDCE                                         r  baud_gen_inst/rx_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.141     1.840 r  baud_gen_inst/rx_counter_reg[2]/Q
                         net (fo=6, routed)           0.125     1.966    baud_gen_inst/rx_counter_reg_n_0_[2]
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.045     2.011 r  baud_gen_inst/rx_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.011    baud_gen_inst/rx_counter[6]_i_1_n_0
    SLICE_X6Y23          FDCE                                         r  baud_gen_inst/rx_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.879     2.221    baud_gen_inst/CLK
    SLICE_X6Y23          FDCE                                         r  baud_gen_inst/rx_counter_reg[6]/C
                         clock pessimism             -0.509     1.712    
    SLICE_X6Y23          FDCE (Hold_fdce_C_D)         0.121     1.833    baud_gen_inst/rx_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_rx_inst/stop_bit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_inst/transaction_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.586     1.672    uart_rx_inst/CLK
    SLICE_X9Y22          FDCE                                         r  uart_rx_inst/stop_bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.141     1.813 r  uart_rx_inst/stop_bit_counter_reg[1]/Q
                         net (fo=6, routed)           0.125     1.939    uart_rx_inst/stop_bit_counter_reg_n_0_[1]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.045     1.984 r  uart_rx_inst/transaction_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.984    uart_rx_inst/transaction_state[1]_i_1_n_0
    SLICE_X8Y22          FDCE                                         r  uart_rx_inst/transaction_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.852     2.194    uart_rx_inst/CLK
    SLICE_X8Y22          FDCE                                         r  uart_rx_inst/transaction_state_reg[1]/C
                         clock pessimism             -0.509     1.685    
    SLICE_X8Y22          FDCE (Hold_fdce_C_D)         0.121     1.806    uart_rx_inst/transaction_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 fifo_tx/NORMAL_FIFO.buffer_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_inst/tx_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.267ns (74.559%)  route 0.091ns (25.441%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.622     1.708    fifo_tx/CLK
    SLICE_X5Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.849 r  fifo_tx/NORMAL_FIFO.buffer_reg[8][0]/Q
                         net (fo=1, routed)           0.091     1.940    fifo_tx/NORMAL_FIFO.buffer_reg[8][0]
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.985 r  fifo_tx/tx_buffer[0]_i_6/O
                         net (fo=1, routed)           0.000     1.985    fifo_tx/tx_buffer[0]_i_6_n_0
    SLICE_X4Y12          MUXF7 (Prop_muxf7_I0_O)      0.062     2.047 r  fifo_tx/tx_buffer_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     2.047    fifo_tx/tx_buffer_reg[0]_i_3_n_0
    SLICE_X4Y12          MUXF8 (Prop_muxf8_I1_O)      0.019     2.066 r  fifo_tx/tx_buffer_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.066    uart_tx_inst/D[0]
    SLICE_X4Y12          FDCE                                         r  uart_tx_inst/tx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.890     2.232    uart_tx_inst/CLK
    SLICE_X4Y12          FDCE                                         r  uart_tx_inst/tx_buffer_reg[0]/C
                         clock pessimism             -0.511     1.721    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.134     1.855    uart_tx_inst/tx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_inst/rx_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.990%)  route 0.108ns (34.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.587     1.673    uart_rx_inst/CLK
    SLICE_X8Y20          FDCE                                         r  uart_rx_inst/data_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.164     1.837 r  uart_rx_inst/data_counter_reg[1]/Q
                         net (fo=12, routed)          0.108     1.945    uart_rx_inst/data_counter_reg_n_0_[1]
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.045     1.990 r  uart_rx_inst/rx_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.990    uart_rx_inst/rx_buffer[5]_i_1_n_0
    SLICE_X9Y20          FDCE                                         r  uart_rx_inst/rx_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.854     2.196    uart_rx_inst/CLK
    SLICE_X9Y20          FDCE                                         r  uart_rx_inst/rx_buffer_reg[5]/C
                         clock pessimism             -0.510     1.686    
    SLICE_X9Y20          FDCE (Hold_fdce_C_D)         0.092     1.778    uart_rx_inst/rx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_prev_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_inst/transaction_start_toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.789%)  route 0.124ns (37.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.586     1.672    uart_rx_inst/CLK
    SLICE_X8Y21          FDPE                                         r  uart_rx_inst/rx_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDPE (Prop_fdpe_C_Q)         0.164     1.836 r  uart_rx_inst/rx_prev_reg/Q
                         net (fo=2, routed)           0.124     1.960    uart_rx_inst/rx_prev
    SLICE_X8Y21          LUT4 (Prop_lut4_I0_O)        0.045     2.005 r  uart_rx_inst/transaction_start_toggle_i_1/O
                         net (fo=1, routed)           0.000     2.005    uart_rx_inst/transaction_start_toggle_i_1_n_0
    SLICE_X8Y21          FDCE                                         r  uart_rx_inst/transaction_start_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.853     2.195    uart_rx_inst/CLK
    SLICE_X8Y21          FDCE                                         r  uart_rx_inst/transaction_start_toggle_reg/C
                         clock pessimism             -0.523     1.672    
    SLICE_X8Y21          FDCE (Hold_fdce_C_D)         0.121     1.793    uart_rx_inst/transaction_start_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 baud_gen_inst/tx_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            baud_gen_inst/tx_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.664%)  route 0.126ns (37.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.613     1.699    baud_gen_inst/CLK
    SLICE_X2Y23          FDCE                                         r  baud_gen_inst/tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.863 r  baud_gen_inst/tx_counter_reg[0]/Q
                         net (fo=7, routed)           0.126     1.989    baud_gen_inst/tx_counter[0]
    SLICE_X3Y23          LUT5 (Prop_lut5_I2_O)        0.048     2.037 r  baud_gen_inst/tx_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.037    baud_gen_inst/tx_counter[3]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  baud_gen_inst/tx_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.880     2.222    baud_gen_inst/CLK
    SLICE_X3Y23          FDCE                                         r  baud_gen_inst/tx_counter_reg[3]/C
                         clock pessimism             -0.510     1.712    
    SLICE_X3Y23          FDCE (Hold_fdce_C_D)         0.107     1.819    baud_gen_inst/tx_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.960%)  route 0.153ns (52.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.587     1.673    uart_rx_inst/CLK
    SLICE_X11Y20         FDCE                                         r  uart_rx_inst/rx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141     1.814 r  uart_rx_inst/rx_buffer_reg[0]/Q
                         net (fo=18, routed)          0.153     1.967    fifo_rx/D[0]
    SLICE_X10Y19         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.855     2.197    fifo_rx/CLK
    SLICE_X10Y19         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[11][0]/C
                         clock pessimism             -0.509     1.688    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.059     1.747    fifo_rx/NORMAL_FIFO.buffer_reg[11][0]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X6Y23     baud_gen_inst/baud_rx_en_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X4Y15     baud_gen_inst/baud_tx_en_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X7Y23     baud_gen_inst/rx_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X6Y23     baud_gen_inst/rx_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X7Y23     baud_gen_inst/rx_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X7Y23     baud_gen_inst/rx_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X7Y23     baud_gen_inst/rx_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X6Y23     baud_gen_inst/rx_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X6Y23     baud_gen_inst/rx_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y23     baud_gen_inst/baud_rx_en_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y23     baud_gen_inst/baud_rx_en_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y15     baud_gen_inst/baud_tx_en_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y15     baud_gen_inst/baud_tx_en_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y23     baud_gen_inst/rx_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y23     baud_gen_inst/rx_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y23     baud_gen_inst/rx_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y23     baud_gen_inst/rx_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y23     baud_gen_inst/rx_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y23     baud_gen_inst/rx_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y23     baud_gen_inst/baud_rx_en_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y23     baud_gen_inst/baud_rx_en_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y15     baud_gen_inst/baud_tx_en_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X4Y15     baud_gen_inst/baud_tx_en_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y23     baud_gen_inst/rx_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y23     baud_gen_inst/rx_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y23     baud_gen_inst/rx_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y23     baud_gen_inst/rx_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y23     baud_gen_inst/rx_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y23     baud_gen_inst/rx_counter_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           349 Endpoints
Min Delay           349 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[10][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.567ns  (logic 1.666ns (15.768%)  route 8.901ns (84.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          8.348     9.890    fifo_rx/rst_n_IBUF
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0/O
                         net (fo=8, routed)           0.553    10.567    fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0_n_0
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.573     5.338    fifo_rx/CLK
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[10][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.567ns  (logic 1.666ns (15.768%)  route 8.901ns (84.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          8.348     9.890    fifo_rx/rst_n_IBUF
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0/O
                         net (fo=8, routed)           0.553    10.567    fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0_n_0
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.573     5.338    fifo_rx/CLK
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[10][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.567ns  (logic 1.666ns (15.768%)  route 8.901ns (84.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          8.348     9.890    fifo_rx/rst_n_IBUF
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0/O
                         net (fo=8, routed)           0.553    10.567    fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0_n_0
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.573     5.338    fifo_rx/CLK
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[10][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.567ns  (logic 1.666ns (15.768%)  route 8.901ns (84.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          8.348     9.890    fifo_rx/rst_n_IBUF
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0/O
                         net (fo=8, routed)           0.553    10.567    fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0_n_0
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.573     5.338    fifo_rx/CLK
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[10][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.567ns  (logic 1.666ns (15.768%)  route 8.901ns (84.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          8.348     9.890    fifo_rx/rst_n_IBUF
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0/O
                         net (fo=8, routed)           0.553    10.567    fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0_n_0
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.573     5.338    fifo_rx/CLK
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[10][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.567ns  (logic 1.666ns (15.768%)  route 8.901ns (84.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          8.348     9.890    fifo_rx/rst_n_IBUF
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0/O
                         net (fo=8, routed)           0.553    10.567    fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0_n_0
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.573     5.338    fifo_rx/CLK
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[10][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.567ns  (logic 1.666ns (15.768%)  route 8.901ns (84.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          8.348     9.890    fifo_rx/rst_n_IBUF
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0/O
                         net (fo=8, routed)           0.553    10.567    fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0_n_0
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.573     5.338    fifo_rx/CLK
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[10][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.567ns  (logic 1.666ns (15.768%)  route 8.901ns (84.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          8.348     9.890    fifo_rx/rst_n_IBUF
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0/O
                         net (fo=8, routed)           0.553    10.567    fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0_n_0
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.573     5.338    fifo_rx/CLK
    SLICE_X8Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[10][7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[5][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.239ns  (logic 1.666ns (16.273%)  route 8.573ns (83.727%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          7.894     9.437    fifo_tx/rst_n_IBUF
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     9.561 r  fifo_tx/NORMAL_FIFO.buffer[5][7]_i_1/O
                         net (fo=8, routed)           0.678    10.239    fifo_tx/NORMAL_FIFO.buffer[5][7]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.657     5.422    fifo_tx/CLK
    SLICE_X0Y10          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[5][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.239ns  (logic 1.666ns (16.273%)  route 8.573ns (83.727%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          7.894     9.437    fifo_tx/rst_n_IBUF
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     9.561 r  fifo_tx/NORMAL_FIFO.buffer[5][7]_i_1/O
                         net (fo=8, routed)           0.678    10.239    fifo_tx/NORMAL_FIFO.buffer[5][7]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.657     5.422    fifo_tx/CLK
    SLICE_X0Y10          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd
                            (input port)
  Destination:            uart_rx_inst/rx_sync_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.494ns  (logic 0.296ns (11.867%)  route 2.198ns (88.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  rxd (IN)
                         net (fo=0)                   0.000     0.000    rxd
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  rxd_IBUF_inst/O
                         net (fo=1, routed)           2.198     2.494    uart_rx_inst/rx_sync_reg[0]_0[0]
    SLICE_X11Y23         FDSE                                         r  uart_rx_inst/rx_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.850     2.192    uart_rx_inst/CLK
    SLICE_X11Y23         FDSE                                         r  uart_rx_inst/rx_sync_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            baud_gen_inst/baud_rx_en_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.230ns  (logic 0.354ns (10.975%)  route 2.875ns (89.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          2.723     3.032    uart_rx_inst/rst_n_IBUF
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.045     3.077 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          0.153     3.230    baud_gen_inst/rx_counter_reg[0]_0
    SLICE_X6Y23          FDCE                                         f  baud_gen_inst/baud_rx_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.879     2.221    baud_gen_inst/CLK
    SLICE_X6Y23          FDCE                                         r  baud_gen_inst/baud_rx_en_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            baud_gen_inst/rx_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.230ns  (logic 0.354ns (10.975%)  route 2.875ns (89.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          2.723     3.032    uart_rx_inst/rst_n_IBUF
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.045     3.077 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          0.153     3.230    baud_gen_inst/rx_counter_reg[0]_0
    SLICE_X7Y23          FDCE                                         f  baud_gen_inst/rx_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.879     2.221    baud_gen_inst/CLK
    SLICE_X7Y23          FDCE                                         r  baud_gen_inst/rx_counter_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            baud_gen_inst/rx_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.230ns  (logic 0.354ns (10.975%)  route 2.875ns (89.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          2.723     3.032    uart_rx_inst/rst_n_IBUF
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.045     3.077 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          0.153     3.230    baud_gen_inst/rx_counter_reg[0]_0
    SLICE_X6Y23          FDCE                                         f  baud_gen_inst/rx_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.879     2.221    baud_gen_inst/CLK
    SLICE_X6Y23          FDCE                                         r  baud_gen_inst/rx_counter_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            baud_gen_inst/rx_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.230ns  (logic 0.354ns (10.975%)  route 2.875ns (89.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          2.723     3.032    uart_rx_inst/rst_n_IBUF
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.045     3.077 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          0.153     3.230    baud_gen_inst/rx_counter_reg[0]_0
    SLICE_X7Y23          FDCE                                         f  baud_gen_inst/rx_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.879     2.221    baud_gen_inst/CLK
    SLICE_X7Y23          FDCE                                         r  baud_gen_inst/rx_counter_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            baud_gen_inst/rx_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.230ns  (logic 0.354ns (10.975%)  route 2.875ns (89.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          2.723     3.032    uart_rx_inst/rst_n_IBUF
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.045     3.077 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          0.153     3.230    baud_gen_inst/rx_counter_reg[0]_0
    SLICE_X7Y23          FDCE                                         f  baud_gen_inst/rx_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.879     2.221    baud_gen_inst/CLK
    SLICE_X7Y23          FDCE                                         r  baud_gen_inst/rx_counter_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            baud_gen_inst/rx_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.230ns  (logic 0.354ns (10.975%)  route 2.875ns (89.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          2.723     3.032    uart_rx_inst/rst_n_IBUF
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.045     3.077 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          0.153     3.230    baud_gen_inst/rx_counter_reg[0]_0
    SLICE_X7Y23          FDCE                                         f  baud_gen_inst/rx_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.879     2.221    baud_gen_inst/CLK
    SLICE_X7Y23          FDCE                                         r  baud_gen_inst/rx_counter_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            baud_gen_inst/rx_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.230ns  (logic 0.354ns (10.975%)  route 2.875ns (89.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          2.723     3.032    uart_rx_inst/rst_n_IBUF
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.045     3.077 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          0.153     3.230    baud_gen_inst/rx_counter_reg[0]_0
    SLICE_X6Y23          FDCE                                         f  baud_gen_inst/rx_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.879     2.221    baud_gen_inst/CLK
    SLICE_X6Y23          FDCE                                         r  baud_gen_inst/rx_counter_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            baud_gen_inst/rx_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.230ns  (logic 0.354ns (10.975%)  route 2.875ns (89.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          2.723     3.032    uart_rx_inst/rst_n_IBUF
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.045     3.077 f  uart_rx_inst/FSM_onehot_tx_state[4]_i_2/O
                         net (fo=92, routed)          0.153     3.230    baud_gen_inst/rx_counter_reg[0]_0
    SLICE_X6Y23          FDCE                                         f  baud_gen_inst/rx_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.879     2.221    baud_gen_inst/CLK
    SLICE_X6Y23          FDCE                                         r  baud_gen_inst/rx_counter_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_rx/NORMAL_FIFO.buffer_reg[9][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.289ns  (logic 0.354ns (10.778%)  route 2.934ns (89.222%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=33, routed)          2.792     3.102    fifo_rx/rst_n_IBUF
    SLICE_X6Y19          LUT6 (Prop_lut6_I4_O)        0.045     3.147 r  fifo_rx/NORMAL_FIFO.buffer[9][7]_i_1__0/O
                         net (fo=8, routed)           0.142     3.289    fifo_rx/NORMAL_FIFO.buffer[9][7]_i_1__0_n_0
    SLICE_X6Y19          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.884     2.226    fifo_rx/CLK
    SLICE_X6Y19          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[9][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_fifo_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.339ns  (logic 4.261ns (31.947%)  route 9.077ns (68.053%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.830     5.904    fifo_rx/CLK
    SLICE_X1Y16          FDCE                                         r  fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     6.360 r  fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[0]/Q
                         net (fo=22, routed)          1.399     7.759    fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.883 r  fifo_rx/cpu_rx_valid_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.687     8.569    fifo_rx/cpu_rx_valid_OBUF_inst_i_2_n_0
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.124     8.693 r  fifo_rx/rx_fifo_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.992    15.685    rx_fifo_empty_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.557    19.242 r  rx_fifo_empty_OBUF_inst/O
                         net (fo=0)                   0.000    19.242    rx_fifo_empty
    P14                                                               r  rx_fifo_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_fifo_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.245ns  (logic 4.548ns (34.337%)  route 8.697ns (65.663%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.832     5.906    fifo_tx/CLK
    SLICE_X6Y13          FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     6.424 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/Q
                         net (fo=38, routed)          1.452     7.876    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.000 r  fifo_tx/cpu_tx_ready_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.903     8.903    fifo_tx/cpu_tx_ready_OBUF_inst_i_2_n_0
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.152     9.055 r  fifo_tx/tx_fifo_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.341    15.396    tx_fifo_full_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.754    19.150 r  tx_fifo_full_OBUF_inst/O
                         net (fo=0)                   0.000    19.150    tx_fifo_full
    R14                                                               r  tx_fifo_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/FSM_onehot_tx_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.457ns  (logic 4.361ns (35.009%)  route 8.096ns (64.991%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.831     5.905    uart_tx_inst/CLK
    SLICE_X3Y15          FDPE                                         r  uart_tx_inst/FSM_onehot_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDPE (Prop_fdpe_C_Q)         0.456     6.361 f  uart_tx_inst/FSM_onehot_tx_state_reg[0]/Q
                         net (fo=8, routed)           0.472     6.832    uart_tx_inst/Q[0]
    SLICE_X4Y14          LUT1 (Prop_lut1_I0_O)        0.117     6.949 r  uart_tx_inst/tx_busy_OBUF_inst_i_1/O
                         net (fo=1, routed)           7.624    14.573    tx_busy_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.788    18.361 r  tx_busy_OBUF_inst/O
                         net (fo=0)                   0.000    18.361    tx_busy
    M14                                                               r  tx_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/TX_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.823ns  (logic 4.082ns (34.521%)  route 7.742ns (65.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.833     5.907    uart_tx_inst/CLK
    SLICE_X3Y14          FDPE                                         r  uart_tx_inst/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDPE (Prop_fdpe_C_Q)         0.456     6.363 r  uart_tx_inst/TX_reg/Q
                         net (fo=1, routed)           7.742    14.104    txd_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.626    17.730 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000    17.730    txd
    U12                                                               r  txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/frame_error_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            frame_error
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.555ns  (logic 4.221ns (36.534%)  route 7.333ns (63.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.742     5.816    uart_rx_inst/CLK
    SLICE_X8Y21          FDCE                                         r  uart_rx_inst/frame_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.478     6.294 r  uart_rx_inst/frame_error_reg_reg/Q
                         net (fo=1, routed)           7.333    13.627    frame_error_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.743    17.370 r  frame_error_OBUF_inst/O
                         net (fo=0)                   0.000    17.370    frame_error
    N16                                                               r  frame_error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_rx_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.198ns  (logic 3.696ns (45.076%)  route 4.503ns (54.924%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.825     5.899    fifo_rx/CLK
    SLICE_X7Y19          FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     6.355 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=37, routed)          2.140     8.494    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.618 r  fifo_rx/cpu_rx_data_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.618    fifo_rx/cpu_rx_data_OBUF[0]_inst_i_7_n_0
    SLICE_X10Y17         MUXF7 (Prop_muxf7_I1_O)      0.214     8.832 r  fifo_rx/cpu_rx_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.832    fifo_rx/cpu_rx_data_OBUF[0]_inst_i_3_n_0
    SLICE_X10Y17         MUXF8 (Prop_muxf8_I1_O)      0.088     8.920 r  fifo_rx/cpu_rx_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.363    11.284    cpu_rx_data_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         2.814    14.097 r  cpu_rx_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.097    cpu_rx_data[0]
    W6                                                                r  cpu_rx_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_rx_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 3.727ns (47.058%)  route 4.192ns (52.942%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.825     5.899    fifo_rx/CLK
    SLICE_X7Y19          FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     6.355 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=37, routed)          1.957     8.311    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124     8.435 r  fifo_rx/cpu_rx_data_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.000     8.435    fifo_rx/cpu_rx_data_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y15          MUXF7 (Prop_muxf7_I1_O)      0.245     8.680 r  fifo_rx/cpu_rx_data_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.680    fifo_rx/cpu_rx_data_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y15          MUXF8 (Prop_muxf8_I0_O)      0.104     8.784 r  fifo_rx/cpu_rx_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.236    11.020    cpu_rx_data_OBUF[6]
    U5                   OBUF (Prop_obuf_I_O)         2.798    13.818 r  cpu_rx_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.818    cpu_rx_data[6]
    U5                                                                r  cpu_rx_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_rx_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.773ns  (logic 3.768ns (48.481%)  route 4.005ns (51.519%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.825     5.899    fifo_rx/CLK
    SLICE_X7Y19          FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     6.355 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]/Q
                         net (fo=37, routed)          1.819     8.173    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[1]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.297 r  fifo_rx/cpu_rx_data_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.297    fifo_rx/cpu_rx_data_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y17          MUXF7 (Prop_muxf7_I0_O)      0.238     8.535 r  fifo_rx/cpu_rx_data_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.535    fifo_rx/cpu_rx_data_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y17          MUXF8 (Prop_muxf8_I0_O)      0.104     8.639 r  fifo_rx/cpu_rx_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.186    10.825    cpu_rx_data_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         2.846    13.672 r  cpu_rx_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.672    cpu_rx_data[3]
    V11                                                               r  cpu_rx_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_rx_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.751ns  (logic 3.727ns (48.087%)  route 4.024ns (51.913%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.825     5.899    fifo_rx/CLK
    SLICE_X7Y19          FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     6.355 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[0]/Q
                         net (fo=38, routed)          1.838     8.192    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[0]
    SLICE_X8Y15          LUT6 (Prop_lut6_I4_O)        0.124     8.316 r  fifo_rx/cpu_rx_data_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.316    fifo_rx/cpu_rx_data_OBUF[1]_inst_i_4_n_0
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I0_O)      0.241     8.557 r  fifo_rx/cpu_rx_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.557    fifo_rx/cpu_rx_data_OBUF[1]_inst_i_2_n_0
    SLICE_X8Y15          MUXF8 (Prop_muxf8_I0_O)      0.098     8.655 r  fifo_rx/cpu_rx_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.186    10.842    cpu_rx_data_OBUF[1]
    V6                   OBUF (Prop_obuf_I_O)         2.808    13.650 r  cpu_rx_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.650    cpu_rx_data[1]
    V6                                                                r  cpu_rx_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_fifo_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.616ns  (logic 3.430ns (45.032%)  route 4.187ns (54.968%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.832     5.906    fifo_tx/CLK
    SLICE_X6Y13          FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     6.424 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[0]/Q
                         net (fo=38, routed)          1.452     7.876    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.000 r  fifo_tx/cpu_tx_ready_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.872     8.872    fifo_tx/cpu_tx_ready_OBUF_inst_i_2_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.124     8.996 r  fifo_tx/tx_fifo_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.862    10.858    tx_fifo_empty_OBUF
    W9                   OBUF (Prop_obuf_I_O)         2.664    13.522 r  tx_fifo_empty_OBUF_inst/O
                         net (fo=0)                   0.000    13.522    tx_fifo_empty
    W9                                                                r  tx_fifo_empty (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.380ns (70.566%)  route 0.576ns (29.434%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.621     1.707    fifo_tx/CLK
    SLICE_X5Y13          FDCE                                         r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.848 r  fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg[3]/Q
                         net (fo=17, routed)          0.245     2.093    fifo_tx/NORMAL_FIFO.rd_ptr_bin_reg_n_0_[3]
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.045     2.138 r  fifo_tx/cpu_tx_ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.330     2.469    cpu_tx_ready_OBUF
    W11                  OBUF (Prop_obuf_I_O)         1.194     3.663 r  cpu_tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     3.663    cpu_tx_ready
    W11                                                               r  cpu_tx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_rx_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.468ns (72.329%)  route 0.562ns (27.671%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.617     1.703    fifo_rx/CLK
    SLICE_X7Y19          FDCE                                         r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.844 r  fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[3]/Q
                         net (fo=14, routed)          0.133     1.977    fifo_rx/NORMAL_FIFO.rd_ptr_bin_reg[3]
    SLICE_X5Y18          MUXF8 (Prop_muxf8_S_O)       0.080     2.057 r  fifo_rx/cpu_rx_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.429     2.486    cpu_rx_data_OBUF[7]
    T5                   OBUF (Prop_obuf_I_O)         1.247     3.732 r  cpu_rx_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.732    cpu_rx_data[7]
    T5                                                                r  cpu_rx_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_fifo_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.426ns (69.751%)  route 0.619ns (30.249%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.621     1.707    fifo_tx/CLK
    SLICE_X4Y13          FDCE                                         r  fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.148     1.855 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin_reg[4]/Q
                         net (fo=8, routed)           0.202     2.057    fifo_tx/p_1_in
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.098     2.155 r  fifo_tx/tx_fifo_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.417     2.572    tx_fifo_empty_OBUF
    W9                   OBUF (Prop_obuf_I_O)         1.180     3.752 r  tx_fifo_empty_OBUF_inst/O
                         net (fo=0)                   0.000     3.752    tx_fifo_empty
    W9                                                                r  tx_fifo_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/transaction_stop_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.430ns (67.793%)  route 0.679ns (32.207%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.586     1.672    uart_rx_inst/CLK
    SLICE_X8Y21          FDCE                                         r  uart_rx_inst/transaction_stop_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.148     1.820 r  uart_rx_inst/transaction_stop_toggle_reg/Q
                         net (fo=5, routed)           0.122     1.942    uart_rx_inst/transaction_stop_toggle_reg_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.099     2.041 r  uart_rx_inst/rx_busy_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.557     2.599    rx_busy_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.183     3.782 r  rx_busy_OBUF_inst/O
                         net (fo=0)                   0.000     3.782    rx_busy
    U8                                                                r  rx_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_rx_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.489ns (71.393%)  route 0.597ns (28.607%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.619     1.705    fifo_rx/CLK
    SLICE_X7Y17          FDCE                                         r  fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.128     1.833 r  fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[4]/Q
                         net (fo=5, routed)           0.170     2.003    fifo_rx/NORMAL_FIFO.wr_ptr_bin_reg[4]
    SLICE_X7Y18          LUT5 (Prop_lut5_I0_O)        0.102     2.105 r  fifo_rx/cpu_rx_valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.427     2.532    cpu_rx_valid_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.259     3.791 r  cpu_rx_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.791    cpu_rx_valid
    Y11                                                               r  cpu_rx_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.buffer_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_rx_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.562ns (74.610%)  route 0.532ns (25.390%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.620     1.706    fifo_rx/CLK
    SLICE_X3Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.847 r  fifo_rx/NORMAL_FIFO.buffer_reg[6][5]/Q
                         net (fo=1, routed)           0.114     1.961    fifo_rx/NORMAL_FIFO.buffer_reg_n_0_[6][5]
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.045     2.007 r  fifo_rx/cpu_rx_data_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.007    fifo_rx/cpu_rx_data_OBUF[5]_inst_i_5_n_0
    SLICE_X6Y16          MUXF7 (Prop_muxf7_I1_O)      0.075     2.082 r  fifo_rx/cpu_rx_data_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.082    fifo_rx/cpu_rx_data_OBUF[5]_inst_i_2_n_0
    SLICE_X6Y16          MUXF8 (Prop_muxf8_I0_O)      0.022     2.104 r  fifo_rx/cpu_rx_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.521    cpu_rx_data_OBUF[5]
    Y12                  OBUF (Prop_obuf_I_O)         1.279     3.800 r  cpu_rx_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.800    cpu_rx_data[5]
    Y12                                                               r  cpu_rx_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.buffer_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_rx_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.503ns (70.757%)  route 0.621ns (29.243%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.619     1.705    fifo_rx/CLK
    SLICE_X5Y17          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.846 r  fifo_rx/NORMAL_FIFO.buffer_reg[8][2]/Q
                         net (fo=1, routed)           0.110     1.956    fifo_rx/NORMAL_FIFO.buffer_reg_n_0_[8][2]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.001 r  fifo_rx/cpu_rx_data_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.001    fifo_rx/cpu_rx_data_OBUF[2]_inst_i_6_n_0
    SLICE_X5Y17          MUXF7 (Prop_muxf7_I0_O)      0.062     2.063 r  fifo_rx/cpu_rx_data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.063    fifo_rx/cpu_rx_data_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y17          MUXF8 (Prop_muxf8_I1_O)      0.019     2.082 r  fifo_rx/cpu_rx_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.511     2.593    cpu_rx_data_OBUF[2]
    V10                  OBUF (Prop_obuf_I_O)         1.236     3.829 r  cpu_rx_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.829    cpu_rx_data[2]
    V10                                                               r  cpu_rx_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.buffer_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_rx_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.569ns (73.396%)  route 0.569ns (26.604%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.620     1.706    fifo_rx/CLK
    SLICE_X4Y16          FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.164     1.870 r  fifo_rx/NORMAL_FIFO.buffer_reg[11][4]/Q
                         net (fo=1, routed)           0.083     1.953    fifo_rx/NORMAL_FIFO.buffer_reg_n_0_[11][4]
    SLICE_X5Y16          LUT6 (Prop_lut6_I0_O)        0.045     1.998 r  fifo_rx/cpu_rx_data_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.998    fifo_rx/cpu_rx_data_OBUF[4]_inst_i_6_n_0
    SLICE_X5Y16          MUXF7 (Prop_muxf7_I0_O)      0.062     2.060 r  fifo_rx/cpu_rx_data_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.060    fifo_rx/cpu_rx_data_OBUF[4]_inst_i_3_n_0
    SLICE_X5Y16          MUXF8 (Prop_muxf8_I1_O)      0.019     2.079 r  fifo_rx/cpu_rx_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.486     2.565    cpu_rx_data_OBUF[4]
    Y13                  OBUF (Prop_obuf_I_O)         1.279     3.844 r  cpu_rx_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.844    cpu_rx_data[4]
    Y13                                                               r  cpu_rx_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.buffer_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_rx_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.479ns (67.550%)  route 0.711ns (32.450%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.591     1.677    fifo_rx/CLK
    SLICE_X11Y16         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141     1.818 r  fifo_rx/NORMAL_FIFO.buffer_reg[0][1]/Q
                         net (fo=1, routed)           0.111     1.929    fifo_rx/NORMAL_FIFO.buffer_reg_n_0_[0][1]
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.974 r  fifo_rx/cpu_rx_data_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.974    fifo_rx/cpu_rx_data_OBUF[1]_inst_i_4_n_0
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I0_O)      0.073     2.047 r  fifo_rx/cpu_rx_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.047    fifo_rx/cpu_rx_data_OBUF[1]_inst_i_2_n_0
    SLICE_X8Y15          MUXF8 (Prop_muxf8_I0_O)      0.022     2.069 r  fifo_rx/cpu_rx_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.599     2.669    cpu_rx_data_OBUF[1]
    V6                   OBUF (Prop_obuf_I_O)         1.198     3.867 r  cpu_rx_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.867    cpu_rx_data[1]
    V6                                                                r  cpu_rx_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx/NORMAL_FIFO.buffer_reg[11][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_rx_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.480ns (67.379%)  route 0.716ns (32.621%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.592     1.678    fifo_rx/CLK
    SLICE_X10Y15         FDRE                                         r  fifo_rx/NORMAL_FIFO.buffer_reg[11][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164     1.842 r  fifo_rx/NORMAL_FIFO.buffer_reg[11][6]/Q
                         net (fo=1, routed)           0.111     1.953    fifo_rx/NORMAL_FIFO.buffer_reg_n_0_[11][6]
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.998 r  fifo_rx/cpu_rx_data_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.998    fifo_rx/cpu_rx_data_OBUF[6]_inst_i_6_n_0
    SLICE_X9Y15          MUXF7 (Prop_muxf7_I0_O)      0.062     2.060 r  fifo_rx/cpu_rx_data_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.060    fifo_rx/cpu_rx_data_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y15          MUXF8 (Prop_muxf8_I1_O)      0.019     2.079 r  fifo_rx/cpu_rx_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.606     2.684    cpu_rx_data_OBUF[6]
    U5                   OBUF (Prop_obuf_I_O)         1.190     3.874 r  cpu_rx_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.874    cpu_rx_data[6]
    U5                                                                r  cpu_rx_data[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           266 Endpoints
Min Delay           266 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_tx_valid
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[5][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.265ns  (logic 1.299ns (30.458%)  route 2.966ns (69.542%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  cpu_tx_valid (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_valid
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  cpu_tx_valid_IBUF_inst/O
                         net (fo=1, routed)           1.580     2.631    fifo_tx/cpu_tx_valid_IBUF
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     2.755 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1/O
                         net (fo=21, routed)          0.708     3.463    fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     3.587 r  fifo_tx/NORMAL_FIFO.buffer[5][7]_i_1/O
                         net (fo=8, routed)           0.678     4.265    fifo_tx/NORMAL_FIFO.buffer[5][7]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.657     5.422    fifo_tx/CLK
    SLICE_X0Y10          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][3]/C

Slack:                    inf
  Source:                 cpu_tx_valid
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[5][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.265ns  (logic 1.299ns (30.458%)  route 2.966ns (69.542%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  cpu_tx_valid (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_valid
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  cpu_tx_valid_IBUF_inst/O
                         net (fo=1, routed)           1.580     2.631    fifo_tx/cpu_tx_valid_IBUF
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     2.755 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1/O
                         net (fo=21, routed)          0.708     3.463    fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     3.587 r  fifo_tx/NORMAL_FIFO.buffer[5][7]_i_1/O
                         net (fo=8, routed)           0.678     4.265    fifo_tx/NORMAL_FIFO.buffer[5][7]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.657     5.422    fifo_tx/CLK
    SLICE_X0Y10          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][6]/C

Slack:                    inf
  Source:                 cpu_tx_valid
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[13][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.180ns  (logic 1.299ns (31.083%)  route 2.880ns (68.917%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  cpu_tx_valid (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_valid
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  cpu_tx_valid_IBUF_inst/O
                         net (fo=1, routed)           1.580     2.631    fifo_tx/cpu_tx_valid_IBUF
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     2.755 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1/O
                         net (fo=21, routed)          0.681     3.437    fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.561 r  fifo_tx/NORMAL_FIFO.buffer[13][7]_i_1/O
                         net (fo=8, routed)           0.619     4.180    fifo_tx/NORMAL_FIFO.buffer[13][7]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[13][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.654     5.419    fifo_tx/CLK
    SLICE_X1Y14          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[13][4]/C

Slack:                    inf
  Source:                 cpu_tx_valid
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[13][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.180ns  (logic 1.299ns (31.083%)  route 2.880ns (68.917%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  cpu_tx_valid (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_valid
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  cpu_tx_valid_IBUF_inst/O
                         net (fo=1, routed)           1.580     2.631    fifo_tx/cpu_tx_valid_IBUF
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     2.755 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1/O
                         net (fo=21, routed)          0.681     3.437    fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.561 r  fifo_tx/NORMAL_FIFO.buffer[13][7]_i_1/O
                         net (fo=8, routed)           0.619     4.180    fifo_tx/NORMAL_FIFO.buffer[13][7]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[13][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.654     5.419    fifo_tx/CLK
    SLICE_X1Y14          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[13][5]/C

Slack:                    inf
  Source:                 cpu_tx_valid
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[15][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 1.299ns (31.230%)  route 2.861ns (68.770%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  cpu_tx_valid (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_valid
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  cpu_tx_valid_IBUF_inst/O
                         net (fo=1, routed)           1.580     2.631    fifo_tx/cpu_tx_valid_IBUF
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     2.755 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1/O
                         net (fo=21, routed)          0.645     3.400    fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124     3.524 r  fifo_tx/NORMAL_FIFO.buffer[15][7]_i_1/O
                         net (fo=8, routed)           0.636     4.160    fifo_tx/NORMAL_FIFO.buffer[15][7]_i_1_n_0
    SLICE_X7Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[15][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.654     5.419    fifo_tx/CLK
    SLICE_X7Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[15][0]/C

Slack:                    inf
  Source:                 cpu_tx_valid
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 1.299ns (31.715%)  route 2.797ns (68.285%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  cpu_tx_valid (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_valid
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  cpu_tx_valid_IBUF_inst/O
                         net (fo=1, routed)           1.580     2.631    fifo_tx/cpu_tx_valid_IBUF
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     2.755 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1/O
                         net (fo=21, routed)          0.691     3.446    fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     3.570 r  fifo_tx/NORMAL_FIFO.buffer[0][7]_i_1/O
                         net (fo=8, routed)           0.526     4.096    fifo_tx/NORMAL_FIFO.buffer[0][7]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.655     5.420    fifo_tx/CLK
    SLICE_X1Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[0][0]/C

Slack:                    inf
  Source:                 cpu_tx_valid
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 1.299ns (31.715%)  route 2.797ns (68.285%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  cpu_tx_valid (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_valid
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  cpu_tx_valid_IBUF_inst/O
                         net (fo=1, routed)           1.580     2.631    fifo_tx/cpu_tx_valid_IBUF
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     2.755 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1/O
                         net (fo=21, routed)          0.691     3.446    fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     3.570 r  fifo_tx/NORMAL_FIFO.buffer[0][7]_i_1/O
                         net (fo=8, routed)           0.526     4.096    fifo_tx/NORMAL_FIFO.buffer[0][7]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.655     5.420    fifo_tx/CLK
    SLICE_X1Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[0][1]/C

Slack:                    inf
  Source:                 cpu_tx_valid
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 1.299ns (31.715%)  route 2.797ns (68.285%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  cpu_tx_valid (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_valid
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  cpu_tx_valid_IBUF_inst/O
                         net (fo=1, routed)           1.580     2.631    fifo_tx/cpu_tx_valid_IBUF
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     2.755 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1/O
                         net (fo=21, routed)          0.691     3.446    fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     3.570 r  fifo_tx/NORMAL_FIFO.buffer[0][7]_i_1/O
                         net (fo=8, routed)           0.526     4.096    fifo_tx/NORMAL_FIFO.buffer[0][7]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.655     5.420    fifo_tx/CLK
    SLICE_X1Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[0][2]/C

Slack:                    inf
  Source:                 cpu_tx_valid
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 1.299ns (31.715%)  route 2.797ns (68.285%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  cpu_tx_valid (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_valid
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  cpu_tx_valid_IBUF_inst/O
                         net (fo=1, routed)           1.580     2.631    fifo_tx/cpu_tx_valid_IBUF
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     2.755 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1/O
                         net (fo=21, routed)          0.691     3.446    fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     3.570 r  fifo_tx/NORMAL_FIFO.buffer[0][7]_i_1/O
                         net (fo=8, routed)           0.526     4.096    fifo_tx/NORMAL_FIFO.buffer[0][7]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.655     5.420    fifo_tx/CLK
    SLICE_X1Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[0][3]/C

Slack:                    inf
  Source:                 cpu_tx_valid
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 1.299ns (31.715%)  route 2.797ns (68.285%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  cpu_tx_valid (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_valid
    V7                   IBUF (Prop_ibuf_I_O)         1.051     1.051 r  cpu_tx_valid_IBUF_inst/O
                         net (fo=1, routed)           1.580     2.631    fifo_tx/cpu_tx_valid_IBUF
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     2.755 r  fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1/O
                         net (fo=21, routed)          0.691     3.446    fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     3.570 r  fifo_tx/NORMAL_FIFO.buffer[0][7]_i_1/O
                         net (fo=8, routed)           0.526     4.096    fifo_tx/NORMAL_FIFO.buffer[0][7]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.655     5.420    fifo_tx/CLK
    SLICE_X1Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[0][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_tx_data[0]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.247ns (35.724%)  route 0.444ns (64.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  cpu_tx_data[0] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[0]
    W10                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  cpu_tx_data_IBUF[0]_inst/O
                         net (fo=16, routed)          0.444     0.691    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[0]
    SLICE_X2Y13          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.890     2.232    fifo_tx/CLK
    SLICE_X2Y13          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][0]/C

Slack:                    inf
  Source:                 cpu_tx_data[0]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.247ns (35.193%)  route 0.455ns (64.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  cpu_tx_data[0] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[0]
    W10                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  cpu_tx_data_IBUF[0]_inst/O
                         net (fo=16, routed)          0.455     0.702    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[0]
    SLICE_X1Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.891     2.233    fifo_tx/CLK
    SLICE_X1Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[0][0]/C

Slack:                    inf
  Source:                 cpu_tx_data[5]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.212ns (30.189%)  route 0.491ns (69.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  cpu_tx_data[5] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[5]
    Y6                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  cpu_tx_data_IBUF[5]_inst/O
                         net (fo=16, routed)          0.491     0.703    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[5]
    SLICE_X2Y13          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.890     2.232    fifo_tx/CLK
    SLICE_X2Y13          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[5][5]/C

Slack:                    inf
  Source:                 cpu_tx_data[1]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.280ns (39.229%)  route 0.434ns (60.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  cpu_tx_data[1] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[1]
    W8                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  cpu_tx_data_IBUF[1]_inst/O
                         net (fo=16, routed)          0.434     0.714    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[1]
    SLICE_X0Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.891     2.233    fifo_tx/CLK
    SLICE_X0Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[7][1]/C

Slack:                    inf
  Source:                 cpu_tx_data[0]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.247ns (34.250%)  route 0.474ns (65.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  cpu_tx_data[0] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[0]
    W10                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  cpu_tx_data_IBUF[0]_inst/O
                         net (fo=16, routed)          0.474     0.721    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[0]
    SLICE_X0Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.891     2.233    fifo_tx/CLK
    SLICE_X0Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[7][0]/C

Slack:                    inf
  Source:                 cpu_tx_data[5]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.212ns (28.968%)  route 0.520ns (71.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  cpu_tx_data[5] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[5]
    Y6                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  cpu_tx_data_IBUF[5]_inst/O
                         net (fo=16, routed)          0.520     0.733    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[5]
    SLICE_X0Y14          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.890     2.232    fifo_tx/CLK
    SLICE_X0Y14          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[12][5]/C

Slack:                    inf
  Source:                 cpu_tx_data[4]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.259ns (34.877%)  route 0.483ns (65.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  cpu_tx_data[4] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[4]
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  cpu_tx_data_IBUF[4]_inst/O
                         net (fo=16, routed)          0.483     0.742    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[4]
    SLICE_X0Y14          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.890     2.232    fifo_tx/CLK
    SLICE_X0Y14          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[12][4]/C

Slack:                    inf
  Source:                 cpu_tx_data[4]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[13][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.259ns (34.877%)  route 0.483ns (65.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  cpu_tx_data[4] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[4]
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  cpu_tx_data_IBUF[4]_inst/O
                         net (fo=16, routed)          0.483     0.742    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[4]
    SLICE_X1Y14          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.890     2.232    fifo_tx/CLK
    SLICE_X1Y14          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[13][4]/C

Slack:                    inf
  Source:                 cpu_tx_data[3]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.242ns (32.033%)  route 0.514ns (67.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  cpu_tx_data[3] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[3]
    Y8                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  cpu_tx_data_IBUF[3]_inst/O
                         net (fo=16, routed)          0.514     0.756    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[3]
    SLICE_X0Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.891     2.233    fifo_tx/CLK
    SLICE_X0Y12          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[7][3]/C

Slack:                    inf
  Source:                 cpu_tx_data[0]
                            (input port)
  Destination:            fifo_tx/NORMAL_FIFO.buffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.247ns (32.512%)  route 0.513ns (67.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  cpu_tx_data[0] (IN)
                         net (fo=0)                   0.000     0.000    cpu_tx_data[0]
    W10                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  cpu_tx_data_IBUF[0]_inst/O
                         net (fo=16, routed)          0.513     0.760    fifo_tx/NORMAL_FIFO.buffer_reg[0][7]_0[0]
    SLICE_X0Y11          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.893     2.235    fifo_tx/CLK
    SLICE_X0Y11          FDRE                                         r  fifo_tx/NORMAL_FIFO.buffer_reg[1][0]/C





