// Seed: 1469867271
module module_0 (
    input tri1 id_0,
    input wire id_1
);
  supply1 id_3;
  assign id_3 = -1'd0;
  assign module_1.id_10 = 0;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input wire id_2
    , id_13,
    output tri id_3,
    output wand id_4,
    input tri0 id_5
    , id_14,
    output supply1 id_6,
    input supply0 id_7,
    output wand id_8,
    input tri id_9,
    output uwire id_10,
    input supply0 id_11
);
  module_0 modCall_1 (
      id_2,
      id_9
  );
  logic id_15;
  ;
  logic id_16;
endmodule
