// Seed: 2354215557
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri id_4,
    input wor id_5,
    input supply0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    output tri0 id_9,
    input wand id_10,
    input wire id_11
);
  assign id_9 = 1;
  if (id_4) begin
    assign id_1 = id_6 == id_8;
  end else begin
    assign id_9 = id_11;
  end
  assign id_1 = id_10;
  wire id_13;
  wire id_14 = 1 == id_11;
endmodule
module module_1 (
    output wire id_0,
    output supply0 id_1,
    input tri0 id_2
);
  assign id_1 = id_2;
  module_0(
      id_2, id_1, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_1, id_2, id_2
  );
  wire id_4;
endmodule
