

================================================================
== Vivado HLS Report for 'layer10_3'
================================================================
* Date:           Thu Dec 13 23:23:53 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        layer_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.82|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                |    3|    3|         1|          -|          -|     3|    no    |
        |- Loop 2                |    ?|    ?|         ?|          -|          -|     3|    no    |
        | + Neuron_compute_loop  |    ?|    ?|        19|          -|          -|     ?|    no    |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    210|    331|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     14|   1297|   2156|
|Memory           |        0|      -|    192|     33|
|Multiplexer      |        -|      -|      -|    268|
|Register         |        -|      -|    374|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     14|   2073|   2788|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     17|      5|     15|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------+----------------------+---------+-------+-----+------+
    |layer10_3_dadd_64bkb_U0  |layer10_3_dadd_64bkb  |        0|      3|  687|  1071|
    |layer10_3_dcmp_64dEe_U2  |layer10_3_dcmp_64dEe  |        0|      0|  130|   469|
    |layer10_3_dmul_64cud_U1  |layer10_3_dmul_64cud  |        0|     11|  342|   586|
    |layer10_3_mux_32_eOg_U3  |layer10_3_mux_32_eOg  |        0|      0|   69|    15|
    |layer10_3_mux_32_fYi_U4  |layer10_3_mux_32_fYi  |        0|      0|   69|    15|
    +-------------------------+----------------------+---------+-------+-----+------+
    |Total                    |                      |        0|     14| 1297|  2156|
    +-------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |        Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------+---------+----+----+------+-----+------+-------------+
    |n0Weights_U  |layer10_3_n0Weights  |        0|  64|  11|    11|   64|     1|          704|
    |n1Weights_U  |layer10_3_n1Weights  |        0|  64|  11|    11|   64|     1|          704|
    |n2Weights_U  |layer10_3_n2Weights  |        0|  64|  11|    11|   64|     1|          704|
    +-------------+---------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                     |        0| 192|  33|    33|  192|     3|         2112|
    +-------------+---------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |gepindex1_fu_380_p2            |     +    |      0|  20|  10|           4|           5|
    |gepindex2_fu_470_p2            |     +    |      0|  20|  10|           5|           5|
    |gepindex3_fu_488_p2            |     +    |      0|  20|  10|           4|           5|
    |gepindex_fu_356_p2             |     +    |      0|  20|  10|           5|           5|
    |i_2_fu_263_p2                  |     +    |      0|  11|   8|           2|           1|
    |i_3_fu_280_p2                  |     +    |      0|  11|   8|           2|           1|
    |i_4_fu_508_p2                  |     +    |      0|  53|  21|          16|           1|
    |mem_index_gep8_fu_399_p2       |     +    |      0|  35|  15|          10|          10|
    |tmp_7_i_fu_498_p2              |     +    |      0|  20|  10|           5|           2|
    |cond1_fu_466_p2                |    and   |      0|   0|   2|           1|           1|
    |cond2_fu_480_p2                |    and   |      0|   0|   2|           1|           1|
    |cond_fu_371_p2                 |    and   |      0|   0|   2|           1|           1|
    |tmp_2_fu_518_p2                |    and   |      0|   0|   2|           1|           1|
    |addrCmp1_fu_408_p2             |   icmp   |      0|   0|   5|          10|           7|
    |addrCmp2_fu_414_p2             |   icmp   |      0|   0|   5|          10|           7|
    |addrCmp3_fu_420_p2             |   icmp   |      0|   0|   5|          10|           8|
    |addrCmp4_fu_426_p2             |   icmp   |      0|   0|   5|          10|           8|
    |addrCmp_fu_366_p2              |   icmp   |      0|   0|   5|           9|           8|
    |notlhs_fu_450_p2               |   icmp   |      0|   0|   6|          11|           2|
    |notrhs_fu_456_p2               |   icmp   |      0|   0|  29|          52|           1|
    |sel_tmp2_fu_292_p2             |   icmp   |      0|   0|   1|           2|           1|
    |sel_tmp_fu_286_p2              |   icmp   |      0|   0|   1|           2|           1|
    |tmp_3_fu_274_p2                |   icmp   |      0|   0|   1|           2|           2|
    |tmp_fu_257_p2                  |   icmp   |      0|   0|   1|           2|           2|
    |tmp_i_fu_390_p2                |   icmp   |      0|   0|   8|          16|          16|
    |tmp_6_fu_306_p2                |    or    |      0|   0|   2|           1|           1|
    |tmp_9_fu_514_p2                |    or    |      0|   0|   2|           1|           1|
    |mem_index_sel7_fu_312_p3       |  select  |      0|   0|   9|           1|           9|
    |mem_index_sel_cast_fu_298_p3   |  select  |      0|   0|   8|           1|           7|
    |output_write_assign_fu_531_p3  |  select  |      0|   0|  64|           1|          64|
    |tmp_1_i_fu_523_p3              |  select  |      0|   0|  64|           1|           1|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |Total                          |          |      0| 210| 331|         199|         185|
    +-------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  121|         26|    1|         26|
    |i_1_reg_179              |    9|          2|    2|          4|
    |i_i_reg_217              |    9|          2|   16|         32|
    |i_reg_168                |    9|          2|    2|          4|
    |n0Weights_address0       |   15|          3|    4|         12|
    |n1Weights_address0       |   15|          3|    4|         12|
    |n2Weights_address0       |   15|          3|    4|         12|
    |output_r_address0        |   15|          3|    2|          6|
    |output_r_d0              |   15|          3|   64|        192|
    |phi_load_reg_229         |   15|          3|   64|        192|
    |sum1_i_ph_phi_fu_194_p6  |   21|          4|   64|        256|
    |sum1_i_reg_206           |    9|          2|   64|        128|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  268|         56|  291|        876|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |addrCmp1_reg_626              |   1|   0|    1|          0|
    |addrCmp2_reg_631              |   1|   0|    1|          0|
    |addrCmp3_reg_636              |   1|   0|    1|          0|
    |addrCmp4_reg_641              |   1|   0|    1|          0|
    |ap_CS_fsm                     |  25|   0|   25|          0|
    |cond1_reg_666                 |   1|   0|    1|          0|
    |cond2_reg_675                 |   1|   0|    1|          0|
    |cond_reg_602                  |   1|   0|    1|          0|
    |i_1_reg_179                   |   2|   0|    2|          0|
    |i_3_reg_550                   |   2|   0|    2|          0|
    |i_4_reg_709                   |  16|   0|   16|          0|
    |i_i_reg_217                   |  16|   0|   16|          0|
    |i_reg_168                     |   2|   0|    2|          0|
    |inputData_load_reg_714        |  64|   0|   64|          0|
    |mem_index_sel7_cast_reg_592   |   6|   0|   10|          4|
    |mem_index_sel7_reg_564        |   6|   0|    9|          3|
    |notlhs_reg_646                |   1|   0|    1|          0|
    |notrhs_reg_651                |   1|   0|    1|          0|
    |output_addr_1_reg_577         |   2|   0|    2|          0|
    |phi_load_reg_229              |  64|   0|   64|          0|
    |sel_tmp2_reg_555              |   1|   0|    1|          0|
    |self_activation_read_reg_587  |   1|   0|    1|          0|
    |self_size_read_assig_reg_582  |  16|   0|   16|          0|
    |sum1_i_reg_206                |  64|   0|   64|          0|
    |tmp_10_reg_661                |   5|   0|    5|          0|
    |tmp_11_reg_619                |   5|   0|    5|          0|
    |tmp_5_reg_570                 |   2|   0|    5|          3|
    |tmp_6_reg_559                 |   1|   0|    1|          0|
    |tmp_8_i_reg_719               |  64|   0|   64|          0|
    |tmp_s_reg_656                 |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 374|   0|  384|         10|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |   layer10_3  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |   layer10_3  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   layer10_3  | return value |
|ap_done             | out |    1| ap_ctrl_hs |   layer10_3  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   layer10_3  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   layer10_3  | return value |
|inputData_address0  | out |    4|  ap_memory |   inputData  |     array    |
|inputData_ce0       | out |    1|  ap_memory |   inputData  |     array    |
|inputData_q0        |  in |   64|  ap_memory |   inputData  |     array    |
|output_r_address0   | out |    2|  ap_memory |   output_r   |     array    |
|output_r_ce0        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0         | out |   64|  ap_memory |   output_r   |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

