Running: C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/eda/key_board/tsw_isim_beh.exe -prj E:/eda/key_board/tsw_beh.prj work.tsw work.glbl 
ISim O.76xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/eda/key_board/key_scan.v" into library work
Analyzing Verilog file "E:/eda/key_board/clk_div.v" into library work
Analyzing Verilog file "E:/eda/key_board/main.v" into library work
Analyzing Verilog file "E:/eda/key_board/tsw.v" into library work
Analyzing Verilog file "C:/Xilinx/13.3/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/eda/key_board/tsw.v" Line 36: Port cpld_en is not connected to this instance
Completed static elaboration
Compiling module clk_div
Compiling module key_scan
Compiling module main
Compiling module tsw
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable E:/eda/key_board/tsw_isim_beh.exe
Fuse Memory Usage: 27108 KB
Fuse CPU Usage: 467 ms
