Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Nov 28 11:09:28 2024
| Host         : RSC-Precision-T3600 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file enhancedCROwrap_timing_summary_routed.rpt -pb enhancedCROwrap_timing_summary_routed.pb -rpx enhancedCROwrap_timing_summary_routed.rpx -warn_on_violation
| Design       : enhancedCROwrap
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 142 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[10]/Q (HIGH)

 There are 142 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[11]/Q (HIGH)

 There are 142 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[12]/Q (HIGH)

 There are 142 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[13]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[6]/Q (HIGH)

 There are 142 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_PS_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: crores/sela_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: crores/sela_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: crores/sela_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: crores/sela_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: crores/selb_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: crores/selb_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: crores/selb_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: crores/selb_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: encro/lowdff/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: encro/updff/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tsecp_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tsecp_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tsecp_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tsecp_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tsecp_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 32 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.502      -10.605                      2                  538        0.182        0.000                      0                  538        3.000        0.000                       0                   314  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
extclk          {0.000 5.000}      10.000          100.000         
  cclk          {0.000 5.000}      10.000          100.000         
    CLKFBOUT_1  {0.000 5.000}      10.000          100.000         
    h           {0.000 5.000}      10.000          100.000         
    pllclkup    {0.000 5.000}      10.000          100.000         
      hclk      {0.000 5.000}      10.000          100.000         
  dffclk        {0.000 5.000}      10.000          100.000         
  eclk          {0.000 5.000}      10.000          100.000         
    CLKFBOUT    {0.000 5.000}      10.000          100.000         
    i           {0.000 5.000}      10.000          100.000         
    pllclklow   {0.000 5.000}      10.000          100.000         
      iclk      {0.000 5.000}      10.000          100.000         
  uartclk       {0.000 5.000}      10.000          100.000         
virtclk         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
extclk                1.081        0.000                      0                  257        0.182        0.000                      0                  257        4.500        0.000                       0                   145  
  cclk                                                                                                                                                            3.000        0.000                       0                     2  
    CLKFBOUT_1                                                                                                                                                    8.751        0.000                       0                     2  
    h                                                                                                                                                             7.845        0.000                       0                     2  
  dffclk                                                                                                                                                          4.500        0.000                       0                     2  
  eclk                                                                                                                                                            3.000        0.000                       0                     2  
    CLKFBOUT                                                                                                                                                      8.751        0.000                       0                     2  
    i                                                                                                                                                             7.845        0.000                       0                     2  
  uartclk             5.742        0.000                      0                  279        0.183        0.000                      0                  279        4.500        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
extclk        cclk               -5.104       -5.104                      1                    1        2.865        0.000                      0                    1  
extclk        eclk               -5.502       -5.502                      1                    1        3.365        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  extclk
  To Clock:  extclk

Setup :            0  Failing Endpoints,  Worst Slack        1.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 teni_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crores/sela_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk rise@10.000ns - extclk fall@5.000ns)
  Data Path Delay:        3.639ns  (logic 1.261ns (34.651%)  route 2.378ns (65.349%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns = ( 10.236 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.633    10.236    clk_IBUF_BUFG
    SLICE_X46Y92         FDRE                                         r  teni_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.484    10.720 r  teni_reg[8]/Q
                         net (fo=13, routed)          0.857    11.577    crores/eni[8]
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.327    11.904 r  crores/sela[2]_i_5/O
                         net (fo=2, routed)           0.473    12.377    crores/sela[2]_i_5_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I4_O)        0.326    12.703 r  crores/sela[3]_i_3/O
                         net (fo=2, routed)           0.442    13.145    crores/sela[3]_i_3_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.269 r  crores/sela[3]_i_1/O
                         net (fo=4, routed)           0.606    13.875    crores/sela[3]_i_1_n_0
    SLICE_X45Y94         FDRE                                         r  crores/sela_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.515    14.938    crores/clk
    SLICE_X45Y94         FDRE                                         r  crores/sela_reg[3]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X45Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.956    crores/sela_reg[3]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -13.875    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 teni_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crores/selaset13_reg/D
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk rise@10.000ns - extclk fall@5.000ns)
  Data Path Delay:        3.862ns  (logic 1.154ns (29.883%)  route 2.708ns (70.117%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.635    10.238    clk_IBUF_BUFG
    SLICE_X43Y96         FDRE                                         r  teni_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.459    10.697 f  teni_reg[0]/Q
                         net (fo=16, routed)          0.587    11.284    crores/eni[0]
    SLICE_X44Y93         LUT4 (Prop_lut4_I1_O)        0.120    11.404 r  crores/selaset2_i_2/O
                         net (fo=7, routed)           0.734    12.138    crores/selaset2_i_2_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.327    12.465 r  crores/selaset8_i_2/O
                         net (fo=5, routed)           0.961    13.426    crores/selaset8_i_2_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.550 r  crores/selaset13_i_2/O
                         net (fo=3, routed)           0.426    13.975    crores/selaset13_i_2_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I0_O)        0.124    14.099 r  crores/selaset13_i_1/O
                         net (fo=1, routed)           0.000    14.099    crores/selaset13_i_1_n_0
    SLICE_X45Y90         FDRE                                         r  crores/selaset13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.513    14.936    crores/clk
    SLICE_X45Y90         FDRE                                         r  crores/selaset13_reg/C
                         clock pessimism              0.275    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)        0.031    15.206    crores/selaset13_reg
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -14.099    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 teni_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crores/selaset12_reg/D
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk rise@10.000ns - extclk fall@5.000ns)
  Data Path Delay:        3.858ns  (logic 1.154ns (29.914%)  route 2.704ns (70.086%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.635    10.238    clk_IBUF_BUFG
    SLICE_X43Y96         FDRE                                         r  teni_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.459    10.697 f  teni_reg[0]/Q
                         net (fo=16, routed)          0.587    11.284    crores/eni[0]
    SLICE_X44Y93         LUT4 (Prop_lut4_I1_O)        0.120    11.404 r  crores/selaset2_i_2/O
                         net (fo=7, routed)           0.734    12.138    crores/selaset2_i_2_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.327    12.465 r  crores/selaset8_i_2/O
                         net (fo=5, routed)           0.961    13.426    crores/selaset8_i_2_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.550 r  crores/selaset13_i_2/O
                         net (fo=3, routed)           0.422    13.971    crores/selaset13_i_2_n_0
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.124    14.095 r  crores/selaset12_i_1/O
                         net (fo=1, routed)           0.000    14.095    crores/selaset12_i_1_n_0
    SLICE_X45Y90         FDRE                                         r  crores/selaset12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.513    14.936    crores/clk
    SLICE_X45Y90         FDRE                                         r  crores/selaset12_reg/C
                         clock pessimism              0.275    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)        0.029    15.204    crores/selaset12_reg
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -14.095    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 teni_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crores/sela_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk rise@10.000ns - extclk fall@5.000ns)
  Data Path Delay:        3.590ns  (logic 1.261ns (35.126%)  route 2.329ns (64.874%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns = ( 10.236 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.633    10.236    clk_IBUF_BUFG
    SLICE_X46Y92         FDRE                                         r  teni_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.484    10.720 r  teni_reg[8]/Q
                         net (fo=13, routed)          0.857    11.577    crores/eni[8]
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.327    11.904 r  crores/sela[2]_i_5/O
                         net (fo=2, routed)           0.473    12.377    crores/sela[2]_i_5_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I4_O)        0.326    12.703 r  crores/sela[3]_i_3/O
                         net (fo=2, routed)           0.442    13.145    crores/sela[3]_i_3_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.269 r  crores/sela[3]_i_1/O
                         net (fo=4, routed)           0.557    13.826    crores/sela[3]_i_1_n_0
    SLICE_X45Y92         FDRE                                         r  crores/sela_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.514    14.937    crores/clk
    SLICE_X45Y92         FDRE                                         r  crores/sela_reg[1]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X45Y92         FDRE (Setup_fdre_C_CE)      -0.205    14.955    crores/sela_reg[1]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -13.826    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 teni_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crores/sela_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk rise@10.000ns - extclk fall@5.000ns)
  Data Path Delay:        3.550ns  (logic 1.261ns (35.526%)  route 2.289ns (64.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns = ( 10.236 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.633    10.236    clk_IBUF_BUFG
    SLICE_X46Y92         FDRE                                         r  teni_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.484    10.720 r  teni_reg[8]/Q
                         net (fo=13, routed)          0.857    11.577    crores/eni[8]
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.327    11.904 r  crores/sela[2]_i_5/O
                         net (fo=2, routed)           0.473    12.377    crores/sela[2]_i_5_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I4_O)        0.326    12.703 r  crores/sela[3]_i_3/O
                         net (fo=2, routed)           0.442    13.145    crores/sela[3]_i_3_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.269 r  crores/sela[3]_i_1/O
                         net (fo=4, routed)           0.516    13.785    crores/sela[3]_i_1_n_0
    SLICE_X47Y92         FDRE                                         r  crores/sela_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.512    14.935    crores/clk
    SLICE_X47Y92         FDRE                                         r  crores/sela_reg[0]/C
                         clock pessimism              0.279    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X47Y92         FDRE (Setup_fdre_C_CE)      -0.205    14.973    crores/sela_reg[0]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 teni_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crores/selaset14_reg/D
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk rise@10.000ns - extclk fall@5.000ns)
  Data Path Delay:        3.749ns  (logic 1.154ns (30.779%)  route 2.595ns (69.221%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.635    10.238    clk_IBUF_BUFG
    SLICE_X43Y96         FDRE                                         r  teni_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.459    10.697 f  teni_reg[0]/Q
                         net (fo=16, routed)          0.587    11.284    crores/eni[0]
    SLICE_X44Y93         LUT4 (Prop_lut4_I1_O)        0.120    11.404 r  crores/selaset2_i_2/O
                         net (fo=7, routed)           0.734    12.138    crores/selaset2_i_2_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.327    12.465 r  crores/selaset8_i_2/O
                         net (fo=5, routed)           0.961    13.426    crores/selaset8_i_2_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I0_O)        0.124    13.550 r  crores/selaset13_i_2/O
                         net (fo=3, routed)           0.313    13.863    crores/selaset13_i_2_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.987 r  crores/selaset14_i_1/O
                         net (fo=1, routed)           0.000    13.987    crores/selaset14_i_1_n_0
    SLICE_X47Y91         FDRE                                         r  crores/selaset14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.512    14.935    crores/clk
    SLICE_X47Y91         FDRE                                         r  crores/selaset14_reg/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)        0.032    15.190    crores/selaset14_reg
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -13.987    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 teni_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crores/sela_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk rise@10.000ns - extclk fall@5.000ns)
  Data Path Delay:        3.640ns  (logic 1.020ns (28.021%)  route 2.620ns (71.979%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns = ( 10.237 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.634    10.237    clk_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  teni_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.524    10.761 f  teni_reg[12]/Q
                         net (fo=13, routed)          0.821    11.582    crores/eni[12]
    SLICE_X45Y91         LUT5 (Prop_lut5_I2_O)        0.124    11.706 r  crores/sela[0]_i_4/O
                         net (fo=1, routed)           0.594    12.300    crores/sela[0]_i_4_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I2_O)        0.124    12.424 r  crores/sela[0]_i_3/O
                         net (fo=1, routed)           0.590    13.014    crores/sela[0]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I2_O)        0.124    13.138 r  crores/sela[0]_i_2/O
                         net (fo=1, routed)           0.425    13.563    crores/sela[0]_i_2_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.124    13.687 r  crores/sela[0]_i_1/O
                         net (fo=1, routed)           0.190    13.877    crores/sela[0]_i_1_n_0
    SLICE_X47Y92         FDRE                                         r  crores/sela_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.512    14.935    crores/clk
    SLICE_X47Y92         FDRE                                         r  crores/sela_reg[0]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X47Y92         FDRE (Setup_fdre_C_D)       -0.067    15.091    crores/sela_reg[0]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -13.877    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 teni_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crores/sela_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk rise@10.000ns - extclk fall@5.000ns)
  Data Path Delay:        3.421ns  (logic 1.261ns (36.857%)  route 2.160ns (63.143%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns = ( 10.236 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.633    10.236    clk_IBUF_BUFG
    SLICE_X46Y92         FDRE                                         r  teni_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.484    10.720 r  teni_reg[8]/Q
                         net (fo=13, routed)          0.857    11.577    crores/eni[8]
    SLICE_X45Y91         LUT4 (Prop_lut4_I3_O)        0.327    11.904 r  crores/sela[2]_i_5/O
                         net (fo=2, routed)           0.473    12.377    crores/sela[2]_i_5_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I4_O)        0.326    12.703 r  crores/sela[3]_i_3/O
                         net (fo=2, routed)           0.442    13.145    crores/sela[3]_i_3_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.269 r  crores/sela[3]_i_1/O
                         net (fo=4, routed)           0.388    13.657    crores/sela[3]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  crores/sela_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.513    14.936    crores/clk
    SLICE_X46Y93         FDRE                                         r  crores/sela_reg[2]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y93         FDRE (Setup_fdre_C_CE)      -0.169    15.007    crores/sela_reg[2]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -13.657    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 teni_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crores/selb_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk rise@10.000ns - extclk fall@5.000ns)
  Data Path Delay:        3.206ns  (logic 0.707ns (22.051%)  route 2.499ns (77.949%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.635    10.238    clk_IBUF_BUFG
    SLICE_X43Y96         FDRE                                         r  teni_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.459    10.697 r  teni_reg[0]/Q
                         net (fo=16, routed)          1.030    11.727    crores/eni[0]
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  crores/selb[3]_i_4/O
                         net (fo=1, routed)           0.878    12.729    crores/selb[3]_i_4_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.853 r  crores/selb[3]_i_1/O
                         net (fo=4, routed)           0.591    13.444    crores/selb[3]_i_1_n_0
    SLICE_X42Y92         FDRE                                         r  crores/selb_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.514    14.937    crores/clk
    SLICE_X42Y92         FDRE                                         r  crores/selb_reg[2]/C
                         clock pessimism              0.275    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X42Y92         FDRE (Setup_fdre_C_CE)      -0.169    15.007    crores/selb_reg[2]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -13.444    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 teni_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crores/selb_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extclk rise@10.000ns - extclk fall@5.000ns)
  Data Path Delay:        3.206ns  (logic 0.707ns (22.051%)  route 2.499ns (77.949%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.635    10.238    clk_IBUF_BUFG
    SLICE_X43Y96         FDRE                                         r  teni_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.459    10.697 r  teni_reg[0]/Q
                         net (fo=16, routed)          1.030    11.727    crores/eni[0]
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.851 r  crores/selb[3]_i_4/O
                         net (fo=1, routed)           0.878    12.729    crores/selb[3]_i_4_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.853 r  crores/selb[3]_i_1/O
                         net (fo=4, routed)           0.591    13.444    crores/selb[3]_i_1_n_0
    SLICE_X42Y92         FDRE                                         r  crores/selb_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.514    14.937    crores/clk
    SLICE_X42Y92         FDRE                                         r  crores/selb_reg[3]/C
                         clock pessimism              0.275    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X42Y92         FDRE (Setup_fdre_C_CE)      -0.169    15.007    crores/selb_reg[3]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -13.444    
  -------------------------------------------------------------------
                         slack                                  1.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tsecp_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsecp_reg[3]/D
                            (falling edge-triggered cell FDSE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk fall@5.000ns - extclk fall@5.000ns)
  Data Path Delay:        0.293ns  (logic 0.191ns (65.293%)  route 0.102ns (34.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 7.004 - 5.000 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.569     6.488    clk_IBUF_BUFG
    SLICE_X44Y97         FDSE                                         r  tsecp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDSE (Prop_fdse_C_Q)         0.146     6.634 r  tsecp_reg[2]/Q
                         net (fo=23, routed)          0.102     6.736    tsecp_reg_n_0_[2]
    SLICE_X45Y97         LUT5 (Prop_lut5_I3_O)        0.045     6.781 r  tsecp[3]_i_1/O
                         net (fo=1, routed)           0.000     6.781    tsecp[3]_i_1_n_0
    SLICE_X45Y97         FDSE                                         r  tsecp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.839     7.004    clk_IBUF_BUFG
    SLICE_X45Y97         FDSE                                         r  tsecp_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.501    
    SLICE_X45Y97         FDSE (Hold_fdse_C_D)         0.098     6.599    tsecp_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.599    
                         arrival time                           6.781    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 jr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk fall@5.000ns - extclk fall@5.000ns)
  Data Path Delay:        0.314ns  (logic 0.194ns (61.779%)  route 0.120ns (38.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 7.006 - 5.000 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.569     6.488    clk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  jr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.146     6.634 r  jr_reg[0]/Q
                         net (fo=9, routed)           0.120     6.754    jr_reg__0[0]
    SLICE_X41Y99         LUT5 (Prop_lut5_I2_O)        0.048     6.802 r  jr[4]_i_1/O
                         net (fo=1, routed)           0.000     6.802    p_0_in__0[4]
    SLICE_X41Y99         FDRE                                         r  jr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.841     7.006    clk_IBUF_BUFG
    SLICE_X41Y99         FDRE                                         r  jr_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.501    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.114     6.615    jr_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.615    
                         arrival time                           6.802    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sevensegm/ctworo/countforss/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevensegm/ctworo/countforss/rcounto_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk rise@0.000ns - extclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.171%)  route 0.128ns (43.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.568     1.487    sevensegm/ctworo/countforss/clk
    SLICE_X34Y88         FDRE                                         r  sevensegm/ctworo/countforss/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  sevensegm/ctworo/countforss/count_reg[2]/Q
                         net (fo=2, routed)           0.128     1.779    sevensegm/ctworo/countforss/count_reg[2]
    SLICE_X33Y89         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.840     2.005    sevensegm/ctworo/countforss/clk
    SLICE_X33Y89         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[2]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.066     1.591    sevensegm/ctworo/countforss/rcounto_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sevensegm/ctworo/countforss/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevensegm/ctworo/countforss/rcounto_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk rise@0.000ns - extclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.709%)  route 0.120ns (42.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.569     1.488    sevensegm/ctworo/countforss/clk
    SLICE_X34Y92         FDRE                                         r  sevensegm/ctworo/countforss/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  sevensegm/ctworo/countforss/count_reg[18]/Q
                         net (fo=3, routed)           0.120     1.773    sevensegm/ctworo/countforss/count_reg[18]
    SLICE_X36Y91         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.840     2.005    sevensegm/ctworo/countforss/clk
    SLICE_X36Y91         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[18]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.076     1.580    sevensegm/ctworo/countforss/rcounto_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 sevensegm/ctworo/countforss/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevensegm/ctworo/countforss/rcounto_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk rise@0.000ns - extclk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.047%)  route 0.119ns (41.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.569     1.488    sevensegm/ctworo/countforss/clk
    SLICE_X34Y92         FDRE                                         r  sevensegm/ctworo/countforss/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  sevensegm/ctworo/countforss/count_reg[17]/Q
                         net (fo=3, routed)           0.119     1.771    sevensegm/ctworo/countforss/count_reg[17]
    SLICE_X36Y91         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.840     2.005    sevensegm/ctworo/countforss/clk
    SLICE_X36Y91         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[17]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.071     1.575    sevensegm/ctworo/countforss/rcounto_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sevensegm/ctworo/countforss/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevensegm/ctworo/countforss/rcounto_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk rise@0.000ns - extclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.816%)  route 0.141ns (46.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.568     1.487    sevensegm/ctworo/countforss/clk
    SLICE_X34Y89         FDRE                                         r  sevensegm/ctworo/countforss/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  sevensegm/ctworo/countforss/count_reg[5]/Q
                         net (fo=3, routed)           0.141     1.792    sevensegm/ctworo/countforss/count_reg[5]
    SLICE_X33Y89         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.840     2.005    sevensegm/ctworo/countforss/clk
    SLICE_X33Y89         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[5]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.070     1.595    sevensegm/ctworo/countforss/rcounto_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sevensegm/ctworo/countforss/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevensegm/ctworo/countforss/rcounto_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk rise@0.000ns - extclk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.486%)  route 0.126ns (43.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.569     1.488    sevensegm/ctworo/countforss/clk
    SLICE_X34Y90         FDRE                                         r  sevensegm/ctworo/countforss/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  sevensegm/ctworo/countforss/count_reg[9]/Q
                         net (fo=3, routed)           0.126     1.779    sevensegm/ctworo/countforss/count_reg[9]
    SLICE_X36Y90         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.840     2.005    sevensegm/ctworo/countforss/clk
    SLICE_X36Y90         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[9]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.076     1.580    sevensegm/ctworo/countforss/rcounto_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sevensegm/ctworo/countforss/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevensegm/ctworo/countforss/rcounto_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk rise@0.000ns - extclk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.464%)  route 0.126ns (43.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.569     1.488    sevensegm/ctworo/countforss/clk
    SLICE_X34Y92         FDRE                                         r  sevensegm/ctworo/countforss/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  sevensegm/ctworo/countforss/count_reg[16]/Q
                         net (fo=3, routed)           0.126     1.779    sevensegm/ctworo/countforss/count_reg[16]
    SLICE_X36Y91         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.840     2.005    sevensegm/ctworo/countforss/clk
    SLICE_X36Y91         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[16]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.075     1.579    sevensegm/ctworo/countforss/rcounto_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 jr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jr_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk fall@5.000ns - extclk fall@5.000ns)
  Data Path Delay:        0.311ns  (logic 0.191ns (61.410%)  route 0.120ns (38.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 7.006 - 5.000 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.569     6.488    clk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  jr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.146     6.634 r  jr_reg[0]/Q
                         net (fo=9, routed)           0.120     6.754    jr_reg__0[0]
    SLICE_X41Y99         LUT4 (Prop_lut4_I1_O)        0.045     6.799 r  jr[3]_i_1/O
                         net (fo=1, routed)           0.000     6.799    p_0_in__0[3]
    SLICE_X41Y99         FDRE                                         r  jr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.841     7.006    clk_IBUF_BUFG
    SLICE_X41Y99         FDRE                                         r  jr_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.501    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.098     6.599    jr_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.599    
                         arrival time                           6.799    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sevensegm/ctworo/countforss/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevensegm/ctworo/countforss/rcounto_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             extclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extclk rise@0.000ns - extclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.108%)  route 0.123ns (42.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.569     1.488    sevensegm/ctworo/countforss/clk
    SLICE_X34Y90         FDRE                                         r  sevensegm/ctworo/countforss/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  sevensegm/ctworo/countforss/count_reg[8]/Q
                         net (fo=3, routed)           0.123     1.776    sevensegm/ctworo/countforss/count_reg[8]
    SLICE_X36Y90         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock extclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.840     2.005    sevensegm/ctworo/countforss/clk
    SLICE_X36Y90         FDRE                                         r  sevensegm/ctworo/countforss/rcounto_reg[8]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.071     1.575    sevensegm/ctworo/countforss/rcounto_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         extclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  uartbuf/I0
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  dffbuf/I0
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y90    crores/selaset13_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y91    crores/selaset14_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y94    crores/selaset1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y94    crores/selaset2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y93    crores/selaset3_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y93    crores/selaset4_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y93    crores/selaset5_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y80    sevensegm/t_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y80    sevensegm/t_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y80    sevensegm/t_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y80    sevensegm/t_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y94    crores/selaset1_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X42Y94    crores/selaset2_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X42Y93    crores/selaset3_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y93    crores/selaset4_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y93    crores/selaset5_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y94    crores/selaset6_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y88    sevensegm/ctworo/countforss/count_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y90    sevensegm/ctworo/countforss/count_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y90    sevensegm/ctworo/countforss/count_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y90    sevensegm/ctworo/countforss/rcounto_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y90    sevensegm/ctworo/countforss/rcounto_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y91    sevensegm/ctworo/countforss/rcounto_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y91    sevensegm/ctworo/countforss/rcounto_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y91    sevensegm/ctworo/countforss/rcounto_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y91    sevensegm/ctworo/countforss/rcounto_reg[15]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y91    sevensegm/ctworo/countforss/rcounto_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  cclk
  To Clock:  cclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { encro/upbuf2/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5   encro/upmux/I0
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  encro/uppll/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  encro/uppll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  encro/uppll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  encro/uppll/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  encro/uppll/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  encro/uppll/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { encro/uppll/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  encro/uppll/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  encro/uppll/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  encro/uppll/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  encro/uppll/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  h
  To Clock:  h

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         h
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { encro/uppll/PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7   encro/uppll/clkout_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  encro/uppll/PLLE2_BASE_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  encro/uppll/PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  dffclk
  To Clock:  dffclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dffclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dffbuf/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95  encro/updff/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95  encro/lowdff/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95  encro/updff/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95  encro/lowdff/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95  encro/updff/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95  encro/lowdff/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95  encro/updff/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95  encro/lowdff/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95  encro/updff/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95  encro/lowdff/C



---------------------------------------------------------------------------------------------------
From Clock:  eclk
  To Clock:  eclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { encro/lowbuf2/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   encro/lowmux/I0
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  encro/lowpll/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  encro/lowpll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  encro/lowpll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  encro/lowpll/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  encro/lowpll/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  encro/lowpll/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { encro/lowpll/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  encro/lowpll/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  encro/lowpll/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  encro/lowpll/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  encro/lowpll/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i
  To Clock:  i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { encro/lowpll/PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19  encro/lowpll/clkout_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  encro/lowpll/PLLE2_BASE_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  encro/lowpll/PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  uartclk
  To Clock:  uartclk

Setup :            0  Failing Endpoints,  Worst Slack        5.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 uart64/transmit/bitTmr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/bitTmr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.828ns (21.968%)  route 2.941ns (78.032%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.641     5.244    uart64/transmit/uartclk
    SLICE_X33Y93         FDRE                                         r  uart64/transmit/bitTmr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  uart64/transmit/bitTmr_reg[1]/Q
                         net (fo=2, routed)           0.819     6.518    uart64/transmit/bitTmr_reg[1]
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.642 r  uart64/transmit/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.839     7.482    uart64/transmit/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.606 r  uart64/transmit/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.413     8.018    uart64/transmit/eqOp__12
    SLICE_X35Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.142 r  uart64/transmit/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.870     9.013    uart64/transmit/bitTmr
    SLICE_X33Y96         FDRE                                         r  uart64/transmit/bitTmr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.520    14.943    uart64/transmit/uartclk
    SLICE_X33Y96         FDRE                                         r  uart64/transmit/bitTmr_reg[12]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X33Y96         FDRE (Setup_fdre_C_R)       -0.429    14.754    uart64/transmit/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 uart64/transmit/bitTmr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/bitTmr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.828ns (21.968%)  route 2.941ns (78.032%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.641     5.244    uart64/transmit/uartclk
    SLICE_X33Y93         FDRE                                         r  uart64/transmit/bitTmr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  uart64/transmit/bitTmr_reg[1]/Q
                         net (fo=2, routed)           0.819     6.518    uart64/transmit/bitTmr_reg[1]
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.642 r  uart64/transmit/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.839     7.482    uart64/transmit/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.606 r  uart64/transmit/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.413     8.018    uart64/transmit/eqOp__12
    SLICE_X35Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.142 r  uart64/transmit/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.870     9.013    uart64/transmit/bitTmr
    SLICE_X33Y96         FDRE                                         r  uart64/transmit/bitTmr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.520    14.943    uart64/transmit/uartclk
    SLICE_X33Y96         FDRE                                         r  uart64/transmit/bitTmr_reg[13]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X33Y96         FDRE (Setup_fdre_C_R)       -0.429    14.754    uart64/transmit/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 uart64/transmit/bitTmr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/bitTmr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.828ns (22.828%)  route 2.799ns (77.172%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.641     5.244    uart64/transmit/uartclk
    SLICE_X33Y93         FDRE                                         r  uart64/transmit/bitTmr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  uart64/transmit/bitTmr_reg[1]/Q
                         net (fo=2, routed)           0.819     6.518    uart64/transmit/bitTmr_reg[1]
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.642 r  uart64/transmit/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.839     7.482    uart64/transmit/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.606 r  uart64/transmit/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.413     8.018    uart64/transmit/eqOp__12
    SLICE_X35Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.142 r  uart64/transmit/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.728     8.871    uart64/transmit/bitTmr
    SLICE_X33Y95         FDRE                                         r  uart64/transmit/bitTmr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.520    14.943    uart64/transmit/uartclk
    SLICE_X33Y95         FDRE                                         r  uart64/transmit/bitTmr_reg[10]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X33Y95         FDRE (Setup_fdre_C_R)       -0.429    14.754    uart64/transmit/bitTmr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 uart64/transmit/bitTmr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/bitTmr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.828ns (22.828%)  route 2.799ns (77.172%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.641     5.244    uart64/transmit/uartclk
    SLICE_X33Y93         FDRE                                         r  uart64/transmit/bitTmr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  uart64/transmit/bitTmr_reg[1]/Q
                         net (fo=2, routed)           0.819     6.518    uart64/transmit/bitTmr_reg[1]
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.642 r  uart64/transmit/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.839     7.482    uart64/transmit/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.606 r  uart64/transmit/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.413     8.018    uart64/transmit/eqOp__12
    SLICE_X35Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.142 r  uart64/transmit/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.728     8.871    uart64/transmit/bitTmr
    SLICE_X33Y95         FDRE                                         r  uart64/transmit/bitTmr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.520    14.943    uart64/transmit/uartclk
    SLICE_X33Y95         FDRE                                         r  uart64/transmit/bitTmr_reg[11]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X33Y95         FDRE (Setup_fdre_C_R)       -0.429    14.754    uart64/transmit/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 uart64/transmit/bitTmr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/bitTmr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.828ns (22.828%)  route 2.799ns (77.172%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.641     5.244    uart64/transmit/uartclk
    SLICE_X33Y93         FDRE                                         r  uart64/transmit/bitTmr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  uart64/transmit/bitTmr_reg[1]/Q
                         net (fo=2, routed)           0.819     6.518    uart64/transmit/bitTmr_reg[1]
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.642 r  uart64/transmit/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.839     7.482    uart64/transmit/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.606 r  uart64/transmit/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.413     8.018    uart64/transmit/eqOp__12
    SLICE_X35Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.142 r  uart64/transmit/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.728     8.871    uart64/transmit/bitTmr
    SLICE_X33Y95         FDRE                                         r  uart64/transmit/bitTmr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.520    14.943    uart64/transmit/uartclk
    SLICE_X33Y95         FDRE                                         r  uart64/transmit/bitTmr_reg[8]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X33Y95         FDRE (Setup_fdre_C_R)       -0.429    14.754    uart64/transmit/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 uart64/transmit/bitTmr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/bitTmr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.828ns (22.828%)  route 2.799ns (77.172%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.641     5.244    uart64/transmit/uartclk
    SLICE_X33Y93         FDRE                                         r  uart64/transmit/bitTmr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  uart64/transmit/bitTmr_reg[1]/Q
                         net (fo=2, routed)           0.819     6.518    uart64/transmit/bitTmr_reg[1]
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.642 r  uart64/transmit/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.839     7.482    uart64/transmit/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.606 r  uart64/transmit/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.413     8.018    uart64/transmit/eqOp__12
    SLICE_X35Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.142 r  uart64/transmit/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.728     8.871    uart64/transmit/bitTmr
    SLICE_X33Y95         FDRE                                         r  uart64/transmit/bitTmr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.520    14.943    uart64/transmit/uartclk
    SLICE_X33Y95         FDRE                                         r  uart64/transmit/bitTmr_reg[9]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X33Y95         FDRE (Setup_fdre_C_R)       -0.429    14.754    uart64/transmit/bitTmr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 uart64/FSM_sequential_uartState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/strIndex_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.642ns (17.768%)  route 2.971ns (82.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.638     5.241    uart64/uartclk
    SLICE_X38Y92         FDRE                                         r  uart64/FSM_sequential_uartState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.759 f  uart64/FSM_sequential_uartState_reg[1]/Q
                         net (fo=13, routed)          1.068     6.827    uart64/uartState[1]
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.124     6.951 r  uart64/sendStr[0][7]_i_1/O
                         net (fo=68, routed)          1.903     8.854    uart64/sendStr
    SLICE_X40Y87         FDRE                                         r  uart64/strIndex_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.514    14.937    uart64/uartclk
    SLICE_X40Y87         FDRE                                         r  uart64/strIndex_reg[1]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X40Y87         FDRE (Setup_fdre_C_R)       -0.429    14.748    uart64/strIndex_reg[1]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 uart64/FSM_sequential_uartState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/strIndex_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.642ns (17.768%)  route 2.971ns (82.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.638     5.241    uart64/uartclk
    SLICE_X38Y92         FDRE                                         r  uart64/FSM_sequential_uartState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.759 f  uart64/FSM_sequential_uartState_reg[1]/Q
                         net (fo=13, routed)          1.068     6.827    uart64/uartState[1]
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.124     6.951 r  uart64/sendStr[0][7]_i_1/O
                         net (fo=68, routed)          1.903     8.854    uart64/sendStr
    SLICE_X40Y87         FDRE                                         r  uart64/strIndex_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.514    14.937    uart64/uartclk
    SLICE_X40Y87         FDRE                                         r  uart64/strIndex_reg[2]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X40Y87         FDRE (Setup_fdre_C_R)       -0.429    14.748    uart64/strIndex_reg[2]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 uart64/transmit/bitTmr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.828ns (22.786%)  route 2.806ns (77.214%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.641     5.244    uart64/transmit/uartclk
    SLICE_X33Y93         FDRE                                         r  uart64/transmit/bitTmr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  uart64/transmit/bitTmr_reg[1]/Q
                         net (fo=2, routed)           0.819     6.518    uart64/transmit/bitTmr_reg[1]
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.642 r  uart64/transmit/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.839     7.482    uart64/transmit/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.606 r  uart64/transmit/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.413     8.018    uart64/transmit/eqOp__12
    SLICE_X35Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.142 r  uart64/transmit/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.735     8.877    uart64/transmit/bitTmr
    SLICE_X33Y93         FDRE                                         r  uart64/transmit/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.520    14.943    uart64/transmit/uartclk
    SLICE_X33Y93         FDRE                                         r  uart64/transmit/bitTmr_reg[0]/C
                         clock pessimism              0.301    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.429    14.779    uart64/transmit/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 uart64/transmit/bitTmr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.828ns (22.786%)  route 2.806ns (77.214%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.602 r  uartbuf/O
                         net (fo=155, routed)         1.641     5.244    uart64/transmit/uartclk
    SLICE_X33Y93         FDRE                                         r  uart64/transmit/bitTmr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     5.700 f  uart64/transmit/bitTmr_reg[1]/Q
                         net (fo=2, routed)           0.819     6.518    uart64/transmit/bitTmr_reg[1]
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.642 r  uart64/transmit/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.839     7.482    uart64/transmit/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.606 r  uart64/transmit/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.413     8.018    uart64/transmit/eqOp__12
    SLICE_X35Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.142 r  uart64/transmit/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.735     8.877    uart64/transmit/bitTmr
    SLICE_X33Y93         FDRE                                         r  uart64/transmit/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.422 r  uartbuf/O
                         net (fo=155, routed)         1.520    14.943    uart64/transmit/uartclk
    SLICE_X33Y93         FDRE                                         r  uart64/transmit/bitTmr_reg[1]/C
                         clock pessimism              0.301    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.429    14.779    uart64/transmit/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart64/sendStr_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/uartData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.248ns (82.405%)  route 0.053ns (17.596%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.566     1.485    uart64/uartclk
    SLICE_X40Y88         FDRE                                         r  uart64/sendStr_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart64/sendStr_reg[3][0]/Q
                         net (fo=1, routed)           0.053     1.679    uart64/sendStr_reg[3]__0[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.724 r  uart64/uartData[0]_i_2/O
                         net (fo=1, routed)           0.000     1.724    uart64/uartData[0]_i_2_n_0
    SLICE_X41Y88         MUXF7 (Prop_muxf7_I0_O)      0.062     1.786 r  uart64/uartData_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.786    uart64/uartData_reg[0]_i_1_n_0
    SLICE_X41Y88         FDRE                                         r  uart64/uartData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.838     2.003    uart64/uartclk
    SLICE_X41Y88         FDRE                                         r  uart64/uartData_reg[0]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.105     1.603    uart64/uartData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uart64/uartData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.792%)  route 0.107ns (43.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.567     1.486    uart64/uartclk
    SLICE_X39Y91         FDRE                                         r  uart64/uartData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  uart64/uartData_reg[1]/Q
                         net (fo=2, routed)           0.107     1.735    uart64/transmit/D[1]
    SLICE_X41Y91         FDRE                                         r  uart64/transmit/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.839     2.004    uart64/transmit/uartclk
    SLICE_X41Y91         FDRE                                         r  uart64/transmit/txData_reg[2]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.047     1.549    uart64/transmit/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart64/uartData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.384%)  route 0.109ns (43.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.567     1.486    uart64/uartclk
    SLICE_X39Y91         FDRE                                         r  uart64/uartData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  uart64/uartData_reg[3]/Q
                         net (fo=2, routed)           0.109     1.736    uart64/transmit/D[3]
    SLICE_X41Y91         FDRE                                         r  uart64/transmit/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.839     2.004    uart64/transmit/uartclk
    SLICE_X41Y91         FDRE                                         r  uart64/transmit/txData_reg[4]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.047     1.549    uart64/transmit/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uart64/uartData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.531%)  route 0.176ns (55.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.566     1.485    uart64/uartclk
    SLICE_X43Y89         FDRE                                         r  uart64/uartData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart64/uartData_reg[5]/Q
                         net (fo=1, routed)           0.176     1.802    uart64/transmit/D[5]
    SLICE_X41Y91         FDRE                                         r  uart64/transmit/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.839     2.004    uart64/transmit/uartclk
    SLICE_X41Y91         FDRE                                         r  uart64/transmit/txData_reg[6]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.071     1.595    uart64/transmit/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart64/uartData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.566     1.485    uart64/uartclk
    SLICE_X41Y88         FDRE                                         r  uart64/uartData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart64/uartData_reg[6]/Q
                         net (fo=1, routed)           0.172     1.798    uart64/transmit/D[6]
    SLICE_X41Y91         FDRE                                         r  uart64/transmit/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.839     2.004    uart64/transmit/uartclk
    SLICE_X41Y91         FDRE                                         r  uart64/transmit/txData_reg[7]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.076     1.578    uart64/transmit/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart64/sendStr_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/uartData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.251ns (69.358%)  route 0.111ns (30.642%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.566     1.485    uart64/uartclk
    SLICE_X40Y89         FDRE                                         r  uart64/sendStr_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart64/sendStr_reg[4][2]/Q
                         net (fo=1, routed)           0.111     1.737    uart64/sendStr_reg[4]__0[2]
    SLICE_X43Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.782 r  uart64/uartData[2]_i_3/O
                         net (fo=1, routed)           0.000     1.782    uart64/uartData[2]_i_3_n_0
    SLICE_X43Y89         MUXF7 (Prop_muxf7_I1_O)      0.065     1.847 r  uart64/uartData_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.847    uart64/uartData_reg[2]_i_1_n_0
    SLICE_X43Y89         FDRE                                         r  uart64/uartData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.836     2.001    uart64/uartclk
    SLICE_X43Y89         FDRE                                         r  uart64/uartData_reg[2]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X43Y89         FDRE (Hold_fdre_C_D)         0.105     1.626    uart64/uartData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uart64/uartData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.368%)  route 0.170ns (54.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.566     1.485    uart64/uartclk
    SLICE_X43Y89         FDRE                                         r  uart64/uartData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart64/uartData_reg[2]/Q
                         net (fo=1, routed)           0.170     1.796    uart64/transmit/D[2]
    SLICE_X41Y91         FDRE                                         r  uart64/transmit/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.839     2.004    uart64/transmit/uartclk
    SLICE_X41Y91         FDRE                                         r  uart64/transmit/txData_reg[3]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.047     1.571    uart64/transmit/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uart64/sendStr_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/uartData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.248ns (72.038%)  route 0.096ns (27.962%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.566     1.485    uart64/uartclk
    SLICE_X44Y88         FDRE                                         r  uart64/sendStr_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart64/sendStr_reg[0][4]/Q
                         net (fo=1, routed)           0.096     1.723    uart64/sendStr_reg[0]__0[4]
    SLICE_X43Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  uart64/uartData[4]_i_2/O
                         net (fo=1, routed)           0.000     1.768    uart64/uartData[4]_i_2_n_0
    SLICE_X43Y87         MUXF7 (Prop_muxf7_I0_O)      0.062     1.830 r  uart64/uartData_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.830    uart64/uartData_reg[4]_i_1_n_0
    SLICE_X43Y87         FDRE                                         r  uart64/uartData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.834     1.999    uart64/uartclk
    SLICE_X43Y87         FDRE                                         r  uart64/uartData_reg[4]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X43Y87         FDRE (Hold_fdre_C_D)         0.105     1.604    uart64/uartData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart64/sendStr_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/uartData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.260ns (70.529%)  route 0.109ns (29.471%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.566     1.485    uart64/uartclk
    SLICE_X43Y88         FDRE                                         r  uart64/sendStr_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart64/sendStr_reg[4][6]/Q
                         net (fo=1, routed)           0.109     1.735    uart64/sendStr_reg[4]__0[6]
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  uart64/uartData[6]_i_3/O
                         net (fo=1, routed)           0.000     1.780    uart64/uartData[6]_i_3_n_0
    SLICE_X41Y88         MUXF7 (Prop_muxf7_I1_O)      0.074     1.854 r  uart64/uartData_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.854    uart64/uartData_reg[6]_i_1_n_0
    SLICE_X41Y88         FDRE                                         r  uart64/uartData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.838     2.003    uart64/uartclk
    SLICE_X41Y88         FDRE                                         r  uart64/uartData_reg[6]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.105     1.628    uart64/uartData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart64/transmit/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/transmit/FSM_sequential_txState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.372%)  route 0.144ns (43.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.920 r  uartbuf/O
                         net (fo=155, routed)         0.570     1.489    uart64/transmit/uartclk
    SLICE_X35Y94         FDRE                                         r  uart64/transmit/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  uart64/transmit/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           0.144     1.774    uart64/transmit/txState[1]
    SLICE_X35Y94         LUT3 (Prop_lut3_I1_O)        0.045     1.819 r  uart64/transmit/FSM_sequential_txState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    uart64/transmit/FSM_sequential_txState[1]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  uart64/transmit/FSM_sequential_txState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.165 r  uartbuf/O
                         net (fo=155, routed)         0.841     2.006    uart64/transmit/uartclk
    SLICE_X35Y94         FDRE                                         r  uart64/transmit/FSM_sequential_txState_reg[1]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X35Y94         FDRE (Hold_fdre_C_D)         0.092     1.581    uart64/transmit/FSM_sequential_txState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uartclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uartbuf/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y92  uart64/FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y92  uart64/FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y92  uart64/FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y92  uart64/reset_cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y88  uart64/sendStr_reg[0][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y87  uart64/sendStr_reg[0][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y88  uart64/sendStr_reg[0][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y89  uart64/sendStr_reg[0][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y88  uart64/sendStr_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y87  uart64/sendStr_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y94  uart64/transmit/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y94  uart64/transmit/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y98  uart64/transmit/bitIndex_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y98  uart64/transmit/bitIndex_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y93  uart64/transmit/bitIndex_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y93  uart64/transmit/bitIndex_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y93  uart64/transmit/bitTmr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y94  uart64/reset_cntr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y94  uart64/reset_cntr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y95  uart64/reset_cntr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y92  uart64/FSM_sequential_uartState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y92  uart64/FSM_sequential_uartState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y92  uart64/FSM_sequential_uartState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y92  uart64/reset_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y88  uart64/sendStr_reg[2][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y89  uart64/sendStr_reg[2][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y88  uart64/sendStr_reg[3][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y91  uart64/transmit/bitIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y91  uart64/transmit/bitIndex_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y91  uart64/transmit/bitIndex_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  extclk
  To Clock:  cclk

Setup :            1  Failing Endpoint ,  Worst Slack       -5.104ns,  Total Violation       -5.104ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.104ns  (required time - arrival time)
  Source:                 tsecp_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encro/upmux/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (cclk rise@10.000ns - extclk fall@5.000ns)
  Data Path Delay:        13.612ns  (logic 0.524ns (3.850%)  route 13.088ns (96.150%))
  Logic Levels:           0  
  Clock Path Skew:        3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.759ns = ( 18.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns = ( 10.237 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.634    10.237    clk_IBUF_BUFG
    SLICE_X46Y96         FDSE                                         r  tsecp_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDSE (Prop_fdse_C_Q)         0.524    10.761 f  tsecp_reg[6]/Q
                         net (fo=5, routed)          13.088    23.849    encro/sel[1]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  encro/upmux/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cclk rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.515    14.938    crores/clk
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.367    15.305 r  crores/sela_reg[3]/Q
                         net (fo=2, routed)           0.629    15.933    crores/sela[3]
    SLICE_X51Y95         LUT6 (Prop_lut6_I1_O)        0.100    16.033 r  crores/ncount1_inferred_i_1/O
                         net (fo=1, routed)           0.510    16.543    encro/croin1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.634 r  encro/upbuf1/O
                         net (fo=2, routed)           1.901    18.535    encro/b
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.626 r  encro/upbuf2/O
                         net (fo=1, routed)           0.133    18.759    encro/c
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  encro/upmux/I0
                         clock pessimism              0.180    18.939    
                         clock uncertainty           -0.035    18.904    
    BUFGCTRL_X0Y5        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    18.745    encro/upmux
  -------------------------------------------------------------------
                         required time                         18.745    
                         arrival time                         -23.849    
  -------------------------------------------------------------------
                         slack                                 -5.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.865ns  (arrival time - required time)
  Source:                 tsecp_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encro/upmux/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (cclk rise@0.000ns - extclk fall@5.000ns)
  Data Path Delay:        11.527ns  (logic 0.423ns (3.670%)  route 11.104ns (96.330%))
  Logic Levels:           0  
  Clock Path Skew:        13.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    18.338ns
    Source Clock Delay      (SCD):    4.936ns = ( 9.936 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.513     9.936    clk_IBUF_BUFG
    SLICE_X46Y96         FDSE                                         r  tsecp_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDSE (Prop_fdse_C_Q)         0.423    10.359 f  tsecp_reg[6]/Q
                         net (fo=5, routed)          11.104    21.463    encro/sel[1]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  encro/upmux/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock cclk rise edge)       0.000     0.000 f  
    E3                                                0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.634     5.237    clk_IBUF_BUFG
    SLICE_X46Y96         FDSE (Prop_fdse_C_Q)         0.524     5.761 r  tsecp_reg[4]/Q
                         net (fo=21, routed)          1.816     7.577    crores/ro5/cpdl[4]
    SLICE_X48Y88         MUXF7 (Prop_muxf7_S_O)       0.276     7.853 r  crores/ro5/dedimux1/O
                         net (fo=2, routed)           0.869     8.722    crores/ro5/not22/a
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.299     9.021 f  crores/ro5/not22/b_INST_0/O
                         net (fo=1, routed)           0.000     9.021    crores/ro5/tem[6]
    SLICE_X49Y88         MUXF7 (Prop_muxf7_I1_O)      0.217     9.238 f  crores/ro5/dedimux2/O
                         net (fo=2, routed)           0.591     9.829    crores/ro5/not23/a
    SLICE_X48Y89         LUT1 (Prop_lut1_I0_O)        0.299    10.128 r  crores/ro5/not23/b_INST_0/O
                         net (fo=1, routed)           0.000    10.128    crores/ro5/tem[9]
    SLICE_X48Y89         MUXF7 (Prop_muxf7_I1_O)      0.245    10.373 r  crores/ro5/dedimux3/O
                         net (fo=2, routed)           0.840    11.214    crores/ro5/not24/a
    SLICE_X50Y88         LUT1 (Prop_lut1_I0_O)        0.298    11.512 f  crores/ro5/not24/b_INST_0/O
                         net (fo=1, routed)           0.000    11.512    crores/ro5/tem[12]
    SLICE_X50Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    11.726 f  crores/ro5/dedimux4/O
                         net (fo=2, routed)           0.484    12.209    crores/ro5/not15/a
    SLICE_X50Y88         LUT1 (Prop_lut1_I0_O)        0.297    12.506 r  crores/ro5/not15/b_INST_0/O
                         net (fo=1, routed)           0.000    12.506    crores/ro5/tem[14]
    SLICE_X50Y88         MUXF7 (Prop_muxf7_I0_O)      0.241    12.747 r  crores/ro5/dedimux5/O
                         net (fo=3, routed)           1.103    13.850    crores/rout5
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.298    14.148 r  crores/ncount1_inferred_i_3/O
                         net (fo=1, routed)           1.100    15.249    crores/ncount1_inferred_i_3_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.373 r  crores/ncount1_inferred_i_1/O
                         net (fo=1, routed)           0.568    15.941    encro/croin1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    16.037 r  encro/upbuf1/O
                         net (fo=2, routed)           2.065    18.102    encro/b
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.198 r  encro/upbuf2/O
                         net (fo=1, routed)           0.140    18.338    encro/c
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  encro/upmux/I0
                         clock pessimism             -0.180    18.157    
                         clock uncertainty            0.035    18.193    
    BUFGCTRL_X0Y5        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.405    18.598    encro/upmux
  -------------------------------------------------------------------
                         required time                        -18.598    
                         arrival time                          21.463    
  -------------------------------------------------------------------
                         slack                                  2.865    





---------------------------------------------------------------------------------------------------
From Clock:  extclk
  To Clock:  eclk

Setup :            1  Failing Endpoint ,  Worst Slack       -5.502ns,  Total Violation       -5.502ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.502ns  (required time - arrival time)
  Source:                 tsecp_reg[5]/C
                            (falling edge-triggered cell FDSE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encro/lowmux/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by eclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             eclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (eclk rise@10.000ns - extclk fall@5.000ns)
  Data Path Delay:        14.366ns  (logic 0.459ns (3.195%)  route 13.907ns (96.805%))
  Logic Levels:           0  
  Clock Path Skew:        4.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.117ns = ( 19.117 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.635    10.238    clk_IBUF_BUFG
    SLICE_X45Y96         FDSE                                         r  tsecp_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDSE (Prop_fdse_C_Q)         0.459    10.697 f  tsecp_reg[5]/Q
                         net (fo=5, routed)          13.907    24.604    encro/sel[0]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  encro/lowmux/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock eclk rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.514    14.937    crores/clk
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.418    15.355 r  crores/selb_reg[2]/Q
                         net (fo=1, routed)           0.933    16.287    crores/selb[2]
    SLICE_X51Y95         LUT6 (Prop_lut6_I4_O)        0.100    16.387 r  crores/ncount2_inferred_i_1/O
                         net (fo=1, routed)           0.514    16.902    encro/croin2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.993 r  encro/lowbuf1/O
                         net (fo=2, routed)           1.900    18.893    encro/d
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.984 r  encro/lowbuf2/O
                         net (fo=1, routed)           0.133    19.117    encro/e
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  encro/lowmux/I0
                         clock pessimism              0.180    19.297    
                         clock uncertainty           -0.035    19.261    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    19.102    encro/lowmux
  -------------------------------------------------------------------
                         required time                         19.102    
                         arrival time                         -24.604    
  -------------------------------------------------------------------
                         slack                                 -5.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.365ns  (arrival time - required time)
  Source:                 tsecp_reg[5]/C
                            (falling edge-triggered cell FDSE clocked by extclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encro/lowmux/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by eclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             eclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (eclk rise@0.000ns - extclk fall@5.000ns)
  Data Path Delay:        12.184ns  (logic 0.370ns (3.037%)  route 11.814ns (96.963%))
  Logic Levels:           0  
  Clock Path Skew:        13.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    18.496ns
    Source Clock Delay      (SCD):    4.938ns = ( 9.938 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extclk fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.515     9.938    clk_IBUF_BUFG
    SLICE_X45Y96         FDSE                                         r  tsecp_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDSE (Prop_fdse_C_Q)         0.370    10.308 f  tsecp_reg[5]/Q
                         net (fo=5, routed)          11.814    22.122    encro/sel[0]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  encro/lowmux/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock eclk rise edge)       0.000     0.000 f  
    E3                                                0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.634     5.237    clk_IBUF_BUFG
    SLICE_X46Y96         FDSE (Prop_fdse_C_Q)         0.524     5.761 r  tsecp_reg[4]/Q
                         net (fo=21, routed)          1.813     7.574    crores/ro10/cpdl[4]
    SLICE_X47Y89         MUXF7 (Prop_muxf7_S_O)       0.276     7.850 r  crores/ro10/dedimux1/O
                         net (fo=2, routed)           0.806     8.655    crores/ro10/not12/a
    SLICE_X48Y89         LUT1 (Prop_lut1_I0_O)        0.299     8.954 f  crores/ro10/not12/b_INST_0/O
                         net (fo=1, routed)           0.000     8.954    crores/ro10/tem[5]
    SLICE_X48Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     9.166 f  crores/ro10/dedimux2/O
                         net (fo=2, routed)           0.816     9.983    crores/ro10/not13/a
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.299    10.282 r  crores/ro10/not13/b_INST_0/O
                         net (fo=1, routed)           0.000    10.282    crores/ro10/tem[8]
    SLICE_X51Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    10.494 r  crores/ro10/dedimux3/O
                         net (fo=2, routed)           0.723    11.217    crores/ro10/not14/a
    SLICE_X50Y89         LUT1 (Prop_lut1_I0_O)        0.299    11.516 f  crores/ro10/not14/b_INST_0/O
                         net (fo=1, routed)           0.000    11.516    crores/ro10/tem[11]
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I0_O)      0.209    11.725 f  crores/ro10/dedimux4/O
                         net (fo=2, routed)           0.484    12.208    crores/ro10/not15/a
    SLICE_X50Y89         LUT1 (Prop_lut1_I0_O)        0.297    12.505 r  crores/ro10/not15/b_INST_0/O
                         net (fo=1, routed)           0.000    12.505    crores/ro10/tem[14]
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    12.746 r  crores/ro10/dedimux5/O
                         net (fo=3, routed)           0.976    13.723    crores/rout10
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.298    14.021 r  crores/ncount2_inferred_i_6/O
                         net (fo=1, routed)           0.000    14.021    crores/ncount2_inferred_i_6_n_0
    SLICE_X47Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    14.238 r  crores/ncount2_inferred_i_4/O
                         net (fo=1, routed)           0.991    15.228    crores/ncount2_inferred_i_4_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.299    15.527 r  crores/ncount2_inferred_i_1/O
                         net (fo=1, routed)           0.573    16.101    encro/croin2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.197 r  encro/lowbuf1/O
                         net (fo=2, routed)           2.064    18.260    encro/d
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 r  encro/lowbuf2/O
                         net (fo=1, routed)           0.140    18.496    encro/e
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  encro/lowmux/I0
                         clock pessimism             -0.180    18.316    
                         clock uncertainty            0.035    18.352    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.405    18.757    encro/lowmux
  -------------------------------------------------------------------
                         required time                        -18.757    
                         arrival time                          22.122    
  -------------------------------------------------------------------
                         slack                                  3.365    





