<stg><name>compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %reg_file_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i12 0, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:1 %icmp_ln133 = icmp_eq  i12 %indvar_flatten_load, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:2 %add_ln133 = add i12 %indvar_flatten_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln133 = br i1 %icmp_ln133, void %for.inc15, void %for.end17.exitStub

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc15:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc15:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc15:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc15:5 %select_ln137 = select i1 %tmp, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln137"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc15:6 %add_ln133_1 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln133_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc15:7 %select_ln137_1 = select i1 %tmp, i7 %add_ln133_1, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln137_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc15:10 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln137, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="7">
<![CDATA[
for.inc15:11 %trunc_ln137 = trunc i7 %select_ln137_1

]]></Node>
<StgValue><ssdm name="trunc_ln137"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc15:12 %add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln137, i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="11">
<![CDATA[
for.inc15:13 %zext_ln137 = zext i11 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15:14 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="11">
<![CDATA[
for.inc15:15 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15:21 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="11">
<![CDATA[
for.inc15:22 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc15:28 %add_ln134 = add i7 %select_ln137, i7 2

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15:29 %store_ln134 = store i12 %add_ln133, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15:30 %store_ln134 = store i7 %select_ln137_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15:31 %store_ln134 = store i7 %add_ln134, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="11">
<![CDATA[
for.inc15:15 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc15:16 %val1 = hmul i16 %reg_file_0_0_load_read, i16 %reg_file_2_0_load

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="11">
<![CDATA[
for.inc15:22 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc15:23 %val1_1 = hmul i16 %reg_file_0_0_load_read, i16 %reg_file_2_1_load

]]></Node>
<StgValue><ssdm name="val1_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="46" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc15:16 %val1 = hmul i16 %reg_file_0_0_load_read, i16 %reg_file_2_0_load

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15:17 %reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="reg_file_3_0_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="11">
<![CDATA[
for.inc15:18 %val2 = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="val2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc15:23 %val1_1 = hmul i16 %reg_file_0_0_load_read, i16 %reg_file_2_1_load

]]></Node>
<StgValue><ssdm name="val1_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15:24 %reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="reg_file_3_1_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="11">
<![CDATA[
for.inc15:25 %val2_1 = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="val2_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="52" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="11">
<![CDATA[
for.inc15:18 %val2 = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="val2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc15:19 %add = hadd i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="11">
<![CDATA[
for.inc15:25 %val2_1 = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="val2_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc15:26 %add_1 = hadd i16 %val1_1, i16 %val2_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0">
<![CDATA[
for.end17.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_133_1_VITIS_LOOP_134_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc15:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc15:8 %specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln135"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15:9 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc15:19 %add = hadd i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc15:20 %store_ln139 = store i16 %add, i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc15:26 %add_1 = hadd i16 %val1_1, i16 %val2_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc15:27 %store_ln139 = store i16 %add_1, i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
for.inc15:32 %br_ln134 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="81" name="reg_file_3_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="reg_file_3_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="reg_file_2_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="reg_file_2_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="reg_file_0_0_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="87" from="StgValue_86" to="j" fromId="86" toId="8">
</dataflow>
<dataflow id="88" from="StgValue_86" to="i" fromId="86" toId="9">
</dataflow>
<dataflow id="89" from="StgValue_86" to="indvar_flatten" fromId="86" toId="10">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="92" from="reg_file_3_1" to="specmemcore_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specmemcore_ln0" fromId="95" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specmemcore_ln0" fromId="97" toId="11">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="100" from="reg_file_3_0" to="specmemcore_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_95" to="specmemcore_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_97" to="specmemcore_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="105" from="reg_file_2_1" to="specmemcore_ln0" fromId="83" toId="13">
</dataflow>
<dataflow id="106" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="107" from="StgValue_95" to="specmemcore_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="108" from="StgValue_97" to="specmemcore_ln0" fromId="97" toId="13">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="110" from="reg_file_2_0" to="specmemcore_ln0" fromId="84" toId="14">
</dataflow>
<dataflow id="111" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="14">
</dataflow>
<dataflow id="112" from="StgValue_95" to="specmemcore_ln0" fromId="95" toId="14">
</dataflow>
<dataflow id="113" from="StgValue_97" to="specmemcore_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="115" from="_ssdm_op_Read.ap_auto.half" to="reg_file_0_0_load_read" fromId="114" toId="15">
</dataflow>
<dataflow id="116" from="reg_file_0_0_load" to="reg_file_0_0_load_read" fromId="85" toId="15">
</dataflow>
<dataflow id="118" from="StgValue_117" to="store_ln0" fromId="117" toId="16">
</dataflow>
<dataflow id="119" from="indvar_flatten" to="store_ln0" fromId="10" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_120" to="store_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="122" from="i" to="store_ln0" fromId="9" toId="17">
</dataflow>
<dataflow id="123" from="StgValue_120" to="store_ln0" fromId="120" toId="18">
</dataflow>
<dataflow id="124" from="j" to="store_ln0" fromId="8" toId="18">
</dataflow>
<dataflow id="125" from="indvar_flatten" to="indvar_flatten_load" fromId="10" toId="20">
</dataflow>
<dataflow id="126" from="indvar_flatten_load" to="icmp_ln133" fromId="20" toId="21">
</dataflow>
<dataflow id="128" from="StgValue_127" to="icmp_ln133" fromId="127" toId="21">
</dataflow>
<dataflow id="129" from="indvar_flatten_load" to="add_ln133" fromId="20" toId="22">
</dataflow>
<dataflow id="131" from="StgValue_130" to="add_ln133" fromId="130" toId="22">
</dataflow>
<dataflow id="132" from="icmp_ln133" to="br_ln133" fromId="21" toId="23">
</dataflow>
<dataflow id="133" from="j" to="j_load" fromId="8" toId="24">
</dataflow>
<dataflow id="134" from="i" to="i_load" fromId="9" toId="25">
</dataflow>
<dataflow id="136" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="135" toId="26">
</dataflow>
<dataflow id="137" from="j_load" to="tmp" fromId="24" toId="26">
</dataflow>
<dataflow id="139" from="StgValue_138" to="tmp" fromId="138" toId="26">
</dataflow>
<dataflow id="140" from="tmp" to="select_ln137" fromId="26" toId="27">
</dataflow>
<dataflow id="141" from="StgValue_120" to="select_ln137" fromId="120" toId="27">
</dataflow>
<dataflow id="142" from="j_load" to="select_ln137" fromId="24" toId="27">
</dataflow>
<dataflow id="143" from="i_load" to="add_ln133_1" fromId="25" toId="28">
</dataflow>
<dataflow id="145" from="StgValue_144" to="add_ln133_1" fromId="144" toId="28">
</dataflow>
<dataflow id="146" from="tmp" to="select_ln137_1" fromId="26" toId="29">
</dataflow>
<dataflow id="147" from="add_ln133_1" to="select_ln137_1" fromId="28" toId="29">
</dataflow>
<dataflow id="148" from="i_load" to="select_ln137_1" fromId="25" toId="29">
</dataflow>
<dataflow id="150" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="149" toId="30">
</dataflow>
<dataflow id="151" from="select_ln137" to="lshr_ln" fromId="27" toId="30">
</dataflow>
<dataflow id="152" from="StgValue_86" to="lshr_ln" fromId="86" toId="30">
</dataflow>
<dataflow id="154" from="StgValue_153" to="lshr_ln" fromId="153" toId="30">
</dataflow>
<dataflow id="155" from="select_ln137_1" to="trunc_ln137" fromId="29" toId="31">
</dataflow>
<dataflow id="157" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln" fromId="156" toId="32">
</dataflow>
<dataflow id="158" from="trunc_ln137" to="add_ln" fromId="31" toId="32">
</dataflow>
<dataflow id="159" from="lshr_ln" to="add_ln" fromId="30" toId="32">
</dataflow>
<dataflow id="160" from="add_ln" to="zext_ln137" fromId="32" toId="33">
</dataflow>
<dataflow id="161" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="84" toId="34">
</dataflow>
<dataflow id="163" from="StgValue_162" to="reg_file_2_0_addr" fromId="162" toId="34">
</dataflow>
<dataflow id="164" from="zext_ln137" to="reg_file_2_0_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="165" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="34" toId="35">
</dataflow>
<dataflow id="166" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="83" toId="36">
</dataflow>
<dataflow id="167" from="StgValue_162" to="reg_file_2_1_addr" fromId="162" toId="36">
</dataflow>
<dataflow id="168" from="zext_ln137" to="reg_file_2_1_addr" fromId="33" toId="36">
</dataflow>
<dataflow id="169" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="36" toId="37">
</dataflow>
<dataflow id="170" from="select_ln137" to="add_ln134" fromId="27" toId="38">
</dataflow>
<dataflow id="172" from="StgValue_171" to="add_ln134" fromId="171" toId="38">
</dataflow>
<dataflow id="173" from="add_ln133" to="store_ln134" fromId="22" toId="39">
</dataflow>
<dataflow id="174" from="indvar_flatten" to="store_ln134" fromId="10" toId="39">
</dataflow>
<dataflow id="175" from="select_ln137_1" to="store_ln134" fromId="29" toId="40">
</dataflow>
<dataflow id="176" from="i" to="store_ln134" fromId="9" toId="40">
</dataflow>
<dataflow id="177" from="add_ln134" to="store_ln134" fromId="38" toId="41">
</dataflow>
<dataflow id="178" from="j" to="store_ln134" fromId="8" toId="41">
</dataflow>
<dataflow id="179" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="34" toId="42">
</dataflow>
<dataflow id="180" from="reg_file_0_0_load_read" to="val1" fromId="15" toId="43">
</dataflow>
<dataflow id="181" from="reg_file_2_0_load" to="val1" fromId="42" toId="43">
</dataflow>
<dataflow id="182" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="36" toId="44">
</dataflow>
<dataflow id="183" from="reg_file_0_0_load_read" to="val1_1" fromId="15" toId="45">
</dataflow>
<dataflow id="184" from="reg_file_2_1_load" to="val1_1" fromId="44" toId="45">
</dataflow>
<dataflow id="185" from="reg_file_0_0_load_read" to="val1" fromId="15" toId="46">
</dataflow>
<dataflow id="186" from="reg_file_2_0_load" to="val1" fromId="42" toId="46">
</dataflow>
<dataflow id="187" from="reg_file_3_0" to="reg_file_3_0_addr" fromId="82" toId="47">
</dataflow>
<dataflow id="188" from="StgValue_162" to="reg_file_3_0_addr" fromId="162" toId="47">
</dataflow>
<dataflow id="189" from="zext_ln137" to="reg_file_3_0_addr" fromId="33" toId="47">
</dataflow>
<dataflow id="190" from="reg_file_3_0_addr" to="val2" fromId="47" toId="48">
</dataflow>
<dataflow id="191" from="reg_file_0_0_load_read" to="val1_1" fromId="15" toId="49">
</dataflow>
<dataflow id="192" from="reg_file_2_1_load" to="val1_1" fromId="44" toId="49">
</dataflow>
<dataflow id="193" from="reg_file_3_1" to="reg_file_3_1_addr" fromId="81" toId="50">
</dataflow>
<dataflow id="194" from="StgValue_162" to="reg_file_3_1_addr" fromId="162" toId="50">
</dataflow>
<dataflow id="195" from="zext_ln137" to="reg_file_3_1_addr" fromId="33" toId="50">
</dataflow>
<dataflow id="196" from="reg_file_3_1_addr" to="val2_1" fromId="50" toId="51">
</dataflow>
<dataflow id="197" from="reg_file_3_0_addr" to="val2" fromId="47" toId="52">
</dataflow>
<dataflow id="198" from="val1" to="add" fromId="46" toId="53">
</dataflow>
<dataflow id="199" from="val2" to="add" fromId="52" toId="53">
</dataflow>
<dataflow id="200" from="reg_file_3_1_addr" to="val2_1" fromId="50" toId="54">
</dataflow>
<dataflow id="201" from="val1_1" to="add_1" fromId="49" toId="55">
</dataflow>
<dataflow id="202" from="val2_1" to="add_1" fromId="54" toId="55">
</dataflow>
<dataflow id="204" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="203" toId="56">
</dataflow>
<dataflow id="206" from="VITIS_LOOP_133_1_VITIS_LOOP_134_2_str" to="specloopname_ln0" fromId="205" toId="56">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="207" toId="57">
</dataflow>
<dataflow id="210" from="StgValue_209" to="empty" fromId="209" toId="57">
</dataflow>
<dataflow id="211" from="StgValue_209" to="empty" fromId="209" toId="57">
</dataflow>
<dataflow id="212" from="StgValue_209" to="empty" fromId="209" toId="57">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecPipeline" to="specpipeline_ln135" fromId="213" toId="58">
</dataflow>
<dataflow id="215" from="StgValue_86" to="specpipeline_ln135" fromId="86" toId="58">
</dataflow>
<dataflow id="217" from="StgValue_216" to="specpipeline_ln135" fromId="216" toId="58">
</dataflow>
<dataflow id="218" from="StgValue_216" to="specpipeline_ln135" fromId="216" toId="58">
</dataflow>
<dataflow id="219" from="StgValue_216" to="specpipeline_ln135" fromId="216" toId="58">
</dataflow>
<dataflow id="221" from="empty_0" to="specpipeline_ln135" fromId="220" toId="58">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecLoopName" to="specloopname_ln131" fromId="203" toId="59">
</dataflow>
<dataflow id="224" from="empty_11" to="specloopname_ln131" fromId="223" toId="59">
</dataflow>
<dataflow id="225" from="val1" to="add" fromId="46" toId="60">
</dataflow>
<dataflow id="226" from="val2" to="add" fromId="52" toId="60">
</dataflow>
<dataflow id="227" from="add" to="store_ln139" fromId="60" toId="61">
</dataflow>
<dataflow id="228" from="reg_file_2_0_addr" to="store_ln139" fromId="34" toId="61">
</dataflow>
<dataflow id="229" from="val1_1" to="add_1" fromId="49" toId="62">
</dataflow>
<dataflow id="230" from="val2_1" to="add_1" fromId="54" toId="62">
</dataflow>
<dataflow id="231" from="add_1" to="store_ln139" fromId="62" toId="63">
</dataflow>
<dataflow id="232" from="reg_file_2_1_addr" to="store_ln139" fromId="36" toId="63">
</dataflow>
<dataflow id="233" from="icmp_ln133" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="234" from="icmp_ln133" to="StgValue_5" fromId="21" toId="5">
</dataflow>
</dataflows>


</stg>
