# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../432L-1.srcs/sources_1/imports/testbench/utils.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/dataregfile_rtl.vhd" \
"../../../../432L-1.srcs/sources_1/imports/432-1/prog_mem.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/biufsm_fsm.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/a_table.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/formatter_struct.vhd" \
"../../../../432L-1.srcs/sources_1/imports/432-1/system_main.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/biu_struct.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/cpu86instr.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/m_table.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/r_table.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/divider_rtl_ser.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/regshiftmux_regshift.vhd" \
"../../../../432L-1.srcs/sources_1/imports/432-1/pic.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/d_table.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/proc_rtl.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/datapath_struct.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/n_table.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/alu_rtl.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/ipregister_rtl.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/multiplier_rtl.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/cpu86pack.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/segregfile_rtl.vhd" \
"../../../../432L-1.srcs/sources_1/imports/cpu86_rtl/cpu86_struct.vhd" \

# Do not sort compile order
nosort
