read_verilog ./val_and_tag.v
read_verilog -lib LIB/custom_cells.v

setattr -set keep_hierarchy 1;
synth -top Mul_valtag  -noabc
dfflibmap -liberty LIB/custom_cells.lib
abc -liberty LIB/custom_cells.lib -fast
opt_clean

stat -liberty LIB/custom_cells.lib

setattr -set keep_hierarchy 0;
flatten
select Mul_valtag
insbuf -buf BUF A Y

write_verilog -noattr -selected result_netlist.v
