{
  "design": {
    "design_info": {
      "boundary_crc": "0x110D739F688790E7",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../Demodulator.gen/sources_1/bd/Demodulator_over",
      "name": "Demodulator_over",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "FSK_Block_correction_1": "",
      "Controller_0": ""
    },
    "components": {
      "FSK_Block_correction_1": {
        "vlnv": "xilinx.com:module_ref:FSK_Block_correction:1.0",
        "xci_name": "Demodulator_over_FSK_Block_correction_1_0",
        "xci_path": "ip\\Demodulator_over_FSK_Block_correction_1_0\\Demodulator_over_FSK_Block_correction_1_0.xci",
        "inst_hier_path": "FSK_Block_correction_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "FSK_Block_correction",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "error_check_ld": {
            "direction": "I"
          },
          "error_calc_ld": {
            "direction": "I"
          },
          "error_correct_ld": {
            "direction": "I"
          },
          "error_check_fin": {
            "direction": "O"
          },
          "error_calc_fin": {
            "direction": "O"
          },
          "error_correct_fin": {
            "direction": "O"
          },
          "data_in": {
            "direction": "I",
            "left": "79",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
      "Controller_0": {
        "vlnv": "xilinx.com:module_ref:Controller:1.0",
        "xci_name": "Demodulator_over_Controller_0_0",
        "xci_path": "ip\\Demodulator_over_Controller_0_0\\Demodulator_over_Controller_0_0.xci",
        "inst_hier_path": "Controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "data_avaible": {
            "direction": "I"
          },
          "calc_finish": {
            "direction": "I"
          },
          "error_finish": {
            "direction": "I"
          },
          "correct_error_finish": {
            "direction": "I"
          },
          "ld_calc_c": {
            "direction": "O"
          },
          "ld_error_c": {
            "direction": "O"
          },
          "ld_correct_error_c": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "Controller_0_ld_calc_c": {
        "ports": [
          "Controller_0/ld_calc_c",
          "FSK_Block_correction_1/error_calc_ld"
        ]
      },
      "Controller_0_ld_correct_error_c": {
        "ports": [
          "Controller_0/ld_correct_error_c",
          "FSK_Block_correction_1/error_correct_ld"
        ]
      },
      "Controller_0_ld_error_c": {
        "ports": [
          "Controller_0/ld_error_c",
          "FSK_Block_correction_1/error_check_ld"
        ]
      },
      "FSK_Block_correction_1_error_calc_fin": {
        "ports": [
          "FSK_Block_correction_1/error_calc_fin",
          "Controller_0/calc_finish"
        ]
      },
      "FSK_Block_correction_1_error_check_fin": {
        "ports": [
          "FSK_Block_correction_1/error_check_fin",
          "Controller_0/error_finish"
        ]
      },
      "FSK_Block_correction_1_error_correct_fin": {
        "ports": [
          "FSK_Block_correction_1/error_correct_fin",
          "Controller_0/correct_error_finish"
        ]
      },
      "Net": {
        "ports": [
          "FSK_Block_correction_1/clk",
          "Controller_0/clk"
        ]
      }
    }
  }
}