{
  "module_name": "registers.h",
  "hash_id": "dacf043ecaf91998f842bb6ed5c7d3163af872f280e0f6484bed1f9db718c717",
  "original_prompt": "Ingested from linux-6.6.14/drivers/dma/ioat/registers.h",
  "human_readable_source": " \n \n#ifndef _IOAT_REGISTERS_H_\n#define _IOAT_REGISTERS_H_\n\n#define IOAT_PCI_DMACTRL_OFFSET\t\t\t0x48\n#define IOAT_PCI_DMACTRL_DMA_EN\t\t\t0x00000001\n#define IOAT_PCI_DMACTRL_MSI_EN\t\t\t0x00000002\n\n#define IOAT_PCI_DEVICE_ID_OFFSET\t\t0x02\n#define IOAT_PCI_DMAUNCERRSTS_OFFSET\t\t0x148\n#define IOAT_PCI_CHANERR_INT_OFFSET\t\t0x180\n#define IOAT_PCI_CHANERRMASK_INT_OFFSET\t\t0x184\n\n \n#define IOAT_CHANCNT_OFFSET\t\t\t0x00\t \n\n#define IOAT_XFERCAP_OFFSET\t\t\t0x01\t \n#define IOAT_XFERCAP_4KB\t\t\t12\n#define IOAT_XFERCAP_8KB\t\t\t13\n#define IOAT_XFERCAP_16KB\t\t\t14\n#define IOAT_XFERCAP_32KB\t\t\t15\n#define IOAT_XFERCAP_32GB\t\t\t0\n\n#define IOAT_GENCTRL_OFFSET\t\t\t0x02\t \n#define IOAT_GENCTRL_DEBUG_EN\t\t\t0x01\n\n#define IOAT_INTRCTRL_OFFSET\t\t\t0x03\t \n#define IOAT_INTRCTRL_MASTER_INT_EN\t\t0x01\t \n#define IOAT_INTRCTRL_INT_STATUS\t\t0x02\t \n#define IOAT_INTRCTRL_INT\t\t\t0x04\t \n#define IOAT_INTRCTRL_MSIX_VECTOR_CONTROL\t0x08\t \n\n#define IOAT_ATTNSTATUS_OFFSET\t\t\t0x04\t \n\n#define IOAT_VER_OFFSET\t\t\t\t0x08\t \n#define IOAT_VER_MAJOR_MASK\t\t\t0xF0\n#define IOAT_VER_MINOR_MASK\t\t\t0x0F\n#define GET_IOAT_VER_MAJOR(x)\t\t\t(((x) & IOAT_VER_MAJOR_MASK) >> 4)\n#define GET_IOAT_VER_MINOR(x)\t\t\t((x) & IOAT_VER_MINOR_MASK)\n\n#define IOAT_PERPORTOFFSET_OFFSET\t\t0x0A\t \n\n#define IOAT_INTRDELAY_OFFSET\t\t\t0x0C\t \n#define IOAT_INTRDELAY_MASK\t\t\t0x3FFF\t \n#define IOAT_INTRDELAY_COALESE_SUPPORT\t\t0x8000\t \n\n#define IOAT_DEVICE_STATUS_OFFSET\t\t0x0E\t \n#define IOAT_DEVICE_STATUS_DEGRADED_MODE\t0x0001\n#define IOAT_DEVICE_MMIO_RESTRICTED\t\t0x0002\n#define IOAT_DEVICE_MEMORY_BYPASS\t\t0x0004\n#define IOAT_DEVICE_ADDRESS_REMAPPING\t\t0x0008\n\n#define IOAT_DMA_CAP_OFFSET\t\t\t0x10\t \n#define IOAT_CAP_PAGE_BREAK\t\t\t0x00000001\n#define IOAT_CAP_CRC\t\t\t\t0x00000002\n#define IOAT_CAP_SKIP_MARKER\t\t\t0x00000004\n#define IOAT_CAP_DCA\t\t\t\t0x00000010\n#define IOAT_CAP_CRC_MOVE\t\t\t0x00000020\n#define IOAT_CAP_FILL_BLOCK\t\t\t0x00000040\n#define IOAT_CAP_APIC\t\t\t\t0x00000080\n#define IOAT_CAP_XOR\t\t\t\t0x00000100\n#define IOAT_CAP_PQ\t\t\t\t0x00000200\n#define IOAT_CAP_DWBES\t\t\t\t0x00002000\n#define IOAT_CAP_RAID16SS\t\t\t0x00020000\n#define IOAT_CAP_DPS\t\t\t\t0x00800000\n\n#define IOAT_PREFETCH_LIMIT_OFFSET\t\t0x4C\t \n\n#define IOAT_CHANNEL_MMIO_SIZE\t\t\t0x80\t \n\n \n#define IOAT_CHANCTRL_OFFSET\t\t\t0x00\t \n#define IOAT_CHANCTRL_CHANNEL_PRIORITY_MASK\t0xF000\n#define IOAT3_CHANCTRL_COMPL_DCA_EN\t\t0x0200\n#define IOAT_CHANCTRL_CHANNEL_IN_USE\t\t0x0100\n#define IOAT_CHANCTRL_DESCRIPTOR_ADDR_SNOOP_CONTROL\t0x0020\n#define IOAT_CHANCTRL_ERR_INT_EN\t\t0x0010\n#define IOAT_CHANCTRL_ANY_ERR_ABORT_EN\t\t0x0008\n#define IOAT_CHANCTRL_ERR_COMPLETION_EN\t\t0x0004\n#define IOAT_CHANCTRL_INT_REARM\t\t\t0x0001\n#define IOAT_CHANCTRL_RUN\t\t\t(IOAT_CHANCTRL_INT_REARM |\\\n\t\t\t\t\t\t IOAT_CHANCTRL_ERR_INT_EN |\\\n\t\t\t\t\t\t IOAT_CHANCTRL_ERR_COMPLETION_EN |\\\n\t\t\t\t\t\t IOAT_CHANCTRL_ANY_ERR_ABORT_EN)\n\n#define IOAT_DMA_COMP_OFFSET\t\t\t0x02\t \n#define IOAT_DMA_COMP_V1\t\t\t0x0001\t \n#define IOAT_DMA_COMP_V2\t\t\t0x0002\t \n\n#define IOAT_CHANSTS_OFFSET\t\t0x08\t \n#define IOAT_CHANSTS_COMPLETED_DESCRIPTOR_ADDR\t(~0x3fULL)\n#define IOAT_CHANSTS_SOFT_ERR\t\t\t0x10ULL\n#define IOAT_CHANSTS_UNAFFILIATED_ERR\t\t0x8ULL\n#define IOAT_CHANSTS_STATUS\t0x7ULL\n#define IOAT_CHANSTS_ACTIVE\t0x0\n#define IOAT_CHANSTS_DONE\t0x1\n#define IOAT_CHANSTS_SUSPENDED\t0x2\n#define IOAT_CHANSTS_HALTED\t0x3\n\n\n\n#define IOAT_CHAN_DMACOUNT_OFFSET\t0x06     \n\n#define IOAT_DCACTRL_OFFSET         0x30    \n#define IOAT_DCACTRL_CMPL_WRITE_ENABLE 0x10000\n#define IOAT_DCACTRL_TARGET_CPU_MASK   0xFFFF  \n\n \n#define IOAT_DCAOFFSET_OFFSET       0x14\n \n#define IOAT_DCA_VER_OFFSET         0x00\n#define IOAT_DCA_VER_MAJOR_MASK     0xF0\n#define IOAT_DCA_VER_MINOR_MASK     0x0F\n\n#define IOAT_DCA_COMP_OFFSET        0x02\n#define IOAT_DCA_COMP_V1            0x1\n\n#define IOAT_FSB_CAPABILITY_OFFSET  0x04\n#define IOAT_FSB_CAPABILITY_PREFETCH    0x1\n\n#define IOAT_PCI_CAPABILITY_OFFSET  0x06\n#define IOAT_PCI_CAPABILITY_MEMWR   0x1\n\n#define IOAT_FSB_CAP_ENABLE_OFFSET  0x08\n#define IOAT_FSB_CAP_ENABLE_PREFETCH    0x1\n\n#define IOAT_PCI_CAP_ENABLE_OFFSET  0x0A\n#define IOAT_PCI_CAP_ENABLE_MEMWR   0x1\n\n#define IOAT_APICID_TAG_MAP_OFFSET  0x0C\n#define IOAT_APICID_TAG_MAP_TAG0    0x0000000F\n#define IOAT_APICID_TAG_MAP_TAG0_SHIFT 0\n#define IOAT_APICID_TAG_MAP_TAG1    0x000000F0\n#define IOAT_APICID_TAG_MAP_TAG1_SHIFT 4\n#define IOAT_APICID_TAG_MAP_TAG2    0x00000F00\n#define IOAT_APICID_TAG_MAP_TAG2_SHIFT 8\n#define IOAT_APICID_TAG_MAP_TAG3    0x0000F000\n#define IOAT_APICID_TAG_MAP_TAG3_SHIFT 12\n#define IOAT_APICID_TAG_MAP_TAG4    0x000F0000\n#define IOAT_APICID_TAG_MAP_TAG4_SHIFT 16\n#define IOAT_APICID_TAG_CB2_VALID   0x8080808080\n\n#define IOAT_DCA_GREQID_OFFSET      0x10\n#define IOAT_DCA_GREQID_SIZE        0x04\n#define IOAT_DCA_GREQID_MASK        0xFFFF\n#define IOAT_DCA_GREQID_IGNOREFUN   0x10000000\n#define IOAT_DCA_GREQID_VALID       0x20000000\n#define IOAT_DCA_GREQID_LASTID      0x80000000\n\n#define IOAT3_CSI_CAPABILITY_OFFSET 0x08\n#define IOAT3_CSI_CAPABILITY_PREFETCH    0x1\n\n#define IOAT3_PCI_CAPABILITY_OFFSET 0x0A\n#define IOAT3_PCI_CAPABILITY_MEMWR  0x1\n\n#define IOAT3_CSI_CONTROL_OFFSET    0x0C\n#define IOAT3_CSI_CONTROL_PREFETCH  0x1\n\n#define IOAT3_PCI_CONTROL_OFFSET    0x0E\n#define IOAT3_PCI_CONTROL_MEMWR     0x1\n\n#define IOAT3_APICID_TAG_MAP_OFFSET 0x10\n#define IOAT3_APICID_TAG_MAP_OFFSET_LOW  0x10\n#define IOAT3_APICID_TAG_MAP_OFFSET_HIGH 0x14\n\n#define IOAT3_DCA_GREQID_OFFSET     0x02\n\n#define IOAT1_CHAINADDR_OFFSET\t\t0x0C\t \n#define IOAT2_CHAINADDR_OFFSET\t\t0x10\t \n#define IOAT_CHAINADDR_OFFSET(ver)\t\t((ver) < IOAT_VER_2_0 \\\n\t\t\t\t\t\t? IOAT1_CHAINADDR_OFFSET : IOAT2_CHAINADDR_OFFSET)\n#define IOAT1_CHAINADDR_OFFSET_LOW\t0x0C\n#define IOAT2_CHAINADDR_OFFSET_LOW\t0x10\n#define IOAT_CHAINADDR_OFFSET_LOW(ver)\t\t((ver) < IOAT_VER_2_0 \\\n\t\t\t\t\t\t? IOAT1_CHAINADDR_OFFSET_LOW : IOAT2_CHAINADDR_OFFSET_LOW)\n#define IOAT1_CHAINADDR_OFFSET_HIGH\t0x10\n#define IOAT2_CHAINADDR_OFFSET_HIGH\t0x14\n#define IOAT_CHAINADDR_OFFSET_HIGH(ver)\t\t((ver) < IOAT_VER_2_0 \\\n\t\t\t\t\t\t? IOAT1_CHAINADDR_OFFSET_HIGH : IOAT2_CHAINADDR_OFFSET_HIGH)\n\n#define IOAT1_CHANCMD_OFFSET\t\t0x14\t \n#define IOAT2_CHANCMD_OFFSET\t\t0x04\t \n#define IOAT_CHANCMD_OFFSET(ver)\t\t((ver) < IOAT_VER_2_0 \\\n\t\t\t\t\t\t? IOAT1_CHANCMD_OFFSET : IOAT2_CHANCMD_OFFSET)\n#define IOAT_CHANCMD_RESET\t\t\t0x20\n#define IOAT_CHANCMD_RESUME\t\t\t0x10\n#define IOAT_CHANCMD_ABORT\t\t\t0x08\n#define IOAT_CHANCMD_SUSPEND\t\t\t0x04\n#define IOAT_CHANCMD_APPEND\t\t\t0x02\n#define IOAT_CHANCMD_START\t\t\t0x01\n\n#define IOAT_CHANCMP_OFFSET\t\t\t0x18\t \n#define IOAT_CHANCMP_OFFSET_LOW\t\t\t0x18\n#define IOAT_CHANCMP_OFFSET_HIGH\t\t0x1C\n\n#define IOAT_CDAR_OFFSET\t\t\t0x20\t \n#define IOAT_CDAR_OFFSET_LOW\t\t\t0x20\n#define IOAT_CDAR_OFFSET_HIGH\t\t\t0x24\n\n#define IOAT_CHANERR_OFFSET\t\t\t0x28\t \n#define IOAT_CHANERR_SRC_ADDR_ERR\t0x0001\n#define IOAT_CHANERR_DEST_ADDR_ERR\t0x0002\n#define IOAT_CHANERR_NEXT_ADDR_ERR\t0x0004\n#define IOAT_CHANERR_NEXT_DESC_ALIGN_ERR\t0x0008\n#define IOAT_CHANERR_CHAIN_ADDR_VALUE_ERR\t0x0010\n#define IOAT_CHANERR_CHANCMD_ERR\t\t0x0020\n#define IOAT_CHANERR_CHIPSET_UNCORRECTABLE_DATA_INTEGRITY_ERR\t0x0040\n#define IOAT_CHANERR_DMA_UNCORRECTABLE_DATA_INTEGRITY_ERR\t0x0080\n#define IOAT_CHANERR_READ_DATA_ERR\t\t0x0100\n#define IOAT_CHANERR_WRITE_DATA_ERR\t\t0x0200\n#define IOAT_CHANERR_CONTROL_ERR\t0x0400\n#define IOAT_CHANERR_LENGTH_ERR\t0x0800\n#define IOAT_CHANERR_COMPLETION_ADDR_ERR\t0x1000\n#define IOAT_CHANERR_INT_CONFIGURATION_ERR\t0x2000\n#define IOAT_CHANERR_SOFT_ERR\t\t\t0x4000\n#define IOAT_CHANERR_UNAFFILIATED_ERR\t\t0x8000\n#define IOAT_CHANERR_XOR_P_OR_CRC_ERR\t\t0x10000\n#define IOAT_CHANERR_XOR_Q_ERR\t\t\t0x20000\n#define IOAT_CHANERR_DESCRIPTOR_COUNT_ERR\t0x40000\n\n#define IOAT_CHANERR_HANDLE_MASK (IOAT_CHANERR_XOR_P_OR_CRC_ERR | IOAT_CHANERR_XOR_Q_ERR)\n#define IOAT_CHANERR_RECOVER_MASK (IOAT_CHANERR_READ_DATA_ERR | \\\n\t\t\t\t   IOAT_CHANERR_WRITE_DATA_ERR)\n\n#define IOAT_CHANERR_MASK_OFFSET\t\t0x2C\t \n\n#define IOAT_CHAN_DRSCTL_OFFSET\t\t\t0xB6\n#define IOAT_CHAN_DRSZ_4KB\t\t\t0x0000\n#define IOAT_CHAN_DRSZ_8KB\t\t\t0x0001\n#define IOAT_CHAN_DRSZ_2MB\t\t\t0x0009\n#define IOAT_CHAN_DRS_EN\t\t\t0x0100\n#define IOAT_CHAN_DRS_AUTOWRAP\t\t\t0x0200\n\n#define IOAT_CHAN_LTR_SWSEL_OFFSET\t\t0xBC\n#define IOAT_CHAN_LTR_SWSEL_ACTIVE\t\t0x0\n#define IOAT_CHAN_LTR_SWSEL_IDLE\t\t0x1\n\n#define IOAT_CHAN_LTR_ACTIVE_OFFSET\t\t0xC0\n#define IOAT_CHAN_LTR_ACTIVE_SNVAL\t\t0x0000\t \n#define IOAT_CHAN_LTR_ACTIVE_SNLATSCALE\t\t0x0800\t \n#define IOAT_CHAN_LTR_ACTIVE_SNREQMNT\t\t0x8000\t \n\n#define IOAT_CHAN_LTR_IDLE_OFFSET\t\t0xC4\n#define IOAT_CHAN_LTR_IDLE_SNVAL\t\t0x0258\t \n#define IOAT_CHAN_LTR_IDLE_SNLATSCALE\t\t0x0800\t \n#define IOAT_CHAN_LTR_IDLE_SNREQMNT\t\t0x8000\t \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}