<?xml version="1.0" encoding="UTF-8" ?>
<emuCounterNames dateTime="2010-02-23T13:55:31.558064Z" version="1.0">
    <count name="TC00">ALCT: alct0 valid pattern flag received                 </count>
    <count name="TC01">ALCT: alct1 valid pattern flag received                 </count>
    <count name="TC02">ALCT: alct data structure Error                         </count>
    <count name="TC03">ALCT: trigger path ECC; 1 bit Error corrected           </count>
    <count name="TC04">ALCT: trigger path ECC; 2 bit Error uncorrected         </count>
    <count name="TC05">ALCT: trigger path ECC; > 2 bit Error uncorrected       </count>
    <count name="TC06">ALCT: trigger path ECC; > 2 bit Error blanked           </count>
    <count name="TC07">ALCT: alct replied ECC; 1 bit Error corrected           </count>
    <count name="TC08">ALCT: alct replied ECC; 2 bit Error uncorrected         </count>
    <count name="TC09">ALCT: alct replied ECC; > 2 bit Error uncorrected       </count>
    <count name="TC10">ALCT: raw hits readout                                  </count>
    <count name="TC11">ALCT: raw hits readout - CRC Error                      </count>
    <count name="TC12">RESERVED                                                </count>
    <count name="TC13">CLCT: Pretrigger                                        </count>
    <count name="TC14">CLCT: Pretrigger on CFEB0                               </count>
    <count name="TC15">CLCT: Pretrigger on CFEB1                               </count>
    <count name="TC16">CLCT: Pretrigger on CFEB2                               </count>
    <count name="TC17">CLCT: Pretrigger on CFEB3                               </count>
    <count name="TC18">CLCT: Pretrigger on CFEB4                               </count>
    <count name="TC19">CLCT: Pretrigger on ME1A CFEB 4 only                    </count>
    <count name="TC20">CLCT: Pretrigger on ME1B CFEBs 0-3 only                 </count>
    <count name="TC21">CLCT: Discarded, no wrbuf available, buffer stalled     </count>
    <count name="TC22">CLCT: Discarded, no ALCT in window                      </count>
    <count name="TC23">CLCT: Discarded, CLCT0 invalid pattern after drift      </count>
    <count name="TC24">CLCT: CLCT0 pass hit thresh, fail pid_thresh_postdrift  </count>
    <count name="TC25">CLCT: CLCT1 pass hit thresh, fail pid_thresh_postdrift  </count>
    <count name="TC26">CLCT: BX pretrig waiting for triads to dissipate        </count>
    <count name="TC27">CLCT: clct0 sent to TMB matching section                </count>
    <count name="TC28">CLCT: clct1 sent to TMB matching section                </count>
    <count name="TC29">TMB:  TMB accepted alct*clct, alct-only, or clct-only   </count>
    <count name="TC30">TMB:  TMB clct*alct matched trigger                     </count>
    <count name="TC31">TMB:  TMB alct-only trigger                             </count>
    <count name="TC32">TMB:  TMB clct-only trigger                             </count>
    <count name="TC33">TMB:  TMB match reject event                            </count>
    <count name="TC34">TMB:  TMB match reject event, queued for nontrig readout</count>
    <count name="TC35">TMB:  TMB matching discarded an ALCT pair               </count>
    <count name="TC36">TMB:  TMB matching discarded a CLCT pair                </count>
    <count name="TC37">TMB:  TMB matching discarded CLCT0 from ME1A            </count>
    <count name="TC38">TMB:  TMB matching discarded CLCT1 from ME1A            </count>
    <count name="TC39">TMB:  Matching found no ALCT                            </count>
    <count name="TC40">TMB:  Matching found no CLCT                            </count>
    <count name="TC41">TMB:  Matching found one ALCT                           </count>
    <count name="TC42">TMB:  Matching found one CLCT                           </count>
    <count name="TC43">TMB:  Matching found two ALCTs                          </count>
    <count name="TC44">TMB:  Matching found two CLCTs                          </count>
    <count name="TC45">TMB:  ALCT0 copied into ALCT1 to make 2nd LCT           </count>
    <count name="TC46">TMB:  CLCT0 copied into CLCT1 to make 2nd LCT           </count>
    <count name="TC47">TMB:  LCT1 has higher quality than LCT0 (ranking Error) </count>
    <count name="TC48">TMB:  Transmitted LCT0 to MPC                           </count>
    <count name="TC49">TMB:  Transmitted LCT1 to MPC                           </count>
    <count name="TC50">TMB:  MPC accepted LCT0                                 </count>
    <count name="TC51">TMB:  MPC accepted LCT1                                 </count>
    <count name="TC52">TMB:  MPC rejected both LCT0 and LCT1                   </count>
    <count name="TC53">L1A:  L1A received                                      </count>
    <count name="TC54">L1A:  L1A received, TMB in L1A window                   </count>
    <count name="TC55">L1A:  L1A received, no TMB in window                    </count>
    <count name="TC56">L1A:  TMB triggered, no L1A in window                   </count>
    <count name="TC57">L1A:  TMB readouts completed                            </count>
    <count name="TC58">STAT: CLCT Triads skipped                               </count>
    <count name="TC59">STAT: Raw hits buffer had to be reset                   </count>
    <count name="TC60">STAT: TTC Resyncs received                              </count>
    <count name="TC61">STAT: Sync Error, BC0/BXN=offset mismatch               </count>
    <count name="TC62">STAT: Parity Error in CFEB or RPC raw hits RAM          </count>
    <count name="TC63">HDR:  Pretrigger counter                                </count>
    <count name="TC64">HDR:  CLCT counter                                      </count>
    <count name="TC65">HDR:  TMB trigger counter                               </count>
    <count name="TC66">HDR:  ALCTs received counter                            </count>
    <count name="TC67">HDR:  L1As received counter (12 bits)                   </count>
    <count name="TC68">HDR:  Readout counter (12 bits)                         </count>
    <count name="TC69">HDR:  Orbit counter                                     </count>
    <count name="TC70">ALCT:Struct Error, expect ALCT0[10:1]=0 when alct0vpf=0 </count>
    <count name="TC71">ALCT:Struct Error, expect ALCT1[10:1]=0 when alct1vpf=0 </count>
    <count name="TC72">ALCT:Struct Error, expect ALCT0vpf=1 when alct1vpf=1    </count>
    <count name="TC73">ALCT:Struct Error, expect ALCT0[10:1]>0 when alct0vpf=1 </count>
    <count name="TC74">ALCT:Struct Error, expect ALCT1[10:1]=0 when alct1vpf=1 </count>
    <count name="TC75">ALCT:Struct Error, expect ALCT1!=alct0 when alct0vpf=1  </count>
    <count name="TC76">CCB:  TTCrx lock lost                                   </count>
    <count name="TC77">CCB:  qPLL lock lost                                    </count>
    <count name="TC78">TMB:  CFEB Bad Bits Control                             </count>
    <count name="TC79">TMB:  CFEB Bad Bits Pattern 1                           </count>
    <count name="TC80">TMB:  CFEB Bad Bits Pattern 2                           </count>
    <count name="TC81">TMB:  CFEB Bad Bits Pattern 3                           </count>
    <count name="TC82">TMB:  CFEB Bad Bits Pattern 4                           </count>
    <count name="TC83">TMB:  CFEB Bad Bits Pattern 5                           </count>
    <count name="TC84">TMB:  CFEB Bad Bits Pattern 6                           </count>
    <count name="TC85">TMB:  CFEB Bad Bits Pattern 7                           </count>
    <count name="TC86">TMB:  CFEB Bad Bits Pattern 8                           </count>
    <count name="TC87">TMB:  Time since last Hard Reset                        </count>
</emuCounterNames>
