#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu May 10 14:34:05 2018
# Process ID: 27829
# Current directory: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5
# Command line: vivado adm-8k5.xpr
# Log file: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/vivado.log
# Journal file: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/vivado.jou
#-----------------------------------------------------------
start_gui
open_project adm-8k5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'bd_01e2_xpcs_0' generated file not found '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/.Xil/Vivado-31707-ug238/coregen/bd_01e2_xpcs_0_1/elaborate/configure_gt.tcl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 6367.469 ; gain = 339.902 ; free physical = 6339 ; free virtual = 36361
open_bd_design {/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd}
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:hls:reverseEndian64:1.0 - reverseEndian64_0
Adding cell -- xilinx.com:hls:reverseEndian64:1.0 - reverseEndian64_1
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_s00_mmu_1 
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_us_2 
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_s01_mmu_0 
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_cc_3 
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_cc_4 
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_ds_4 
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_ds_3 
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:hls:axiStreamGate:1.0 - axiStreamGate_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_pc_0 
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_ds_2 
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:xdma:4.1 - xdma_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - tx_register_slice_0
Adding cell -- xilinx.com:ip:axi_10g_ethernet:3.1 - axi_10g_ethernet_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - mac_config_vector
Adding cell -- xilinx.com:ip:xlconstant:1.1 - tx_ifg_tuser
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ifg_delay
Adding cell -- xilinx.com:ip:xlconstant:1.1 - vcc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - pcs_config_vector
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - rx_register_slice_1
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - rx_data_fifo_1
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - tx_data_fifo_0
CRITICAL WARNING: [BD 41-1288] Address segment </control/axiStreamGate_0/s_axi_AXILiteS/Reg> in </control/microblaze_0/Data> at <0x44A00000 [ 64K ]> is illegal. The proposed address 0x44A00000 [ 64K ] conflicts with peripheral /M_AXI/Reg mapped into segment /control/microblaze_0/Data/SEG_M_AXI_Reg at 0x44A00000 [ 64K ]..
Successfully read diagram <shell> from BD file </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 7492.680 ; gain = 18.309 ; free physical = 6159 ; free virtual = 36186
update_compile_order -fileset sources_1
not writing pins
can't read "image_path": no such variable
ERROR: [IP_Flow 19-3554] GUI update of parameter PARAM_VALUE.SHARED_LOGIC_GTC_7XG2 failed.can't read "image_path": no such variable
can't read "image_path": no such variable
ERROR: [IP_Flow 19-3554] GUI update of parameter PARAM_VALUE.SHARED_LOGIC_CLK_7XG2 failed.can't read "image_path": no such variable
can't read "image_path": no such variable
ERROR: [IP_Flow 19-3554] GUI update of parameter PARAM_VALUE.SHARED_LOGIC_BOTH_7XG2 failed.can't read "image_path": no such variable
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
startgroup
set_property -dict [list CONFIG.axilite_master_en {true} CONFIG.pf0_msix_cap_table_bir {BAR_1} CONFIG.pf0_msix_cap_pba_bir {BAR_1}] [get_bd_cells PCIe/xdma_0]
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
xit::create_sub_core: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 7824.297 ; gain = 0.000 ; free physical = 5572 ; free virtual = 35599
endgroup
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ui/bd_d9cfc7b0.ui> 
delete_bd_objs [get_bd_intf_nets S00_AXI_2] [get_bd_intf_nets axi_interconnect_1_M00_AXI] [get_bd_intf_nets axi_interconnect_1_M01_AXI] [get_bd_cells axi_interconnect_1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins PCIe/M_AXI] [get_bd_intf_pins mem_interface/PCIE_AXI]
connect_bd_intf_net [get_bd_intf_pins PCIe/xdma_0/M_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </PCIe/xdma_0/M_AXI_LITE> at <0x00000000 [ 8K ]>
assign_bd_address [get_bd_addr_segs {M_AXI/Reg }]
</M_AXI/Reg> is being mapped into </PCIe/xdma_0/M_AXI_LITE> at <0x44A00000 [ 64K ]>
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ui/bd_d9cfc7b0.ui> 
validate_bd_design
ERROR: [IP_Flow 19-3461] Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 64
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with value '12' for BD Cell 'control/microblaze_0_axi_periph/xbar'. PARAM_VALUE.M03_A00_BASE_ADDR overlaps with address segment PARAM_VALUE.M02_A00_BASE_ADDR
INFO: [IP_Flow 19-3438] Customization errors found on 'control/microblaze_0_axi_periph/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 54
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1354] Segment </control/microblaze_0/Data/SEG_axiStreamGate_0_Reg> at 0x44A00000 [ 64K ] overlaps with </control/microblaze_0/Data/SEG_M_AXI_Reg> at <0x44A00000 [ 64K ]> in the same network
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </control/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0xC0000000 [ 1M ]> and in master </PCIe/xdma_0/M_AXI_LITE/SEG_axi_bram_ctrl_0_Mem0> at <0x00000000 [ 8K ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-971] Segment </M_AXI/Reg> mapped into </control/microblaze_0/Data> at 0x44A00000[ 64K ] overlaps with </control/axiStreamGate_0/s_axi_AXILiteS/Reg> mapped at 0x44A00000[ 64K ]
ERROR: [BD 41-703] Peripheral </axi_bram_ctrl_0/S_AXI/Mem0> is mapped into master segment </PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0>, but there is no path between them. This is usually because an interconnect between the master and the peripheral has become misconfigured. Check and reconfigure the interconnect, or delete the master segment.
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 8443.023 ; gain = 0.000 ; free physical = 5517 ; free virtual = 35533
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
CRITICAL WARNING: [BD 41-1294] requested address <0x00000000 [ 8K ]> conflicts with peripheral </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> mapped into segment </PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK> at <0x000000000 [ 4G ]>.
set_property offset 0x0000000000000000 [get_bd_addr_segs {PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0}]
ERROR: [BD 41-70] Exec TCL: The proposed address 0x00000000 [ 8K ] conflicts with peripheral /mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK mapped into segment /PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK at 0x000000000 [ 4G ]..
WARNING: [BD 41-1642] Cannot set the parameter 'offset' on '/PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0' - Parameter does not exist. 
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
delete_bd_objs [get_bd_addr_segs PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK]
set_property offset 0x0000000000000000 [get_bd_addr_segs {PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0}]
assign_bd_address [get_bd_addr_segs {mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK }]
CRITICAL WARNING: [BD 41-1377] Network address <0x00000000 [ 1G ]> is occupied by different peripherals, </axi_bram_ctrl_0/S_AXI/Mem0> in </PCIe/xdma_0/M_AXI> and by </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> in </S_AXI_MEM>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> into conflicting address 0x0000000000000000 [ 1G ] in address space </PCIe/xdma_0/M_AXI>. This must be resolved before passing validation
</mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is being mapped into </PCIe/xdma_0/M_AXI> at <0x00000000 [ 1G ]>
set_property range 4G [get_bd_addr_segs {PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK}]
CRITICAL WARNING: [BD 41-1293] <0x000000000 [ 4G ]> overlaps with <0x00000000 [ 8K ]>. This must be resolved in order to pass validation.
set_property offset 0x0000000100000000 [get_bd_addr_segs {PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK}]
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
validate_bd_design
ERROR: [IP_Flow 19-3461] Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 64
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with value '12' for BD Cell 'control/microblaze_0_axi_periph/xbar'. PARAM_VALUE.M03_A00_BASE_ADDR overlaps with address segment PARAM_VALUE.M02_A00_BASE_ADDR
INFO: [IP_Flow 19-3438] Customization errors found on 'control/microblaze_0_axi_periph/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 54
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1354] Segment </control/microblaze_0/Data/SEG_axiStreamGate_0_Reg> at 0x44A00000 [ 64K ] overlaps with </control/microblaze_0/Data/SEG_M_AXI_Reg> at <0x44A00000 [ 64K ]> in the same network
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </control/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0xC0000000 [ 1M ]> and in master </PCIe/xdma_0/M_AXI_LITE/SEG_axi_bram_ctrl_0_Mem0> at <0x00000000 [ 8K ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-971] Segment </M_AXI/Reg> mapped into </control/microblaze_0/Data> at 0x44A00000[ 64K ] overlaps with </control/axiStreamGate_0/s_axi_AXILiteS/Reg> mapped at 0x44A00000[ 64K ]
ERROR: [BD 41-703] Peripheral </axi_bram_ctrl_0/S_AXI/Mem0> is mapped into master segment </PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0>, but there is no path between them. This is usually because an interconnect between the master and the peripheral has become misconfigured. Check and reconfigure the interconnect, or delete the master segment.
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8544.223 ; gain = 0.000 ; free physical = 5450 ; free virtual = 35489
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
CRITICAL WARNING: [BD 41-1294] requested address <0x000000000 [ 4G ]> conflicts with peripheral </axi_bram_ctrl_0/S_AXI/Mem0> mapped into segment </PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0> at <0x00000000 [ 8K ]>.
set_property offset 0x0000000000000000 [get_bd_addr_segs {PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK}]
ERROR: [BD 41-70] Exec TCL: The proposed address 0x000000000 [ 4G ] conflicts with peripheral /axi_bram_ctrl_0/S_AXI/Mem0 mapped into segment /PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0 at 0x00000000 [ 8K ]..
WARNING: [BD 41-1642] Cannot set the parameter 'offset' on '/PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK' - Parameter does not exist. 
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property offset 0x0000000200000000 [get_bd_addr_segs {PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK}]
validate_bd_design
ERROR: [IP_Flow 19-3461] Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 64
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with value '12' for BD Cell 'control/microblaze_0_axi_periph/xbar'. PARAM_VALUE.M03_A00_BASE_ADDR overlaps with address segment PARAM_VALUE.M02_A00_BASE_ADDR
INFO: [IP_Flow 19-3438] Customization errors found on 'control/microblaze_0_axi_periph/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 54
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1354] Segment </control/microblaze_0/Data/SEG_axiStreamGate_0_Reg> at 0x44A00000 [ 64K ] overlaps with </control/microblaze_0/Data/SEG_M_AXI_Reg> at <0x44A00000 [ 64K ]> in the same network
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </control/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0xC0000000 [ 1M ]> and in master </PCIe/xdma_0/M_AXI_LITE/SEG_axi_bram_ctrl_0_Mem0> at <0x00000000 [ 8K ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-971] Segment </M_AXI/Reg> mapped into </control/microblaze_0/Data> at 0x44A00000[ 64K ] overlaps with </control/axiStreamGate_0/s_axi_AXILiteS/Reg> mapped at 0x44A00000[ 64K ]
ERROR: [BD 41-703] Peripheral </axi_bram_ctrl_0/S_AXI/Mem0> is mapped into master segment </PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0>, but there is no path between them. This is usually because an interconnect between the master and the peripheral has become misconfigured. Check and reconfigure the interconnect, or delete the master segment.
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8544.223 ; gain = 0.000 ; free physical = 5449 ; free virtual = 35489
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_addr_segs PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0]
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
validate_bd_design
ERROR: [IP_Flow 19-3461] Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 64
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with value '12' for BD Cell 'control/microblaze_0_axi_periph/xbar'. PARAM_VALUE.M03_A00_BASE_ADDR overlaps with address segment PARAM_VALUE.M02_A00_BASE_ADDR
INFO: [IP_Flow 19-3438] Customization errors found on 'control/microblaze_0_axi_periph/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 54
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1354] Segment </control/microblaze_0/Data/SEG_axiStreamGate_0_Reg> at 0x44A00000 [ 64K ] overlaps with </control/microblaze_0/Data/SEG_M_AXI_Reg> at <0x44A00000 [ 64K ]> in the same network
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </control/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0xC0000000 [ 1M ]> and in master </PCIe/xdma_0/M_AXI_LITE/SEG_axi_bram_ctrl_0_Mem0> at <0x00000000 [ 8K ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-971] Segment </M_AXI/Reg> mapped into </control/microblaze_0/Data> at 0x44A00000[ 64K ] overlaps with </control/axiStreamGate_0/s_axi_AXILiteS/Reg> mapped at 0x44A00000[ 64K ]
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8608.254 ; gain = 0.000 ; free physical = 5431 ; free virtual = 35472
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_addr_segs PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0]'
delete_bd_objs [get_bd_addr_segs PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK]
exclude_bd_addr_seg [get_bd_addr_segs mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK] -target_address_space [get_bd_addr_spaces PCIe/xdma_0/M_AXI]
CRITICAL WARNING: [BD 41-1377] Network address <0x00000000 [ 1G ]> is occupied by different peripherals, </axi_bram_ctrl_0/S_AXI/Mem0> in </PCIe/xdma_0/M_AXI> and by </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> in </S_AXI_MEM>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> into conflicting address 0x0000000000000000 [ 1G ] in address space </PCIe/xdma_0/M_AXI>. This must be resolved before passing validation
</mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is being mapped into </PCIe/xdma_0/M_AXI> at <0x00000000 [ 1G ]>
Excluding </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> from </PCIe/xdma_0/M_AXI>
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ui/bd_d9cfc7b0.ui> 
startgroup
endgroup
validate_bd_design
ERROR: [IP_Flow 19-3461] Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 64
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with value '12' for BD Cell 'control/microblaze_0_axi_periph/xbar'. PARAM_VALUE.M03_A00_BASE_ADDR overlaps with address segment PARAM_VALUE.M02_A00_BASE_ADDR
INFO: [IP_Flow 19-3438] Customization errors found on 'control/microblaze_0_axi_periph/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 54
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1354] Segment </control/microblaze_0/Data/SEG_axiStreamGate_0_Reg> at 0x44A00000 [ 64K ] overlaps with </control/microblaze_0/Data/SEG_M_AXI_Reg> at <0x44A00000 [ 64K ]> in the same network
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </control/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0xC0000000 [ 1M ]> and in master </PCIe/xdma_0/M_AXI_LITE/SEG_axi_bram_ctrl_0_Mem0> at <0x00000000 [ 8K ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-971] Segment </M_AXI/Reg> mapped into </control/microblaze_0/Data> at 0x44A00000[ 64K ] overlaps with </control/axiStreamGate_0/s_axi_AXILiteS/Reg> mapped at 0x44A00000[ 64K ]
ERROR: [BD 41-971] Segment </axi_bram_ctrl_0/S_AXI/Mem0> mapped into </PCIe/xdma_0/M_AXI> at 0x00000000[ 8K ] overlaps with </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> mapped at 0x00000000[ 1G ]
ERROR: [BD 41-703] Peripheral </axi_bram_ctrl_0/S_AXI/Mem0> is mapped into master segment </PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0>, but there is no path between them. This is usually because an interconnect between the master and the peripheral has become misconfigured. Check and reconfigure the interconnect, or delete the master segment.
CRITICAL WARNING: [BD 41-1630] All addressable segments in </PCIe/xdma_0/M_AXI> are excluded.
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8641.156 ; gain = 0.000 ; free physical = 5433 ; free virtual = 35473
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_target all [get_files  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd]
export_ip_user_files -of_objects  [get_files  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd]
delete_ip_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 8641.156 ; gain = 0.000 ; free physical = 5560 ; free virtual = 35381
generate_target all [get_files  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd]
ERROR: [IP_Flow 19-3461] Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 64
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with value '12' for BD Cell 'control/microblaze_0_axi_periph/xbar'. PARAM_VALUE.M03_A00_BASE_ADDR overlaps with address segment PARAM_VALUE.M02_A00_BASE_ADDR
INFO: [IP_Flow 19-3438] Customization errors found on 'control/microblaze_0_axi_periph/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 54
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1354] Segment </control/microblaze_0/Data/SEG_axiStreamGate_0_Reg> at 0x44A00000 [ 64K ] overlaps with </control/microblaze_0/Data/SEG_M_AXI_Reg> at <0x44A00000 [ 64K ]> in the same network
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </control/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0xC0000000 [ 1M ]> and in master </PCIe/xdma_0/M_AXI_LITE/SEG_axi_bram_ctrl_0_Mem0> at <0x00000000 [ 8K ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-971] Segment </M_AXI/Reg> mapped into </control/microblaze_0/Data> at 0x44A00000[ 64K ] overlaps with </control/axiStreamGate_0/s_axi_AXILiteS/Reg> mapped at 0x44A00000[ 64K ]
ERROR: [BD 41-971] Segment </axi_bram_ctrl_0/S_AXI/Mem0> mapped into </PCIe/xdma_0/M_AXI> at 0x00000000[ 8K ] overlaps with </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> mapped at 0x00000000[ 1G ]
ERROR: [BD 41-703] Peripheral </axi_bram_ctrl_0/S_AXI/Mem0> is mapped into master segment </PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0>, but there is no path between them. This is usually because an interconnect between the master and the peripheral has become misconfigured. Check and reconfigure the interconnect, or delete the master segment.
CRITICAL WARNING: [BD 41-1630] All addressable segments in </PCIe/xdma_0/M_AXI> are excluded.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd 
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8641.156 ; gain = 0.000 ; free physical = 5575 ; free virtual = 35394
INFO: [Common 17-681] Processing pending cancel.
catch { config_ip_cache -export [get_ips -all shell_util_vector_logic_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_util_vector_logic_0_0, cache-ID = 170f90388ee4a16d; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_util_vector_logic_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_util_vector_logic_1_0, cache-ID = 781768efc7e6cc0d; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_clk_wiz_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_clk_wiz_0_0, cache-ID = b039ab910f506db3; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_gnd_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_gnd_0, cache-ID = 695721076a8d438b; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_util_vector_logic_2_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_util_vector_logic_2_0, cache-ID = 170f90388ee4a16d; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_reverseEndian64_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_reverseEndian64_0_0, cache-ID = 266c89e31782e2b4; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_reverseEndian64_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_reverseEndian64_1_0, cache-ID = 266c89e31782e2b4; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_axi_bram_ctrl_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_axi_bram_ctrl_0_0, cache-ID = fd2bd808e6c23c37; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_blk_mem_gen_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_blk_mem_gen_0_0, cache-ID = ef7bc6af006afb74; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_xbar_0] }
catch { config_ip_cache -export [get_ips -all shell_microblaze_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_microblaze_0_0, cache-ID = 61bf5a034ccacffe; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_axiStreamGate_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_axiStreamGate_0_0, cache-ID = abef37bcbc3820ff; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_mdm_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_mdm_1_0, cache-ID = 94680382274bb2b9; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_rst_clk_wiz_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_rst_clk_wiz_0_100M_0, cache-ID = 8814fdfe9392c713; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_axi_hwicap_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_axi_hwicap_0_0, cache-ID = ec1cfbc20ef421fd; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_xbar_1] }
catch { config_ip_cache -export [get_ips -all shell_dlmb_v10_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_dlmb_v10_0, cache-ID = 44b3d3ea76eeae4d; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_ilmb_v10_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_ilmb_v10_0, cache-ID = 44b3d3ea76eeae4d; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_dlmb_bram_if_cntlr_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_dlmb_bram_if_cntlr_0, cache-ID = 20cc832dd8ffee4e; cache size = 137.712 MB.
catch { config_ip_cache -export [get_ips -all shell_ilmb_bram_if_cntlr_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_ilmb_bram_if_cntlr_0, cache-ID = 313222692eb93ce1; cache size = 137.713 MB.
catch { config_ip_cache -export [get_ips -all shell_lmb_bram_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_lmb_bram_0, cache-ID = 1a322a7266f81b1d; cache size = 137.713 MB.
catch { config_ip_cache -export [get_ips -all shell_xdma_0_0] }
catch { config_ip_cache -export [get_ips -all shell_util_ds_buf_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_util_ds_buf_0, cache-ID = 49064a20e1555b8d; cache size = 137.713 MB.
catch { config_ip_cache -export [get_ips -all shell_gnd_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_gnd_1, cache-ID = 6ea6558cc3b3f173; cache size = 137.713 MB.
catch { config_ip_cache -export [get_ips -all shell_tx_register_slice_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_tx_register_slice_0_0, cache-ID = 16b0a2ff3d227e42; cache size = 137.713 MB.
catch { config_ip_cache -export [get_ips -all shell_axi_10g_ethernet_0_0] }
catch { config_ip_cache -export [get_ips -all bd_01e2_xmac_0] }
catch { config_ip_cache -export [get_ips -all bd_01e2_xpcs_0] }
catch { config_ip_cache -export [get_ips -all bd_01e2_dcm_locked_driver_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_01e2_dcm_locked_driver_0, cache-ID = 1db10e81106824c7; cache size = 137.713 MB.
catch { config_ip_cache -export [get_ips -all bd_01e2_pma_pmd_type_driver_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_01e2_pma_pmd_type_driver_0, cache-ID = 57ed7b09a06075a5; cache size = 137.713 MB.
catch { config_ip_cache -export [get_ips -all shell_mac_config_vector_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_mac_config_vector_0, cache-ID = e8fabc57d6f6b8e8; cache size = 137.713 MB.
catch { config_ip_cache -export [get_ips -all shell_tx_ifg_tuser_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_tx_ifg_tuser_0, cache-ID = d520cfc051e58a88; cache size = 137.713 MB.
catch { config_ip_cache -export [get_ips -all shell_ifg_delay_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_ifg_delay_0, cache-ID = 79701a3e9c0aed9b; cache size = 137.713 MB.
catch { config_ip_cache -export [get_ips -all shell_vcc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_vcc_0, cache-ID = 1db10e81106824c7; cache size = 137.713 MB.
catch { config_ip_cache -export [get_ips -all shell_pcs_config_vector_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_pcs_config_vector_0, cache-ID = 4339ca63479fafa8; cache size = 137.713 MB.
catch { config_ip_cache -export [get_ips -all shell_rx_register_slice_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_rx_register_slice_1_0, cache-ID = 2347b173818e7c7e; cache size = 137.713 MB.
catch { config_ip_cache -export [get_ips -all shell_rx_data_fifo_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_rx_data_fifo_1_0, cache-ID = d42b258b2c9d7380; cache size = 137.713 MB.
catch { config_ip_cache -export [get_ips -all shell_tx_data_fifo_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_tx_data_fifo_0_0, cache-ID = d42b258b2c9d7380; cache size = 137.713 MB.
catch { config_ip_cache -export [get_ips -all shell_proc_sys_reset_1_0] }
catch { config_ip_cache -export [get_ips -all shell_ddr4_1_0] }
catch { config_ip_cache -export [get_ips -all shell_xbar_3] }
export_ip_user_files -of_objects [get_files /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd]
launch_runs -jobs 4 {shell_xbar_0_synth_1 shell_xbar_1_synth_1 shell_xdma_0_0_synth_1 shell_axi_10g_ethernet_0_0_synth_1 shell_proc_sys_reset_1_0_synth_1 shell_ddr4_1_0_synth_1 shell_xbar_3_synth_1}
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
Exporting to file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/hw_handoff/shell_axi_10g_ethernet_0_0.hwh
Generated Block Design Tcl file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/hw_handoff/shell_axi_10g_ethernet_0_0_bd.tcl
Generated Hardware Definition File /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/synth/shell_axi_10g_ethernet_0_0.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_axi_10g_ethernet_0_0, cache-ID = ddd761806e0b6106; cache size = 137.714 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_01e2_xmac_0, cache-ID = 2bb944aafa270476; cache size = 137.714 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_01e2_xpcs_0, cache-ID = 74e7ef9958428972; cache size = 137.714 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_01e2_dcm_locked_driver_0, cache-ID = 1db10e81106824c7; cache size = 137.714 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_01e2_pma_pmd_type_driver_0, cache-ID = 57ed7b09a06075a5; cache size = 137.714 MB.
Exporting to file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ddr4_1_0/bd_0/hw_handoff/shell_ddr4_1_0_microblaze_mcs.hwh
Generated Block Design Tcl file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ddr4_1_0/bd_0/hw_handoff/shell_ddr4_1_0_microblaze_mcs_bd.tcl
Generated Hardware Definition File /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ddr4_1_0/bd_0/synth/shell_ddr4_1_0_microblaze_mcs.hwdef
[Thu May 10 15:03:04 2018] Launched shell_xbar_0_synth_1, shell_xbar_1_synth_1, shell_xdma_0_0_synth_1, shell_axi_10g_ethernet_0_0_synth_1, shell_proc_sys_reset_1_0_synth_1, shell_ddr4_1_0_synth_1, shell_xbar_3_synth_1...
Run output will be captured here:
shell_xbar_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xbar_0_synth_1/runme.log
shell_xbar_1_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xbar_1_synth_1/runme.log
shell_xdma_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xdma_0_0_synth_1/runme.log
shell_axi_10g_ethernet_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_10g_ethernet_0_0_synth_1/runme.log
shell_proc_sys_reset_1_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_proc_sys_reset_1_0_synth_1/runme.log
shell_ddr4_1_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ddr4_1_0_synth_1/runme.log
shell_xbar_3_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xbar_3_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 8641.156 ; gain = 0.000 ; free physical = 5332 ; free virtual = 35258
export_simulation -of_objects [get_files /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd] -directory /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.ip_user_files -ipstatic_source_dir /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/modelsim} {questa=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/questa} {ies=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/ies} {xcelium=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/xcelium} {vcs=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/vcs} {riviera=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run shell_ddr4_1_0_synth_1
reset_run shell_xbar_3_synth_1
reset_run shell_xbar_0_synth_1
reset_run shell_xbar_1_synth_1
reset_run shell_xdma_0_0_synth_1
reset_run shell_proc_sys_reset_1_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_proc_sys_reset_1_0_synth_1

delete_bd_objs [get_bd_addr_segs PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0]
include_bd_addr_seg [get_bd_addr_segs -excluded PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK]
Including </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> into </PCIe/xdma_0/M_AXI>
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ui/bd_d9cfc7b0.ui> 
validate_bd_design
ERROR: [IP_Flow 19-3461] Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 64
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with value '12' for BD Cell 'control/microblaze_0_axi_periph/xbar'. PARAM_VALUE.M03_A00_BASE_ADDR overlaps with address segment PARAM_VALUE.M02_A00_BASE_ADDR
INFO: [IP_Flow 19-3438] Customization errors found on 'control/microblaze_0_axi_periph/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 54
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1354] Segment </control/microblaze_0/Data/SEG_axiStreamGate_0_Reg> at 0x44A00000 [ 64K ] overlaps with </control/microblaze_0/Data/SEG_M_AXI_Reg> at <0x44A00000 [ 64K ]> in the same network
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </control/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0xC0000000 [ 1M ]> and in master </PCIe/xdma_0/M_AXI_LITE/SEG_axi_bram_ctrl_0_Mem0> at <0x00000000 [ 8K ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-971] Segment </M_AXI/Reg> mapped into </control/microblaze_0/Data> at 0x44A00000[ 64K ] overlaps with </control/axiStreamGate_0/s_axi_AXILiteS/Reg> mapped at 0x44A00000[ 64K ]
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 8641.156 ; gain = 0.000 ; free physical = 5322 ; free virtual = 35249
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property offset 0x80000000 [get_bd_addr_segs {PCIe/xdma_0/M_AXI_LITE/SEG_M_AXI_Reg}]
set_property offset 0x80000000 [get_bd_addr_segs {control/microblaze_0/Data/SEG_M_AXI_Reg}]
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
validate_bd_design
ERROR: [IP_Flow 19-3461] Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 64
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </control/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0xC0000000 [ 1M ]> and in master </PCIe/xdma_0/M_AXI_LITE/SEG_axi_bram_ctrl_0_Mem0> at <0x00000000 [ 8K ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-241] Message from IP propagation TCL of /axi_bram_ctrl_0: set_property error: Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.

CRITICAL WARNING: [xilinx.com:ip:ddr4:2.2-1] /mem_interface/ddr4_0 Clock frequency of the connected clock (/mem_interface/ddr4_0/C0_SYS_CLK) is 100.000 MHz while "Reference Input Clock Speed" is 75.030 MHz. Please either reconfigure the parameter "Reference Input Clock Speed (CONFIG.C0.DDR4_InputClockPeriod)" of IP or change frequency of the connected clock (CONFIG.FREQ_HZ) within the range of 75001875.047 to 75058170.082 Hz.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /control/axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-926] Following properties on interface pin /network/axi_10g_ethernet_0/s_axis_tx have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	TDATA_NUM_BYTES=8
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/dclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=shell_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/txusrclk2_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_01e2_xpcs_0_txusrclk2_out 
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 8641.156 ; gain = 0.000 ; free physical = 5356 ; free virtual = 35285
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property range 4K [get_bd_addr_segs {PCIe/xdma_0/M_AXI_LITE/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
validate_bd_design
ERROR: [IP_Flow 19-3461] Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 64
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </control/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0xC0000000 [ 1M ]> and in master </PCIe/xdma_0/M_AXI_LITE/SEG_axi_bram_ctrl_0_Mem0> at <0x00000000 [ 4K ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-241] Message from IP propagation TCL of /axi_bram_ctrl_0: set_property error: Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.

CRITICAL WARNING: [xilinx.com:ip:ddr4:2.2-1] /mem_interface/ddr4_0 Clock frequency of the connected clock (/mem_interface/ddr4_0/C0_SYS_CLK) is 100.000 MHz while "Reference Input Clock Speed" is 75.030 MHz. Please either reconfigure the parameter "Reference Input Clock Speed (CONFIG.C0.DDR4_InputClockPeriod)" of IP or change frequency of the connected clock (CONFIG.FREQ_HZ) within the range of 75001875.047 to 75058170.082 Hz.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /control/axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-926] Following properties on interface pin /network/axi_10g_ethernet_0/s_axis_tx have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	TDATA_NUM_BYTES=8
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/dclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=shell_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/txusrclk2_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_01e2_xpcs_0_txusrclk2_out 
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8641.156 ; gain = 0.000 ; free physical = 5344 ; free virtual = 35273
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells blk_mem_gen_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells blk_mem_gen_0]'
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ui/bd_d9cfc7b0.ui> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
validate_bd_design
ERROR: [IP_Flow 19-3461] Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 64
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </control/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0xC0000000 [ 1M ]> and in master </PCIe/xdma_0/M_AXI_LITE/SEG_axi_bram_ctrl_0_Mem0> at <0x00000000 [ 4K ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-241] Message from IP propagation TCL of /axi_bram_ctrl_0: set_property error: Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.

CRITICAL WARNING: [xilinx.com:ip:ddr4:2.2-1] /mem_interface/ddr4_0 Clock frequency of the connected clock (/mem_interface/ddr4_0/C0_SYS_CLK) is 100.000 MHz while "Reference Input Clock Speed" is 75.030 MHz. Please either reconfigure the parameter "Reference Input Clock Speed (CONFIG.C0.DDR4_InputClockPeriod)" of IP or change frequency of the connected clock (CONFIG.FREQ_HZ) within the range of 75001875.047 to 75058170.082 Hz.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /control/axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-926] Following properties on interface pin /network/axi_10g_ethernet_0/s_axis_tx have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	TDATA_NUM_BYTES=8
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/dclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=shell_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/txusrclk2_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_01e2_xpcs_0_txusrclk2_out 
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 8641.156 ; gain = 0.000 ; free physical = 5332 ; free virtual = 35260
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] shell_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] shell_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
startgroup
set_property -dict [list CONFIG.SUPPORTS_NARROW_BURST.VALUE_SRC PROPAGATED] [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.DATA_WIDTH {32} CONFIG.PROTOCOL {AXI4LITE}] [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] shell_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] shell_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
validate_bd_design
ERROR: [IP_Flow 19-3461] Value '805568512' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 64
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
INFO: [Common 17-365] Interrupt caught but 'validate_bd_design' cannot be canceled. Please wait for command to finish.
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </control/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0xC0000000 [ 1M ]> and in master </PCIe/xdma_0/M_AXI_LITE/SEG_axi_bram_ctrl_0_Mem0> at <0x00000000 [ 4K ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-241] Message from IP propagation TCL of /axi_bram_ctrl_0: set_property error: Value '805568512' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.

CRITICAL WARNING: [xilinx.com:ip:ddr4:2.2-1] /mem_interface/ddr4_0 Clock frequency of the connected clock (/mem_interface/ddr4_0/C0_SYS_CLK) is 100.000 MHz while "Reference Input Clock Speed" is 75.030 MHz. Please either reconfigure the parameter "Reference Input Clock Speed (CONFIG.C0.DDR4_InputClockPeriod)" of IP or change frequency of the connected clock (CONFIG.FREQ_HZ) within the range of 75001875.047 to 75058170.082 Hz.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /control/axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-926] Following properties on interface pin /network/axi_10g_ethernet_0/s_axis_tx have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	TDATA_NUM_BYTES=8
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/dclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=shell_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/txusrclk2_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_01e2_xpcs_0_txusrclk2_out 
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 8641.156 ; gain = 0.000 ; free physical = 5334 ; free virtual = 35263
INFO: [Common 17-681] Processing pending cancel.
startgroup
set_property -dict [list CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.XBAR_DATA_WIDTH {64}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
set_property -dict [list CONFIG.ENABLE_ADVANCED_OPTIONS {0}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
set_property -dict [list CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.XBAR_DATA_WIDTH {32}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
set_property -dict [list CONFIG.ENABLE_ADVANCED_OPTIONS {0}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] shell_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] shell_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] shell_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] shell_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] shell_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] shell_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
set_property range 4K [get_bd_addr_segs {PCIe/xdma_0/M_AXI_LITE/SEG_M_AXI_Reg}]
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ui/bd_d9cfc7b0.ui> 
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_bram_ctrl_1/s_axi_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_cells axi_bram_ctrl_1]
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ui/bd_d9cfc7b0.ui> 
validate_bd_design
ERROR: [IP_Flow 19-3461] Value '805568512' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 64
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </control/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0xC0000000 [ 1M ]> and in master </PCIe/xdma_0/M_AXI_LITE/SEG_axi_bram_ctrl_0_Mem0> at <0x00000000 [ 4K ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-241] Message from IP propagation TCL of /axi_bram_ctrl_0: set_property error: Value '805568512' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.

CRITICAL WARNING: [xilinx.com:ip:ddr4:2.2-1] /mem_interface/ddr4_0 Clock frequency of the connected clock (/mem_interface/ddr4_0/C0_SYS_CLK) is 100.000 MHz while "Reference Input Clock Speed" is 75.030 MHz. Please either reconfigure the parameter "Reference Input Clock Speed (CONFIG.C0.DDR4_InputClockPeriod)" of IP or change frequency of the connected clock (CONFIG.FREQ_HZ) within the range of 75001875.047 to 75058170.082 Hz.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /control/axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-926] Following properties on interface pin /network/axi_10g_ethernet_0/s_axis_tx have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	TDATA_NUM_BYTES=8
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/dclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=shell_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/txusrclk2_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_01e2_xpcs_0_txusrclk2_out 
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 8763.656 ; gain = 0.000 ; free physical = 5333 ; free virtual = 35260
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property range 4K [get_bd_addr_segs {control/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0xC0000000 [get_bd_addr_segs {PCIe/xdma_0/M_AXI_LITE/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [xilinx.com:ip:ddr4:2.2-1] /mem_interface/ddr4_0 Clock frequency of the connected clock (/mem_interface/ddr4_0/C0_SYS_CLK) is 100.000 MHz while "Reference Input Clock Speed" is 75.030 MHz. Please either reconfigure the parameter "Reference Input Clock Speed (CONFIG.C0.DDR4_InputClockPeriod)" of IP or change frequency of the connected clock (CONFIG.FREQ_HZ) within the range of 75001875.047 to 75058170.082 Hz.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /control/axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-926] Following properties on interface pin /network/axi_10g_ethernet_0/s_axis_tx have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	TDATA_NUM_BYTES=8
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/dclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=shell_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/txusrclk2_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_01e2_xpcs_0_txusrclk2_out 
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8763.656 ; gain = 0.000 ; free physical = 5332 ; free virtual = 35261
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
generate_target all [get_files  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd]
INFO: [BD 41-1662] The design 'shell.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/synth/shell.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/sim/shell.v
VHDL Output written to : /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/hdl/shell_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reverseEndian64_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reverseEndian64_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/axiStreamGate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/axi_hwicap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCIe/xdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCIe/util_ds_buf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/tx_register_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axi_10g_ethernet_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/mac_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/tx_ifg_tuser .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/ifg_delay .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/vcc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/pcs_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/rx_register_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/rx_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/tx_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_interface/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_interface/ddr4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_interface/mem_interconnect/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_3/shell_auto_cc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_interface/mem_interconnect/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_us_4/shell_auto_us_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_interface/mem_interconnect/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_interface/mem_interconnect/s00_couplers/auto_rs .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_4/shell_auto_cc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_interface/mem_interconnect/s00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_pc_0/shell_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_us_2/shell_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_1/shell_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_ds_3/shell_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_us_3/shell_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_2/shell_auto_cc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_0/shell_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_ds_2/shell_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_ds_1/shell_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_ds_0/shell_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_us_1/shell_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/s00_couplers/auto_us .
Exporting to file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/hw_handoff/shell.hwh
Generated Block Design Tcl file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/hw_handoff/shell_bd.tcl
Generated Hardware Definition File /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/synth/shell.hwdef
generate_target: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 8763.656 ; gain = 0.000 ; free physical = 5217 ; free virtual = 35182
catch { config_ip_cache -export [get_ips -all shell_util_vector_logic_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_util_vector_logic_0_0, cache-ID = 170f90388ee4a16d; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_util_vector_logic_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_util_vector_logic_1_0, cache-ID = 781768efc7e6cc0d; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_clk_wiz_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_clk_wiz_0_0, cache-ID = b039ab910f506db3; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_gnd_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_gnd_0, cache-ID = 695721076a8d438b; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_util_vector_logic_2_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_util_vector_logic_2_0, cache-ID = 170f90388ee4a16d; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_reverseEndian64_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_reverseEndian64_0_0, cache-ID = 266c89e31782e2b4; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_reverseEndian64_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_reverseEndian64_1_0, cache-ID = 266c89e31782e2b4; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all shell_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all shell_xbar_0] }
catch { config_ip_cache -export [get_ips -all shell_microblaze_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_microblaze_0_0, cache-ID = 61bf5a034ccacffe; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_axiStreamGate_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_axiStreamGate_0_0, cache-ID = abef37bcbc3820ff; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_mdm_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_mdm_1_0, cache-ID = 94680382274bb2b9; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_rst_clk_wiz_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_rst_clk_wiz_0_100M_0, cache-ID = 8814fdfe9392c713; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_axi_hwicap_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_axi_hwicap_0_0, cache-ID = ec1cfbc20ef421fd; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_xbar_1] }
catch { config_ip_cache -export [get_ips -all shell_dlmb_v10_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_dlmb_v10_0, cache-ID = 44b3d3ea76eeae4d; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_ilmb_v10_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_ilmb_v10_0, cache-ID = 44b3d3ea76eeae4d; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all shell_ilmb_bram_if_cntlr_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_ilmb_bram_if_cntlr_0, cache-ID = 313222692eb93ce1; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_lmb_bram_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_lmb_bram_0, cache-ID = 1a322a7266f81b1d; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_xdma_0_0] }
catch { config_ip_cache -export [get_ips -all shell_util_ds_buf_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_util_ds_buf_0, cache-ID = 49064a20e1555b8d; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_gnd_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_gnd_1, cache-ID = 6ea6558cc3b3f173; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_tx_register_slice_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_tx_register_slice_0_0, cache-ID = 16b0a2ff3d227e42; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_mac_config_vector_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_mac_config_vector_0, cache-ID = e8fabc57d6f6b8e8; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_tx_ifg_tuser_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_tx_ifg_tuser_0, cache-ID = d520cfc051e58a88; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_ifg_delay_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_ifg_delay_0, cache-ID = 79701a3e9c0aed9b; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_vcc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_vcc_0, cache-ID = 1db10e81106824c7; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_pcs_config_vector_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_pcs_config_vector_0, cache-ID = 4339ca63479fafa8; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_rx_register_slice_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_rx_register_slice_1_0, cache-ID = 2347b173818e7c7e; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_rx_data_fifo_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_rx_data_fifo_1_0, cache-ID = d42b258b2c9d7380; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_tx_data_fifo_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_tx_data_fifo_0_0, cache-ID = d42b258b2c9d7380; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_proc_sys_reset_1_0] }
catch { config_ip_cache -export [get_ips -all shell_ddr4_1_0] }
catch { config_ip_cache -export [get_ips -all shell_xbar_3] }
catch { config_ip_cache -export [get_ips -all shell_auto_cc_3] }
catch { config_ip_cache -export [get_ips -all shell_auto_us_4] }
catch { config_ip_cache -export [get_ips -all shell_auto_rs_0] }
catch { config_ip_cache -export [get_ips -all shell_auto_cc_4] }
catch { config_ip_cache -export [get_ips -all shell_s01_mmu_0] }
catch { config_ip_cache -export [get_ips -all shell_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all shell_auto_us_2] }
catch { config_ip_cache -export [get_ips -all shell_auto_cc_1] }
catch { config_ip_cache -export [get_ips -all shell_auto_ds_3] }
catch { config_ip_cache -export [get_ips -all shell_auto_us_3] }
catch { config_ip_cache -export [get_ips -all shell_auto_cc_2] }
catch { config_ip_cache -export [get_ips -all shell_auto_cc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_auto_cc_0, cache-ID = 27e6466eb3a2accb; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_auto_ds_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_auto_ds_2, cache-ID = 39e2b29c46d25312; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_auto_ds_1, cache-ID = 3e63ded24b2b2dfe; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_auto_ds_0, cache-ID = 3e63ded24b2b2dfe; cache size = 137.714 MB.
catch { config_ip_cache -export [get_ips -all shell_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_auto_us_1, cache-ID = e07d0a1852040667; cache size = 137.714 MB.
export_ip_user_files -of_objects [get_files /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd]
launch_runs -jobs 4 {shell_xbar_0_synth_1 shell_xbar_1_synth_1 shell_xdma_0_0_synth_1 shell_proc_sys_reset_1_0_synth_1 shell_ddr4_1_0_synth_1 shell_xbar_3_synth_1 shell_axi_bram_ctrl_0_0_synth_1 shell_blk_mem_gen_0_0_synth_1 shell_dlmb_bram_if_cntlr_0_synth_1 shell_auto_cc_3_synth_1 shell_auto_us_4_synth_1 shell_auto_rs_0_synth_1 shell_auto_cc_4_synth_1 shell_s01_mmu_0_synth_1 shell_auto_pc_0_synth_1 shell_auto_us_2_synth_1 shell_auto_cc_1_synth_1 shell_auto_ds_3_synth_1 shell_auto_us_3_synth_1 shell_auto_cc_2_synth_1}
[Thu May 10 15:20:21 2018] Launched shell_xbar_0_synth_1, shell_xbar_1_synth_1, shell_xdma_0_0_synth_1, shell_proc_sys_reset_1_0_synth_1, shell_ddr4_1_0_synth_1, shell_xbar_3_synth_1, shell_axi_bram_ctrl_0_0_synth_1, shell_blk_mem_gen_0_0_synth_1, shell_dlmb_bram_if_cntlr_0_synth_1, shell_auto_cc_3_synth_1, shell_auto_us_4_synth_1, shell_auto_rs_0_synth_1, shell_auto_cc_4_synth_1, shell_s01_mmu_0_synth_1, shell_auto_pc_0_synth_1, shell_auto_us_2_synth_1, shell_auto_cc_1_synth_1, shell_auto_ds_3_synth_1, shell_auto_us_3_synth_1, shell_auto_cc_2_synth_1...
Run output will be captured here:
shell_xbar_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xbar_0_synth_1/runme.log
shell_xbar_1_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xbar_1_synth_1/runme.log
shell_xdma_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xdma_0_0_synth_1/runme.log
shell_proc_sys_reset_1_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_proc_sys_reset_1_0_synth_1/runme.log
shell_ddr4_1_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ddr4_1_0_synth_1/runme.log
shell_xbar_3_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xbar_3_synth_1/runme.log
shell_axi_bram_ctrl_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_bram_ctrl_0_0_synth_1/runme.log
shell_blk_mem_gen_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_blk_mem_gen_0_0_synth_1/runme.log
shell_dlmb_bram_if_cntlr_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_dlmb_bram_if_cntlr_0_synth_1/runme.log
shell_auto_cc_3_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_cc_3_synth_1/runme.log
shell_auto_us_4_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_us_4_synth_1/runme.log
shell_auto_rs_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_rs_0_synth_1/runme.log
shell_auto_cc_4_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_cc_4_synth_1/runme.log
shell_s01_mmu_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_s01_mmu_0_synth_1/runme.log
shell_auto_pc_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_pc_0_synth_1/runme.log
shell_auto_us_2_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_us_2_synth_1/runme.log
shell_auto_cc_1_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_cc_1_synth_1/runme.log
shell_auto_ds_3_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_ds_3_synth_1/runme.log
shell_auto_us_3_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_us_3_synth_1/runme.log
shell_auto_cc_2_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_cc_2_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8763.656 ; gain = 0.000 ; free physical = 5112 ; free virtual = 35066
export_simulation -of_objects [get_files /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd] -directory /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.ip_user_files -ipstatic_source_dir /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/modelsim} {questa=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/questa} {ies=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/ies} {xcelium=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/xcelium} {vcs=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/vcs} {riviera=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd] -top
add_files -norecurse /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/hdl/shell_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'shell' - hence not re-generating.
export_ip_user_files -of_objects [get_files /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd]
export_simulation -of_objects [get_files /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd] -directory /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.ip_user_files/sim_scripts -ip_user_files_dir /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.ip_user_files -ipstatic_source_dir /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/modelsim} {questa=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/questa} {ies=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/ies} {xcelium=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/xcelium} {vcs=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/vcs} {riviera=/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
[Thu May 10 16:13:31 2018] Launched synth_1...
Run output will be captured here: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/synth_1

