//! `IoMem`: typed safe wrapper for memory-mapped I/O regions.
//!
//! Handles come from [`IoMemRegistry::reserve`], which checks the request
//! against the insensitive-range registries (Inv. 7) before delegating the
//! mapping to a registered [`IoMemMapper`], or from [`IoMem::empty`] for a
//! zero-sized placeholder. Mappings are never torn down: cloning aliases the
//! same window, which stays mapped for the kernel's lifetime.

use core::cell::UnsafeCell;
use core::marker::PhantomData;
use core::mem::{align_of, size_of};
use core::sync::atomic::{AtomicPtr, AtomicUsize, Ordering};

use slopos_abi::addr::PhysAddr;

use crate::mm::pod::Pod;
use crate::sync::BspToken;

/// Half-open physical address range `[base, base + len)`.
#[derive(Clone, Copy, Debug)]
pub struct PhysRange {
    pub base: PhysAddr,
    pub len: usize,
}

impl PhysRange {
    /// True if `[base, base + len)` is entirely contained within `self`.
    /// Overflow in either endpoint returns false.
    #[inline]
    pub fn contains_range(&self, base: PhysAddr, len: usize) -> bool {
        let req_start = base.as_u64();
        let Some(req_end) = req_start.checked_add(len as u64) else {
            return false;
        };
        let self_start = self.base.as_u64();
        let Some(self_end) = self_start.checked_add(self.len as u64) else {
            return false;
        };
        req_start >= self_start && req_end <= self_end
    }
}

/// Per-region caching attribute. Maps to platform-specific PAT bits
/// inside the [`IoMemMapper`].
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum IoMemCachePolicy {
    /// Safe default for device registers.
    Uncacheable,
    /// Framebuffers, video memory, large bulk MMIO.
    WriteCombining,
    /// Reads cached, writes propagate.
    WriteThrough,
    /// RAM-backed I/O windows (rare).
    WriteBack,
}

/// Failure modes for `IoMem` operations.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum IoMemError {
    /// `offset + size_of::<T>()` exceeds the region.
    OutOfBounds,
    /// `(virt_base + offset) % align_of::<T>() != 0`.
    Misaligned,
    /// `IoMemRegistry::reserve` could not find a containing range.
    NotReserved,
    /// The registered [`IoMemMapper`] failed to install the mapping.
    MappingFailed,
    /// One or both of [`IoMemRegistry`] / [`IoMemMapper`] have not
    /// been registered yet.
    Uninitialised,
}

/// Pluggable mapper owning kernel virtual address allocation and page-table
/// installation for `IoMem`. A trait because `slopos-ostd` cannot call the
/// kernel's paging layer directly — the dependency arrow points the other way —
/// so the real mapper registers itself here at boot.
pub trait IoMemMapper: Send + Sync + 'static {
    /// Map `[phys, phys + size)` into kernel virtual space with the requested
    /// cache policy; returns the window's base virtual address.
    fn map(&self, phys: PhysAddr, size: usize, policy: IoMemCachePolicy)
    -> Result<u64, IoMemError>;

    /// Tear down a mapping from [`Self::map`]. Unused today — `IoMem` leaks
    /// its mappings — but declared so a recyclable-virt allocator need not
    /// widen the trait later.
    fn unmap(&self, virt: u64, size: usize);
}

struct MapperSlot {
    inner: AtomicPtr<()>,
}

static IO_MEM_MAPPER: MapperSlot = MapperSlot {
    inner: AtomicPtr::new(core::ptr::null_mut()),
};

/// One-shot wiring point for the kernel's [`IoMemMapper`]. The
/// `&BspToken<'brand>` witnesses BSP-only init; the underlying
/// `dyn IoMemMapper` must be sound for concurrent `map` / `unmap`
/// from any CPU.
pub fn register_io_mem_mapper<'brand>(
    _token: &BspToken<'brand>,
    slot: &'static &'static dyn IoMemMapper,
) {
    let raw = slot as *const &'static dyn IoMemMapper as *mut ();
    let prev = IO_MEM_MAPPER.inner.swap(raw, Ordering::AcqRel);
    assert!(
        prev.is_null(),
        "slopos_ostd::mm::io_mem::register_io_mem_mapper called twice"
    );
}

fn current_io_mem_mapper() -> Option<&'static dyn IoMemMapper> {
    let raw = IO_MEM_MAPPER.inner.load(Ordering::Acquire);
    if raw.is_null() {
        return None;
    }
    // SAFETY: Inv. 7. `raw` was produced by `register_io_mem_mapper`
    // from a `&'static &'static dyn IoMemMapper`; that storage is
    // `'static` by contract, so the dereference is sound.
    let slot = unsafe { &*(raw as *const &'static dyn IoMemMapper) };
    Some(*slot)
}

struct RegistrySlot {
    base: AtomicPtr<PhysRange>,
    len: AtomicUsize,
}

static IO_MEM_REGISTRY: RegistrySlot = RegistrySlot {
    base: AtomicPtr::new(core::ptr::null_mut()),
    len: AtomicUsize::new(0),
};

/// One-shot wiring point for the insensitive-range list. The
/// `&BspToken<'brand>` witnesses BSP-only init; the slice is immutable for the
/// kernel's lifetime — hot-plug is not supported. Every entry must describe a
/// region the firmware / platform has marked as insensitive (Inv. 7), a caller
/// invariant the type system cannot express.
pub fn register_io_mem_registry<'brand>(_token: &BspToken<'brand>, ranges: &'static [PhysRange]) {
    let raw = ranges.as_ptr() as *mut PhysRange;
    let prev = IO_MEM_REGISTRY.base.swap(raw, Ordering::AcqRel);
    assert!(
        prev.is_null(),
        "slopos_ostd::mm::io_mem::register_io_mem_registry called twice"
    );
    IO_MEM_REGISTRY.len.store(ranges.len(), Ordering::Release);
}

fn current_io_mem_registry() -> Option<&'static [PhysRange]> {
    let base = IO_MEM_REGISTRY.base.load(Ordering::Acquire);
    if base.is_null() {
        return None;
    }
    let len = IO_MEM_REGISTRY.len.load(Ordering::Acquire);
    // SAFETY: Inv. 7. `base` was produced by `register_io_mem_registry`
    // from a `&'static [PhysRange]` of length `len`; the slice is
    // `'static` and immutable.
    Some(unsafe { core::slice::from_raw_parts(base, len) })
}

const MAX_DYNAMIC_RANGES: usize = 64;

#[repr(transparent)]
struct DynamicSlot(UnsafeCell<PhysRange>);

// SAFETY: writer is single-threaded by API contract; readers only
// touch slots whose count has been published (release-acquire fence).
unsafe impl Sync for DynamicSlot {}

const EMPTY_SLOT: DynamicSlot = DynamicSlot(UnsafeCell::new(PhysRange {
    base: PhysAddr::NULL,
    len: 0,
}));

static DYNAMIC_RANGES: [DynamicSlot; MAX_DYNAMIC_RANGES] =
    [const { EMPTY_SLOT }; MAX_DYNAMIC_RANGES];
static DYNAMIC_COUNT: AtomicUsize = AtomicUsize::new(0);

/// Append a runtime-discovered insensitive range to the dynamic secondary
/// registry, for MMIO whose physical address firmware only reveals during boot
/// (HPET, IOAPIC, PCI ECAM, device BARs, framebuffer). Append-only, with no
/// deregistration path; a range an entry already contains takes no slot, so a
/// device mapped again, by a re-probe or a test, costs nothing.
///
/// Returns:
/// - `Err(OutOfBounds)` for a zero-length range.
/// - `Err(MappingFailed)` once the table is full (`MAX_DYNAMIC_RANGES`).
///
/// # Single-writer precondition
///
/// Callers must serialise with respect to one another; concurrent callers race
/// on slot allocation and one write is lost. SlopOS driver init satisfies this
/// automatically by running on the BSP.
pub fn register_io_mem_range(range: PhysRange) -> Result<(), IoMemError> {
    if range.len == 0 {
        return Err(IoMemError::OutOfBounds);
    }
    if dynamic_ranges_view()
        .iter()
        .any(|entry| entry.contains_range(range.base, range.len))
    {
        return Ok(());
    }
    let slot = DYNAMIC_COUNT.load(Ordering::Relaxed);
    if slot >= MAX_DYNAMIC_RANGES {
        return Err(IoMemError::MappingFailed);
    }
    // SAFETY: single-writer contract — only this CPU may touch
    // `DYNAMIC_RANGES[slot]` until the release-store of `slot + 1`
    // below makes the entry visible to readers.
    unsafe {
        *DYNAMIC_RANGES[slot].0.get() = range;
    }
    DYNAMIC_COUNT.store(slot + 1, Ordering::Release);
    Ok(())
}

/// Slots the dynamic registry has left, out of `MAX_DYNAMIC_RANGES`.
pub fn io_mem_ranges_free() -> usize {
    MAX_DYNAMIC_RANGES.saturating_sub(DYNAMIC_COUNT.load(Ordering::Acquire))
}

fn dynamic_ranges_view() -> &'static [PhysRange] {
    let count = DYNAMIC_COUNT.load(Ordering::Acquire);
    if count == 0 {
        return &[];
    }
    // SAFETY: `DynamicSlot` is `#[repr(transparent)]` over
    // `UnsafeCell<PhysRange>`; `UnsafeCell<T>` is in turn
    // `repr(transparent)` over `T`, so the array layout is identical
    // to `[PhysRange; N]`. The release-acquire pair guarantees the
    // first `count` slots have valid `PhysRange` writes; `PhysRange`
    // is `Copy` so concurrent readers cannot tear the read.
    unsafe { core::slice::from_raw_parts(DYNAMIC_RANGES.as_ptr() as *const PhysRange, count) }
}

/// Test-only reset hook: clears the mapper and both registries so a host
/// integration-test binary can install fresh wiring.
#[cfg(any(test, feature = "test-helpers"))]
pub fn reset_for_test() {
    IO_MEM_MAPPER
        .inner
        .store(core::ptr::null_mut(), Ordering::Release);
    IO_MEM_REGISTRY
        .base
        .store(core::ptr::null_mut(), Ordering::Release);
    IO_MEM_REGISTRY.len.store(0, Ordering::Release);
    DYNAMIC_COUNT.store(0, Ordering::Release);
}

/// Insensitive-range gate over [`IoMem`] construction.
pub struct IoMemRegistry;

impl IoMemRegistry {
    /// Reserve `[phys, phys + size)` as an `IoMem` with the requested
    /// cache policy.
    ///
    /// Returns:
    /// - `Err(Uninitialised)` if either the registry list or the
    ///   mapper has not been registered.
    /// - `Err(NotReserved)` if no insensitive range contains the
    ///   request.
    /// - `Err(MappingFailed)` if the mapper rejects the request (e.g.
    ///   kernel virtual address space exhausted).
    pub fn reserve(
        phys: PhysAddr,
        size: usize,
        policy: IoMemCachePolicy,
    ) -> Result<IoMem, IoMemError> {
        if size == 0 {
            return Err(IoMemError::OutOfBounds);
        }
        let ranges = current_io_mem_registry().ok_or(IoMemError::Uninitialised)?;
        let mapper = current_io_mem_mapper().ok_or(IoMemError::Uninitialised)?;
        let in_static = ranges.iter().any(|r| r.contains_range(phys, size));
        let contained = in_static
            || dynamic_ranges_view()
                .iter()
                .any(|r| r.contains_range(phys, size));
        if !contained {
            return Err(IoMemError::NotReserved);
        }
        let virt_base = mapper.map(phys, size, policy)?;
        Ok(IoMem {
            virt_base,
            phys_base: phys,
            size,
            _not_send_pinned: PhantomData,
        })
    }
}

/// Typed handle to a memory-mapped I/O region.
///
/// All access goes through volatile [`Pod`] reads/writes; there is no
/// path that hands out `&T` or `&[u8]` over MMIO storage.
///
/// ## No-reference discipline (compile-fail doctests)
///
/// `IoMem` deliberately does **not** implement `Deref`,
/// `Index<Range<usize>>`, or expose `as_slice`. Each of the following
/// must fail to compile; if any starts passing, a soundness invariant
/// has broken.
///
/// `Deref`:
/// ```compile_fail
/// use core::ops::Deref;
/// use slopos_ostd::mm::io_mem::IoMem;
/// let m: IoMem = unimplemented!();
/// let _ = m.deref();
/// ```
///
/// `Index<Range<usize>>` / `&iomem[..]`:
/// ```compile_fail
/// use slopos_ostd::mm::io_mem::IoMem;
/// let m: IoMem = unimplemented!();
/// let _: &[u8] = &m[0..4];
/// ```
///
/// `as_slice`:
/// ```compile_fail
/// use slopos_ostd::mm::io_mem::IoMem;
/// let m: IoMem = unimplemented!();
/// let _: &[u8] = m.as_slice();
/// ```
#[derive(Debug)]
pub struct IoMem {
    virt_base: u64,
    phys_base: PhysAddr,
    size: usize,
    /// Placeholder so a lifetime or ref-count can be attached later without
    /// changing the `IoMem` constructor shape.
    _not_send_pinned: PhantomData<()>,
}

// SAFETY: Inv. 7. `IoMem` carries only a virt base + phys base + size;
// the mapping it points into is shared (Clone produces aliases) and
// the underlying device storage is responsible for its own
// concurrency. Sharing across threads is sound — multiple readers /
// writers of MMIO are a driver-side concern.
unsafe impl Send for IoMem {}
unsafe impl Sync for IoMem {}

impl Clone for IoMem {
    #[inline]
    fn clone(&self) -> Self {
        Self {
            virt_base: self.virt_base,
            phys_base: self.phys_base,
            size: self.size,
            _not_send_pinned: PhantomData,
        }
    }
}

impl IoMem {
    /// Const placeholder: a zero-sized handle for `static` / `const fn`
    /// initialisers and array slots a real reservation will overwrite. Reads
    /// and writes against it OOB-panic and `is_mapped()` returns `false`.
    #[inline]
    pub const fn empty() -> Self {
        Self {
            virt_base: 0,
            phys_base: PhysAddr::NULL,
            size: 0,
            _not_send_pinned: PhantomData,
        }
    }

    #[inline]
    pub fn phys_base(&self) -> PhysAddr {
        self.phys_base
    }

    /// Kernel virtual base the mapper installed. Dereferencing it by raw
    /// pointer bypasses the `read` / `write` bounds and alignment checks;
    /// prefer the volatile accessors.
    #[inline]
    pub fn virt_base(&self) -> u64 {
        self.virt_base
    }

    /// Region size in bytes.
    #[inline]
    pub fn size(&self) -> usize {
        self.size
    }

    /// False for [`Self::empty`] and any other zero-sized placeholder.
    #[inline]
    pub fn is_mapped(&self) -> bool {
        self.size != 0
    }

    /// True if `offset + access_size` lies within the region.
    #[inline]
    pub fn is_valid_offset(&self, offset: usize, access_size: usize) -> bool {
        offset
            .checked_add(access_size)
            .is_some_and(|end| end <= self.size)
    }

    /// Read a `Pod` value at `offset`. Panics on out-of-bounds or misaligned
    /// access; see [`Self::try_read`] for the fallible variant.
    #[inline]
    pub fn read<T: Pod>(&self, offset: usize) -> T {
        let size = size_of::<T>();
        let end = offset
            .checked_add(size)
            .expect("IoMem::read offset overflow");
        assert!(
            end <= self.size,
            "IoMem::read out of bounds: offset={}, size={}, region_size={}",
            offset,
            size,
            self.size
        );
        let addr = self.virt_base.wrapping_add(offset as u64);
        assert!(
            addr as usize % align_of::<T>() == 0,
            "IoMem::read misaligned: virt={:#x}, align={}",
            addr,
            align_of::<T>()
        );
        // SAFETY: Inv. 7. The region was certified insensitive by
        // `IoMemRegistry::reserve` and the mapping for `[virt_base,
        // virt_base + size)` was installed by the registered
        // `IoMemMapper`; bounds + alignment were just checked, so
        // `read_volatile::<T>` reads a fully-mapped, suitably-aligned
        // address. `T: Pod` makes every byte pattern a valid `T`.
        unsafe { core::ptr::read_volatile(core::ptr::with_exposed_provenance::<T>(addr as usize)) }
    }

    /// Write a `Pod` value at `offset`. Panics on out-of-bounds or misaligned
    /// access; see [`Self::try_write`] for the fallible variant.
    #[inline]
    pub fn write<T: Pod>(&self, offset: usize, value: T) {
        let size = size_of::<T>();
        let end = offset
            .checked_add(size)
            .expect("IoMem::write offset overflow");
        assert!(
            end <= self.size,
            "IoMem::write out of bounds: offset={}, size={}, region_size={}",
            offset,
            size,
            self.size
        );
        let addr = self.virt_base.wrapping_add(offset as u64);
        assert!(
            addr as usize % align_of::<T>() == 0,
            "IoMem::write misaligned: virt={:#x}, align={}",
            addr,
            align_of::<T>()
        );
        // SAFETY: Inv. 7. Same justification as `read`: the region is
        // certified insensitive, the mapping covers the address, and
        // `T: Pod` permits arbitrary byte writes.
        unsafe {
            core::ptr::write_volatile(
                core::ptr::with_exposed_provenance_mut::<T>(addr as usize),
                value,
            )
        }
    }

    /// Fallible variant of [`Self::read`]: `Err(OutOfBounds)` /
    /// `Err(Misaligned)` instead of a panic.
    #[inline]
    pub fn try_read<T: Pod>(&self, offset: usize) -> Result<T, IoMemError> {
        let size = size_of::<T>();
        let end = offset.checked_add(size).ok_or(IoMemError::OutOfBounds)?;
        if end > self.size {
            return Err(IoMemError::OutOfBounds);
        }
        let addr = self.virt_base.wrapping_add(offset as u64);
        if addr as usize % align_of::<T>() != 0 {
            return Err(IoMemError::Misaligned);
        }
        // SAFETY: Inv. 7. As `read`, with bounds + alignment proven
        // by the checks above.
        Ok(unsafe {
            core::ptr::read_volatile(core::ptr::with_exposed_provenance::<T>(addr as usize))
        })
    }

    /// Fallible variant of [`Self::write`].
    #[inline]
    pub fn try_write<T: Pod>(&self, offset: usize, value: T) -> Result<(), IoMemError> {
        let size = size_of::<T>();
        let end = offset.checked_add(size).ok_or(IoMemError::OutOfBounds)?;
        if end > self.size {
            return Err(IoMemError::OutOfBounds);
        }
        let addr = self.virt_base.wrapping_add(offset as u64);
        if addr as usize % align_of::<T>() != 0 {
            return Err(IoMemError::Misaligned);
        }
        // SAFETY: Inv. 7. As `write`, with bounds + alignment proven
        // by the checks above.
        unsafe {
            core::ptr::write_volatile(
                core::ptr::with_exposed_provenance_mut::<T>(addr as usize),
                value,
            )
        };
        Ok(())
    }

    /// Borrow the region's first `size_of::<T>()` bytes as `&T`, or `None` if
    /// `T` does not fit or `virt_base` is not aligned for it. The reference is
    /// sound to use *only* through `read_volatile` / `write_volatile`; for
    /// general access prefer `read::<T>(0)` / `write::<T>(0, …)`.
    #[inline]
    pub fn as_struct_ref<'a, T: Pod>(&'a self) -> Option<&'a T> {
        let size = size_of::<T>();
        if size > self.size {
            return None;
        }
        if self.virt_base as usize % align_of::<T>() != 0 {
            return None;
        }
        // SAFETY: bounds and alignment proven; the IoMem registry-tracked
        // mapping outlives `&self` and `T: Pod` accepts any byte pattern.
        Some(unsafe { &*core::ptr::with_exposed_provenance::<T>(self.virt_base as usize) })
    }

    /// Carve a sub-region sharing this region's mapping; `None` on overrun.
    pub fn sub_region(&self, offset: usize, size: usize) -> Option<IoMem> {
        let end = offset.checked_add(size)?;
        if end > self.size {
            return None;
        }
        let phys_off = self.phys_base.as_u64().checked_add(offset as u64)?;
        let virt_off = self.virt_base.checked_add(offset as u64)?;
        Some(IoMem {
            virt_base: virt_off,
            phys_base: PhysAddr::new(phys_off),
            size,
            _not_send_pinned: PhantomData,
        })
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn phys_range_contains_simple() {
        let r = PhysRange {
            base: PhysAddr::new(0x1000),
            len: 0x1000,
        };
        assert!(r.contains_range(PhysAddr::new(0x1000), 0x1000));
        assert!(r.contains_range(PhysAddr::new(0x1100), 0x800));
        assert!(!r.contains_range(PhysAddr::new(0x0fff), 0x10));
        assert!(!r.contains_range(PhysAddr::new(0x1000), 0x1001));
    }

    #[test]
    fn phys_range_contains_handles_overflow() {
        let r = PhysRange {
            base: PhysAddr::new(0),
            len: usize::MAX,
        };
        assert!(!r.contains_range(PhysAddr::MAX, usize::MAX));
    }

    #[test]
    fn io_mem_error_is_eq() {
        assert_eq!(IoMemError::OutOfBounds, IoMemError::OutOfBounds);
        assert_ne!(IoMemError::OutOfBounds, IoMemError::Misaligned);
    }

    #[test]
    fn io_mem_cache_policy_is_eq() {
        assert_eq!(IoMemCachePolicy::Uncacheable, IoMemCachePolicy::Uncacheable);
        assert_ne!(
            IoMemCachePolicy::Uncacheable,
            IoMemCachePolicy::WriteCombining
        );
    }

    #[test]
    fn io_mem_is_clone() {
        let m = IoMem {
            virt_base: 0xffff_8000_dead_0000,
            phys_base: PhysAddr::new(0xfee0_0000),
            size: 0x1000,
            _not_send_pinned: PhantomData,
        };
        let n = m.clone();
        assert_eq!(n.virt_base, m.virt_base);
        assert_eq!(n.phys_base.as_u64(), m.phys_base.as_u64());
        assert_eq!(n.size, m.size);
    }

    #[test]
    fn io_mem_sub_region_offsets() {
        let m = IoMem {
            virt_base: 0xffff_8000_0000_2000,
            phys_base: PhysAddr::new(0xfee0_2000),
            size: 0x1000,
            _not_send_pinned: PhantomData,
        };
        let s = m.sub_region(0x100, 0x200).unwrap();
        assert_eq!(s.virt_base, 0xffff_8000_0000_2100);
        assert_eq!(s.phys_base.as_u64(), 0xfee0_2100);
        assert_eq!(s.size, 0x200);
        assert!(m.sub_region(0x900, 0x800).is_none());
    }
}
