

================================================================
== Vivado HLS Report for 'a5a'
================================================================
* Date:           Mon Apr  3 13:46:02 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Assignmnet5a
* Solution:       solution52a
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.733|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    275|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|    360|
|Memory           |        8|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     93|
|Register         |        -|      -|      96|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      0|      96|    728|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+-------+---+----+
    |       Instance       |       Module      | BRAM_18K| DSP48E| FF| LUT|
    +----------------------+-------------------+---------+-------+---+----+
    |a5a_mux_832_8_1_1_U1  |a5a_mux_832_8_1_1  |        0|      0|  0|  45|
    |a5a_mux_832_8_1_1_U2  |a5a_mux_832_8_1_1  |        0|      0|  0|  45|
    |a5a_mux_832_8_1_1_U3  |a5a_mux_832_8_1_1  |        0|      0|  0|  45|
    |a5a_mux_832_8_1_1_U4  |a5a_mux_832_8_1_1  |        0|      0|  0|  45|
    |a5a_mux_832_8_1_1_U5  |a5a_mux_832_8_1_1  |        0|      0|  0|  45|
    |a5a_mux_832_8_1_1_U6  |a5a_mux_832_8_1_1  |        0|      0|  0|  45|
    |a5a_mux_832_8_1_1_U7  |a5a_mux_832_8_1_1  |        0|      0|  0|  45|
    |a5a_mux_832_8_1_1_U8  |a5a_mux_832_8_1_1  |        0|      0|  0|  45|
    +----------------------+-------------------+---------+-------+---+----+
    |Total                 |                   |        0|      0|  0| 360|
    +----------------------+-------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |bram_0_U  |a5a_bram_0  |        1|  0|   0|     8|    3|     1|           24|
    |bram_1_U  |a5a_bram_1  |        1|  0|   0|     8|    4|     1|           32|
    |bram_3_U  |a5a_bram_1  |        1|  0|   0|     8|    4|     1|           32|
    |bram_7_U  |a5a_bram_1  |        1|  0|   0|     8|    4|     1|           32|
    |bram_2_U  |a5a_bram_2  |        1|  0|   0|     8|    5|     1|           40|
    |bram_6_U  |a5a_bram_2  |        1|  0|   0|     8|    5|     1|           40|
    |bram_4_U  |a5a_bram_4  |        1|  0|   0|     8|    6|     1|           48|
    |bram_5_U  |a5a_bram_5  |        1|  0|   0|     8|    6|     1|           48|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |Total     |            |        8|  0|   0|    64|   37|     8|          296|
    +----------+------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_317_p2            |     +    |      0|  0|  39|           4|          32|
    |tmp_2_fu_563_p2            |     +    |      0|  0|  39|           6|          32|
    |tmp_3_fu_358_p2            |     +    |      0|  0|  39|           5|          32|
    |tmp_5_fu_399_p2            |     +    |      0|  0|  39|           5|          32|
    |tmp_7_fu_440_p2            |     +    |      0|  0|  39|           6|          32|
    |tmp_9_fu_481_p2            |     +    |      0|  0|  39|           6|          32|
    |tmp_s_fu_522_p2            |     +    |      0|  0|  39|           6|          32|
    |output_V_data_0_V1_status  |    and   |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 275|          39|         225|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |output_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |output_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |output_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |output_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |output_V_data_4_V_blk_n  |   9|          2|    1|          2|
    |output_V_data_5_V_blk_n  |   9|          2|    1|          2|
    |output_V_data_6_V_blk_n  |   9|          2|    1|          2|
    |output_V_data_7_V_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|    9|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   3|   0|    3|          0|
    |arrayNo_reg_615       |  29|   0|   29|          0|
    |tmp_data_0_V_reg_660  |   8|   0|    8|          0|
    |tmp_data_1_V_reg_665  |   8|   0|    8|          0|
    |tmp_data_2_V_reg_670  |   8|   0|    8|          0|
    |tmp_data_3_V_reg_675  |   8|   0|    8|          0|
    |tmp_data_4_V_reg_680  |   8|   0|    8|          0|
    |tmp_data_5_V_reg_685  |   8|   0|    8|          0|
    |tmp_data_6_V_reg_690  |   8|   0|    8|          0|
    |tmp_data_7_V_reg_695  |   8|   0|    8|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  96|   0|   96|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |        a5a        | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |        a5a        | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |        a5a        | return value |
|ap_done                   | out |    1| ap_ctrl_hs |        a5a        | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |        a5a        | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |        a5a        | return value |
|index                     |  in |   32|   ap_none  |       index       |    scalar    |
|output_V_data_0_V_din     | out |    8|   ap_fifo  | output_V_data_0_V |    pointer   |
|output_V_data_0_V_full_n  |  in |    1|   ap_fifo  | output_V_data_0_V |    pointer   |
|output_V_data_0_V_write   | out |    1|   ap_fifo  | output_V_data_0_V |    pointer   |
|output_V_data_1_V_din     | out |    8|   ap_fifo  | output_V_data_1_V |    pointer   |
|output_V_data_1_V_full_n  |  in |    1|   ap_fifo  | output_V_data_1_V |    pointer   |
|output_V_data_1_V_write   | out |    1|   ap_fifo  | output_V_data_1_V |    pointer   |
|output_V_data_2_V_din     | out |    8|   ap_fifo  | output_V_data_2_V |    pointer   |
|output_V_data_2_V_full_n  |  in |    1|   ap_fifo  | output_V_data_2_V |    pointer   |
|output_V_data_2_V_write   | out |    1|   ap_fifo  | output_V_data_2_V |    pointer   |
|output_V_data_3_V_din     | out |    8|   ap_fifo  | output_V_data_3_V |    pointer   |
|output_V_data_3_V_full_n  |  in |    1|   ap_fifo  | output_V_data_3_V |    pointer   |
|output_V_data_3_V_write   | out |    1|   ap_fifo  | output_V_data_3_V |    pointer   |
|output_V_data_4_V_din     | out |    8|   ap_fifo  | output_V_data_4_V |    pointer   |
|output_V_data_4_V_full_n  |  in |    1|   ap_fifo  | output_V_data_4_V |    pointer   |
|output_V_data_4_V_write   | out |    1|   ap_fifo  | output_V_data_4_V |    pointer   |
|output_V_data_5_V_din     | out |    8|   ap_fifo  | output_V_data_5_V |    pointer   |
|output_V_data_5_V_full_n  |  in |    1|   ap_fifo  | output_V_data_5_V |    pointer   |
|output_V_data_5_V_write   | out |    1|   ap_fifo  | output_V_data_5_V |    pointer   |
|output_V_data_6_V_din     | out |    8|   ap_fifo  | output_V_data_6_V |    pointer   |
|output_V_data_6_V_full_n  |  in |    1|   ap_fifo  | output_V_data_6_V |    pointer   |
|output_V_data_6_V_write   | out |    1|   ap_fifo  | output_V_data_6_V |    pointer   |
|output_V_data_7_V_din     | out |    8|   ap_fifo  | output_V_data_7_V |    pointer   |
|output_V_data_7_V_full_n  |  in |    1|   ap_fifo  | output_V_data_7_V |    pointer   |
|output_V_data_7_V_write   | out |    1|   ap_fifo  | output_V_data_7_V |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%index_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %index)"   --->   Operation 4 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%arrayNo = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %index_read, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 5 'partselect' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i32 %index_read to i3" [a51a.cpp:22]   --->   Operation 6 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%newIndex1 = zext i3 %tmp_14 to i64" [a51a.cpp:22]   --->   Operation 7 'zext' 'newIndex1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bram_0_addr = getelementptr [8 x i3]* @bram_0, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 8 'getelementptr' 'bram_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (3.25ns)   --->   "%bram_0_load = load i3* %bram_0_addr, align 1" [a51a.cpp:22]   --->   Operation 9 'load' 'bram_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bram_1_addr = getelementptr [8 x i4]* @bram_1, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 10 'getelementptr' 'bram_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (3.25ns)   --->   "%bram_1_load = load i4* %bram_1_addr, align 1" [a51a.cpp:22]   --->   Operation 11 'load' 'bram_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bram_2_addr = getelementptr [8 x i5]* @bram_2, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 12 'getelementptr' 'bram_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (3.25ns)   --->   "%bram_2_load = load i5* %bram_2_addr, align 1" [a51a.cpp:22]   --->   Operation 13 'load' 'bram_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bram_3_addr = getelementptr [8 x i4]* @bram_3, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 14 'getelementptr' 'bram_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%bram_3_load = load i4* %bram_3_addr, align 1" [a51a.cpp:22]   --->   Operation 15 'load' 'bram_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bram_4_addr = getelementptr [8 x i6]* @bram_4, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 16 'getelementptr' 'bram_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%bram_4_load = load i6* %bram_4_addr, align 1" [a51a.cpp:22]   --->   Operation 17 'load' 'bram_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bram_5_addr = getelementptr [8 x i6]* @bram_5, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 18 'getelementptr' 'bram_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%bram_5_load = load i6* %bram_5_addr, align 1" [a51a.cpp:22]   --->   Operation 19 'load' 'bram_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bram_6_addr = getelementptr [8 x i5]* @bram_6, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 20 'getelementptr' 'bram_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%bram_6_load = load i5* %bram_6_addr, align 1" [a51a.cpp:22]   --->   Operation 21 'load' 'bram_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bram_7_addr = getelementptr [8 x i4]* @bram_7, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 22 'getelementptr' 'bram_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%bram_7_load = load i4* %bram_7_addr, align 1" [a51a.cpp:22]   --->   Operation 23 'load' 'bram_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 5.73>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = zext i29 %arrayNo to i32" [a51a.cpp:22]   --->   Operation 24 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (3.25ns)   --->   "%bram_0_load = load i3* %bram_0_addr, align 1" [a51a.cpp:22]   --->   Operation 25 'load' 'bram_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_cast7 = zext i3 %bram_0_load to i8" [a51a.cpp:22]   --->   Operation 26 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%bram_1_load = load i4* %bram_1_addr, align 1" [a51a.cpp:22]   --->   Operation 27 'load' 'bram_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_cast6 = zext i4 %bram_1_load to i8" [a51a.cpp:22]   --->   Operation 28 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%bram_2_load = load i5* %bram_2_addr, align 1" [a51a.cpp:22]   --->   Operation 29 'load' 'bram_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast5 = zext i5 %bram_2_load to i8" [a51a.cpp:22]   --->   Operation 30 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%bram_3_load = load i4* %bram_3_addr, align 1" [a51a.cpp:22]   --->   Operation 31 'load' 'bram_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast10 = sext i4 %bram_3_load to i5" [a51a.cpp:22]   --->   Operation 32 'sext' 'p_cast10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast4 = zext i5 %p_cast10 to i8" [a51a.cpp:22]   --->   Operation 33 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%bram_4_load = load i6* %bram_4_addr, align 1" [a51a.cpp:22]   --->   Operation 34 'load' 'bram_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast3 = zext i6 %bram_4_load to i8" [a51a.cpp:22]   --->   Operation 35 'zext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%bram_5_load = load i6* %bram_5_addr, align 1" [a51a.cpp:22]   --->   Operation 36 'load' 'bram_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast2 = zext i6 %bram_5_load to i8" [a51a.cpp:22]   --->   Operation 37 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%bram_6_load = load i5* %bram_6_addr, align 1" [a51a.cpp:22]   --->   Operation 38 'load' 'bram_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast9 = sext i5 %bram_6_load to i6" [a51a.cpp:22]   --->   Operation 39 'sext' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast1 = zext i6 %p_cast9 to i8" [a51a.cpp:22]   --->   Operation 40 'zext' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (3.25ns)   --->   "%bram_7_load = load i4* %bram_7_addr, align 1" [a51a.cpp:22]   --->   Operation 41 'load' 'bram_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast8 = sext i4 %bram_7_load to i6" [a51a.cpp:22]   --->   Operation 42 'sext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %p_cast8 to i8" [a51a.cpp:22]   --->   Operation 43 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.47ns)   --->   "%tmp_data_0_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp)" [a51a.cpp:22]   --->   Operation 44 'mux' 'tmp_data_0_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%tmp_1 = add nsw i32 8, %index_read" [a51a.cpp:22]   --->   Operation 45 'add' 'tmp_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%arrayNo9 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_1, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 46 'partselect' 'arrayNo9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = zext i29 %arrayNo9 to i32" [a51a.cpp:22]   --->   Operation 47 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.47ns)   --->   "%tmp_data_1_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp_4)" [a51a.cpp:22]   --->   Operation 48 'mux' 'tmp_data_1_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (2.55ns)   --->   "%tmp_3 = add nsw i32 16, %index_read" [a51a.cpp:22]   --->   Operation 49 'add' 'tmp_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%arrayNo1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_3, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 50 'partselect' 'arrayNo1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6 = zext i29 %arrayNo1 to i32" [a51a.cpp:22]   --->   Operation 51 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.47ns)   --->   "%tmp_data_2_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp_6)" [a51a.cpp:22]   --->   Operation 52 'mux' 'tmp_data_2_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (2.55ns)   --->   "%tmp_5 = add nsw i32 24, %index_read" [a51a.cpp:22]   --->   Operation 53 'add' 'tmp_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%arrayNo2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_5, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 54 'partselect' 'arrayNo2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = zext i29 %arrayNo2 to i32" [a51a.cpp:22]   --->   Operation 55 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.47ns)   --->   "%tmp_data_3_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp_8)" [a51a.cpp:22]   --->   Operation 56 'mux' 'tmp_data_3_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%tmp_7 = add nsw i32 32, %index_read" [a51a.cpp:22]   --->   Operation 57 'add' 'tmp_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%arrayNo3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_7, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 58 'partselect' 'arrayNo3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_10 = zext i29 %arrayNo3 to i32" [a51a.cpp:22]   --->   Operation 59 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.47ns)   --->   "%tmp_data_4_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp_10)" [a51a.cpp:22]   --->   Operation 60 'mux' 'tmp_data_4_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (2.55ns)   --->   "%tmp_9 = add nsw i32 40, %index_read" [a51a.cpp:22]   --->   Operation 61 'add' 'tmp_9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%arrayNo4 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_9, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 62 'partselect' 'arrayNo4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_11 = zext i29 %arrayNo4 to i32" [a51a.cpp:22]   --->   Operation 63 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.47ns)   --->   "%tmp_data_5_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp_11)" [a51a.cpp:22]   --->   Operation 64 'mux' 'tmp_data_5_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (2.55ns)   --->   "%tmp_s = add nsw i32 48, %index_read" [a51a.cpp:22]   --->   Operation 65 'add' 'tmp_s' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%arrayNo5 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_s, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 66 'partselect' 'arrayNo5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_12 = zext i29 %arrayNo5 to i32" [a51a.cpp:22]   --->   Operation 67 'zext' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.47ns)   --->   "%tmp_data_6_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp_12)" [a51a.cpp:22]   --->   Operation 68 'mux' 'tmp_data_6_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.55ns)   --->   "%tmp_2 = add nsw i32 56, %index_read" [a51a.cpp:22]   --->   Operation 69 'add' 'tmp_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%arrayNo6 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_2, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 70 'partselect' 'arrayNo6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_13 = zext i29 %arrayNo6 to i32" [a51a.cpp:22]   --->   Operation 71 'zext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.47ns)   --->   "%tmp_data_7_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp_13)" [a51a.cpp:22]   --->   Operation 72 'mux' 'tmp_data_7_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_7_V), !map !22"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_6_V), !map !28"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_5_V), !map !34"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_4_V), !map !40"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_3_V), !map !46"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_2_V), !map !52"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_1_V), !map !58"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_0_V), !map !64"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %index), !map !70"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @a5a_str) nounwind"   --->   Operation 90 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8 x i3]* @bram_0, [8 x i4]* @bram_1, [8 x i5]* @bram_2, [8 x i4]* @bram_3, [8 x i6]* @bram_4, [8 x i6]* @bram_5, [8 x i5]* @bram_6, [8 x i4]* @bram_7, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [a51a.cpp:18]   --->   Operation 91 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %output_V_data_0_V, i8* %output_V_data_1_V, i8* %output_V_data_2_V, i8* %output_V_data_3_V, i8* %output_V_data_4_V, i8* %output_V_data_5_V, i8* %output_V_data_6_V, i8* %output_V_data_7_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V)" [a51a.cpp:23]   --->   Operation 92 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [a51a.cpp:24]   --->   Operation 93 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bram_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
index_read   (read         ) [ 0010]
arrayNo      (partselect   ) [ 0010]
tmp_14       (trunc        ) [ 0000]
newIndex1    (zext         ) [ 0000]
bram_0_addr  (getelementptr) [ 0010]
bram_1_addr  (getelementptr) [ 0010]
bram_2_addr  (getelementptr) [ 0010]
bram_3_addr  (getelementptr) [ 0010]
bram_4_addr  (getelementptr) [ 0010]
bram_5_addr  (getelementptr) [ 0010]
bram_6_addr  (getelementptr) [ 0010]
bram_7_addr  (getelementptr) [ 0010]
tmp          (zext         ) [ 0000]
bram_0_load  (load         ) [ 0000]
p_cast7      (zext         ) [ 0000]
bram_1_load  (load         ) [ 0000]
p_cast6      (zext         ) [ 0000]
bram_2_load  (load         ) [ 0000]
p_cast5      (zext         ) [ 0000]
bram_3_load  (load         ) [ 0000]
p_cast10     (sext         ) [ 0000]
p_cast4      (zext         ) [ 0000]
bram_4_load  (load         ) [ 0000]
p_cast3      (zext         ) [ 0000]
bram_5_load  (load         ) [ 0000]
p_cast2      (zext         ) [ 0000]
bram_6_load  (load         ) [ 0000]
p_cast9      (sext         ) [ 0000]
p_cast1      (zext         ) [ 0000]
bram_7_load  (load         ) [ 0000]
p_cast8      (sext         ) [ 0000]
p_cast       (zext         ) [ 0000]
tmp_data_0_V (mux          ) [ 0001]
tmp_1        (add          ) [ 0000]
arrayNo9     (partselect   ) [ 0000]
tmp_4        (zext         ) [ 0000]
tmp_data_1_V (mux          ) [ 0001]
tmp_3        (add          ) [ 0000]
arrayNo1     (partselect   ) [ 0000]
tmp_6        (zext         ) [ 0000]
tmp_data_2_V (mux          ) [ 0001]
tmp_5        (add          ) [ 0000]
arrayNo2     (partselect   ) [ 0000]
tmp_8        (zext         ) [ 0000]
tmp_data_3_V (mux          ) [ 0001]
tmp_7        (add          ) [ 0000]
arrayNo3     (partselect   ) [ 0000]
tmp_10       (zext         ) [ 0000]
tmp_data_4_V (mux          ) [ 0001]
tmp_9        (add          ) [ 0000]
arrayNo4     (partselect   ) [ 0000]
tmp_11       (zext         ) [ 0000]
tmp_data_5_V (mux          ) [ 0001]
tmp_s        (add          ) [ 0000]
arrayNo5     (partselect   ) [ 0000]
tmp_12       (zext         ) [ 0000]
tmp_data_6_V (mux          ) [ 0001]
tmp_2        (add          ) [ 0000]
arrayNo6     (partselect   ) [ 0000]
tmp_13       (zext         ) [ 0000]
tmp_data_7_V (mux          ) [ 0001]
empty        (specinterface) [ 0000]
empty_5      (specinterface) [ 0000]
empty_6      (specinterface) [ 0000]
empty_7      (specinterface) [ 0000]
empty_8      (specinterface) [ 0000]
empty_9      (specinterface) [ 0000]
empty_10     (specinterface) [ 0000]
empty_11     (specinterface) [ 0000]
StgValue_81  (specbitsmap  ) [ 0000]
StgValue_82  (specbitsmap  ) [ 0000]
StgValue_83  (specbitsmap  ) [ 0000]
StgValue_84  (specbitsmap  ) [ 0000]
StgValue_85  (specbitsmap  ) [ 0000]
StgValue_86  (specbitsmap  ) [ 0000]
StgValue_87  (specbitsmap  ) [ 0000]
StgValue_88  (specbitsmap  ) [ 0000]
StgValue_89  (specbitsmap  ) [ 0000]
StgValue_90  (spectopmodule) [ 0000]
StgValue_91  (specmemcore  ) [ 0000]
StgValue_92  (write        ) [ 0000]
StgValue_93  (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="index">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V_data_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_V_data_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_V_data_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_V_data_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_V_data_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_V_data_6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_V_data_7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bram_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bram_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bram_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bram_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bram_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="bram_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bram_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="bram_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a5a_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="index_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_92_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="0" index="3" bw="8" slack="0"/>
<pin id="95" dir="0" index="4" bw="8" slack="0"/>
<pin id="96" dir="0" index="5" bw="8" slack="0"/>
<pin id="97" dir="0" index="6" bw="8" slack="0"/>
<pin id="98" dir="0" index="7" bw="8" slack="0"/>
<pin id="99" dir="0" index="8" bw="8" slack="0"/>
<pin id="100" dir="0" index="9" bw="8" slack="1"/>
<pin id="101" dir="0" index="10" bw="8" slack="1"/>
<pin id="102" dir="0" index="11" bw="8" slack="1"/>
<pin id="103" dir="0" index="12" bw="8" slack="1"/>
<pin id="104" dir="0" index="13" bw="8" slack="1"/>
<pin id="105" dir="0" index="14" bw="8" slack="1"/>
<pin id="106" dir="0" index="15" bw="8" slack="1"/>
<pin id="107" dir="0" index="16" bw="8" slack="1"/>
<pin id="108" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_92/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="bram_0_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_0_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram_0_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="bram_1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_1_addr/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram_1_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="bram_2_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_2_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram_2_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="bram_3_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_3_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram_3_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="bram_4_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_4_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram_4_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="bram_5_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_5_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram_5_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="bram_6_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_6_addr/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram_6_load/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="bram_7_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="3" slack="0"/>
<pin id="213" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_7_addr/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram_7_load/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="arrayNo_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="29" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_14_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="newIndex1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="29" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_cast7_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_cast6_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_cast5_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_cast10_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast10/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_cast4_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_cast3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_cast2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_cast9_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast9/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_cast1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_cast8_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast8/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_data_0_V_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="0" index="3" bw="5" slack="0"/>
<pin id="300" dir="0" index="4" bw="5" slack="0"/>
<pin id="301" dir="0" index="5" bw="6" slack="0"/>
<pin id="302" dir="0" index="6" bw="6" slack="0"/>
<pin id="303" dir="0" index="7" bw="6" slack="0"/>
<pin id="304" dir="0" index="8" bw="6" slack="0"/>
<pin id="305" dir="0" index="9" bw="29" slack="0"/>
<pin id="306" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="1"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="arrayNo9_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="29" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="3" slack="0"/>
<pin id="326" dir="0" index="3" bw="6" slack="0"/>
<pin id="327" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo9/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="29" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_data_1_V_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="0" index="2" bw="4" slack="0"/>
<pin id="340" dir="0" index="3" bw="5" slack="0"/>
<pin id="341" dir="0" index="4" bw="5" slack="0"/>
<pin id="342" dir="0" index="5" bw="6" slack="0"/>
<pin id="343" dir="0" index="6" bw="6" slack="0"/>
<pin id="344" dir="0" index="7" bw="6" slack="0"/>
<pin id="345" dir="0" index="8" bw="6" slack="0"/>
<pin id="346" dir="0" index="9" bw="29" slack="0"/>
<pin id="347" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="1"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="arrayNo1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="29" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="3" slack="0"/>
<pin id="367" dir="0" index="3" bw="6" slack="0"/>
<pin id="368" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_6_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="29" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_data_2_V_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="3" slack="0"/>
<pin id="380" dir="0" index="2" bw="4" slack="0"/>
<pin id="381" dir="0" index="3" bw="5" slack="0"/>
<pin id="382" dir="0" index="4" bw="5" slack="0"/>
<pin id="383" dir="0" index="5" bw="6" slack="0"/>
<pin id="384" dir="0" index="6" bw="6" slack="0"/>
<pin id="385" dir="0" index="7" bw="6" slack="0"/>
<pin id="386" dir="0" index="8" bw="6" slack="0"/>
<pin id="387" dir="0" index="9" bw="29" slack="0"/>
<pin id="388" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="1"/>
<pin id="402" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="arrayNo2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="29" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="0" index="2" bw="3" slack="0"/>
<pin id="408" dir="0" index="3" bw="6" slack="0"/>
<pin id="409" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo2/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_8_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="29" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_data_3_V_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="3" slack="0"/>
<pin id="421" dir="0" index="2" bw="4" slack="0"/>
<pin id="422" dir="0" index="3" bw="5" slack="0"/>
<pin id="423" dir="0" index="4" bw="5" slack="0"/>
<pin id="424" dir="0" index="5" bw="6" slack="0"/>
<pin id="425" dir="0" index="6" bw="6" slack="0"/>
<pin id="426" dir="0" index="7" bw="6" slack="0"/>
<pin id="427" dir="0" index="8" bw="6" slack="0"/>
<pin id="428" dir="0" index="9" bw="29" slack="0"/>
<pin id="429" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_3_V/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_7_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="arrayNo3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="29" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="3" slack="0"/>
<pin id="449" dir="0" index="3" bw="6" slack="0"/>
<pin id="450" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo3/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_10_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="29" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_data_4_V_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="3" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="0" index="3" bw="5" slack="0"/>
<pin id="464" dir="0" index="4" bw="5" slack="0"/>
<pin id="465" dir="0" index="5" bw="6" slack="0"/>
<pin id="466" dir="0" index="6" bw="6" slack="0"/>
<pin id="467" dir="0" index="7" bw="6" slack="0"/>
<pin id="468" dir="0" index="8" bw="6" slack="0"/>
<pin id="469" dir="0" index="9" bw="29" slack="0"/>
<pin id="470" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_4_V/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_9_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="1"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="arrayNo4_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="29" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="3" slack="0"/>
<pin id="490" dir="0" index="3" bw="6" slack="0"/>
<pin id="491" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo4/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_11_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="29" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_data_5_V_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="0" index="2" bw="4" slack="0"/>
<pin id="504" dir="0" index="3" bw="5" slack="0"/>
<pin id="505" dir="0" index="4" bw="5" slack="0"/>
<pin id="506" dir="0" index="5" bw="6" slack="0"/>
<pin id="507" dir="0" index="6" bw="6" slack="0"/>
<pin id="508" dir="0" index="7" bw="6" slack="0"/>
<pin id="509" dir="0" index="8" bw="6" slack="0"/>
<pin id="510" dir="0" index="9" bw="29" slack="0"/>
<pin id="511" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_5_V/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_s_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="1"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="arrayNo5_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="29" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="3" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo5/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_12_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="29" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_data_6_V_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="3" slack="0"/>
<pin id="544" dir="0" index="2" bw="4" slack="0"/>
<pin id="545" dir="0" index="3" bw="5" slack="0"/>
<pin id="546" dir="0" index="4" bw="5" slack="0"/>
<pin id="547" dir="0" index="5" bw="6" slack="0"/>
<pin id="548" dir="0" index="6" bw="6" slack="0"/>
<pin id="549" dir="0" index="7" bw="6" slack="0"/>
<pin id="550" dir="0" index="8" bw="6" slack="0"/>
<pin id="551" dir="0" index="9" bw="29" slack="0"/>
<pin id="552" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_6_V/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="7" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="1"/>
<pin id="566" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="arrayNo6_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="29" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="0" index="2" bw="3" slack="0"/>
<pin id="572" dir="0" index="3" bw="6" slack="0"/>
<pin id="573" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo6/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_13_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="29" slack="0"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_data_7_V_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="3" slack="0"/>
<pin id="585" dir="0" index="2" bw="4" slack="0"/>
<pin id="586" dir="0" index="3" bw="5" slack="0"/>
<pin id="587" dir="0" index="4" bw="5" slack="0"/>
<pin id="588" dir="0" index="5" bw="6" slack="0"/>
<pin id="589" dir="0" index="6" bw="6" slack="0"/>
<pin id="590" dir="0" index="7" bw="6" slack="0"/>
<pin id="591" dir="0" index="8" bw="6" slack="0"/>
<pin id="592" dir="0" index="9" bw="29" slack="0"/>
<pin id="593" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_7_V/2 "/>
</bind>
</comp>

<comp id="604" class="1005" name="index_read_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index_read "/>
</bind>
</comp>

<comp id="615" class="1005" name="arrayNo_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="29" slack="1"/>
<pin id="617" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="arrayNo "/>
</bind>
</comp>

<comp id="620" class="1005" name="bram_0_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="3" slack="1"/>
<pin id="622" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram_0_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="bram_1_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="3" slack="1"/>
<pin id="627" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram_1_addr "/>
</bind>
</comp>

<comp id="630" class="1005" name="bram_2_addr_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="3" slack="1"/>
<pin id="632" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram_2_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="bram_3_addr_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="1"/>
<pin id="637" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram_3_addr "/>
</bind>
</comp>

<comp id="640" class="1005" name="bram_4_addr_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="1"/>
<pin id="642" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram_4_addr "/>
</bind>
</comp>

<comp id="645" class="1005" name="bram_5_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="1"/>
<pin id="647" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram_5_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="bram_6_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="3" slack="1"/>
<pin id="652" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram_6_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="bram_7_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="1"/>
<pin id="657" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram_7_addr "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_data_0_V_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="1"/>
<pin id="662" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_data_1_V_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="1"/>
<pin id="667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="670" class="1005" name="tmp_data_2_V_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="1"/>
<pin id="672" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp_data_3_V_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="1"/>
<pin id="677" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="680" class="1005" name="tmp_data_4_V_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="1"/>
<pin id="682" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_data_5_V_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="1"/>
<pin id="687" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="690" class="1005" name="tmp_data_6_V_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_data_7_V_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="1"/>
<pin id="697" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="109"><net_src comp="82" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="90" pin=8"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="84" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="235"><net_src comp="84" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="245"><net_src comp="236" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="247"><net_src comp="236" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="254"><net_src comp="125" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="138" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="151" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="164" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="177" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="190" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="203" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="216" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="308"><net_src comp="251" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="309"><net_src comp="255" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="310"><net_src comp="259" pin="1"/><net_sink comp="295" pin=3"/></net>

<net id="311"><net_src comp="267" pin="1"/><net_sink comp="295" pin=4"/></net>

<net id="312"><net_src comp="271" pin="1"/><net_sink comp="295" pin=5"/></net>

<net id="313"><net_src comp="275" pin="1"/><net_sink comp="295" pin=6"/></net>

<net id="314"><net_src comp="283" pin="1"/><net_sink comp="295" pin=7"/></net>

<net id="315"><net_src comp="291" pin="1"/><net_sink comp="295" pin=8"/></net>

<net id="316"><net_src comp="248" pin="1"/><net_sink comp="295" pin=9"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="317" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="40" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="335"><net_src comp="322" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="349"><net_src comp="251" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="350"><net_src comp="255" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="351"><net_src comp="259" pin="1"/><net_sink comp="336" pin=3"/></net>

<net id="352"><net_src comp="267" pin="1"/><net_sink comp="336" pin=4"/></net>

<net id="353"><net_src comp="271" pin="1"/><net_sink comp="336" pin=5"/></net>

<net id="354"><net_src comp="275" pin="1"/><net_sink comp="336" pin=6"/></net>

<net id="355"><net_src comp="283" pin="1"/><net_sink comp="336" pin=7"/></net>

<net id="356"><net_src comp="291" pin="1"/><net_sink comp="336" pin=8"/></net>

<net id="357"><net_src comp="332" pin="1"/><net_sink comp="336" pin=9"/></net>

<net id="362"><net_src comp="48" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="36" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="358" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="38" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="40" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="376"><net_src comp="363" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="389"><net_src comp="44" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="390"><net_src comp="251" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="391"><net_src comp="255" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="392"><net_src comp="259" pin="1"/><net_sink comp="377" pin=3"/></net>

<net id="393"><net_src comp="267" pin="1"/><net_sink comp="377" pin=4"/></net>

<net id="394"><net_src comp="271" pin="1"/><net_sink comp="377" pin=5"/></net>

<net id="395"><net_src comp="275" pin="1"/><net_sink comp="377" pin=6"/></net>

<net id="396"><net_src comp="283" pin="1"/><net_sink comp="377" pin=7"/></net>

<net id="397"><net_src comp="291" pin="1"/><net_sink comp="377" pin=8"/></net>

<net id="398"><net_src comp="373" pin="1"/><net_sink comp="377" pin=9"/></net>

<net id="403"><net_src comp="50" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="410"><net_src comp="36" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="399" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="38" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="40" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="417"><net_src comp="404" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="430"><net_src comp="44" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="431"><net_src comp="251" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="432"><net_src comp="255" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="433"><net_src comp="259" pin="1"/><net_sink comp="418" pin=3"/></net>

<net id="434"><net_src comp="267" pin="1"/><net_sink comp="418" pin=4"/></net>

<net id="435"><net_src comp="271" pin="1"/><net_sink comp="418" pin=5"/></net>

<net id="436"><net_src comp="275" pin="1"/><net_sink comp="418" pin=6"/></net>

<net id="437"><net_src comp="283" pin="1"/><net_sink comp="418" pin=7"/></net>

<net id="438"><net_src comp="291" pin="1"/><net_sink comp="418" pin=8"/></net>

<net id="439"><net_src comp="414" pin="1"/><net_sink comp="418" pin=9"/></net>

<net id="444"><net_src comp="52" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="451"><net_src comp="36" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="440" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="38" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="40" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="458"><net_src comp="445" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="471"><net_src comp="44" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="472"><net_src comp="251" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="473"><net_src comp="255" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="474"><net_src comp="259" pin="1"/><net_sink comp="459" pin=3"/></net>

<net id="475"><net_src comp="267" pin="1"/><net_sink comp="459" pin=4"/></net>

<net id="476"><net_src comp="271" pin="1"/><net_sink comp="459" pin=5"/></net>

<net id="477"><net_src comp="275" pin="1"/><net_sink comp="459" pin=6"/></net>

<net id="478"><net_src comp="283" pin="1"/><net_sink comp="459" pin=7"/></net>

<net id="479"><net_src comp="291" pin="1"/><net_sink comp="459" pin=8"/></net>

<net id="480"><net_src comp="455" pin="1"/><net_sink comp="459" pin=9"/></net>

<net id="485"><net_src comp="54" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="492"><net_src comp="36" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="481" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="38" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="40" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="499"><net_src comp="486" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="512"><net_src comp="44" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="513"><net_src comp="251" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="514"><net_src comp="255" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="515"><net_src comp="259" pin="1"/><net_sink comp="500" pin=3"/></net>

<net id="516"><net_src comp="267" pin="1"/><net_sink comp="500" pin=4"/></net>

<net id="517"><net_src comp="271" pin="1"/><net_sink comp="500" pin=5"/></net>

<net id="518"><net_src comp="275" pin="1"/><net_sink comp="500" pin=6"/></net>

<net id="519"><net_src comp="283" pin="1"/><net_sink comp="500" pin=7"/></net>

<net id="520"><net_src comp="291" pin="1"/><net_sink comp="500" pin=8"/></net>

<net id="521"><net_src comp="496" pin="1"/><net_sink comp="500" pin=9"/></net>

<net id="526"><net_src comp="56" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="533"><net_src comp="36" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="522" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="38" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="40" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="540"><net_src comp="527" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="553"><net_src comp="44" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="554"><net_src comp="251" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="555"><net_src comp="255" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="556"><net_src comp="259" pin="1"/><net_sink comp="541" pin=3"/></net>

<net id="557"><net_src comp="267" pin="1"/><net_sink comp="541" pin=4"/></net>

<net id="558"><net_src comp="271" pin="1"/><net_sink comp="541" pin=5"/></net>

<net id="559"><net_src comp="275" pin="1"/><net_sink comp="541" pin=6"/></net>

<net id="560"><net_src comp="283" pin="1"/><net_sink comp="541" pin=7"/></net>

<net id="561"><net_src comp="291" pin="1"/><net_sink comp="541" pin=8"/></net>

<net id="562"><net_src comp="537" pin="1"/><net_sink comp="541" pin=9"/></net>

<net id="567"><net_src comp="58" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="574"><net_src comp="36" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="563" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="38" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="40" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="581"><net_src comp="568" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="594"><net_src comp="44" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="595"><net_src comp="251" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="596"><net_src comp="255" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="597"><net_src comp="259" pin="1"/><net_sink comp="582" pin=3"/></net>

<net id="598"><net_src comp="267" pin="1"/><net_sink comp="582" pin=4"/></net>

<net id="599"><net_src comp="271" pin="1"/><net_sink comp="582" pin=5"/></net>

<net id="600"><net_src comp="275" pin="1"/><net_sink comp="582" pin=6"/></net>

<net id="601"><net_src comp="283" pin="1"/><net_sink comp="582" pin=7"/></net>

<net id="602"><net_src comp="291" pin="1"/><net_sink comp="582" pin=8"/></net>

<net id="603"><net_src comp="578" pin="1"/><net_sink comp="582" pin=9"/></net>

<net id="607"><net_src comp="84" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="610"><net_src comp="604" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="611"><net_src comp="604" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="613"><net_src comp="604" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="614"><net_src comp="604" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="618"><net_src comp="222" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="623"><net_src comp="118" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="628"><net_src comp="131" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="633"><net_src comp="144" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="638"><net_src comp="157" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="643"><net_src comp="170" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="648"><net_src comp="183" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="653"><net_src comp="196" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="658"><net_src comp="209" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="663"><net_src comp="295" pin="10"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="90" pin=9"/></net>

<net id="668"><net_src comp="336" pin="10"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="90" pin=10"/></net>

<net id="673"><net_src comp="377" pin="10"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="90" pin=11"/></net>

<net id="678"><net_src comp="418" pin="10"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="90" pin=12"/></net>

<net id="683"><net_src comp="459" pin="10"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="90" pin=13"/></net>

<net id="688"><net_src comp="500" pin="10"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="90" pin=14"/></net>

<net id="693"><net_src comp="541" pin="10"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="90" pin=15"/></net>

<net id="698"><net_src comp="582" pin="10"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="90" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V_data_0_V | {3 }
	Port: output_V_data_1_V | {3 }
	Port: output_V_data_2_V | {3 }
	Port: output_V_data_3_V | {3 }
	Port: output_V_data_4_V | {3 }
	Port: output_V_data_5_V | {3 }
	Port: output_V_data_6_V | {3 }
	Port: output_V_data_7_V | {3 }
 - Input state : 
	Port: a5a : index | {1 }
	Port: a5a : bram_0 | {1 2 }
	Port: a5a : bram_1 | {1 2 }
	Port: a5a : bram_2 | {1 2 }
	Port: a5a : bram_3 | {1 2 }
	Port: a5a : bram_4 | {1 2 }
	Port: a5a : bram_5 | {1 2 }
	Port: a5a : bram_6 | {1 2 }
	Port: a5a : bram_7 | {1 2 }
  - Chain level:
	State 1
		newIndex1 : 1
		bram_0_addr : 2
		bram_0_load : 3
		bram_1_addr : 2
		bram_1_load : 3
		bram_2_addr : 2
		bram_2_load : 3
		bram_3_addr : 2
		bram_3_load : 3
		bram_4_addr : 2
		bram_4_load : 3
		bram_5_addr : 2
		bram_5_load : 3
		bram_6_addr : 2
		bram_6_load : 3
		bram_7_addr : 2
		bram_7_load : 3
	State 2
		p_cast7 : 1
		p_cast6 : 1
		p_cast5 : 1
		p_cast10 : 1
		p_cast4 : 2
		p_cast3 : 1
		p_cast2 : 1
		p_cast9 : 1
		p_cast1 : 2
		p_cast8 : 1
		p_cast : 2
		tmp_data_0_V : 3
		arrayNo9 : 1
		tmp_4 : 2
		tmp_data_1_V : 3
		arrayNo1 : 1
		tmp_6 : 2
		tmp_data_2_V : 3
		arrayNo2 : 1
		tmp_8 : 2
		tmp_data_3_V : 3
		arrayNo3 : 1
		tmp_10 : 2
		tmp_data_4_V : 3
		arrayNo4 : 1
		tmp_11 : 2
		tmp_data_5_V : 3
		arrayNo5 : 1
		tmp_12 : 2
		tmp_data_6_V : 3
		arrayNo6 : 1
		tmp_13 : 2
		tmp_data_7_V : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |   tmp_data_0_V_fu_295   |    0    |    45   |
|          |   tmp_data_1_V_fu_336   |    0    |    45   |
|          |   tmp_data_2_V_fu_377   |    0    |    45   |
|    mux   |   tmp_data_3_V_fu_418   |    0    |    45   |
|          |   tmp_data_4_V_fu_459   |    0    |    45   |
|          |   tmp_data_5_V_fu_500   |    0    |    45   |
|          |   tmp_data_6_V_fu_541   |    0    |    45   |
|          |   tmp_data_7_V_fu_582   |    0    |    45   |
|----------|-------------------------|---------|---------|
|          |       tmp_1_fu_317      |    0    |    39   |
|          |       tmp_3_fu_358      |    0    |    39   |
|          |       tmp_5_fu_399      |    0    |    39   |
|    add   |       tmp_7_fu_440      |    0    |    39   |
|          |       tmp_9_fu_481      |    0    |    39   |
|          |       tmp_s_fu_522      |    0    |    39   |
|          |       tmp_2_fu_563      |    0    |    39   |
|----------|-------------------------|---------|---------|
|   read   |  index_read_read_fu_84  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_92_write_fu_90 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      arrayNo_fu_222     |    0    |    0    |
|          |     arrayNo9_fu_322     |    0    |    0    |
|          |     arrayNo1_fu_363     |    0    |    0    |
|partselect|     arrayNo2_fu_404     |    0    |    0    |
|          |     arrayNo3_fu_445     |    0    |    0    |
|          |     arrayNo4_fu_486     |    0    |    0    |
|          |     arrayNo5_fu_527     |    0    |    0    |
|          |     arrayNo6_fu_568     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |      tmp_14_fu_232      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     newIndex1_fu_236    |    0    |    0    |
|          |        tmp_fu_248       |    0    |    0    |
|          |      p_cast7_fu_251     |    0    |    0    |
|          |      p_cast6_fu_255     |    0    |    0    |
|          |      p_cast5_fu_259     |    0    |    0    |
|          |      p_cast4_fu_267     |    0    |    0    |
|          |      p_cast3_fu_271     |    0    |    0    |
|          |      p_cast2_fu_275     |    0    |    0    |
|   zext   |      p_cast1_fu_283     |    0    |    0    |
|          |      p_cast_fu_291      |    0    |    0    |
|          |       tmp_4_fu_332      |    0    |    0    |
|          |       tmp_6_fu_373      |    0    |    0    |
|          |       tmp_8_fu_414      |    0    |    0    |
|          |      tmp_10_fu_455      |    0    |    0    |
|          |      tmp_11_fu_496      |    0    |    0    |
|          |      tmp_12_fu_537      |    0    |    0    |
|          |      tmp_13_fu_578      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     p_cast10_fu_263     |    0    |    0    |
|   sext   |      p_cast9_fu_279     |    0    |    0    |
|          |      p_cast8_fu_287     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   633   |
|----------|-------------------------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|bram_0|    1   |    0   |    0   |
|bram_1|    1   |    0   |    0   |
|bram_2|    1   |    0   |    0   |
|bram_3|    1   |    0   |    0   |
|bram_4|    1   |    0   |    0   |
|bram_5|    1   |    0   |    0   |
|bram_6|    1   |    0   |    0   |
|bram_7|    1   |    0   |    0   |
+------+--------+--------+--------+
| Total|    8   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   arrayNo_reg_615  |   29   |
| bram_0_addr_reg_620|    3   |
| bram_1_addr_reg_625|    3   |
| bram_2_addr_reg_630|    3   |
| bram_3_addr_reg_635|    3   |
| bram_4_addr_reg_640|    3   |
| bram_5_addr_reg_645|    3   |
| bram_6_addr_reg_650|    3   |
| bram_7_addr_reg_655|    3   |
| index_read_reg_604 |   32   |
|tmp_data_0_V_reg_660|    8   |
|tmp_data_1_V_reg_665|    8   |
|tmp_data_2_V_reg_670|    8   |
|tmp_data_3_V_reg_675|    8   |
|tmp_data_4_V_reg_680|    8   |
|tmp_data_5_V_reg_685|    8   |
|tmp_data_6_V_reg_690|    8   |
|tmp_data_7_V_reg_695|    8   |
+--------------------+--------+
|        Total       |   149  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_138 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_151 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_164 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_177 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_190 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_203 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_216 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  14.152 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   633  |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   149  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   14   |   149  |   705  |
+-----------+--------+--------+--------+--------+
