#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Thu Nov 24 10:47:20 2022
# Process ID: 35883
# Current directory: /home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/vivado.log
# Journal file: /home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a100t-CSG324-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/module/verilog/movimiento/movimiento.v}
# read_verilog {/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/module/verilog/DivisorTeclado.v}
# read_verilog {/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/module/verilog/LectorFila.v}
# read_verilog {/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/module/verilog/Teclado.v}
# read_verilog {/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/module/verilog/Top_teclado.v}
# read_verilog {/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}
# read_verilog {/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v}
# read_xdc top.xdc
# set_property PROCESSING_ORDER EARLY [get_files top.xdc]
# synth_design -directive default -top top -part xc7a100t-CSG324-1
Command: synth_design -directive default -top top -part xc7a100t-CSG324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36024 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1682.375 ; gain = 153.688 ; free physical = 707 ; free virtual = 4030
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:20]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:661]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:661]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:662]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:662]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:663]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:663]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:664]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:664]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:666]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:666]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:667]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:667]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:669]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:669]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:670]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:670]
INFO: [Synth 8-3876] $readmem data file 'top_rom.init' is read successfully [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2246]
INFO: [Synth 8-3876] $readmem data file 'top_sram.init' is read successfully [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2261]
INFO: [Synth 8-3876] $readmem data file 'top_main_ram.init' is read successfully [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2284]
INFO: [Synth 8-155] case statement is not full and has no default [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:914]
INFO: [Synth 8-155] case statement is not full and has no default [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1810]
INFO: [Synth 8-155] case statement is not full and has no default [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1871]
INFO: [Synth 8-155] case statement is not full and has no default [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1884]
INFO: [Synth 8-155] case statement is not full and has no default [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1893]
INFO: [Synth 8-155] case statement is not full and has no default [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1916]
INFO: [Synth 8-155] case statement is not full and has no default [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1938]
INFO: [Synth 8-155] case statement is not full and has no default [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1947]
INFO: [Synth 8-155] case statement is not full and has no default [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2015]
INFO: [Synth 8-155] case statement is not full and has no default [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2027]
INFO: [Synth 8-155] case statement is not full and has no default [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2036]
INFO: [Synth 8-155] case statement is not full and has no default [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2091]
INFO: [Synth 8-6157] synthesizing module 'Top_teclado' [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/module/verilog/Top_teclado.v:2]
INFO: [Synth 8-6157] synthesizing module 'LectorFila' [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/module/verilog/LectorFila.v:1]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'LectorFila' (1#1) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/module/verilog/LectorFila.v:1]
INFO: [Synth 8-6157] synthesizing module 'Teclado' [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/module/verilog/Teclado.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Teclado' (2#1) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/module/verilog/Teclado.v:2]
INFO: [Synth 8-6157] synthesizing module 'Divisor_Teclado' [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/module/verilog/DivisorTeclado.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Divisor_Teclado' (3#1) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/module/verilog/DivisorTeclado.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Top_teclado' (4#1) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/module/verilog/Top_teclado.v:2]
INFO: [Synth 8-6157] synthesizing module 'movimiento' [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/module/verilog/movimiento/movimiento.v:4]
INFO: [Synth 8-6155] done synthesizing module 'movimiento' (5#1) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/module/verilog/movimiento/movimiento.v:4]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:7]
	Parameter ShiftCtrlEnum_DISABLE_1 bound to: 2'b00 
	Parameter ShiftCtrlEnum_SLL_1 bound to: 2'b01 
	Parameter ShiftCtrlEnum_SRL_1 bound to: 2'b10 
	Parameter ShiftCtrlEnum_SRA_1 bound to: 2'b11 
	Parameter EnvCtrlEnum_NONE bound to: 2'b00 
	Parameter EnvCtrlEnum_XRET bound to: 2'b01 
	Parameter EnvCtrlEnum_ECALL bound to: 2'b10 
	Parameter BranchCtrlEnum_INC bound to: 2'b00 
	Parameter BranchCtrlEnum_B bound to: 2'b01 
	Parameter BranchCtrlEnum_JAL bound to: 2'b10 
	Parameter BranchCtrlEnum_JALR bound to: 2'b11 
	Parameter AluBitwiseCtrlEnum_XOR_1 bound to: 2'b00 
	Parameter AluBitwiseCtrlEnum_OR_1 bound to: 2'b01 
	Parameter AluBitwiseCtrlEnum_AND_1 bound to: 2'b10 
	Parameter Src2CtrlEnum_RS bound to: 2'b00 
	Parameter Src2CtrlEnum_IMI bound to: 2'b01 
	Parameter Src2CtrlEnum_IMS bound to: 2'b10 
	Parameter Src2CtrlEnum_PC bound to: 2'b11 
	Parameter AluCtrlEnum_ADD_SUB bound to: 2'b00 
	Parameter AluCtrlEnum_SLT_SLTU bound to: 2'b01 
	Parameter AluCtrlEnum_BITWISE bound to: 2'b10 
	Parameter Src1CtrlEnum_RS bound to: 2'b00 
	Parameter Src1CtrlEnum_IMU bound to: 2'b01 
	Parameter Src1CtrlEnum_PC_INCREMENT bound to: 2'b10 
	Parameter Src1CtrlEnum_URS1 bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1320]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5981]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6087]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6088]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6259]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6261]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6262]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_bypassTranslation_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6266]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (6#1) [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5981]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5140]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5353]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5354]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5355]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5356]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5357]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5849]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5850]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5851]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5852]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5853]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854]
WARNING: [Synth 8-6014] Unused sequential element stageA_request_totalyConsistent_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5858]
WARNING: [Synth 8-6014] Unused sequential element stageB_request_totalyConsistent_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5872]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5880]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_bypassTranslation_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5883]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5886]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888]
WARNING: [Synth 8-3848] Net io_cpu_writeBack_exclusiveOk in module/entity DataCache does not have driver. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5183]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (7#1) [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5140]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2883]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_2_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2991]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2992]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2993]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4539]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4542]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4551]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4552]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4562]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_rData_uncached_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3193]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_rData_last_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3198]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_s2mPipe_rData_uncached_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3209]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_s2mPipe_rData_last_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3214]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2420]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2419]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2418]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2433]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mtvec_mode_reg was removed.  [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv does not have driver. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:67]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:610]
WARNING: [Synth 8-3848] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:638]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SW in module/entity VexRiscv does not have driver. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:81]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SR in module/entity VexRiscv does not have driver. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:82]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SO in module/entity VexRiscv does not have driver. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:83]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SI in module/entity VexRiscv does not have driver. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:84]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PW in module/entity VexRiscv does not have driver. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:85]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PR in module/entity VexRiscv does not have driver. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:86]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PO in module/entity VexRiscv does not have driver. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:87]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PI in module/entity VexRiscv does not have driver. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:88]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_FM in module/entity VexRiscv does not have driver. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:89]
WARNING: [Synth 8-3848] Net dBus_rsp_payload_last in module/entity VexRiscv does not have driver. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:623]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (8#1) [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:7]
WARNING: [Synth 8-6014] Unused sequential element ascii_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1880]
WARNING: [Synth 8-6014] Unused sequential element isDone_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1881]
WARNING: [Synth 8-6014] Unused sequential element buttons_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1890]
WARNING: [Synth 8-6014] Unused sequential element scratch_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1912]
WARNING: [Synth 8-6014] Unused sequential element bus_errors_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1913]
WARNING: [Synth 8-6014] Unused sequential element sel_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1931]
WARNING: [Synth 8-6014] Unused sequential element value_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1935]
WARNING: [Synth 8-6014] Unused sequential element infrarojo_cntrl_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1944]
WARNING: [Synth 8-6014] Unused sequential element r_enable_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1980]
WARNING: [Synth 8-6014] Unused sequential element r_width_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1984]
WARNING: [Synth 8-6014] Unused sequential element r_period_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1988]
WARNING: [Synth 8-6014] Unused sequential element g_enable_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1992]
WARNING: [Synth 8-6014] Unused sequential element g_width_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:1996]
WARNING: [Synth 8-6014] Unused sequential element g_period_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2000]
WARNING: [Synth 8-6014] Unused sequential element b_enable_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2004]
WARNING: [Synth 8-6014] Unused sequential element b_width_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2008]
WARNING: [Synth 8-6014] Unused sequential element b_period_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2012]
WARNING: [Synth 8-6014] Unused sequential element movimiento_cntrl_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2024]
WARNING: [Synth 8-6014] Unused sequential element switchs_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2033]
WARNING: [Synth 8-6014] Unused sequential element timer_load_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2066]
WARNING: [Synth 8-6014] Unused sequential element timer_reload_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2070]
WARNING: [Synth 8-6014] Unused sequential element timer_en_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2074]
WARNING: [Synth 8-6014] Unused sequential element timer_value_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2079]
WARNING: [Synth 8-6014] Unused sequential element timer_status_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2080]
WARNING: [Synth 8-6014] Unused sequential element timer_enable_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2088]
WARNING: [Synth 8-6014] Unused sequential element uart_txfull_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2118]
WARNING: [Synth 8-6014] Unused sequential element uart_rxempty_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2119]
WARNING: [Synth 8-6014] Unused sequential element uart_status_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2120]
WARNING: [Synth 8-6014] Unused sequential element uart_enable_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2128]
WARNING: [Synth 8-6014] Unused sequential element uart_txempty_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2129]
WARNING: [Synth 8-6014] Unused sequential element uart_rxfull_re_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2130]
WARNING: [Synth 8-6014] Unused sequential element storage_dat0_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2312]
WARNING: [Synth 8-6014] Unused sequential element storage_1_dat0_reg was removed.  [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2333]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_exclusiveOk
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_args_totalyConsistent
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_allowExecute
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_bypassTranslation
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_isFiring
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_isUser
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[11]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[10]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[9]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[8]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[7]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[6]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[5]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[0]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SW
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SR
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SO
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SI
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PW
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PR
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PO
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PI
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[0]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_mem_rsp_payload_last
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1749.344 ; gain = 220.656 ; free physical = 691 ; free virtual = 4005
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1767.156 ; gain = 238.469 ; free physical = 674 ; free virtual = 3998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1767.156 ; gain = 238.469 ; free physical = 674 ; free virtual = 3997
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc:262]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc:262]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc:264]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc:264]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc:264]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc:264]
Finished Parsing XDC File [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1913.828 ; gain = 0.000 ; free physical = 590 ; free virtual = 3911
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1913.828 ; gain = 0.000 ; free physical = 590 ; free virtual = 3911
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1913.828 ; gain = 385.141 ; free physical = 656 ; free virtual = 3979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1913.828 ; gain = 385.141 ; free physical = 656 ; free virtual = 3979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1913.828 ; gain = 385.141 ; free physical = 656 ; free virtual = 3979
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LectorFila'
INFO: [Synth 8-5544] ROM "ent_teclado" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "ascii" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2653]
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2457]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:877]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:847]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2316]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_1_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.v:2337]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                            00001 |                              000
                      S1 |                            00010 |                              001
                      S2 |                            00100 |                              010
                      S3 |                            01000 |                              011
                      S4 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'LectorFila'
WARNING: [Synth 8-6841] Block RAM (main_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1913.828 ; gain = 385.141 ; free physical = 609 ; free virtual = 3932
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 57    
	               30 Bit    Registers := 3     
	               22 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 151   
+---RAMs : 
	             160K Bit         RAMs := 1     
	              32K Bit         RAMs := 2     
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 94    
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 9     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 166   
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 21    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 36    
+---RAMs : 
	             160K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 22    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 41    
	   7 Input      1 Bit        Muxes := 6     
Module LectorFila 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module Teclado 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module movimiento 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 2     
Module InstructionCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	              32K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module DataCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---RAMs : 
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module VexRiscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 30    
	               30 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 77    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 70    
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 91    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "teclado/ascii" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_RS1_SIGNED_reg' into 'decode_to_execute_IS_RS2_SIGNED_reg' [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2423]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/home/julious/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2428]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
WARNING: [Synth 8-3917] design top has port display_cs_n[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port display_cs_n[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port display_abcdefg[7] driven by constant 1
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM banks_0_reg to conserve power
INFO: [Synth 8-3971] The signal "VexRiscv/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM main_ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM main_ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6841] Block RAM (main_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM main_ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[0]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[1]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[2]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[3]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[4]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[5]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[6]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[8]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[8]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[9]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[9]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[10]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[10]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[11]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[12]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[12]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[13]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[14]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[14]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[16]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[17]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[18]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[19]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[20]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[21]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[22]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[24]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[25]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[26]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[27]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[28]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[29]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[30]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[7]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[15]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[23]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[31]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_INSTRUCTION_reg[5]' (FDE) to 'VexRiscv/decode_to_execute_MEMORY_WR_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_BRANCH_CALC_reg[0] )
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[3]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[4]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[4]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[5]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[5]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[6]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[6]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[7]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[7]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[7]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[8]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface9_bank_bus_dat_r_reg[8]' (FDR) to 'interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[8]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[8]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[9]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface9_bank_bus_dat_r_reg[9]' (FDR) to 'interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[9]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[9]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[10]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface9_bank_bus_dat_r_reg[10]' (FDR) to 'interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[10]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[10]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[11]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface9_bank_bus_dat_r_reg[11]' (FDR) to 'interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[11]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[11]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[12]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface9_bank_bus_dat_r_reg[12]' (FDR) to 'interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[12]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[12]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[13]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface9_bank_bus_dat_r_reg[13]' (FDR) to 'interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[13]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[13]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[14]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface9_bank_bus_dat_r_reg[14]' (FDR) to 'interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[14]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[14]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[15]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface9_bank_bus_dat_r_reg[15]' (FDR) to 'interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[15]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[15]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[16]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface9_bank_bus_dat_r_reg[16]' (FDR) to 'interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[16]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[16]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[17]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface9_bank_bus_dat_r_reg[17]' (FDR) to 'interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[17]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[17]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[18]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface9_bank_bus_dat_r_reg[18]' (FDR) to 'interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[18]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[18]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[19]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface9_bank_bus_dat_r_reg[19]' (FDR) to 'interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[19]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[19]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[20]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface9_bank_bus_dat_r_reg[20]' (FDR) to 'interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[20]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[20]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[21]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface9_bank_bus_dat_r_reg[21]' (FDR) to 'interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface6_bank_bus_dat_r_reg[21]' (FDR) to 'interface6_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface3_bank_bus_dat_r_reg[21]' (FDR) to 'interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface0_bank_bus_dat_r_reg[22]' (FDR) to 'interface0_bank_bus_dat_r_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface0_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface6_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface3_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_code_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_targetPrivilege_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\IBusCachedPlugin_fetchPc_pcReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/loader_killReg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/loader_error_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/CsrPlugin_mip_MTIP_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/dataCache_1/\loader_waysAllocator_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_s1_tightlyCoupledHit_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/\stageA_wayInvalidate_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/dataCache_1/stageB_mmuRsp_allowRead_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/stageB_mmuRsp_isPaging_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/\decodeStage_mmuRsp_physicalAddress_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/\stageB_wayInvalidate_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\decode_to_execute_PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\memory_to_writeBack_PC_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 1913.828 ; gain = 385.141 ; free physical = 588 ; free virtual = 3916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|top         | rom_dat0_reg | 8192x32       | Block RAM      | 
+------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|InstructionCache: | banks_0_reg             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top               | sram_reg                | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|top               | main_ram_reg            | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|top         | storage_reg   | Implied   | 16 x 8               | RAM32M x 2   | 
|top         | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+---------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/i_7/banks_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/i_12/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/dataCache_1/i_16/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/i_3/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/i_3/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_97/sram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_100/main_ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_100/main_ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_100/main_ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_100/main_ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_100/main_ram_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_100/main_ram_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_100/main_ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_100/main_ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_124/rom_dat0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_124/rom_dat0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_124/rom_dat0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_124/rom_dat0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_124/rom_dat0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_124/rom_dat0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_124/rom_dat0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_124/rom_dat0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:22 . Memory (MB): peak = 1916.828 ; gain = 388.141 ; free physical = 452 ; free virtual = 3777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 1919.828 ; gain = 391.141 ; free physical = 448 ; free virtual = 3775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|InstructionCache: | banks_0_reg             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top               | sram_reg                | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|top               | main_ram_reg            | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|top         | storage_reg   | Implied   | 16 x 8               | RAM32M x 2   | 
|top         | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+---------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/banks_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/dataCache_1/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance main_ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance main_ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance main_ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance main_ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance main_ram_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance main_ram_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance main_ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance main_ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:26 . Memory (MB): peak = 1985.758 ; gain = 457.070 ; free physical = 427 ; free virtual = 3752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1988.727 ; gain = 460.039 ; free physical = 407 ; free virtual = 3743
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1988.727 ; gain = 460.039 ; free physical = 406 ; free virtual = 3742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1988.727 ; gain = 460.039 ; free physical = 406 ; free virtual = 3742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1988.727 ; gain = 460.039 ; free physical = 406 ; free virtual = 3743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1988.727 ; gain = 460.039 ; free physical = 406 ; free virtual = 3743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1988.727 ; gain = 460.039 ; free physical = 406 ; free virtual = 3743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |   212|
|3     |DSP48E1     |     1|
|4     |DSP48E1_2   |     3|
|5     |LUT1        |   254|
|6     |LUT2        |   377|
|7     |LUT3        |   374|
|8     |LUT4        |   621|
|9     |LUT5        |   456|
|10    |LUT6        |  1037|
|11    |RAM32M      |     4|
|12    |RAMB18E1    |     4|
|13    |RAMB18E1_2  |     4|
|14    |RAMB36E1    |     1|
|15    |RAMB36E1_1  |     1|
|16    |RAMB36E1_10 |     1|
|17    |RAMB36E1_2  |     8|
|18    |RAMB36E1_3  |     1|
|19    |RAMB36E1_4  |     1|
|20    |RAMB36E1_5  |     1|
|21    |RAMB36E1_6  |     1|
|22    |RAMB36E1_7  |     1|
|23    |RAMB36E1_8  |     1|
|24    |RAMB36E1_9  |     1|
|25    |FDRE        |  2156|
|26    |FDSE        |    69|
|27    |IBUF        |    32|
|28    |OBUF        |    28|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------+------+
|      |Instance                   |Module           |Cells |
+------+---------------------------+-----------------+------+
|1     |top                        |                 |  5651|
|2     |  Top_teclado              |Top_teclado      |    77|
|3     |    div_T                  |Divisor_Teclado  |    23|
|4     |    lec_F                  |LectorFila       |    11|
|5     |    teclado                |Teclado          |    43|
|6     |  VexRiscv                 |VexRiscv         |  3885|
|7     |    IBusCachedPlugin_cache |InstructionCache |  1070|
|8     |    dataCache_1            |DataCache        |   698|
|9     |  movimiento               |movimiento       |     8|
+------+---------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1988.727 ; gain = 460.039 ; free physical = 406 ; free virtual = 3743
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 197 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 1988.727 ; gain = 313.367 ; free physical = 466 ; free virtual = 3800
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 1988.734 ; gain = 460.039 ; free physical = 481 ; free virtual = 3816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc:262]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc:262]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc:264]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc:264]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc:264]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc:264]
Finished Parsing XDC File [/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.734 ; gain = 0.000 ; free physical = 416 ; free virtual = 3752
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
281 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 1988.734 ; gain = 627.242 ; free physical = 535 ; free virtual = 3872
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
# report_utilization -file top_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2286.098 ; gain = 84.547 ; free physical = 255 ; free virtual = 3580

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 188220b9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2286.098 ; gain = 0.000 ; free physical = 255 ; free virtual = 3580

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1655f4875

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2326.098 ; gain = 0.000 ; free physical = 136 ; free virtual = 3467
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 31 cells
INFO: [Opt 31-1021] In phase Retarget, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c7711144

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2326.098 ; gain = 0.000 ; free physical = 131 ; free virtual = 3462
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 127b60b96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2326.098 ; gain = 0.000 ; free physical = 127 ; free virtual = 3459
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Sweep, 104 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 127b60b96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2326.098 ; gain = 0.000 ; free physical = 126 ; free virtual = 3459
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 127b60b96

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2326.098 ; gain = 0.000 ; free physical = 126 ; free virtual = 3459
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 127b60b96

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.098 ; gain = 0.000 ; free physical = 126 ; free virtual = 3459
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              31  |                                             26  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |               3  |                                            104  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2326.098 ; gain = 0.000 ; free physical = 126 ; free virtual = 3458
Ending Logic Optimization Task | Checksum: 2184829e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.098 ; gain = 0.000 ; free physical = 125 ; free virtual = 3458

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 26 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 1 Total Ports: 52
Ending PowerOpt Patch Enables Task | Checksum: 17f513310

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 272 ; free virtual = 3400
Ending Power Optimization Task | Checksum: 17f513310

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.797 ; gain = 231.699 ; free physical = 285 ; free virtual = 3415

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17f513310

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 283 ; free virtual = 3413

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 282 ; free virtual = 3412
Ending Netlist Obfuscation Task | Checksum: 200faff11

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 282 ; free virtual = 3413
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.797 ; gain = 356.246 ; free physical = 281 ; free virtual = 3413
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 258 ; free virtual = 3397
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16a117a87

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 257 ; free virtual = 3397
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 257 ; free virtual = 3396

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e62e6bd6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 266 ; free virtual = 3384

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10fd91e06

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 284 ; free virtual = 3402

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10fd91e06

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 285 ; free virtual = 3401
Phase 1 Placer Initialization | Checksum: 10fd91e06

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 284 ; free virtual = 3401

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10fd91e06

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 284 ; free virtual = 3401

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: bad4073c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 263 ; free virtual = 3385
Phase 2 Global Placement | Checksum: bad4073c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 264 ; free virtual = 3387

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: bad4073c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 264 ; free virtual = 3390

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c1770ec7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 264 ; free virtual = 3393

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 121dd5502

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 270 ; free virtual = 3407

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 121dd5502

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 269 ; free virtual = 3406

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1291544f7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 294 ; free virtual = 3432

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17787100a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 290 ; free virtual = 3432

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17787100a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 290 ; free virtual = 3432
Phase 3 Detail Placement | Checksum: 17787100a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 290 ; free virtual = 3432

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 17787100a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 289 ; free virtual = 3432

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17787100a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 291 ; free virtual = 3433

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17787100a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 291 ; free virtual = 3433

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 291 ; free virtual = 3433
Phase 4.4 Final Placement Cleanup | Checksum: 19c9dc43a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 291 ; free virtual = 3434
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19c9dc43a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 291 ; free virtual = 3434
Ending Placer Task | Checksum: 16bd7f4c2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 291 ; free virtual = 3434
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 299 ; free virtual = 3442
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
# report_utilization -file top_utilization_place.rpt
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 269 ; free virtual = 3428
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 277 ; free virtual = 3431
# report_clock_utilization -file top_clock_utilization.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e6d50f3c ConstDB: 0 ShapeSum: 8502e586 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7348723a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 178 ; free virtual = 3321
Post Restoration Checksum: NetGraph: 2782a3b0 NumContArr: 4bc5ce8a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7348723a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 170 ; free virtual = 3313

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7348723a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 153 ; free virtual = 3296

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7348723a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 153 ; free virtual = 3296
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 141cc0df9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 133 ; free virtual = 3276
Phase 2 Router Initialization | Checksum: 17809ed30

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 133 ; free virtual = 3276

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4753
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4753
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1aaf45cef

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 133 ; free virtual = 3276

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 474
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 202b4d7ba

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 130 ; free virtual = 3273
Phase 4 Rip-up And Reroute | Checksum: 202b4d7ba

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 130 ; free virtual = 3273

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 202b4d7ba

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 130 ; free virtual = 3273

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 202b4d7ba

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 130 ; free virtual = 3273
Phase 5 Delay and Skew Optimization | Checksum: 202b4d7ba

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 130 ; free virtual = 3273

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 202b4d7ba

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 130 ; free virtual = 3273
Phase 6.1 Hold Fix Iter | Checksum: 202b4d7ba

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 130 ; free virtual = 3273
Phase 6 Post Hold Fix | Checksum: 202b4d7ba

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 130 ; free virtual = 3273

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.799191 %
  Global Horizontal Routing Utilization  = 1.30037 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 202b4d7ba

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 130 ; free virtual = 3273

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 202b4d7ba

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 130 ; free virtual = 3273

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d44c881c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 130 ; free virtual = 3273

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1d44c881c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 132 ; free virtual = 3274
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 154 ; free virtual = 3297

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 154 ; free virtual = 3297
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force top_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 154 ; free virtual = 3296
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2557.797 ; gain = 0.000 ; free physical = 148 ; free virtual = 3300
INFO: [Common 17-1381] The checkpoint '/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2270 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Top_teclado/div_T/cont_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5832 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/top_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg multiplier stage VexRiscv/execute_to_memory_MUL_HL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg multiplier stage VexRiscv/execute_to_memory_MUL_LH_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg multiplier stage VexRiscv/execute_to_memory_MUL_LL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/julious/Documentos/RG7Digital2/intento3/lab03-2022-2-grupo07-22-2-20221119T191554Z-001/lab03-2022-2-grupo07-22-2/SoC_project/build/gateware/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Nov 24 10:51:13 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2899.754 ; gain = 334.113 ; free physical = 388 ; free virtual = 3234
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 10:51:13 2022...
