//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Wed Feb 18 04:45:25 2015 (1424234725)
// Cuda compilation tools, release 6.5, V6.5.45
//

.version 4.1
.target sm_30
.address_size 32


.visible .entry binaryentropy(
	.param .u32 binaryentropy_param_0,
	.param .u32 binaryentropy_param_1,
	.param .u32 binaryentropy_param_2,
	.param .u32 binaryentropy_param_3
)
{
	.reg .pred 	%p<18>;
	.reg .s32 	%r<67>;
	.reg .f64 	%fd<122>;


	ld.param.u32 	%r26, [binaryentropy_param_0];
	ld.param.u32 	%r23, [binaryentropy_param_1];
	ld.param.u32 	%r24, [binaryentropy_param_2];
	ld.param.u32 	%r25, [binaryentropy_param_3];
	mov.u32 	%r27, %tid.x;
	mov.u32 	%r28, %ntid.x;
	mov.u32 	%r29, %ctaid.x;
	mad.lo.s32 	%r1, %r28, %r29, %r27;
	setp.ge.s32	%p1, %r1, %r26;
	@%p1 bra 	BB0_26;

	cvta.to.global.u32 	%r30, %r23;
	cvta.to.global.u32 	%r31, %r24;
	cvta.to.global.u32 	%r2, %r25;
	shl.b32 	%r32, %r1, 3;
	add.s32 	%r33, %r30, %r32;
	add.s32 	%r34, %r31, %r32;
	ld.global.f64 	%fd1, [%r34];
	ld.global.f64 	%fd2, [%r33];
	div.rn.f64 	%fd3, %fd2, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd3;
	}
	setp.gt.f64	%p2, %fd3, 0d0000000000000000;
	setp.lt.s32	%p3, %r59, 2146435072;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB0_7;

	abs.f64 	%fd21, %fd3;
	setp.gtu.f64	%p5, %fd21, 0d7FF0000000000000;
	@%p5 bra 	BB0_6;

	setp.neu.f64	%p6, %fd3, 0d0000000000000000;
	@%p6 bra 	BB0_5;

	mov.f64 	%fd119, 0dFFF0000000000000;
	bra.uni 	BB0_13;

BB0_5:
	setp.eq.f64	%p7, %fd3, 0d7FF0000000000000;
	selp.f64	%fd119, %fd3, 0dFFF8000000000000, %p7;
	bra.uni 	BB0_13;

BB0_6:
	add.f64 	%fd119, %fd3, %fd3;
	bra.uni 	BB0_13;

BB0_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r60, %temp}, %fd3;
	}
	setp.lt.s32	%p8, %r59, 1048576;
	@%p8 bra 	BB0_9;

	mov.u32 	%r61, -1023;
	bra.uni 	BB0_10;

BB0_9:
	mul.f64 	%fd23, %fd3, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd23;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r60, %temp}, %fd23;
	}
	mov.u32 	%r61, -1077;

BB0_10:
	shr.u32 	%r37, %r59, 20;
	add.s32 	%r62, %r61, %r37;
	and.b32  	%r38, %r59, -2146435073;
	or.b32  	%r39, %r38, 1072693248;
	mov.b64 	%fd118, {%r60, %r39};
	setp.lt.s32	%p9, %r39, 1073127583;
	@%p9 bra 	BB0_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r40, %temp}, %fd118;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd118;
	}
	add.s32 	%r42, %r41, -1048576;
	mov.b64 	%fd118, {%r40, %r42};
	add.s32 	%r62, %r62, 1;

BB0_12:
	add.f64 	%fd25, %fd118, 0d3FF0000000000000;
	mov.f64 	%fd26, 0d3FF0000000000000;
	// inline asm
	rcp.approx.ftz.f64 %fd24,%fd25;
	// inline asm
	neg.f64 	%fd27, %fd25;
	fma.rn.f64 	%fd28, %fd27, %fd24, %fd26;
	fma.rn.f64 	%fd29, %fd28, %fd28, %fd28;
	fma.rn.f64 	%fd30, %fd29, %fd24, %fd24;
	add.f64 	%fd31, %fd118, 0dBFF0000000000000;
	mul.f64 	%fd32, %fd31, %fd30;
	fma.rn.f64 	%fd33, %fd31, %fd30, %fd32;
	mul.f64 	%fd34, %fd33, %fd33;
	mov.f64 	%fd35, 0d3ED0EE258B7A8B04;
	mov.f64 	%fd36, 0d3EB1380B3AE80F1E;
	fma.rn.f64 	%fd37, %fd36, %fd34, %fd35;
	mov.f64 	%fd38, 0d3EF3B2669F02676F;
	fma.rn.f64 	%fd39, %fd37, %fd34, %fd38;
	mov.f64 	%fd40, 0d3F1745CBA9AB0956;
	fma.rn.f64 	%fd41, %fd39, %fd34, %fd40;
	mov.f64 	%fd42, 0d3F3C71C72D1B5154;
	fma.rn.f64 	%fd43, %fd41, %fd34, %fd42;
	mov.f64 	%fd44, 0d3F624924923BE72D;
	fma.rn.f64 	%fd45, %fd43, %fd34, %fd44;
	mov.f64 	%fd46, 0d3F8999999999A3C4;
	fma.rn.f64 	%fd47, %fd45, %fd34, %fd46;
	mov.f64 	%fd48, 0d3FB5555555555554;
	fma.rn.f64 	%fd49, %fd47, %fd34, %fd48;
	sub.f64 	%fd50, %fd31, %fd33;
	add.f64 	%fd51, %fd50, %fd50;
	neg.f64 	%fd52, %fd33;
	fma.rn.f64 	%fd53, %fd52, %fd31, %fd51;
	mul.f64 	%fd54, %fd30, %fd53;
	mul.f64 	%fd55, %fd49, %fd34;
	fma.rn.f64 	%fd56, %fd55, %fd33, %fd54;
	xor.b32  	%r43, %r62, -2147483648;
	mov.u32 	%r44, -2147483648;
	mov.u32 	%r45, 1127219200;
	mov.b64 	%fd57, {%r43, %r45};
	mov.b64 	%fd58, {%r44, %r45};
	sub.f64 	%fd59, %fd57, %fd58;
	mov.f64 	%fd60, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd61, %fd59, %fd60, %fd33;
	neg.f64 	%fd62, %fd59;
	fma.rn.f64 	%fd63, %fd62, %fd60, %fd61;
	sub.f64 	%fd64, %fd63, %fd33;
	sub.f64 	%fd65, %fd56, %fd64;
	mov.f64 	%fd66, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd67, %fd59, %fd66, %fd65;
	add.f64 	%fd119, %fd61, %fd67;

BB0_13:
	mul.f64 	%fd11, %fd2, %fd119;
	mov.f64 	%fd68, 0d3FF0000000000000;
	sub.f64 	%fd69, %fd68, %fd1;
	sub.f64 	%fd12, %fd68, %fd2;
	div.rn.f64 	%fd13, %fd12, %fd69;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd13;
	}
	setp.gt.f64	%p10, %fd13, 0d0000000000000000;
	setp.lt.s32	%p11, %r63, 2146435072;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	BB0_19;

	abs.f64 	%fd70, %fd13;
	setp.gtu.f64	%p13, %fd70, 0d7FF0000000000000;
	@%p13 bra 	BB0_18;

	setp.neu.f64	%p14, %fd13, 0d0000000000000000;
	@%p14 bra 	BB0_17;

	mov.f64 	%fd121, 0dFFF0000000000000;
	bra.uni 	BB0_25;

BB0_17:
	setp.eq.f64	%p15, %fd13, 0d7FF0000000000000;
	selp.f64	%fd121, %fd13, 0dFFF8000000000000, %p15;
	bra.uni 	BB0_25;

BB0_18:
	add.f64 	%fd121, %fd13, %fd13;
	bra.uni 	BB0_25;

BB0_19:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd13;
	}
	setp.lt.s32	%p16, %r63, 1048576;
	@%p16 bra 	BB0_21;

	mov.u32 	%r65, -1023;
	bra.uni 	BB0_22;

BB0_21:
	mul.f64 	%fd72, %fd13, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd72;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd72;
	}
	mov.u32 	%r65, -1077;

BB0_22:
	shr.u32 	%r48, %r63, 20;
	add.s32 	%r66, %r65, %r48;
	and.b32  	%r49, %r63, -2146435073;
	or.b32  	%r50, %r49, 1072693248;
	mov.b64 	%fd120, {%r64, %r50};
	setp.lt.s32	%p17, %r50, 1073127583;
	@%p17 bra 	BB0_24;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r51, %temp}, %fd120;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd120;
	}
	add.s32 	%r53, %r52, -1048576;
	mov.b64 	%fd120, {%r51, %r53};
	add.s32 	%r66, %r66, 1;

BB0_24:
	add.f64 	%fd74, %fd120, 0d3FF0000000000000;
	// inline asm
	rcp.approx.ftz.f64 %fd73,%fd74;
	// inline asm
	neg.f64 	%fd76, %fd74;
	fma.rn.f64 	%fd77, %fd76, %fd73, %fd68;
	fma.rn.f64 	%fd78, %fd77, %fd77, %fd77;
	fma.rn.f64 	%fd79, %fd78, %fd73, %fd73;
	add.f64 	%fd80, %fd120, 0dBFF0000000000000;
	mul.f64 	%fd81, %fd80, %fd79;
	fma.rn.f64 	%fd82, %fd80, %fd79, %fd81;
	mul.f64 	%fd83, %fd82, %fd82;
	mov.f64 	%fd84, 0d3ED0EE258B7A8B04;
	mov.f64 	%fd85, 0d3EB1380B3AE80F1E;
	fma.rn.f64 	%fd86, %fd85, %fd83, %fd84;
	mov.f64 	%fd87, 0d3EF3B2669F02676F;
	fma.rn.f64 	%fd88, %fd86, %fd83, %fd87;
	mov.f64 	%fd89, 0d3F1745CBA9AB0956;
	fma.rn.f64 	%fd90, %fd88, %fd83, %fd89;
	mov.f64 	%fd91, 0d3F3C71C72D1B5154;
	fma.rn.f64 	%fd92, %fd90, %fd83, %fd91;
	mov.f64 	%fd93, 0d3F624924923BE72D;
	fma.rn.f64 	%fd94, %fd92, %fd83, %fd93;
	mov.f64 	%fd95, 0d3F8999999999A3C4;
	fma.rn.f64 	%fd96, %fd94, %fd83, %fd95;
	mov.f64 	%fd97, 0d3FB5555555555554;
	fma.rn.f64 	%fd98, %fd96, %fd83, %fd97;
	sub.f64 	%fd99, %fd80, %fd82;
	add.f64 	%fd100, %fd99, %fd99;
	neg.f64 	%fd101, %fd82;
	fma.rn.f64 	%fd102, %fd101, %fd80, %fd100;
	mul.f64 	%fd103, %fd79, %fd102;
	mul.f64 	%fd104, %fd98, %fd83;
	fma.rn.f64 	%fd105, %fd104, %fd82, %fd103;
	xor.b32  	%r54, %r66, -2147483648;
	mov.u32 	%r55, -2147483648;
	mov.u32 	%r56, 1127219200;
	mov.b64 	%fd106, {%r54, %r56};
	mov.b64 	%fd107, {%r55, %r56};
	sub.f64 	%fd108, %fd106, %fd107;
	mov.f64 	%fd109, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd110, %fd108, %fd109, %fd82;
	neg.f64 	%fd111, %fd108;
	fma.rn.f64 	%fd112, %fd111, %fd109, %fd110;
	sub.f64 	%fd113, %fd112, %fd82;
	sub.f64 	%fd114, %fd105, %fd113;
	mov.f64 	%fd115, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd116, %fd108, %fd115, %fd114;
	add.f64 	%fd121, %fd110, %fd116;

BB0_25:
	fma.rn.f64 	%fd117, %fd12, %fd121, %fd11;
	add.s32 	%r58, %r2, %r32;
	st.global.f64 	[%r58], %fd117;

BB0_26:
	ret;
}


