module mux_8x1 (//N TESTOU
  input [7:0] data_in,  // 8-bit input data
  input wire [2:0] sel,  // 3-bit select input
  output reg data_out     // Output data
);

  always @ (posedge sel or posedge data_in) begin
    case(sel)
      3'b000: data_out <= data_in[0];
      3'b001: data_out <= data_in[1];
      3'b010: data_out <= data_in[2];
      3'b011: data_out <= data_in[3];
      3'b100: data_out <= data_in[4];
      3'b101: data_out <= data_in[5];
      3'b110: data_out <= data_in[6];
      3'b111: data_out <= data_in[7];
      default: data_out <= 8'b00000000; // Default case
    endcase
  end

endmodule 