 Here's the Verilog code for the requested counter module:

```verilog
module TopModule (
  input wire clk,
  input wire reset,
  output reg [9:0] q
);

always @(posedge clk or posedge reset) begin
  if (reset) begin
    q <= 0; // Reset the counter to 0
  end else begin
    if (q < 999) begin
      q <= q + 1; // Increment the counter
    end else begin
      // Wrap around to 0 when reaching 1000
      q <= 0;
    end
  end
end

// Add a clock enable for safety (optional)
always @(posedge clk) begin
  if (!reset) begin
    q <= q + ((clk_period - $time) >= 1000 ? 1'b1 : 1'b0); // Enable counting only after 1000 cycles
  end
end

// Define the clock period (in ns) for simulation purposes (optional)
parameter clk_period = 10; // Assuming a 100 MHz clock frequency
```

This Verilog code defines a module called `TopModule` with an input clock signal, an active-high synchronous reset signal, and an output register for the counter's value. The counter counts from 0 to 999, inclusive, with a period of 1000 cycles.

The optional clock enable block ensures that counting only starts after 1000 cycles have passed since the last reset event, providing additional safety. The clock period is defined for simulation purposes in the last line (optional).