$comment
	File created using the following command:
		vcd file x777.msim.vcd -direction
$end
$date
	Wed Nov 02 22:26:46 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module add_sub_vhd_vec_tst $end
$var wire 1 ! A [8] $end
$var wire 1 " A [7] $end
$var wire 1 # A [6] $end
$var wire 1 $ A [5] $end
$var wire 1 % A [4] $end
$var wire 1 & A [3] $end
$var wire 1 ' A [2] $end
$var wire 1 ( A [1] $end
$var wire 1 ) A [0] $end
$var wire 1 * addsub $end
$var wire 1 + B [8] $end
$var wire 1 , B [7] $end
$var wire 1 - B [6] $end
$var wire 1 . B [5] $end
$var wire 1 / B [4] $end
$var wire 1 0 B [3] $end
$var wire 1 1 B [2] $end
$var wire 1 2 B [1] $end
$var wire 1 3 B [0] $end
$var wire 1 4 gt $end
$var wire 1 5 N $end
$var wire 1 6 reset $end
$var wire 1 7 result [8] $end
$var wire 1 8 result [7] $end
$var wire 1 9 result [6] $end
$var wire 1 : result [5] $end
$var wire 1 ; result [4] $end
$var wire 1 < result [3] $end
$var wire 1 = result [2] $end
$var wire 1 > result [1] $end
$var wire 1 ? result [0] $end
$var wire 1 @ V $end
$var wire 1 A Z $end

$scope module i1 $end
$var wire 1 B gnd $end
$var wire 1 C vcc $end
$var wire 1 D unknown $end
$var wire 1 E devoe $end
$var wire 1 F devclrn $end
$var wire 1 G devpor $end
$var wire 1 H ww_devoe $end
$var wire 1 I ww_devclrn $end
$var wire 1 J ww_devpor $end
$var wire 1 K ww_A [8] $end
$var wire 1 L ww_A [7] $end
$var wire 1 M ww_A [6] $end
$var wire 1 N ww_A [5] $end
$var wire 1 O ww_A [4] $end
$var wire 1 P ww_A [3] $end
$var wire 1 Q ww_A [2] $end
$var wire 1 R ww_A [1] $end
$var wire 1 S ww_A [0] $end
$var wire 1 T ww_B [8] $end
$var wire 1 U ww_B [7] $end
$var wire 1 V ww_B [6] $end
$var wire 1 W ww_B [5] $end
$var wire 1 X ww_B [4] $end
$var wire 1 Y ww_B [3] $end
$var wire 1 Z ww_B [2] $end
$var wire 1 [ ww_B [1] $end
$var wire 1 \ ww_B [0] $end
$var wire 1 ] ww_addsub $end
$var wire 1 ^ ww_reset $end
$var wire 1 _ ww_Z $end
$var wire 1 ` ww_N $end
$var wire 1 a ww_V $end
$var wire 1 b ww_gt $end
$var wire 1 c ww_result [8] $end
$var wire 1 d ww_result [7] $end
$var wire 1 e ww_result [6] $end
$var wire 1 f ww_result [5] $end
$var wire 1 g ww_result [4] $end
$var wire 1 h ww_result [3] $end
$var wire 1 i ww_result [2] $end
$var wire 1 j ww_result [1] $end
$var wire 1 k ww_result [0] $end
$var wire 1 l \reset~input_o\ $end
$var wire 1 m \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 n \addsub~input_o\ $end
$var wire 1 o \A[7]~input_o\ $end
$var wire 1 p \B[7]~input_o\ $end
$var wire 1 q \A[6]~input_o\ $end
$var wire 1 r \B[6]~input_o\ $end
$var wire 1 s \B[5]~input_o\ $end
$var wire 1 t \A[5]~input_o\ $end
$var wire 1 u \B[4]~input_o\ $end
$var wire 1 v \A[4]~input_o\ $end
$var wire 1 w \A[3]~input_o\ $end
$var wire 1 x \B[3]~input_o\ $end
$var wire 1 y \B[2]~input_o\ $end
$var wire 1 z \A[2]~input_o\ $end
$var wire 1 { \A[1]~input_o\ $end
$var wire 1 | \B[1]~input_o\ $end
$var wire 1 } \B[0]~input_o\ $end
$var wire 1 ~ \A[0]~input_o\ $end
$var wire 1 !! \Add1~38_cout\ $end
$var wire 1 "! \Add1~22\ $end
$var wire 1 #! \Add1~26\ $end
$var wire 1 $! \Add1~30\ $end
$var wire 1 %! \Add1~34\ $end
$var wire 1 &! \Add1~2\ $end
$var wire 1 '! \Add1~6\ $end
$var wire 1 (! \Add1~10\ $end
$var wire 1 )! \Add1~13_sumout\ $end
$var wire 1 *! \A[8]~input_o\ $end
$var wire 1 +! \B[8]~input_o\ $end
$var wire 1 ,! \Add1~14\ $end
$var wire 1 -! \Add1~17_sumout\ $end
$var wire 1 .! \Add1~9_sumout\ $end
$var wire 1 /! \Add1~1_sumout\ $end
$var wire 1 0! \Add1~29_sumout\ $end
$var wire 1 1! \Add1~21_sumout\ $end
$var wire 1 2! \Add1~25_sumout\ $end
$var wire 1 3! \Add1~33_sumout\ $end
$var wire 1 4! \Equal0~0_combout\ $end
$var wire 1 5! \Add1~5_sumout\ $end
$var wire 1 6! \Equal0~1_combout\ $end
$var wire 1 7! \V~0_combout\ $end
$var wire 1 8! \Equal0~2_combout\ $end
$var wire 1 9! \gt~0_combout\ $end
$var wire 1 :! \ALT_INV_Equal0~0_combout\ $end
$var wire 1 ;! \ALT_INV_V~0_combout\ $end
$var wire 1 <! \ALT_INV_Equal0~2_combout\ $end
$var wire 1 =! \ALT_INV_B[8]~input_o\ $end
$var wire 1 >! \ALT_INV_A[8]~input_o\ $end
$var wire 1 ?! \ALT_INV_addsub~input_o\ $end
$var wire 1 @! \ALT_INV_B[4]~input_o\ $end
$var wire 1 A! \ALT_INV_A[4]~input_o\ $end
$var wire 1 B! \ALT_INV_B[5]~input_o\ $end
$var wire 1 C! \ALT_INV_A[5]~input_o\ $end
$var wire 1 D! \ALT_INV_B[6]~input_o\ $end
$var wire 1 E! \ALT_INV_A[6]~input_o\ $end
$var wire 1 F! \ALT_INV_B[7]~input_o\ $end
$var wire 1 G! \ALT_INV_A[7]~input_o\ $end
$var wire 1 H! \ALT_INV_B[0]~input_o\ $end
$var wire 1 I! \ALT_INV_A[0]~input_o\ $end
$var wire 1 J! \ALT_INV_B[1]~input_o\ $end
$var wire 1 K! \ALT_INV_A[1]~input_o\ $end
$var wire 1 L! \ALT_INV_B[2]~input_o\ $end
$var wire 1 M! \ALT_INV_A[2]~input_o\ $end
$var wire 1 N! \ALT_INV_B[3]~input_o\ $end
$var wire 1 O! \ALT_INV_A[3]~input_o\ $end
$var wire 1 P! \ALT_INV_Add1~1_sumout\ $end
$var wire 1 Q! \ALT_INV_Add1~5_sumout\ $end
$var wire 1 R! \ALT_INV_Add1~9_sumout\ $end
$var wire 1 S! \ALT_INV_Add1~13_sumout\ $end
$var wire 1 T! \ALT_INV_Add1~29_sumout\ $end
$var wire 1 U! \ALT_INV_Add1~33_sumout\ $end
$var wire 1 V! \ALT_INV_Add1~17_sumout\ $end
$var wire 1 W! \ALT_INV_Add1~21_sumout\ $end
$var wire 1 X! \ALT_INV_Add1~25_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
04
15
16
1@
0A
0B
1C
xD
1E
1F
1G
1H
1I
1J
1]
1^
0_
1`
1a
0b
1l
xm
1n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
1y
1z
1{
1|
1}
0~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
1)!
0*!
0+!
0,!
1-!
1.!
1/!
10!
11!
12!
13!
04!
15!
06!
07!
08!
09!
1:!
1;!
1<!
1=!
1>!
0?!
1@!
1A!
1B!
1C!
1D!
1E!
1F!
1G!
0H!
1I!
0J!
0K!
0L!
0M!
1N!
1O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0!
0"
0#
0$
0%
0&
1'
1(
0)
0+
0,
0-
0.
0/
00
11
12
13
0K
0L
0M
0N
0O
0P
1Q
1R
0S
0T
0U
0V
0W
0X
0Y
1Z
1[
1\
1c
1d
1e
1f
1g
1h
1i
1j
1k
17
18
19
1:
1;
1<
1=
1>
1?
$end
#1000000
