0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/chine/Desktop/Auto-Vivado/Generated_Artifact/ICAP_VIRTEX4_WRAPPER.sv,1569107047,systemVerilog,,,,ICAP_VIRTEX4_WRAPPER,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/Auto-Vivado/Generated_Artifact/count.sv,1569107009,systemVerilog,,,,count,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/Auto-Vivado/Vuvado project/DRS.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/Auto-Vivado/core/RMs/count_down.v,1561474622,verilog,,,,count_down,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/Auto-Vivado/core/RMs/count_up.v,1565150922,verilog,,,,count_up,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/Auto-Vivado/core/RMs/up_counter.v,1565150641,verilog,,,,up_counter,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/Auto-Vivado/core/Static/icapi.v,1565148414,verilog,,,,icapi,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/Auto-Vivado/core/Static/top.v,1561459473,verilog,,,,top,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/Auto-Vivado/testbench/memctrl.sv,1569112103,systemVerilog,,,,memctrl,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/Auto-Vivado/testbench/testbench.sv,1565173716,systemVerilog,,,,testbench,,xil_defaultlib,,,,,,
