
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000674                       # Number of seconds simulated
sim_ticks                                   674052000                       # Number of ticks simulated
final_tick                                  674052000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 149710                       # Simulator instruction rate (inst/s)
host_op_rate                                   290289                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44832207                       # Simulator tick rate (ticks/s)
host_mem_usage                                 451012                       # Number of bytes of host memory used
host_seconds                                    15.04                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    674052000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          94656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         220416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             315072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        94656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         140428335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         327001478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             467429813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    140428335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        140428335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         284844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               284844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         284844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        140428335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        327001478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            467714657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000519597250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           58                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           58                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10557                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                878                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4924                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        968                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4924                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      968                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 312256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   59712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  315136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                61952                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     674050000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4924                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  968                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    378.360656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   229.615992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.051953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          266     27.25%     27.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          243     24.90%     52.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          107     10.96%     63.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           74      7.58%     70.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      3.48%     74.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      3.69%     77.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      3.18%     81.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      2.15%     83.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          164     16.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          976                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           58                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      84.017241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.187487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    181.599278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             40     68.97%     68.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             6     10.34%     79.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             6     10.34%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.72%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      1.72%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.72%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      1.72%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      1.72%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      1.72%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            58                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           58                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.086207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.082878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.339478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               54     93.10%     93.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      5.17%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      1.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            58                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        91840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       220416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        59712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 136250615.679502487183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 327001477.630805969238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 88586637.232735753059                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59162500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    114451750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17248588750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39974.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33232.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17818790.03                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     82133000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               173614250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24395000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16833.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35583.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       463.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        88.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    467.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     91.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4102                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     720                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.39                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     114400.88                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4612440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2425005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21341460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2683080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         30732000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             40185570                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1188000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       122508390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        13950720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         68891460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              308518125                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            457.706713                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            582601500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1471000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    277843000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     36333000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      76771000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    268634000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2456160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1278915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13487460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2187180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             36100950                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2193120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       100461930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        23361120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         78343920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              288244665                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            427.629716                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            588906000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4372500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    307801000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     60838750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      68813500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    220266250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    674052000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  210543                       # Number of BP lookups
system.cpu.branchPred.condPredicted            210543                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10244                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               104453                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31303                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                367                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          104453                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              94513                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9940                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1714                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    674052000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      889690                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      164276                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           612                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           119                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    674052000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    674052000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      262699                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           249                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       674052000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1348105                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             304065                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2508628                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      210543                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             125816                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        951703                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   20708                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  280                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           922                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           72                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          194                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    262559                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3126                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1267590                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.845998                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.680101                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   531769     41.95%     41.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14497      1.14%     43.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60753      4.79%     47.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    37097      2.93%     50.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    47819      3.77%     54.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36801      2.90%     57.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13830      1.09%     58.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30598      2.41%     60.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   494426     39.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1267590                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.156177                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.860855                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   302036                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                246264                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    694128                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14808                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10354                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4788813                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10354                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   310801                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  129014                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4605                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    698568                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                114248                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4753359                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3052                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14747                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15085                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  83853                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5427815                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10537872                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4705640                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3487066                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   468428                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                152                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            111                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     66932                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               906421                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              168920                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             48917                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16248                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4671900                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 244                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4564921                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             15104                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          307650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       510475                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            180                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1267590                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.601260                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.777243                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              290330     22.90%     22.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               79927      6.31%     29.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              143452     11.32%     40.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              104897      8.28%     48.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              142996     11.28%     60.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              130529     10.30%     70.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              105833      8.35%     78.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              133236     10.51%     89.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              136390     10.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1267590                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14706      7.17%      7.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17428      8.49%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.01%     15.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      5      0.00%     15.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2627      1.28%     16.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     16.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             81426     39.69%     56.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            51030     24.87%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1354      0.66%     82.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   826      0.40%     82.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35703     17.40%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               41      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7393      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1900158     41.63%     41.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12592      0.28%     42.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1879      0.04%     42.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              565978     12.40%     54.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     54.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  673      0.01%     54.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26596      0.58%     55.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1671      0.04%     55.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390038      8.54%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                720      0.02%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327400      7.17%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9988      0.22%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.83%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               299169      6.55%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              124276      2.72%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          589044     12.90%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41042      0.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4564921                       # Type of FU issued
system.cpu.iq.rate                           3.386176                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      205161                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044943                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5226900                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2312986                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1945677                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5390797                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2666872                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2568089                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1978304                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2784385                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140424                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        69740                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8502                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2569                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           468                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10354                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   85822                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4865                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4672144                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               315                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                906421                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               168920                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                149                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    579                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3892                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             69                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5278                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6594                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11872                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4537631                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                874244                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27290                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1038511                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   173319                       # Number of branches executed
system.cpu.iew.exec_stores                     164267                       # Number of stores executed
system.cpu.iew.exec_rate                     3.365933                       # Inst execution rate
system.cpu.iew.wb_sent                        4517644                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4513766                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2823131                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4480076                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.348230                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.630152                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          307675                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10303                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1222140                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.571189                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.156552                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       328102     26.85%     26.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       156765     12.83%     39.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        81405      6.66%     46.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        78513      6.42%     52.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        98195      8.03%     60.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        75341      6.16%     66.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        67705      5.54%     72.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        55248      4.52%     77.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       280866     22.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1222140                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                280866                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5613442                       # The number of ROB reads
system.cpu.rob.rob_writes                     9390220                       # The number of ROB writes
system.cpu.timesIdled                             765                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.598922                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.598922                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.669667                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.669667                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4350746                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1663269                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3430817                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2526538                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    727606                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   945053                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1388922                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    674052000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2377.298571                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  96                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                17                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.647059                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2377.298571                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.290198                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.290198                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3427                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3418                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.418335                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1815688                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1815688                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    674052000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       731491                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          731491                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159268                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159268                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       890759                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           890759                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       890759                       # number of overall hits
system.cpu.dcache.overall_hits::total          890759                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14210                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1153                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15363                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15363                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15363                       # number of overall misses
system.cpu.dcache.overall_misses::total         15363                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    777471000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    777471000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     73326999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73326999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    850797999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    850797999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    850797999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    850797999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       745701                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       745701                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       906122                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       906122                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       906122                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       906122                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019056                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019056                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007187                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016955                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016955                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016955                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016955                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54712.948628                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54712.948628                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63596.703382                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63596.703382                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55379.678383                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55379.678383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55379.678383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55379.678383                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11511                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.112426                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    28.166667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11916                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11916                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11919                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11919                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11919                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11919                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2294                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2294                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1150                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1150                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3444                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    151440500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    151440500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     72037999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72037999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    223478499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    223478499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    223478499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    223478499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007169                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007169                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003801                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003801                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003801                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003801                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66015.911072                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66015.911072                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62641.738261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62641.738261                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64889.227352                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64889.227352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64889.227352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64889.227352                       # average overall mshr miss latency
system.cpu.dcache.replacements                     17                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    674052000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.268942                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               85233                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               967                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.141675                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.268942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            526587                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           526587                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    674052000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       260471                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          260471                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       260471                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           260471                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       260471                       # number of overall hits
system.cpu.icache.overall_hits::total          260471                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2083                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2083                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2083                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2083                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2083                       # number of overall misses
system.cpu.icache.overall_misses::total          2083                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    139003499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    139003499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    139003499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    139003499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    139003499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    139003499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       262554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       262554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       262554                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       262554                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       262554                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       262554                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007934                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007934                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007934                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007934                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007934                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007934                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66732.356697                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66732.356697                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66732.356697                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66732.356697                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66732.356697                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66732.356697                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4171                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   106.948718                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          967                       # number of writebacks
system.cpu.icache.writebacks::total               967                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          603                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          603                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          603                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          603                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          603                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          603                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1480                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1480                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1480                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1480                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1480                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    106598999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106598999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    106598999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106598999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    106598999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106598999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005637                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005637                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005637                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005637                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72026.350676                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72026.350676                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72026.350676                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72026.350676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72026.350676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72026.350676                       # average overall mshr miss latency
system.cpu.icache.replacements                    967                       # number of replacements
system.membus.snoop_filter.tot_requests          5908                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          990                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    674052000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3773                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean          967                       # Transaction distribution
system.membus.trans_dist::CleanEvict               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1150                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1150                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1480                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2294                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       156544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       156544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       220608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       220608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  377152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4924                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001625                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040279                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4916     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4924                       # Request fanout histogram
system.membus.reqLayer2.occupancy            10769000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7838497                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18159250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
