Report time       : Mon Apr 30 18:54:41 EDT 2018.
Solution          : OPT.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|           1252|           1254|           1255|           1253|           1255|           1256|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
