static int F_1 ( T_1 * V_1 )\r\n{\r\nint V_2 = 0 ;\r\nint V_3 , V_4 ;\r\nif ( ! F_2 () )\r\nreturn 0 ;\r\nV_3 = V_1 -> V_3 ;\r\nV_4 = V_1 -> V_4 ;\r\nif ( ( V_3 == - 1 ) || ( V_4 == - 1 ) )\r\nreturn 0 ;\r\nV_2 = F_3 ( V_5 , V_3 , V_4 ) ;\r\nif ( V_2 )\r\nF_4 ( L_1 ,\r\nV_3 , V_4 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic T_2 void F_5 ( void )\r\n{\r\nV_5 = F_6 ( NULL , L_2 ) ;\r\nif ( F_7 ( V_5 ) ) {\r\nF_8 ( L_3 ) ;\r\nV_5 = NULL ;\r\n} else {\r\nF_8 ( L_4 ) ;\r\n}\r\n}\r\nstatic int F_1 ( T_1 * V_1 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic T_2 void F_5 ( void ) { }\r\nstatic void F_9 ( struct V_6 * * V_7 ,\r\nT_1 * * V_8 )\r\n{\r\nif ( F_10 () ) {\r\nif ( ! V_9 ) {\r\n* V_8 = V_10 ;\r\n* V_7 = V_11 ;\r\n} else {\r\n* V_8 = V_12 ;\r\n* V_7 = V_13 ;\r\n}\r\n}\r\nif ( F_2 () ) {\r\n* V_8 = V_14 ;\r\n* V_7 = V_15 ;\r\n}\r\n}\r\nstatic void F_11 ( void )\r\n{\r\nif ( ! V_16 ) {\r\nV_16 = 416000 ;\r\nF_12 ( V_17 L_5\r\nL_6 ,\r\nV_16 ) ;\r\n} else {\r\nV_16 *= 1000 ;\r\n}\r\n}\r\nstatic void F_13 ( void )\r\n{\r\nT_3 V_18 = F_14 ( V_19 ) ;\r\nunsigned int V_20 = 0 , V_21 = 0 ;\r\nif ( V_18 & ( V_22 | V_23 ) )\r\nV_20 = F_15 ( V_18 ) ;\r\nif ( V_18 & ( V_24 | V_25 ) )\r\nV_21 = F_16 ( V_18 ) ;\r\nV_26 = 1 << ( 11 + F_17 ( V_21 , V_20 ) ) ;\r\n}\r\nstatic T_4 F_18 ( unsigned int V_27 )\r\n{\r\nT_4 V_28 = V_27 * V_29 / V_26 ;\r\nreturn ( V_28 - ( F_2 () ? 31 : 0 ) ) / 32 ;\r\n}\r\nstatic int F_19 ( struct V_30 * V_31 )\r\n{\r\nstruct V_6 * V_32 ;\r\nT_1 * V_8 ;\r\nint V_2 ;\r\nF_9 ( & V_32 , & V_8 ) ;\r\nV_2 = F_20 ( V_31 , V_32 ) ;\r\nif ( V_33 )\r\nF_21 ( L_7 ,\r\nV_31 -> V_34 , V_31 -> F_17 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic unsigned int F_22 ( unsigned int V_35 )\r\n{\r\nreturn F_23 ( 0 ) ;\r\n}\r\nstatic int F_24 ( struct V_30 * V_31 ,\r\nunsigned int V_36 ,\r\nunsigned int V_37 )\r\n{\r\nstruct V_6 * V_32 ;\r\nT_1 * V_38 ;\r\nstruct V_39 V_40 ;\r\nunsigned int V_41 ;\r\nunsigned long V_42 ;\r\nunsigned int V_43 , V_44 ;\r\nunsigned int V_45 , V_46 , V_47 , V_48 ;\r\nint V_2 = 0 ;\r\nF_9 ( & V_32 , & V_38 ) ;\r\nif ( F_25 ( V_31 , V_32 ,\r\nV_36 , V_37 , & V_41 ) ) {\r\nreturn - V_49 ;\r\n}\r\nV_43 = V_38 [ V_41 ] . V_50 ;\r\nV_44 = V_38 [ V_41 ] . V_51 ;\r\nV_40 . V_52 = V_31 -> V_53 ;\r\nV_40 . V_54 = V_43 ;\r\nV_40 . V_35 = V_31 -> V_35 ;\r\nif ( V_33 )\r\nF_21 ( L_8 ,\r\nV_40 . V_54 / 1000 , ( V_38 [ V_41 ] . V_55 ) ?\r\n( V_44 / 2000 ) : ( V_44 / 1000 ) ) ;\r\nif ( V_5 && V_40 . V_54 > V_40 . V_52 )\r\nV_2 = F_1 ( & V_38 [ V_41 ] ) ;\r\nif ( V_2 )\r\nreturn V_2 ;\r\nF_26 ( & V_40 , V_56 ) ;\r\nV_46 = V_47 = F_14 ( V_57 ) ;\r\nif ( ( V_46 & V_58 ) > F_18 ( V_44 ) ) {\r\nV_46 = ( V_46 & ~ V_58 ) ;\r\nV_46 |= F_18 ( V_44 ) ;\r\n}\r\nV_47 =\r\n( V_47 & ~ V_58 ) | F_18 ( V_44 ) ;\r\nif ( V_38 [ V_41 ] . V_55 ) {\r\nV_46 |= V_59 ;\r\nV_47 |= V_59 ;\r\n} else {\r\nV_47 &= ~ V_59 ;\r\n}\r\nF_27 ( V_42 ) ;\r\nV_60 = V_38 [ V_41 ] . V_61 ;\r\nV_48 = V_38 [ V_41 ] . V_48 ;\r\nasm volatile(" \n\\r\nldr r4, [%1] /* load MDREFR */ \n\\r\nb 2f \n\\r\n.align 5 \n\\r\n1: \n\\r\nstr %3, [%1] /* preset the MDREFR */ \n\\r\nmcr p14, 0, %2, c6, c0, 0 /* set CCLKCFG[FCS] */ \n\\r\nstr %4, [%1] /* postset the MDREFR */ \n\\r\n\n\\r\nb 3f \n\\r\n2: b 1b \n\\r\n3: nop \n\\r\n"\r\n: "=&r" (unused)\r\n: "r" (MDREFR), "r" (cclkcfg),\r\n"r" (preset_mdrefr), "r" (postset_mdrefr)\r\n: "r4", "r5");\r\nF_28 ( V_42 ) ;\r\nF_26 ( & V_40 , V_62 ) ;\r\nif ( V_5 && V_40 . V_54 < V_40 . V_52 )\r\nV_2 = F_1 ( & V_38 [ V_41 ] ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_29 ( struct V_30 * V_31 )\r\n{\r\nint V_63 ;\r\nunsigned int V_27 ;\r\nstruct V_6 * V_64 ;\r\nT_1 * V_65 ;\r\nif ( F_2 () )\r\nF_11 () ;\r\nF_5 () ;\r\nF_13 () ;\r\nV_31 -> V_66 . V_67 = 1000 ;\r\nV_31 -> V_53 = F_23 ( 0 ) ;\r\nV_31 -> V_34 = V_31 -> F_17 = V_31 -> V_53 ;\r\nfor ( V_63 = 0 ; V_63 < V_68 ; V_63 ++ ) {\r\nV_11 [ V_63 ] . V_69 = V_10 [ V_63 ] . V_50 ;\r\nV_11 [ V_63 ] . V_70 = V_63 ;\r\n}\r\nV_11 [ V_63 ] . V_69 = V_71 ;\r\nfor ( V_63 = 0 ; V_63 < V_72 ; V_63 ++ ) {\r\nV_13 [ V_63 ] . V_69 =\r\nV_12 [ V_63 ] . V_50 ;\r\nV_13 [ V_63 ] . V_70 = V_63 ;\r\n}\r\nV_13 [ V_63 ] . V_69 = V_71 ;\r\nV_9 = ! ! V_9 ;\r\nfor ( V_63 = 0 ; V_63 < V_73 ; V_63 ++ ) {\r\nV_27 = V_14 [ V_63 ] . V_50 ;\r\nif ( V_27 > V_16 )\r\nbreak;\r\nV_15 [ V_63 ] . V_69 = V_27 ;\r\nV_15 [ V_63 ] . V_70 = V_63 ;\r\n}\r\nV_15 [ V_63 ] . V_70 = V_63 ;\r\nV_15 [ V_63 ] . V_69 = V_71 ;\r\nif ( F_10 () ) {\r\nF_9 ( & V_64 , & V_65 ) ;\r\nF_8 ( L_9 ,\r\nV_9 ? L_10 : L_11 ) ;\r\nF_30 ( V_31 , V_64 ) ;\r\n}\r\nelse if ( F_2 () )\r\nF_30 ( V_31 , V_15 ) ;\r\nF_12 ( V_17 L_12 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_31 ( void )\r\n{\r\nint V_2 = - V_74 ;\r\nif ( F_10 () || F_2 () )\r\nV_2 = F_32 ( & V_75 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic void T_5 F_33 ( void )\r\n{\r\nF_34 ( & V_75 ) ;\r\n}
