vhdtdtfi -lib work AND_Gate.vhd -prj xilinxproject-versuch2 -o AND_Gate.spl -module AND_Gate -template /home/afr/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 AND_Gate.spl /home/afr/WS16-17/hwprak/vhdl-projects/xilinxproject-versuch2/AND_Gate.sym 
