Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 22 09:57:12 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_7seg_v3_timing_summary_routed.rpt -pb top_module_7seg_v3_timing_summary_routed.pb -rpx top_module_7seg_v3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_7seg_v3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: module_rgb/rgb/digit_select_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: module_rgb/rgb/digit_select_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 224 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.374        0.000                      0                  379        0.026        0.000                      0                  379        2.633        0.000                       0                   230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_100Mhz_pi       {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz_pi                                                                                                                                                         3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK         94.374        0.000                      0                  379        0.252        0.000                      0                  379       49.500        0.000                       0                   226  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1       94.389        0.000                      0                  379        0.252        0.000                      0                  379       49.500        0.000                       0                   226  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_WCLK_1  CLK_10MHZ_WCLK         94.374        0.000                      0                  379        0.026        0.000                      0                  379  
CLK_10MHZ_WCLK    CLK_10MHZ_WCLK_1       94.374        0.000                      0                  379        0.026        0.000                      0                  379  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_pi
  To Clock:  clk_100Mhz_pi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_pi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       94.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.374ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[5]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.226    97.399    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.970    clock_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         96.970    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.374    

Slack (MET) :             94.374ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[6]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.226    97.399    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.970    clock_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         96.970    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.374    

Slack (MET) :             94.374ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[7]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.226    97.399    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.970    clock_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         96.970    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.374    

Slack (MET) :             94.374ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[8]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.226    97.399    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.970    clock_divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         96.970    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.374    

Slack (MET) :             94.549ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[13]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.972    clock_divider/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         96.972    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.549    

Slack (MET) :             94.549ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[14]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.972    clock_divider/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         96.972    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.549    

Slack (MET) :             94.549ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[15]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.972    clock_divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         96.972    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.549    

Slack (MET) :             94.549ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[16]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.972    clock_divider/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         96.972    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.549    

Slack (MET) :             94.704ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.887ns (40.988%)  route 2.717ns (59.012%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 98.061 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.804     2.272    clock_divider/counter[31]
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.599    98.061    clock_divider/CLK_10MHZ
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[29]/C
                         clock pessimism             -0.430    97.631    
                         clock uncertainty           -0.226    97.405    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    96.976    clock_divider/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         96.976    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 94.704    

Slack (MET) :             94.704ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.887ns (40.988%)  route 2.717ns (59.012%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 98.061 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.804     2.272    clock_divider/counter[31]
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.599    98.061    clock_divider/CLK_10MHZ
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[30]/C
                         clock pessimism             -0.430    97.631    
                         clock uncertainty           -0.226    97.405    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    96.976    clock_divider/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         96.976    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 94.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 module_display_view/random_display/r_LFSR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp1/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.506%)  route 0.167ns (50.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.587    -0.525    module_display_view/random_display/CLK_10MHZ
    SLICE_X74Y72         FDRE                                         r  module_display_view/random_display/r_LFSR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  module_display_view/random_display/r_LFSR_reg[7]/Q
                         net (fo=2, routed)           0.167    -0.194    registros/register_pp1/state_reg[31]_4[6]
    SLICE_X77Y72         FDRE                                         r  registros/register_pp1/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.857    -0.295    registros/register_pp1/CLK_10MHZ
    SLICE_X77Y72         FDRE                                         r  registros/register_pp1/state_reg[6]/C
                         clock pessimism             -0.217    -0.512    
    SLICE_X77Y72         FDRE (Hold_fdre_C_D)         0.066    -0.446    registros/register_pp1/state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.588    -0.524    module_display_view/sweept/CLK_10MHZ
    SLICE_X78Y73         FDRE                                         r  module_display_view/sweept/Display3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  module_display_view/sweept/Display3_reg[1]/Q
                         net (fo=1, routed)           0.166    -0.194    registros/register_pp2/D[9]
    SLICE_X78Y74         FDRE                                         r  registros/register_pp2/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.856    -0.296    registros/register_pp2/CLK_10MHZ
    SLICE_X78Y74         FDRE                                         r  registros/register_pp2/state_reg[9]/C
                         clock pessimism             -0.216    -0.512    
    SLICE_X78Y74         FDRE (Hold_fdre_C_D)         0.063    -0.449    registros/register_pp2/state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.590    -0.522    module_display_view/sweept/CLK_10MHZ
    SLICE_X78Y72         FDRE                                         r  module_display_view/sweept/Display5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  module_display_view/sweept/Display5_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.186    registros/register_pp2/D[16]
    SLICE_X79Y72         FDRE                                         r  registros/register_pp2/state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.859    -0.293    registros/register_pp2/CLK_10MHZ
    SLICE_X79Y72         FDRE                                         r  registros/register_pp2/state_reg[16]/C
                         clock pessimism             -0.216    -0.509    
    SLICE_X79Y72         FDRE (Hold_fdre_C_D)         0.066    -0.443    registros/register_pp2/state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.588    -0.524    module_display_view/sweept/CLK_10MHZ
    SLICE_X78Y73         FDRE                                         r  module_display_view/sweept/Display6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  module_display_view/sweept/Display6_reg[2]/Q
                         net (fo=1, routed)           0.176    -0.184    registros/register_pp2/D[21]
    SLICE_X79Y73         FDRE                                         r  registros/register_pp2/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.857    -0.295    registros/register_pp2/CLK_10MHZ
    SLICE_X79Y73         FDRE                                         r  registros/register_pp2/state_reg[22]/C
                         clock pessimism             -0.216    -0.511    
    SLICE_X79Y73         FDRE (Hold_fdre_C_D)         0.070    -0.441    registros/register_pp2/state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.595    -0.517    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  seg7_control/digit_timer_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.228    seg7_control/digit_timer_reg[22]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[20]_i_1_n_5
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.864    -0.288    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
                         clock pessimism             -0.229    -0.517    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134    -0.383    seg7_control/digit_timer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  seg7_control/digit_timer_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.226    seg7_control/digit_timer_reg[26]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.116 r  seg7_control/digit_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    seg7_control/digit_timer_reg[24]_i_1_n_5
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.866    -0.286    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.134    -0.381    seg7_control/digit_timer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X88Y72         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.226    seg7_control/digit_timer_reg[6]
    SLICE_X88Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.116 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X88Y72         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.866    -0.286    seg7_control/CLK_10MHZ
    SLICE_X88Y72         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X88Y72         FDRE (Hold_fdre_C_D)         0.134    -0.381    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.595    -0.517    seg7_control/CLK_10MHZ
    SLICE_X88Y73         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=3, routed)           0.126    -0.227    seg7_control/digit_timer_reg[10]
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.117 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.117    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X88Y73         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.864    -0.288    seg7_control/CLK_10MHZ
    SLICE_X88Y73         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.229    -0.517    
    SLICE_X88Y73         FDRE (Hold_fdre_C_D)         0.134    -0.383    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.594    -0.518    seg7_control/CLK_10MHZ
    SLICE_X88Y74         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  seg7_control/digit_timer_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.228    seg7_control/digit_timer_reg[14]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[12]_i_1_n_5
    SLICE_X88Y74         FDRE                                         r  seg7_control/digit_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.863    -0.289    seg7_control/CLK_10MHZ
    SLICE_X88Y74         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
                         clock pessimism             -0.229    -0.518    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.134    -0.384    seg7_control/digit_timer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.594    -0.518    seg7_control/CLK_10MHZ
    SLICE_X88Y75         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  seg7_control/digit_timer_reg[18]/Q
                         net (fo=2, routed)           0.126    -0.228    seg7_control/digit_timer_reg[18]
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[16]_i_1_n_5
    SLICE_X88Y75         FDRE                                         r  seg7_control/digit_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.863    -0.289    seg7_control/CLK_10MHZ
    SLICE_X88Y75         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
                         clock pessimism             -0.229    -0.518    
    SLICE_X88Y75         FDRE (Hold_fdre_C_D)         0.134    -0.384    seg7_control/digit_timer_reg[18]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y77    clock_divider/clk_en1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y77    clock_divider/clk_en2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X86Y77    clock_divider/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X86Y77    clock_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X85Y75    clock_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X85Y75    clock_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X85Y75    clock_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X85Y76    clock_divider/counter_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y75    clock_divider/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y75    clock_divider/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y75    clock_divider/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y78    clock_divider/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y78    clock_divider/counter_reg[21]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X80Y72    module_display_view/random_display/r_LFSR_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X80Y72    module_display_view/random_display/r_LFSR_reg[32]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X74Y71    module_display_view/random_display/r_LFSR_reg[3]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X74Y71    module_display_view/random_display/r_LFSR_reg[4]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X74Y71    module_display_view/random_display/r_LFSR_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y77    clock_divider/clk_en1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y77    clock_divider/clk_en1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y77    clock_divider/clk_en2_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y77    clock_divider/clk_en2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y77    clock_divider/clk_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y77    clock_divider/clk_out_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y77    clock_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y77    clock_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y75    clock_divider/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y75    clock_divider/counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       94.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.389ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[5]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.211    97.415    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.986    clock_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         96.986    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.389    

Slack (MET) :             94.389ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[6]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.211    97.415    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.986    clock_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         96.986    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.389    

Slack (MET) :             94.389ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[7]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.211    97.415    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.986    clock_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         96.986    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.389    

Slack (MET) :             94.389ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[8]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.211    97.415    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.986    clock_divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         96.986    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.389    

Slack (MET) :             94.565ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[13]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.211    97.417    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.988    clock_divider/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         96.988    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.565    

Slack (MET) :             94.565ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[14]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.211    97.417    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.988    clock_divider/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         96.988    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.565    

Slack (MET) :             94.565ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[15]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.211    97.417    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.988    clock_divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         96.988    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.565    

Slack (MET) :             94.565ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[16]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.211    97.417    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.988    clock_divider/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         96.988    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.565    

Slack (MET) :             94.720ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.887ns (40.988%)  route 2.717ns (59.012%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 98.061 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.804     2.272    clock_divider/counter[31]
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.599    98.061    clock_divider/CLK_10MHZ
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[29]/C
                         clock pessimism             -0.430    97.631    
                         clock uncertainty           -0.211    97.421    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    96.992    clock_divider/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         96.992    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 94.720    

Slack (MET) :             94.720ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.887ns (40.988%)  route 2.717ns (59.012%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 98.061 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.804     2.272    clock_divider/counter[31]
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.599    98.061    clock_divider/CLK_10MHZ
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[30]/C
                         clock pessimism             -0.430    97.631    
                         clock uncertainty           -0.211    97.421    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    96.992    clock_divider/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         96.992    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 94.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 module_display_view/random_display/r_LFSR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp1/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.506%)  route 0.167ns (50.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.587    -0.525    module_display_view/random_display/CLK_10MHZ
    SLICE_X74Y72         FDRE                                         r  module_display_view/random_display/r_LFSR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  module_display_view/random_display/r_LFSR_reg[7]/Q
                         net (fo=2, routed)           0.167    -0.194    registros/register_pp1/state_reg[31]_4[6]
    SLICE_X77Y72         FDRE                                         r  registros/register_pp1/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.857    -0.295    registros/register_pp1/CLK_10MHZ
    SLICE_X77Y72         FDRE                                         r  registros/register_pp1/state_reg[6]/C
                         clock pessimism             -0.217    -0.512    
    SLICE_X77Y72         FDRE (Hold_fdre_C_D)         0.066    -0.446    registros/register_pp1/state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.588    -0.524    module_display_view/sweept/CLK_10MHZ
    SLICE_X78Y73         FDRE                                         r  module_display_view/sweept/Display3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  module_display_view/sweept/Display3_reg[1]/Q
                         net (fo=1, routed)           0.166    -0.194    registros/register_pp2/D[9]
    SLICE_X78Y74         FDRE                                         r  registros/register_pp2/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.856    -0.296    registros/register_pp2/CLK_10MHZ
    SLICE_X78Y74         FDRE                                         r  registros/register_pp2/state_reg[9]/C
                         clock pessimism             -0.216    -0.512    
    SLICE_X78Y74         FDRE (Hold_fdre_C_D)         0.063    -0.449    registros/register_pp2/state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.590    -0.522    module_display_view/sweept/CLK_10MHZ
    SLICE_X78Y72         FDRE                                         r  module_display_view/sweept/Display5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  module_display_view/sweept/Display5_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.186    registros/register_pp2/D[16]
    SLICE_X79Y72         FDRE                                         r  registros/register_pp2/state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.859    -0.293    registros/register_pp2/CLK_10MHZ
    SLICE_X79Y72         FDRE                                         r  registros/register_pp2/state_reg[16]/C
                         clock pessimism             -0.216    -0.509    
    SLICE_X79Y72         FDRE (Hold_fdre_C_D)         0.066    -0.443    registros/register_pp2/state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.588    -0.524    module_display_view/sweept/CLK_10MHZ
    SLICE_X78Y73         FDRE                                         r  module_display_view/sweept/Display6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  module_display_view/sweept/Display6_reg[2]/Q
                         net (fo=1, routed)           0.176    -0.184    registros/register_pp2/D[21]
    SLICE_X79Y73         FDRE                                         r  registros/register_pp2/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.857    -0.295    registros/register_pp2/CLK_10MHZ
    SLICE_X79Y73         FDRE                                         r  registros/register_pp2/state_reg[22]/C
                         clock pessimism             -0.216    -0.511    
    SLICE_X79Y73         FDRE (Hold_fdre_C_D)         0.070    -0.441    registros/register_pp2/state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.595    -0.517    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  seg7_control/digit_timer_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.228    seg7_control/digit_timer_reg[22]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[20]_i_1_n_5
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.864    -0.288    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
                         clock pessimism             -0.229    -0.517    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134    -0.383    seg7_control/digit_timer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  seg7_control/digit_timer_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.226    seg7_control/digit_timer_reg[26]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.116 r  seg7_control/digit_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    seg7_control/digit_timer_reg[24]_i_1_n_5
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.866    -0.286    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.134    -0.381    seg7_control/digit_timer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X88Y72         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.226    seg7_control/digit_timer_reg[6]
    SLICE_X88Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.116 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X88Y72         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.866    -0.286    seg7_control/CLK_10MHZ
    SLICE_X88Y72         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X88Y72         FDRE (Hold_fdre_C_D)         0.134    -0.381    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.595    -0.517    seg7_control/CLK_10MHZ
    SLICE_X88Y73         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=3, routed)           0.126    -0.227    seg7_control/digit_timer_reg[10]
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.117 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.117    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X88Y73         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.864    -0.288    seg7_control/CLK_10MHZ
    SLICE_X88Y73         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.229    -0.517    
    SLICE_X88Y73         FDRE (Hold_fdre_C_D)         0.134    -0.383    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.594    -0.518    seg7_control/CLK_10MHZ
    SLICE_X88Y74         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  seg7_control/digit_timer_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.228    seg7_control/digit_timer_reg[14]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[12]_i_1_n_5
    SLICE_X88Y74         FDRE                                         r  seg7_control/digit_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.863    -0.289    seg7_control/CLK_10MHZ
    SLICE_X88Y74         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
                         clock pessimism             -0.229    -0.518    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.134    -0.384    seg7_control/digit_timer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.594    -0.518    seg7_control/CLK_10MHZ
    SLICE_X88Y75         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  seg7_control/digit_timer_reg[18]/Q
                         net (fo=2, routed)           0.126    -0.228    seg7_control/digit_timer_reg[18]
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[16]_i_1_n_5
    SLICE_X88Y75         FDRE                                         r  seg7_control/digit_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.863    -0.289    seg7_control/CLK_10MHZ
    SLICE_X88Y75         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
                         clock pessimism             -0.229    -0.518    
    SLICE_X88Y75         FDRE (Hold_fdre_C_D)         0.134    -0.384    seg7_control/digit_timer_reg[18]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y77    clock_divider/clk_en1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y77    clock_divider/clk_en2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X86Y77    clock_divider/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X86Y77    clock_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X85Y75    clock_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X85Y75    clock_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X85Y75    clock_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X85Y76    clock_divider/counter_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y75    clock_divider/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y75    clock_divider/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y75    clock_divider/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y78    clock_divider/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y78    clock_divider/counter_reg[21]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X80Y72    module_display_view/random_display/r_LFSR_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X80Y72    module_display_view/random_display/r_LFSR_reg[32]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X74Y71    module_display_view/random_display/r_LFSR_reg[3]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X74Y71    module_display_view/random_display/r_LFSR_reg[4]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X74Y71    module_display_view/random_display/r_LFSR_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y77    clock_divider/clk_en1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y77    clock_divider/clk_en1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y77    clock_divider/clk_en2_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y77    clock_divider/clk_en2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y77    clock_divider/clk_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y77    clock_divider/clk_out_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y77    clock_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y77    clock_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y75    clock_divider/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X85Y75    clock_divider/counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       94.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.374ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[5]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.226    97.399    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.970    clock_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         96.970    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.374    

Slack (MET) :             94.374ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[6]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.226    97.399    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.970    clock_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         96.970    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.374    

Slack (MET) :             94.374ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[7]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.226    97.399    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.970    clock_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         96.970    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.374    

Slack (MET) :             94.374ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[8]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.226    97.399    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.970    clock_divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         96.970    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.374    

Slack (MET) :             94.549ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[13]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.972    clock_divider/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         96.972    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.549    

Slack (MET) :             94.549ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[14]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.972    clock_divider/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         96.972    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.549    

Slack (MET) :             94.549ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[15]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.972    clock_divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         96.972    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.549    

Slack (MET) :             94.549ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[16]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.972    clock_divider/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         96.972    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.549    

Slack (MET) :             94.704ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.887ns (40.988%)  route 2.717ns (59.012%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 98.061 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.804     2.272    clock_divider/counter[31]
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.599    98.061    clock_divider/CLK_10MHZ
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[29]/C
                         clock pessimism             -0.430    97.631    
                         clock uncertainty           -0.226    97.405    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    96.976    clock_divider/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         96.976    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 94.704    

Slack (MET) :             94.704ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.887ns (40.988%)  route 2.717ns (59.012%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 98.061 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.804     2.272    clock_divider/counter[31]
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.599    98.061    clock_divider/CLK_10MHZ
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[30]/C
                         clock pessimism             -0.430    97.631    
                         clock uncertainty           -0.226    97.405    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    96.976    clock_divider/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         96.976    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 94.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 module_display_view/random_display/r_LFSR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp1/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.506%)  route 0.167ns (50.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.587    -0.525    module_display_view/random_display/CLK_10MHZ
    SLICE_X74Y72         FDRE                                         r  module_display_view/random_display/r_LFSR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  module_display_view/random_display/r_LFSR_reg[7]/Q
                         net (fo=2, routed)           0.167    -0.194    registros/register_pp1/state_reg[31]_4[6]
    SLICE_X77Y72         FDRE                                         r  registros/register_pp1/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.857    -0.295    registros/register_pp1/CLK_10MHZ
    SLICE_X77Y72         FDRE                                         r  registros/register_pp1/state_reg[6]/C
                         clock pessimism             -0.217    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X77Y72         FDRE (Hold_fdre_C_D)         0.066    -0.220    registros/register_pp1/state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.588    -0.524    module_display_view/sweept/CLK_10MHZ
    SLICE_X78Y73         FDRE                                         r  module_display_view/sweept/Display3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  module_display_view/sweept/Display3_reg[1]/Q
                         net (fo=1, routed)           0.166    -0.194    registros/register_pp2/D[9]
    SLICE_X78Y74         FDRE                                         r  registros/register_pp2/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.856    -0.296    registros/register_pp2/CLK_10MHZ
    SLICE_X78Y74         FDRE                                         r  registros/register_pp2/state_reg[9]/C
                         clock pessimism             -0.216    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X78Y74         FDRE (Hold_fdre_C_D)         0.063    -0.223    registros/register_pp2/state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.590    -0.522    module_display_view/sweept/CLK_10MHZ
    SLICE_X78Y72         FDRE                                         r  module_display_view/sweept/Display5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  module_display_view/sweept/Display5_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.186    registros/register_pp2/D[16]
    SLICE_X79Y72         FDRE                                         r  registros/register_pp2/state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.859    -0.293    registros/register_pp2/CLK_10MHZ
    SLICE_X79Y72         FDRE                                         r  registros/register_pp2/state_reg[16]/C
                         clock pessimism             -0.216    -0.509    
                         clock uncertainty            0.226    -0.283    
    SLICE_X79Y72         FDRE (Hold_fdre_C_D)         0.066    -0.217    registros/register_pp2/state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.588    -0.524    module_display_view/sweept/CLK_10MHZ
    SLICE_X78Y73         FDRE                                         r  module_display_view/sweept/Display6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  module_display_view/sweept/Display6_reg[2]/Q
                         net (fo=1, routed)           0.176    -0.184    registros/register_pp2/D[21]
    SLICE_X79Y73         FDRE                                         r  registros/register_pp2/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.857    -0.295    registros/register_pp2/CLK_10MHZ
    SLICE_X79Y73         FDRE                                         r  registros/register_pp2/state_reg[22]/C
                         clock pessimism             -0.216    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X79Y73         FDRE (Hold_fdre_C_D)         0.070    -0.215    registros/register_pp2/state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.595    -0.517    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  seg7_control/digit_timer_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.228    seg7_control/digit_timer_reg[22]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[20]_i_1_n_5
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.864    -0.288    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
                         clock pessimism             -0.229    -0.517    
                         clock uncertainty            0.226    -0.291    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134    -0.157    seg7_control/digit_timer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  seg7_control/digit_timer_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.226    seg7_control/digit_timer_reg[26]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.116 r  seg7_control/digit_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    seg7_control/digit_timer_reg[24]_i_1_n_5
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.866    -0.286    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
                         clock pessimism             -0.229    -0.515    
                         clock uncertainty            0.226    -0.289    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.134    -0.155    seg7_control/digit_timer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X88Y72         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.226    seg7_control/digit_timer_reg[6]
    SLICE_X88Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.116 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X88Y72         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.866    -0.286    seg7_control/CLK_10MHZ
    SLICE_X88Y72         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.229    -0.515    
                         clock uncertainty            0.226    -0.289    
    SLICE_X88Y72         FDRE (Hold_fdre_C_D)         0.134    -0.155    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.595    -0.517    seg7_control/CLK_10MHZ
    SLICE_X88Y73         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=3, routed)           0.126    -0.227    seg7_control/digit_timer_reg[10]
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.117 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.117    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X88Y73         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.864    -0.288    seg7_control/CLK_10MHZ
    SLICE_X88Y73         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.229    -0.517    
                         clock uncertainty            0.226    -0.291    
    SLICE_X88Y73         FDRE (Hold_fdre_C_D)         0.134    -0.157    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.594    -0.518    seg7_control/CLK_10MHZ
    SLICE_X88Y74         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  seg7_control/digit_timer_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.228    seg7_control/digit_timer_reg[14]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[12]_i_1_n_5
    SLICE_X88Y74         FDRE                                         r  seg7_control/digit_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.863    -0.289    seg7_control/CLK_10MHZ
    SLICE_X88Y74         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
                         clock pessimism             -0.229    -0.518    
                         clock uncertainty            0.226    -0.292    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.134    -0.158    seg7_control/digit_timer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.594    -0.518    seg7_control/CLK_10MHZ
    SLICE_X88Y75         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  seg7_control/digit_timer_reg[18]/Q
                         net (fo=2, routed)           0.126    -0.228    seg7_control/digit_timer_reg[18]
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[16]_i_1_n_5
    SLICE_X88Y75         FDRE                                         r  seg7_control/digit_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.863    -0.289    seg7_control/CLK_10MHZ
    SLICE_X88Y75         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
                         clock pessimism             -0.229    -0.518    
                         clock uncertainty            0.226    -0.292    
    SLICE_X88Y75         FDRE (Hold_fdre_C_D)         0.134    -0.158    seg7_control/digit_timer_reg[18]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.040    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       94.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.374ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[5]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.226    97.399    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.970    clock_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         96.970    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.374    

Slack (MET) :             94.374ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[6]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.226    97.399    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.970    clock_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         96.970    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.374    

Slack (MET) :             94.374ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[7]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.226    97.399    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.970    clock_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         96.970    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.374    

Slack (MET) :             94.374ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.887ns (38.289%)  route 3.041ns (61.711%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 98.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.128     2.597    clock_divider/counter[31]
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.593    98.055    clock_divider/CLK_10MHZ
    SLICE_X85Y74         FDRE                                         r  clock_divider/counter_reg[8]/C
                         clock pessimism             -0.430    97.625    
                         clock uncertainty           -0.226    97.399    
    SLICE_X85Y74         FDRE (Setup_fdre_C_R)       -0.429    96.970    clock_divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         96.970    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 94.374    

Slack (MET) :             94.549ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[13]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.972    clock_divider/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         96.972    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.549    

Slack (MET) :             94.549ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[14]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.972    clock_divider/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         96.972    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.549    

Slack (MET) :             94.549ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[15]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.972    clock_divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         96.972    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.549    

Slack (MET) :             94.549ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.887ns (39.690%)  route 2.867ns (60.310%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 98.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.954     2.423    clock_divider/counter[31]
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.595    98.057    clock_divider/CLK_10MHZ
    SLICE_X85Y76         FDRE                                         r  clock_divider/counter_reg[16]/C
                         clock pessimism             -0.430    97.627    
                         clock uncertainty           -0.226    97.401    
    SLICE_X85Y76         FDRE (Setup_fdre_C_R)       -0.429    96.972    clock_divider/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         96.972    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 94.549    

Slack (MET) :             94.704ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.887ns (40.988%)  route 2.717ns (59.012%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 98.061 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.804     2.272    clock_divider/counter[31]
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.599    98.061    clock_divider/CLK_10MHZ
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[29]/C
                         clock pessimism             -0.430    97.631    
                         clock uncertainty           -0.226    97.405    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    96.976    clock_divider/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         96.976    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 94.704    

Slack (MET) :             94.704ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.887ns (40.988%)  route 2.717ns (59.012%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 98.061 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.715    -2.332    clock_divider/CLK_10MHZ
    SLICE_X86Y77         FDRE                                         r  clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.419    -1.913 r  clock_divider/counter_reg[0]/Q
                         net (fo=4, routed)           1.217    -0.695    clock_divider/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I0_O)        0.299    -0.396 r  clock_divider/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.396    clock_divider/i__carry_i_4_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.117 r  clock_divider/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     0.126    clock_divider/counter1_inferred__0/i__carry_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.243 r  clock_divider/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.243    clock_divider/counter1_inferred__0/i__carry__0_n_0
    SLICE_X84Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.472 r  clock_divider/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           0.687     1.158    clock_divider/counter1
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.310     1.468 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.804     2.272    clock_divider/counter[31]
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.599    98.061    clock_divider/CLK_10MHZ
    SLICE_X85Y80         FDRE                                         r  clock_divider/counter_reg[30]/C
                         clock pessimism             -0.430    97.631    
                         clock uncertainty           -0.226    97.405    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    96.976    clock_divider/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         96.976    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 94.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 module_display_view/random_display/r_LFSR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp1/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.506%)  route 0.167ns (50.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.587    -0.525    module_display_view/random_display/CLK_10MHZ
    SLICE_X74Y72         FDRE                                         r  module_display_view/random_display/r_LFSR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  module_display_view/random_display/r_LFSR_reg[7]/Q
                         net (fo=2, routed)           0.167    -0.194    registros/register_pp1/state_reg[31]_4[6]
    SLICE_X77Y72         FDRE                                         r  registros/register_pp1/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.857    -0.295    registros/register_pp1/CLK_10MHZ
    SLICE_X77Y72         FDRE                                         r  registros/register_pp1/state_reg[6]/C
                         clock pessimism             -0.217    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X77Y72         FDRE (Hold_fdre_C_D)         0.066    -0.220    registros/register_pp1/state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.588    -0.524    module_display_view/sweept/CLK_10MHZ
    SLICE_X78Y73         FDRE                                         r  module_display_view/sweept/Display3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  module_display_view/sweept/Display3_reg[1]/Q
                         net (fo=1, routed)           0.166    -0.194    registros/register_pp2/D[9]
    SLICE_X78Y74         FDRE                                         r  registros/register_pp2/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.856    -0.296    registros/register_pp2/CLK_10MHZ
    SLICE_X78Y74         FDRE                                         r  registros/register_pp2/state_reg[9]/C
                         clock pessimism             -0.216    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X78Y74         FDRE (Hold_fdre_C_D)         0.063    -0.223    registros/register_pp2/state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.590    -0.522    module_display_view/sweept/CLK_10MHZ
    SLICE_X78Y72         FDRE                                         r  module_display_view/sweept/Display5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  module_display_view/sweept/Display5_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.186    registros/register_pp2/D[16]
    SLICE_X79Y72         FDRE                                         r  registros/register_pp2/state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.859    -0.293    registros/register_pp2/CLK_10MHZ
    SLICE_X79Y72         FDRE                                         r  registros/register_pp2/state_reg[16]/C
                         clock pessimism             -0.216    -0.509    
                         clock uncertainty            0.226    -0.283    
    SLICE_X79Y72         FDRE (Hold_fdre_C_D)         0.066    -0.217    registros/register_pp2/state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.588    -0.524    module_display_view/sweept/CLK_10MHZ
    SLICE_X78Y73         FDRE                                         r  module_display_view/sweept/Display6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  module_display_view/sweept/Display6_reg[2]/Q
                         net (fo=1, routed)           0.176    -0.184    registros/register_pp2/D[21]
    SLICE_X79Y73         FDRE                                         r  registros/register_pp2/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.857    -0.295    registros/register_pp2/CLK_10MHZ
    SLICE_X79Y73         FDRE                                         r  registros/register_pp2/state_reg[22]/C
                         clock pessimism             -0.216    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X79Y73         FDRE (Hold_fdre_C_D)         0.070    -0.215    registros/register_pp2/state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.595    -0.517    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  seg7_control/digit_timer_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.228    seg7_control/digit_timer_reg[22]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[20]_i_1_n_5
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.864    -0.288    seg7_control/CLK_10MHZ
    SLICE_X88Y76         FDRE                                         r  seg7_control/digit_timer_reg[22]/C
                         clock pessimism             -0.229    -0.517    
                         clock uncertainty            0.226    -0.291    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134    -0.157    seg7_control/digit_timer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  seg7_control/digit_timer_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.226    seg7_control/digit_timer_reg[26]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.116 r  seg7_control/digit_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    seg7_control/digit_timer_reg[24]_i_1_n_5
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.866    -0.286    seg7_control/CLK_10MHZ
    SLICE_X88Y77         FDRE                                         r  seg7_control/digit_timer_reg[26]/C
                         clock pessimism             -0.229    -0.515    
                         clock uncertainty            0.226    -0.289    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.134    -0.155    seg7_control/digit_timer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.597    -0.515    seg7_control/CLK_10MHZ
    SLICE_X88Y72         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.226    seg7_control/digit_timer_reg[6]
    SLICE_X88Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.116 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X88Y72         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.866    -0.286    seg7_control/CLK_10MHZ
    SLICE_X88Y72         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.229    -0.515    
                         clock uncertainty            0.226    -0.289    
    SLICE_X88Y72         FDRE (Hold_fdre_C_D)         0.134    -0.155    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.595    -0.517    seg7_control/CLK_10MHZ
    SLICE_X88Y73         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=3, routed)           0.126    -0.227    seg7_control/digit_timer_reg[10]
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.117 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.117    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X88Y73         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.864    -0.288    seg7_control/CLK_10MHZ
    SLICE_X88Y73         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.229    -0.517    
                         clock uncertainty            0.226    -0.291    
    SLICE_X88Y73         FDRE (Hold_fdre_C_D)         0.134    -0.157    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.594    -0.518    seg7_control/CLK_10MHZ
    SLICE_X88Y74         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  seg7_control/digit_timer_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.228    seg7_control/digit_timer_reg[14]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[12]_i_1_n_5
    SLICE_X88Y74         FDRE                                         r  seg7_control/digit_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.863    -0.289    seg7_control/CLK_10MHZ
    SLICE_X88Y74         FDRE                                         r  seg7_control/digit_timer_reg[14]/C
                         clock pessimism             -0.229    -0.518    
                         clock uncertainty            0.226    -0.292    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.134    -0.158    seg7_control/digit_timer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.594    -0.518    seg7_control/CLK_10MHZ
    SLICE_X88Y75         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  seg7_control/digit_timer_reg[18]/Q
                         net (fo=2, routed)           0.126    -0.228    seg7_control/digit_timer_reg[18]
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.118 r  seg7_control/digit_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    seg7_control/digit_timer_reg[16]_i_1_n_5
    SLICE_X88Y75         FDRE                                         r  seg7_control/digit_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.863    -0.289    seg7_control/CLK_10MHZ
    SLICE_X88Y75         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
                         clock pessimism             -0.229    -0.518    
                         clock uncertainty            0.226    -0.292    
    SLICE_X88Y75         FDRE (Hold_fdre_C_D)         0.134    -0.158    seg7_control/digit_timer_reg[18]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.040    





