$date
	Mon Oct  2 22:46:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fs_sub_tb $end
$var wire 1 ! Diff $end
$var wire 1 " Borr $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Bin $end
$scope module INST0 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Bin $end
$var wire 1 " Borr $end
$var wire 1 & W3 $end
$var wire 1 ' W2 $end
$var wire 1 ( W1 $end
$var wire 1 ! Diff $end
$scope module SUB1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ' Borr $end
$var wire 1 ( Diff $end
$upscope $end
$scope module SUB2 $end
$var wire 1 ( A $end
$var wire 1 % B $end
$var wire 1 & Borr $end
$var wire 1 ! Diff $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1"
1!
1&
1%
#2
0&
1(
1'
0%
1$
#3
0!
1%
#4
0"
1!
0'
0%
0$
1#
#5
0!
1%
#6
0(
0%
1$
#7
1"
1!
1&
1%
#8
0"
0!
0&
0%
0$
0#
