
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000019e8  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004019e8  004019e8  000119e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000043c  20400000  004019f0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002c0  2040043c  00401e2c  0002043c  2**2
                  ALLOC
  4 .stack        00002004  204006fc  004020ec  0002043c  2**0
                  ALLOC
  5 .heap         00000200  20402700  004040f0  0002043c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002046a  2**0
                  CONTENTS, READONLY
  8 .debug_info   00014fc0  00000000  00000000  000204c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002ed0  00000000  00000000  00035483  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000047d3  00000000  00000000  00038353  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000830  00000000  00000000  0003cb26  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000008c8  00000000  00000000  0003d356  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000884d  00000000  00000000  0003dc1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c5db  00000000  00000000  0004646b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008f7f4  00000000  00000000  00052a46  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000013a4  00000000  00000000  000e223c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	00 27 40 20 fd 0e 40 00 f9 0e 40 00 f9 0e 40 00     .'@ ..@...@...@.
  400010:	f9 0e 40 00 f9 0e 40 00 f9 0e 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	f9 0e 40 00 f9 0e 40 00 00 00 00 00 f9 0e 40 00     ..@...@.......@.
  40003c:	f9 0e 40 00 f9 0e 40 00 f9 0e 40 00 f9 0e 40 00     ..@...@...@...@.
  40004c:	f9 0e 40 00 f9 0e 40 00 f9 0e 40 00 f9 0e 40 00     ..@...@...@...@.
  40005c:	f9 0e 40 00 f9 0e 40 00 00 00 00 00 5d 0a 40 00     ..@...@.....].@.
  40006c:	71 0a 40 00 85 0a 40 00 f9 0e 40 00 f9 0e 40 00     q.@...@...@...@.
  40007c:	f9 0e 40 00 99 0a 40 00 ad 0a 40 00 f9 0e 40 00     ..@...@...@...@.
  40008c:	f9 0e 40 00 f9 0e 40 00 f9 0e 40 00 f9 0e 40 00     ..@...@...@...@.
  40009c:	d5 11 40 00 85 11 40 00 ad 11 40 00 f9 0e 40 00     ..@...@...@...@.
  4000ac:	f9 0e 40 00 f9 0e 40 00 f9 0e 40 00 f9 0e 40 00     ..@...@...@...@.
  4000bc:	f9 0e 40 00 f9 0e 40 00 f9 0e 40 00 f9 0e 40 00     ..@...@...@...@.
  4000cc:	f9 0e 40 00 00 00 00 00 f9 0e 40 00 00 00 00 00     ..@.......@.....
  4000dc:	f9 0e 40 00 f9 0e 40 00 f9 0e 40 00 f9 0e 40 00     ..@...@...@...@.
  4000ec:	f9 0e 40 00 f9 0e 40 00 f9 0e 40 00 f9 0e 40 00     ..@...@...@...@.
  4000fc:	f9 0e 40 00 f9 0e 40 00 f9 0e 40 00 f9 0e 40 00     ..@...@...@...@.
  40010c:	f9 0e 40 00 f9 0e 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 f9 0e 40 00 f9 0e 40 00 f9 0e 40 00     ......@...@...@.
  40012c:	f9 0e 40 00 f9 0e 40 00 00 00 00 00 f9 0e 40 00     ..@...@.......@.
  40013c:	f9 0e 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040043c 	.word	0x2040043c
  40015c:	00000000 	.word	0x00000000
  400160:	004019f0 	.word	0x004019f0

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004019f0 	.word	0x004019f0
  4001a0:	20400440 	.word	0x20400440
  4001a4:	004019f0 	.word	0x004019f0
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001ac:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001ae:	4b07      	ldr	r3, [pc, #28]	; (4001cc <spi_enable_clock+0x20>)
  4001b0:	4298      	cmp	r0, r3
  4001b2:	d003      	beq.n	4001bc <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4001b4:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <spi_enable_clock+0x24>)
  4001b6:	4298      	cmp	r0, r3
  4001b8:	d004      	beq.n	4001c4 <spi_enable_clock+0x18>
  4001ba:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001bc:	2015      	movs	r0, #21
  4001be:	4b05      	ldr	r3, [pc, #20]	; (4001d4 <spi_enable_clock+0x28>)
  4001c0:	4798      	blx	r3
  4001c2:	bd08      	pop	{r3, pc}
  4001c4:	202a      	movs	r0, #42	; 0x2a
  4001c6:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <spi_enable_clock+0x28>)
  4001c8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4001ca:	e7f6      	b.n	4001ba <spi_enable_clock+0xe>
  4001cc:	40008000 	.word	0x40008000
  4001d0:	40058000 	.word	0x40058000
  4001d4:	00400be1 	.word	0x00400be1

004001d8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4001d8:	6843      	ldr	r3, [r0, #4]
  4001da:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4001de:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4001e0:	6843      	ldr	r3, [r0, #4]
  4001e2:	0409      	lsls	r1, r1, #16
  4001e4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4001e8:	4319      	orrs	r1, r3
  4001ea:	6041      	str	r1, [r0, #4]
  4001ec:	4770      	bx	lr

004001ee <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4001ee:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4001f0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4001f4:	6905      	ldr	r5, [r0, #16]
  4001f6:	f015 0f02 	tst.w	r5, #2
  4001fa:	d103      	bne.n	400204 <spi_write+0x16>
		if (!timeout--) {
  4001fc:	3c01      	subs	r4, #1
  4001fe:	d1f9      	bne.n	4001f4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400200:	2001      	movs	r0, #1
  400202:	e00c      	b.n	40021e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400204:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400206:	f014 0f02 	tst.w	r4, #2
  40020a:	d006      	beq.n	40021a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40020c:	0412      	lsls	r2, r2, #16
  40020e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400212:	4311      	orrs	r1, r2
		if (uc_last) {
  400214:	b10b      	cbz	r3, 40021a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400216:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40021a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40021c:	2000      	movs	r0, #0
}
  40021e:	bc30      	pop	{r4, r5}
  400220:	4770      	bx	lr

00400222 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400222:	b932      	cbnz	r2, 400232 <spi_set_clock_polarity+0x10>
  400224:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400228:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40022a:	f023 0301 	bic.w	r3, r3, #1
  40022e:	6303      	str	r3, [r0, #48]	; 0x30
  400230:	4770      	bx	lr
  400232:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400236:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400238:	f043 0301 	orr.w	r3, r3, #1
  40023c:	6303      	str	r3, [r0, #48]	; 0x30
  40023e:	4770      	bx	lr

00400240 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400240:	b932      	cbnz	r2, 400250 <spi_set_clock_phase+0x10>
  400242:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400246:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400248:	f023 0302 	bic.w	r3, r3, #2
  40024c:	6303      	str	r3, [r0, #48]	; 0x30
  40024e:	4770      	bx	lr
  400250:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400254:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400256:	f043 0302 	orr.w	r3, r3, #2
  40025a:	6303      	str	r3, [r0, #48]	; 0x30
  40025c:	4770      	bx	lr

0040025e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40025e:	2a04      	cmp	r2, #4
  400260:	d003      	beq.n	40026a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400262:	b16a      	cbz	r2, 400280 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400264:	2a08      	cmp	r2, #8
  400266:	d016      	beq.n	400296 <spi_configure_cs_behavior+0x38>
  400268:	4770      	bx	lr
  40026a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40026e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400270:	f023 0308 	bic.w	r3, r3, #8
  400274:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400276:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400278:	f043 0304 	orr.w	r3, r3, #4
  40027c:	6303      	str	r3, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr
  400280:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400284:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400286:	f023 0308 	bic.w	r3, r3, #8
  40028a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40028c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40028e:	f023 0304 	bic.w	r3, r3, #4
  400292:	6303      	str	r3, [r0, #48]	; 0x30
  400294:	4770      	bx	lr
  400296:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40029a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029c:	f043 0308 	orr.w	r3, r3, #8
  4002a0:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4002a2:	e7e1      	b.n	400268 <spi_configure_cs_behavior+0xa>

004002a4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4002a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4002ae:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4002b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002b2:	431a      	orrs	r2, r3
  4002b4:	630a      	str	r2, [r1, #48]	; 0x30
  4002b6:	4770      	bx	lr

004002b8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4002b8:	1e43      	subs	r3, r0, #1
  4002ba:	4419      	add	r1, r3
  4002bc:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4002c0:	1e43      	subs	r3, r0, #1
  4002c2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4002c4:	bf94      	ite	ls
  4002c6:	b200      	sxthls	r0, r0
		return -1;
  4002c8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4002cc:	4770      	bx	lr

004002ce <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4002ce:	b17a      	cbz	r2, 4002f0 <spi_set_baudrate_div+0x22>
{
  4002d0:	b410      	push	{r4}
  4002d2:	4614      	mov	r4, r2
  4002d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4002d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4002de:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4002e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4002e2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4002e6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4002e8:	2000      	movs	r0, #0
}
  4002ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002ee:	4770      	bx	lr
        return -1;
  4002f0:	f04f 30ff 	mov.w	r0, #4294967295
  4002f4:	4770      	bx	lr

004002f6 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4002f6:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4002f8:	0189      	lsls	r1, r1, #6
  4002fa:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4002fc:	2402      	movs	r4, #2
  4002fe:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400300:	f04f 31ff 	mov.w	r1, #4294967295
  400304:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400306:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400308:	605a      	str	r2, [r3, #4]
}
  40030a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40030e:	4770      	bx	lr

00400310 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400310:	0189      	lsls	r1, r1, #6
  400312:	2305      	movs	r3, #5
  400314:	5043      	str	r3, [r0, r1]
  400316:	4770      	bx	lr

00400318 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400318:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40031c:	61ca      	str	r2, [r1, #28]
  40031e:	4770      	bx	lr

00400320 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400320:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400324:	624a      	str	r2, [r1, #36]	; 0x24
  400326:	4770      	bx	lr

00400328 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400328:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  40032c:	6a08      	ldr	r0, [r1, #32]
}
  40032e:	4770      	bx	lr

00400330 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400330:	b4f0      	push	{r4, r5, r6, r7}
  400332:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400334:	2402      	movs	r4, #2
  400336:	9401      	str	r4, [sp, #4]
  400338:	2408      	movs	r4, #8
  40033a:	9402      	str	r4, [sp, #8]
  40033c:	2420      	movs	r4, #32
  40033e:	9403      	str	r4, [sp, #12]
  400340:	2480      	movs	r4, #128	; 0x80
  400342:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400344:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400346:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400348:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40034a:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  40034e:	d814      	bhi.n	40037a <tc_find_mck_divisor+0x4a>
  400350:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400352:	42a0      	cmp	r0, r4
  400354:	d217      	bcs.n	400386 <tc_find_mck_divisor+0x56>
  400356:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400358:	af01      	add	r7, sp, #4
  40035a:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  40035e:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400362:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400364:	4284      	cmp	r4, r0
  400366:	d30a      	bcc.n	40037e <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400368:	4286      	cmp	r6, r0
  40036a:	d90d      	bls.n	400388 <tc_find_mck_divisor+0x58>
			ul_index++) {
  40036c:	3501      	adds	r5, #1
	for (ul_index = 0;
  40036e:	2d05      	cmp	r5, #5
  400370:	d1f3      	bne.n	40035a <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400372:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400374:	b006      	add	sp, #24
  400376:	bcf0      	pop	{r4, r5, r6, r7}
  400378:	4770      	bx	lr
			return 0;
  40037a:	2000      	movs	r0, #0
  40037c:	e7fa      	b.n	400374 <tc_find_mck_divisor+0x44>
  40037e:	2000      	movs	r0, #0
  400380:	e7f8      	b.n	400374 <tc_find_mck_divisor+0x44>
	return 1;
  400382:	2001      	movs	r0, #1
  400384:	e7f6      	b.n	400374 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400386:	2500      	movs	r5, #0
	if (p_uldiv) {
  400388:	b12a      	cbz	r2, 400396 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  40038a:	a906      	add	r1, sp, #24
  40038c:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400390:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400394:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400396:	2b00      	cmp	r3, #0
  400398:	d0f3      	beq.n	400382 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40039a:	601d      	str	r5, [r3, #0]
	return 1;
  40039c:	2001      	movs	r0, #1
  40039e:	e7e9      	b.n	400374 <tc_find_mck_divisor+0x44>

004003a0 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4003a0:	4b01      	ldr	r3, [pc, #4]	; (4003a8 <gfx_mono_set_framebuffer+0x8>)
  4003a2:	6018      	str	r0, [r3, #0]
  4003a4:	4770      	bx	lr
  4003a6:	bf00      	nop
  4003a8:	20400458 	.word	0x20400458

004003ac <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4003ac:	4b02      	ldr	r3, [pc, #8]	; (4003b8 <gfx_mono_framebuffer_put_byte+0xc>)
  4003ae:	681b      	ldr	r3, [r3, #0]
  4003b0:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  4003b4:	5442      	strb	r2, [r0, r1]
  4003b6:	4770      	bx	lr
  4003b8:	20400458 	.word	0x20400458

004003bc <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4003bc:	4b02      	ldr	r3, [pc, #8]	; (4003c8 <gfx_mono_framebuffer_get_byte+0xc>)
  4003be:	681b      	ldr	r3, [r3, #0]
  4003c0:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  4003c4:	5c40      	ldrb	r0, [r0, r1]
  4003c6:	4770      	bx	lr
  4003c8:	20400458 	.word	0x20400458

004003cc <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  4003cc:	b570      	push	{r4, r5, r6, lr}
  4003ce:	4604      	mov	r4, r0
  4003d0:	460d      	mov	r5, r1
  4003d2:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  4003d4:	b91b      	cbnz	r3, 4003de <gfx_mono_ssd1306_put_byte+0x12>
  4003d6:	4b0d      	ldr	r3, [pc, #52]	; (40040c <gfx_mono_ssd1306_put_byte+0x40>)
  4003d8:	4798      	blx	r3
  4003da:	42b0      	cmp	r0, r6
  4003dc:	d015      	beq.n	40040a <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  4003de:	4632      	mov	r2, r6
  4003e0:	4629      	mov	r1, r5
  4003e2:	4620      	mov	r0, r4
  4003e4:	4b0a      	ldr	r3, [pc, #40]	; (400410 <gfx_mono_ssd1306_put_byte+0x44>)
  4003e6:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4003e8:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4003ec:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4003f0:	4c08      	ldr	r4, [pc, #32]	; (400414 <gfx_mono_ssd1306_put_byte+0x48>)
  4003f2:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4003f4:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4003f8:	f040 0010 	orr.w	r0, r0, #16
  4003fc:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4003fe:	f005 000f 	and.w	r0, r5, #15
  400402:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  400404:	4630      	mov	r0, r6
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <gfx_mono_ssd1306_put_byte+0x4c>)
  400408:	4798      	blx	r3
  40040a:	bd70      	pop	{r4, r5, r6, pc}
  40040c:	004003bd 	.word	0x004003bd
  400410:	004003ad 	.word	0x004003ad
  400414:	0040046d 	.word	0x0040046d
  400418:	0040068d 	.word	0x0040068d

0040041c <gfx_mono_ssd1306_init>:
{
  40041c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400420:	480d      	ldr	r0, [pc, #52]	; (400458 <gfx_mono_ssd1306_init+0x3c>)
  400422:	4b0e      	ldr	r3, [pc, #56]	; (40045c <gfx_mono_ssd1306_init+0x40>)
  400424:	4798      	blx	r3
	ssd1306_init();
  400426:	4b0e      	ldr	r3, [pc, #56]	; (400460 <gfx_mono_ssd1306_init+0x44>)
  400428:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  40042a:	2040      	movs	r0, #64	; 0x40
  40042c:	4b0d      	ldr	r3, [pc, #52]	; (400464 <gfx_mono_ssd1306_init+0x48>)
  40042e:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400430:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400432:	f04f 0801 	mov.w	r8, #1
  400436:	462f      	mov	r7, r5
  400438:	4e0b      	ldr	r6, [pc, #44]	; (400468 <gfx_mono_ssd1306_init+0x4c>)
{
  40043a:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40043c:	4643      	mov	r3, r8
  40043e:	463a      	mov	r2, r7
  400440:	b2e1      	uxtb	r1, r4
  400442:	4628      	mov	r0, r5
  400444:	47b0      	blx	r6
  400446:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400448:	2c80      	cmp	r4, #128	; 0x80
  40044a:	d1f7      	bne.n	40043c <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40044c:	3501      	adds	r5, #1
  40044e:	b2ed      	uxtb	r5, r5
  400450:	2d04      	cmp	r5, #4
  400452:	d1f2      	bne.n	40043a <gfx_mono_ssd1306_init+0x1e>
  400454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400458:	2040045c 	.word	0x2040045c
  40045c:	004003a1 	.word	0x004003a1
  400460:	004004ad 	.word	0x004004ad
  400464:	0040046d 	.word	0x0040046d
  400468:	004003cd 	.word	0x004003cd

0040046c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  40046c:	b538      	push	{r3, r4, r5, lr}
  40046e:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400470:	2208      	movs	r2, #8
  400472:	4b09      	ldr	r3, [pc, #36]	; (400498 <ssd1306_write_command+0x2c>)
  400474:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400476:	4c09      	ldr	r4, [pc, #36]	; (40049c <ssd1306_write_command+0x30>)
  400478:	2101      	movs	r1, #1
  40047a:	4620      	mov	r0, r4
  40047c:	4b08      	ldr	r3, [pc, #32]	; (4004a0 <ssd1306_write_command+0x34>)
  40047e:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400480:	2301      	movs	r3, #1
  400482:	461a      	mov	r2, r3
  400484:	4629      	mov	r1, r5
  400486:	4620      	mov	r0, r4
  400488:	4c06      	ldr	r4, [pc, #24]	; (4004a4 <ssd1306_write_command+0x38>)
  40048a:	47a0      	blx	r4
	delay_us(10);
  40048c:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400490:	4b05      	ldr	r3, [pc, #20]	; (4004a8 <ssd1306_write_command+0x3c>)
  400492:	4798      	blx	r3
  400494:	bd38      	pop	{r3, r4, r5, pc}
  400496:	bf00      	nop
  400498:	400e1000 	.word	0x400e1000
  40049c:	40008000 	.word	0x40008000
  4004a0:	004001d9 	.word	0x004001d9
  4004a4:	004001ef 	.word	0x004001ef
  4004a8:	20400001 	.word	0x20400001

004004ac <ssd1306_init>:
{
  4004ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4004b0:	4d66      	ldr	r5, [pc, #408]	; (40064c <ssd1306_init+0x1a0>)
  4004b2:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  4004b6:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4004b8:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4004bc:	4b64      	ldr	r3, [pc, #400]	; (400650 <ssd1306_init+0x1a4>)
  4004be:	2708      	movs	r7, #8
  4004c0:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4004c2:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4004c6:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4004c8:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4004cc:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4004ce:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4004d0:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4004d4:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  4004d6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4004da:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4004dc:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  4004de:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4004e2:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  4004e4:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4004e6:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4004ea:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4004ec:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4004ee:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4004f2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4004f4:	f022 0208 	bic.w	r2, r2, #8
  4004f8:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4004fa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4004fc:	f022 0208 	bic.w	r2, r2, #8
  400500:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400502:	601f      	str	r7, [r3, #0]
  400504:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400506:	631f      	str	r7, [r3, #48]	; 0x30
  400508:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40050a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400688 <ssd1306_init+0x1dc>
  40050e:	2300      	movs	r3, #0
  400510:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400514:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400518:	4640      	mov	r0, r8
  40051a:	4c4e      	ldr	r4, [pc, #312]	; (400654 <ssd1306_init+0x1a8>)
  40051c:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40051e:	2300      	movs	r3, #0
  400520:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400524:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400528:	4640      	mov	r0, r8
  40052a:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40052c:	2300      	movs	r3, #0
  40052e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400532:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400536:	4640      	mov	r0, r8
  400538:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40053a:	2300      	movs	r3, #0
  40053c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400540:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400544:	4640      	mov	r0, r8
  400546:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400548:	2300      	movs	r3, #0
  40054a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40054e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400552:	4640      	mov	r0, r8
  400554:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400556:	2300      	movs	r3, #0
  400558:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40055c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400560:	4640      	mov	r0, r8
  400562:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400564:	4c3c      	ldr	r4, [pc, #240]	; (400658 <ssd1306_init+0x1ac>)
  400566:	f04f 0902 	mov.w	r9, #2
  40056a:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40056e:	f04f 0880 	mov.w	r8, #128	; 0x80
  400572:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400576:	6863      	ldr	r3, [r4, #4]
  400578:	f043 0301 	orr.w	r3, r3, #1
  40057c:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  40057e:	463a      	mov	r2, r7
  400580:	2101      	movs	r1, #1
  400582:	4620      	mov	r0, r4
  400584:	4b35      	ldr	r3, [pc, #212]	; (40065c <ssd1306_init+0x1b0>)
  400586:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400588:	2200      	movs	r2, #0
  40058a:	2101      	movs	r1, #1
  40058c:	4620      	mov	r0, r4
  40058e:	4b34      	ldr	r3, [pc, #208]	; (400660 <ssd1306_init+0x1b4>)
  400590:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400592:	2200      	movs	r2, #0
  400594:	2101      	movs	r1, #1
  400596:	4620      	mov	r0, r4
  400598:	4b32      	ldr	r3, [pc, #200]	; (400664 <ssd1306_init+0x1b8>)
  40059a:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  40059c:	6863      	ldr	r3, [r4, #4]
  40059e:	f023 0302 	bic.w	r3, r3, #2
  4005a2:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4005a4:	2200      	movs	r2, #0
  4005a6:	2101      	movs	r1, #1
  4005a8:	4620      	mov	r0, r4
  4005aa:	4b2f      	ldr	r3, [pc, #188]	; (400668 <ssd1306_init+0x1bc>)
  4005ac:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4005ae:	6863      	ldr	r3, [r4, #4]
  4005b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4005b4:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4005b6:	6863      	ldr	r3, [r4, #4]
  4005b8:	f043 0310 	orr.w	r3, r3, #16
  4005bc:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  4005be:	492b      	ldr	r1, [pc, #172]	; (40066c <ssd1306_init+0x1c0>)
  4005c0:	482b      	ldr	r0, [pc, #172]	; (400670 <ssd1306_init+0x1c4>)
  4005c2:	4b2c      	ldr	r3, [pc, #176]	; (400674 <ssd1306_init+0x1c8>)
  4005c4:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4005c6:	b2c2      	uxtb	r2, r0
  4005c8:	2101      	movs	r1, #1
  4005ca:	4620      	mov	r0, r4
  4005cc:	4b2a      	ldr	r3, [pc, #168]	; (400678 <ssd1306_init+0x1cc>)
  4005ce:	4798      	blx	r3
		spi_enable_clock(SPI0);
  4005d0:	4620      	mov	r0, r4
  4005d2:	4b2a      	ldr	r3, [pc, #168]	; (40067c <ssd1306_init+0x1d0>)
  4005d4:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4005d6:	2301      	movs	r3, #1
  4005d8:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4005da:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  4005dc:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4005e0:	4c27      	ldr	r4, [pc, #156]	; (400680 <ssd1306_init+0x1d4>)
  4005e2:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4005e4:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  4005e6:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4005ea:	47a0      	blx	r4
  4005ec:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4005ee:	20a8      	movs	r0, #168	; 0xa8
  4005f0:	4c24      	ldr	r4, [pc, #144]	; (400684 <ssd1306_init+0x1d8>)
  4005f2:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  4005f4:	201f      	movs	r0, #31
  4005f6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4005f8:	20d3      	movs	r0, #211	; 0xd3
  4005fa:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  4005fc:	2000      	movs	r0, #0
  4005fe:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400600:	2040      	movs	r0, #64	; 0x40
  400602:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400604:	20a1      	movs	r0, #161	; 0xa1
  400606:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400608:	20c8      	movs	r0, #200	; 0xc8
  40060a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  40060c:	20da      	movs	r0, #218	; 0xda
  40060e:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400610:	4648      	mov	r0, r9
  400612:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400614:	2081      	movs	r0, #129	; 0x81
  400616:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400618:	208f      	movs	r0, #143	; 0x8f
  40061a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  40061c:	20a4      	movs	r0, #164	; 0xa4
  40061e:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400620:	20a6      	movs	r0, #166	; 0xa6
  400622:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400624:	20d5      	movs	r0, #213	; 0xd5
  400626:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400628:	4640      	mov	r0, r8
  40062a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  40062c:	208d      	movs	r0, #141	; 0x8d
  40062e:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400630:	2014      	movs	r0, #20
  400632:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400634:	20db      	movs	r0, #219	; 0xdb
  400636:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400638:	2040      	movs	r0, #64	; 0x40
  40063a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40063c:	20d9      	movs	r0, #217	; 0xd9
  40063e:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400640:	20f1      	movs	r0, #241	; 0xf1
  400642:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400644:	20af      	movs	r0, #175	; 0xaf
  400646:	47a0      	blx	r4
  400648:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40064c:	400e1200 	.word	0x400e1200
  400650:	400e1000 	.word	0x400e1000
  400654:	00400975 	.word	0x00400975
  400658:	40008000 	.word	0x40008000
  40065c:	0040025f 	.word	0x0040025f
  400660:	00400223 	.word	0x00400223
  400664:	00400241 	.word	0x00400241
  400668:	004002a5 	.word	0x004002a5
  40066c:	08f0d180 	.word	0x08f0d180
  400670:	000f4240 	.word	0x000f4240
  400674:	004002b9 	.word	0x004002b9
  400678:	004002cf 	.word	0x004002cf
  40067c:	004001ad 	.word	0x004001ad
  400680:	20400001 	.word	0x20400001
  400684:	0040046d 	.word	0x0040046d
  400688:	400e1400 	.word	0x400e1400

0040068c <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  40068c:	b538      	push	{r3, r4, r5, lr}
  40068e:	4605      	mov	r5, r0
  400690:	2208      	movs	r2, #8
  400692:	4b09      	ldr	r3, [pc, #36]	; (4006b8 <ssd1306_write_data+0x2c>)
  400694:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400696:	4c09      	ldr	r4, [pc, #36]	; (4006bc <ssd1306_write_data+0x30>)
  400698:	2101      	movs	r1, #1
  40069a:	4620      	mov	r0, r4
  40069c:	4b08      	ldr	r3, [pc, #32]	; (4006c0 <ssd1306_write_data+0x34>)
  40069e:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  4006a0:	2301      	movs	r3, #1
  4006a2:	461a      	mov	r2, r3
  4006a4:	4629      	mov	r1, r5
  4006a6:	4620      	mov	r0, r4
  4006a8:	4c06      	ldr	r4, [pc, #24]	; (4006c4 <ssd1306_write_data+0x38>)
  4006aa:	47a0      	blx	r4
	delay_us(10);
  4006ac:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4006b0:	4b05      	ldr	r3, [pc, #20]	; (4006c8 <ssd1306_write_data+0x3c>)
  4006b2:	4798      	blx	r3
  4006b4:	bd38      	pop	{r3, r4, r5, pc}
  4006b6:	bf00      	nop
  4006b8:	400e1000 	.word	0x400e1000
  4006bc:	40008000 	.word	0x40008000
  4006c0:	004001d9 	.word	0x004001d9
  4006c4:	004001ef 	.word	0x004001ef
  4006c8:	20400001 	.word	0x20400001

004006cc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4006cc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4006ce:	4810      	ldr	r0, [pc, #64]	; (400710 <sysclk_init+0x44>)
  4006d0:	4b10      	ldr	r3, [pc, #64]	; (400714 <sysclk_init+0x48>)
  4006d2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4006d4:	213e      	movs	r1, #62	; 0x3e
  4006d6:	2000      	movs	r0, #0
  4006d8:	4b0f      	ldr	r3, [pc, #60]	; (400718 <sysclk_init+0x4c>)
  4006da:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4006dc:	4c0f      	ldr	r4, [pc, #60]	; (40071c <sysclk_init+0x50>)
  4006de:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4006e0:	2800      	cmp	r0, #0
  4006e2:	d0fc      	beq.n	4006de <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4006e4:	4b0e      	ldr	r3, [pc, #56]	; (400720 <sysclk_init+0x54>)
  4006e6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4006e8:	4a0e      	ldr	r2, [pc, #56]	; (400724 <sysclk_init+0x58>)
  4006ea:	4b0f      	ldr	r3, [pc, #60]	; (400728 <sysclk_init+0x5c>)
  4006ec:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4006ee:	4c0f      	ldr	r4, [pc, #60]	; (40072c <sysclk_init+0x60>)
  4006f0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4006f2:	2800      	cmp	r0, #0
  4006f4:	d0fc      	beq.n	4006f0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4006f6:	2002      	movs	r0, #2
  4006f8:	4b0d      	ldr	r3, [pc, #52]	; (400730 <sysclk_init+0x64>)
  4006fa:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4006fc:	2000      	movs	r0, #0
  4006fe:	4b0d      	ldr	r3, [pc, #52]	; (400734 <sysclk_init+0x68>)
  400700:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400702:	4b0d      	ldr	r3, [pc, #52]	; (400738 <sysclk_init+0x6c>)
  400704:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400706:	4802      	ldr	r0, [pc, #8]	; (400710 <sysclk_init+0x44>)
  400708:	4b02      	ldr	r3, [pc, #8]	; (400714 <sysclk_init+0x48>)
  40070a:	4798      	blx	r3
  40070c:	bd10      	pop	{r4, pc}
  40070e:	bf00      	nop
  400710:	11e1a300 	.word	0x11e1a300
  400714:	004010d1 	.word	0x004010d1
  400718:	00400b5d 	.word	0x00400b5d
  40071c:	00400bb1 	.word	0x00400bb1
  400720:	00400bc1 	.word	0x00400bc1
  400724:	20183f01 	.word	0x20183f01
  400728:	400e0600 	.word	0x400e0600
  40072c:	00400bd1 	.word	0x00400bd1
  400730:	00400ac1 	.word	0x00400ac1
  400734:	00400af9 	.word	0x00400af9
  400738:	00400fc5 	.word	0x00400fc5

0040073c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  40073c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40073e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400742:	4b48      	ldr	r3, [pc, #288]	; (400864 <board_init+0x128>)
  400744:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400746:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40074a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40074e:	4b46      	ldr	r3, [pc, #280]	; (400868 <board_init+0x12c>)
  400750:	2200      	movs	r2, #0
  400752:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400756:	695a      	ldr	r2, [r3, #20]
  400758:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  40075c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  40075e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400762:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400766:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40076a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  40076e:	f007 0007 	and.w	r0, r7, #7
  400772:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400774:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400778:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  40077c:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400780:	f3bf 8f4f 	dsb	sy
  400784:	f04f 34ff 	mov.w	r4, #4294967295
  400788:	fa04 fc00 	lsl.w	ip, r4, r0
  40078c:	fa06 f000 	lsl.w	r0, r6, r0
  400790:	fa04 f40e 	lsl.w	r4, r4, lr
  400794:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400798:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40079a:	463a      	mov	r2, r7
  40079c:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  40079e:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4007a2:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4007a6:	3a01      	subs	r2, #1
  4007a8:	4423      	add	r3, r4
  4007aa:	f1b2 3fff 	cmp.w	r2, #4294967295
  4007ae:	d1f6      	bne.n	40079e <board_init+0x62>
        } while(sets--);
  4007b0:	3e01      	subs	r6, #1
  4007b2:	4460      	add	r0, ip
  4007b4:	f1b6 3fff 	cmp.w	r6, #4294967295
  4007b8:	d1ef      	bne.n	40079a <board_init+0x5e>
  4007ba:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4007be:	4b2a      	ldr	r3, [pc, #168]	; (400868 <board_init+0x12c>)
  4007c0:	695a      	ldr	r2, [r3, #20]
  4007c2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4007c6:	615a      	str	r2, [r3, #20]
  4007c8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4007cc:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4007d0:	4a26      	ldr	r2, [pc, #152]	; (40086c <board_init+0x130>)
  4007d2:	4927      	ldr	r1, [pc, #156]	; (400870 <board_init+0x134>)
  4007d4:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4007d6:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  4007da:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  4007dc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4007e0:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4007e4:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4007e8:	f022 0201 	bic.w	r2, r2, #1
  4007ec:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4007f0:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4007f4:	f022 0201 	bic.w	r2, r2, #1
  4007f8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4007fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400800:	f3bf 8f6f 	isb	sy
  400804:	200a      	movs	r0, #10
  400806:	4c1b      	ldr	r4, [pc, #108]	; (400874 <board_init+0x138>)
  400808:	47a0      	blx	r4
  40080a:	200b      	movs	r0, #11
  40080c:	47a0      	blx	r4
  40080e:	200c      	movs	r0, #12
  400810:	47a0      	blx	r4
  400812:	2010      	movs	r0, #16
  400814:	47a0      	blx	r4
  400816:	2011      	movs	r0, #17
  400818:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40081a:	4b17      	ldr	r3, [pc, #92]	; (400878 <board_init+0x13c>)
  40081c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400820:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400822:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400826:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400828:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  40082c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400830:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400832:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400836:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400838:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40083c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  40083e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400840:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400844:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400846:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40084a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40084c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40084e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400852:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400854:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400858:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  40085c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400862:	bf00      	nop
  400864:	400e1850 	.word	0x400e1850
  400868:	e000ed00 	.word	0xe000ed00
  40086c:	400e0c00 	.word	0x400e0c00
  400870:	5a00080c 	.word	0x5a00080c
  400874:	00400be1 	.word	0x00400be1
  400878:	400e1200 	.word	0x400e1200

0040087c <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40087c:	6301      	str	r1, [r0, #48]	; 0x30
  40087e:	4770      	bx	lr

00400880 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400880:	6341      	str	r1, [r0, #52]	; 0x34
  400882:	4770      	bx	lr

00400884 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400884:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400886:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40088a:	d03a      	beq.n	400902 <pio_set_peripheral+0x7e>
  40088c:	d813      	bhi.n	4008b6 <pio_set_peripheral+0x32>
  40088e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400892:	d025      	beq.n	4008e0 <pio_set_peripheral+0x5c>
  400894:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400898:	d10a      	bne.n	4008b0 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40089a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40089c:	4313      	orrs	r3, r2
  40089e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4008a0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4008a2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4008a4:	400b      	ands	r3, r1
  4008a6:	ea23 0302 	bic.w	r3, r3, r2
  4008aa:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4008ac:	6042      	str	r2, [r0, #4]
  4008ae:	4770      	bx	lr
	switch (ul_type) {
  4008b0:	2900      	cmp	r1, #0
  4008b2:	d1fb      	bne.n	4008ac <pio_set_peripheral+0x28>
  4008b4:	4770      	bx	lr
  4008b6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4008ba:	d021      	beq.n	400900 <pio_set_peripheral+0x7c>
  4008bc:	d809      	bhi.n	4008d2 <pio_set_peripheral+0x4e>
  4008be:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4008c2:	d1f3      	bne.n	4008ac <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4008c4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4008c6:	4313      	orrs	r3, r2
  4008c8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4008ca:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4008cc:	4313      	orrs	r3, r2
  4008ce:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4008d0:	e7ec      	b.n	4008ac <pio_set_peripheral+0x28>
	switch (ul_type) {
  4008d2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4008d6:	d013      	beq.n	400900 <pio_set_peripheral+0x7c>
  4008d8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4008dc:	d010      	beq.n	400900 <pio_set_peripheral+0x7c>
  4008de:	e7e5      	b.n	4008ac <pio_set_peripheral+0x28>
{
  4008e0:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4008e2:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4008e4:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4008e6:	43d3      	mvns	r3, r2
  4008e8:	4021      	ands	r1, r4
  4008ea:	461c      	mov	r4, r3
  4008ec:	4019      	ands	r1, r3
  4008ee:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4008f0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4008f2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4008f4:	400b      	ands	r3, r1
  4008f6:	4023      	ands	r3, r4
  4008f8:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4008fa:	6042      	str	r2, [r0, #4]
}
  4008fc:	f85d 4b04 	ldr.w	r4, [sp], #4
  400900:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400902:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400904:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400906:	400b      	ands	r3, r1
  400908:	ea23 0302 	bic.w	r3, r3, r2
  40090c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40090e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400910:	4313      	orrs	r3, r2
  400912:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400914:	e7ca      	b.n	4008ac <pio_set_peripheral+0x28>

00400916 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400916:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400918:	f012 0f01 	tst.w	r2, #1
  40091c:	d10d      	bne.n	40093a <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  40091e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400920:	f012 0f0a 	tst.w	r2, #10
  400924:	d00b      	beq.n	40093e <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400926:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400928:	f012 0f02 	tst.w	r2, #2
  40092c:	d109      	bne.n	400942 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  40092e:	f012 0f08 	tst.w	r2, #8
  400932:	d008      	beq.n	400946 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400934:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400938:	e005      	b.n	400946 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  40093a:	6641      	str	r1, [r0, #100]	; 0x64
  40093c:	e7f0      	b.n	400920 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  40093e:	6241      	str	r1, [r0, #36]	; 0x24
  400940:	e7f2      	b.n	400928 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400942:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400946:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400948:	6001      	str	r1, [r0, #0]
  40094a:	4770      	bx	lr

0040094c <pio_set_output>:
{
  40094c:	b410      	push	{r4}
  40094e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400950:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400952:	b94c      	cbnz	r4, 400968 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400954:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400956:	b14b      	cbz	r3, 40096c <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400958:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40095a:	b94a      	cbnz	r2, 400970 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  40095c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  40095e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400960:	6001      	str	r1, [r0, #0]
}
  400962:	f85d 4b04 	ldr.w	r4, [sp], #4
  400966:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400968:	6641      	str	r1, [r0, #100]	; 0x64
  40096a:	e7f4      	b.n	400956 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40096c:	6541      	str	r1, [r0, #84]	; 0x54
  40096e:	e7f4      	b.n	40095a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400970:	6301      	str	r1, [r0, #48]	; 0x30
  400972:	e7f4      	b.n	40095e <pio_set_output+0x12>

00400974 <pio_configure>:
{
  400974:	b570      	push	{r4, r5, r6, lr}
  400976:	b082      	sub	sp, #8
  400978:	4605      	mov	r5, r0
  40097a:	4616      	mov	r6, r2
  40097c:	461c      	mov	r4, r3
	switch (ul_type) {
  40097e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400982:	d014      	beq.n	4009ae <pio_configure+0x3a>
  400984:	d90a      	bls.n	40099c <pio_configure+0x28>
  400986:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40098a:	d024      	beq.n	4009d6 <pio_configure+0x62>
  40098c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400990:	d021      	beq.n	4009d6 <pio_configure+0x62>
  400992:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400996:	d017      	beq.n	4009c8 <pio_configure+0x54>
		return 0;
  400998:	2000      	movs	r0, #0
  40099a:	e01a      	b.n	4009d2 <pio_configure+0x5e>
	switch (ul_type) {
  40099c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4009a0:	d005      	beq.n	4009ae <pio_configure+0x3a>
  4009a2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4009a6:	d002      	beq.n	4009ae <pio_configure+0x3a>
  4009a8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4009ac:	d1f4      	bne.n	400998 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4009ae:	4632      	mov	r2, r6
  4009b0:	4628      	mov	r0, r5
  4009b2:	4b11      	ldr	r3, [pc, #68]	; (4009f8 <pio_configure+0x84>)
  4009b4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4009b6:	f014 0f01 	tst.w	r4, #1
  4009ba:	d102      	bne.n	4009c2 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  4009bc:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  4009be:	2001      	movs	r0, #1
  4009c0:	e007      	b.n	4009d2 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  4009c2:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  4009c4:	2001      	movs	r0, #1
  4009c6:	e004      	b.n	4009d2 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4009c8:	461a      	mov	r2, r3
  4009ca:	4631      	mov	r1, r6
  4009cc:	4b0b      	ldr	r3, [pc, #44]	; (4009fc <pio_configure+0x88>)
  4009ce:	4798      	blx	r3
	return 1;
  4009d0:	2001      	movs	r0, #1
}
  4009d2:	b002      	add	sp, #8
  4009d4:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4009d6:	f004 0301 	and.w	r3, r4, #1
  4009da:	9300      	str	r3, [sp, #0]
  4009dc:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4009e0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4009e4:	bf14      	ite	ne
  4009e6:	2200      	movne	r2, #0
  4009e8:	2201      	moveq	r2, #1
  4009ea:	4631      	mov	r1, r6
  4009ec:	4628      	mov	r0, r5
  4009ee:	4c04      	ldr	r4, [pc, #16]	; (400a00 <pio_configure+0x8c>)
  4009f0:	47a0      	blx	r4
	return 1;
  4009f2:	2001      	movs	r0, #1
		break;
  4009f4:	e7ed      	b.n	4009d2 <pio_configure+0x5e>
  4009f6:	bf00      	nop
  4009f8:	00400885 	.word	0x00400885
  4009fc:	00400917 	.word	0x00400917
  400a00:	0040094d 	.word	0x0040094d

00400a04 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400a04:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400a06:	4770      	bx	lr

00400a08 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400a08:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400a0a:	4770      	bx	lr

00400a0c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400a0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a10:	4604      	mov	r4, r0
  400a12:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400a14:	4b0e      	ldr	r3, [pc, #56]	; (400a50 <pio_handler_process+0x44>)
  400a16:	4798      	blx	r3
  400a18:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400a1a:	4620      	mov	r0, r4
  400a1c:	4b0d      	ldr	r3, [pc, #52]	; (400a54 <pio_handler_process+0x48>)
  400a1e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400a20:	4005      	ands	r5, r0
  400a22:	d013      	beq.n	400a4c <pio_handler_process+0x40>
  400a24:	4c0c      	ldr	r4, [pc, #48]	; (400a58 <pio_handler_process+0x4c>)
  400a26:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400a2a:	e003      	b.n	400a34 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400a2c:	42b4      	cmp	r4, r6
  400a2e:	d00d      	beq.n	400a4c <pio_handler_process+0x40>
  400a30:	3410      	adds	r4, #16
		while (status != 0) {
  400a32:	b15d      	cbz	r5, 400a4c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400a34:	6820      	ldr	r0, [r4, #0]
  400a36:	4540      	cmp	r0, r8
  400a38:	d1f8      	bne.n	400a2c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a3a:	6861      	ldr	r1, [r4, #4]
  400a3c:	4229      	tst	r1, r5
  400a3e:	d0f5      	beq.n	400a2c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a40:	68e3      	ldr	r3, [r4, #12]
  400a42:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400a44:	6863      	ldr	r3, [r4, #4]
  400a46:	ea25 0503 	bic.w	r5, r5, r3
  400a4a:	e7ef      	b.n	400a2c <pio_handler_process+0x20>
  400a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a50:	00400a05 	.word	0x00400a05
  400a54:	00400a09 	.word	0x00400a09
  400a58:	2040065c 	.word	0x2040065c

00400a5c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400a5c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400a5e:	210a      	movs	r1, #10
  400a60:	4801      	ldr	r0, [pc, #4]	; (400a68 <PIOA_Handler+0xc>)
  400a62:	4b02      	ldr	r3, [pc, #8]	; (400a6c <PIOA_Handler+0x10>)
  400a64:	4798      	blx	r3
  400a66:	bd08      	pop	{r3, pc}
  400a68:	400e0e00 	.word	0x400e0e00
  400a6c:	00400a0d 	.word	0x00400a0d

00400a70 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400a70:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400a72:	210b      	movs	r1, #11
  400a74:	4801      	ldr	r0, [pc, #4]	; (400a7c <PIOB_Handler+0xc>)
  400a76:	4b02      	ldr	r3, [pc, #8]	; (400a80 <PIOB_Handler+0x10>)
  400a78:	4798      	blx	r3
  400a7a:	bd08      	pop	{r3, pc}
  400a7c:	400e1000 	.word	0x400e1000
  400a80:	00400a0d 	.word	0x00400a0d

00400a84 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400a84:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400a86:	210c      	movs	r1, #12
  400a88:	4801      	ldr	r0, [pc, #4]	; (400a90 <PIOC_Handler+0xc>)
  400a8a:	4b02      	ldr	r3, [pc, #8]	; (400a94 <PIOC_Handler+0x10>)
  400a8c:	4798      	blx	r3
  400a8e:	bd08      	pop	{r3, pc}
  400a90:	400e1200 	.word	0x400e1200
  400a94:	00400a0d 	.word	0x00400a0d

00400a98 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400a98:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400a9a:	2110      	movs	r1, #16
  400a9c:	4801      	ldr	r0, [pc, #4]	; (400aa4 <PIOD_Handler+0xc>)
  400a9e:	4b02      	ldr	r3, [pc, #8]	; (400aa8 <PIOD_Handler+0x10>)
  400aa0:	4798      	blx	r3
  400aa2:	bd08      	pop	{r3, pc}
  400aa4:	400e1400 	.word	0x400e1400
  400aa8:	00400a0d 	.word	0x00400a0d

00400aac <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400aac:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400aae:	2111      	movs	r1, #17
  400ab0:	4801      	ldr	r0, [pc, #4]	; (400ab8 <PIOE_Handler+0xc>)
  400ab2:	4b02      	ldr	r3, [pc, #8]	; (400abc <PIOE_Handler+0x10>)
  400ab4:	4798      	blx	r3
  400ab6:	bd08      	pop	{r3, pc}
  400ab8:	400e1600 	.word	0x400e1600
  400abc:	00400a0d 	.word	0x00400a0d

00400ac0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400ac0:	2803      	cmp	r0, #3
  400ac2:	d011      	beq.n	400ae8 <pmc_mck_set_division+0x28>
  400ac4:	2804      	cmp	r0, #4
  400ac6:	d012      	beq.n	400aee <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400ac8:	2802      	cmp	r0, #2
  400aca:	bf0c      	ite	eq
  400acc:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400ad0:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400ad2:	4a08      	ldr	r2, [pc, #32]	; (400af4 <pmc_mck_set_division+0x34>)
  400ad4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ad6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400ada:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400adc:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ade:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ae0:	f013 0f08 	tst.w	r3, #8
  400ae4:	d0fb      	beq.n	400ade <pmc_mck_set_division+0x1e>
}
  400ae6:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400ae8:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400aec:	e7f1      	b.n	400ad2 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400aee:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400af2:	e7ee      	b.n	400ad2 <pmc_mck_set_division+0x12>
  400af4:	400e0600 	.word	0x400e0600

00400af8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400af8:	4a17      	ldr	r2, [pc, #92]	; (400b58 <pmc_switch_mck_to_pllack+0x60>)
  400afa:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400afc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400b00:	4318      	orrs	r0, r3
  400b02:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b04:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b06:	f013 0f08 	tst.w	r3, #8
  400b0a:	d10a      	bne.n	400b22 <pmc_switch_mck_to_pllack+0x2a>
  400b0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b10:	4911      	ldr	r1, [pc, #68]	; (400b58 <pmc_switch_mck_to_pllack+0x60>)
  400b12:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b14:	f012 0f08 	tst.w	r2, #8
  400b18:	d103      	bne.n	400b22 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b1a:	3b01      	subs	r3, #1
  400b1c:	d1f9      	bne.n	400b12 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400b1e:	2001      	movs	r0, #1
  400b20:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400b22:	4a0d      	ldr	r2, [pc, #52]	; (400b58 <pmc_switch_mck_to_pllack+0x60>)
  400b24:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b26:	f023 0303 	bic.w	r3, r3, #3
  400b2a:	f043 0302 	orr.w	r3, r3, #2
  400b2e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b30:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b32:	f013 0f08 	tst.w	r3, #8
  400b36:	d10a      	bne.n	400b4e <pmc_switch_mck_to_pllack+0x56>
  400b38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b3c:	4906      	ldr	r1, [pc, #24]	; (400b58 <pmc_switch_mck_to_pllack+0x60>)
  400b3e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b40:	f012 0f08 	tst.w	r2, #8
  400b44:	d105      	bne.n	400b52 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b46:	3b01      	subs	r3, #1
  400b48:	d1f9      	bne.n	400b3e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400b4a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400b4c:	4770      	bx	lr
	return 0;
  400b4e:	2000      	movs	r0, #0
  400b50:	4770      	bx	lr
  400b52:	2000      	movs	r0, #0
  400b54:	4770      	bx	lr
  400b56:	bf00      	nop
  400b58:	400e0600 	.word	0x400e0600

00400b5c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400b5c:	b9a0      	cbnz	r0, 400b88 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b5e:	480e      	ldr	r0, [pc, #56]	; (400b98 <pmc_switch_mainck_to_xtal+0x3c>)
  400b60:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400b62:	0209      	lsls	r1, r1, #8
  400b64:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400b66:	4a0d      	ldr	r2, [pc, #52]	; (400b9c <pmc_switch_mainck_to_xtal+0x40>)
  400b68:	401a      	ands	r2, r3
  400b6a:	4b0d      	ldr	r3, [pc, #52]	; (400ba0 <pmc_switch_mainck_to_xtal+0x44>)
  400b6c:	4313      	orrs	r3, r2
  400b6e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b70:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400b72:	4602      	mov	r2, r0
  400b74:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b76:	f013 0f01 	tst.w	r3, #1
  400b7a:	d0fb      	beq.n	400b74 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400b7c:	4a06      	ldr	r2, [pc, #24]	; (400b98 <pmc_switch_mainck_to_xtal+0x3c>)
  400b7e:	6a11      	ldr	r1, [r2, #32]
  400b80:	4b08      	ldr	r3, [pc, #32]	; (400ba4 <pmc_switch_mainck_to_xtal+0x48>)
  400b82:	430b      	orrs	r3, r1
  400b84:	6213      	str	r3, [r2, #32]
  400b86:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b88:	4903      	ldr	r1, [pc, #12]	; (400b98 <pmc_switch_mainck_to_xtal+0x3c>)
  400b8a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400b8c:	4a06      	ldr	r2, [pc, #24]	; (400ba8 <pmc_switch_mainck_to_xtal+0x4c>)
  400b8e:	401a      	ands	r2, r3
  400b90:	4b06      	ldr	r3, [pc, #24]	; (400bac <pmc_switch_mainck_to_xtal+0x50>)
  400b92:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b94:	620b      	str	r3, [r1, #32]
  400b96:	4770      	bx	lr
  400b98:	400e0600 	.word	0x400e0600
  400b9c:	ffc8fffc 	.word	0xffc8fffc
  400ba0:	00370001 	.word	0x00370001
  400ba4:	01370000 	.word	0x01370000
  400ba8:	fec8fffc 	.word	0xfec8fffc
  400bac:	01370002 	.word	0x01370002

00400bb0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400bb0:	4b02      	ldr	r3, [pc, #8]	; (400bbc <pmc_osc_is_ready_mainck+0xc>)
  400bb2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400bb4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400bb8:	4770      	bx	lr
  400bba:	bf00      	nop
  400bbc:	400e0600 	.word	0x400e0600

00400bc0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400bc0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400bc4:	4b01      	ldr	r3, [pc, #4]	; (400bcc <pmc_disable_pllack+0xc>)
  400bc6:	629a      	str	r2, [r3, #40]	; 0x28
  400bc8:	4770      	bx	lr
  400bca:	bf00      	nop
  400bcc:	400e0600 	.word	0x400e0600

00400bd0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400bd0:	4b02      	ldr	r3, [pc, #8]	; (400bdc <pmc_is_locked_pllack+0xc>)
  400bd2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400bd4:	f000 0002 	and.w	r0, r0, #2
  400bd8:	4770      	bx	lr
  400bda:	bf00      	nop
  400bdc:	400e0600 	.word	0x400e0600

00400be0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400be0:	283f      	cmp	r0, #63	; 0x3f
  400be2:	d81e      	bhi.n	400c22 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400be4:	281f      	cmp	r0, #31
  400be6:	d80c      	bhi.n	400c02 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400be8:	4b11      	ldr	r3, [pc, #68]	; (400c30 <pmc_enable_periph_clk+0x50>)
  400bea:	699a      	ldr	r2, [r3, #24]
  400bec:	2301      	movs	r3, #1
  400bee:	4083      	lsls	r3, r0
  400bf0:	4393      	bics	r3, r2
  400bf2:	d018      	beq.n	400c26 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400bf4:	2301      	movs	r3, #1
  400bf6:	fa03 f000 	lsl.w	r0, r3, r0
  400bfa:	4b0d      	ldr	r3, [pc, #52]	; (400c30 <pmc_enable_periph_clk+0x50>)
  400bfc:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400bfe:	2000      	movs	r0, #0
  400c00:	4770      	bx	lr
		ul_id -= 32;
  400c02:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400c04:	4b0a      	ldr	r3, [pc, #40]	; (400c30 <pmc_enable_periph_clk+0x50>)
  400c06:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400c0a:	2301      	movs	r3, #1
  400c0c:	4083      	lsls	r3, r0
  400c0e:	4393      	bics	r3, r2
  400c10:	d00b      	beq.n	400c2a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400c12:	2301      	movs	r3, #1
  400c14:	fa03 f000 	lsl.w	r0, r3, r0
  400c18:	4b05      	ldr	r3, [pc, #20]	; (400c30 <pmc_enable_periph_clk+0x50>)
  400c1a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400c1e:	2000      	movs	r0, #0
  400c20:	4770      	bx	lr
		return 1;
  400c22:	2001      	movs	r0, #1
  400c24:	4770      	bx	lr
	return 0;
  400c26:	2000      	movs	r0, #0
  400c28:	4770      	bx	lr
  400c2a:	2000      	movs	r0, #0
}
  400c2c:	4770      	bx	lr
  400c2e:	bf00      	nop
  400c30:	400e0600 	.word	0x400e0600

00400c34 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400c34:	4770      	bx	lr
	...

00400c38 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400c38:	4a10      	ldr	r2, [pc, #64]	; (400c7c <pmc_enable_waitmode+0x44>)
  400c3a:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400c3c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400c40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  400c44:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400c46:	6a11      	ldr	r1, [r2, #32]
  400c48:	4b0d      	ldr	r3, [pc, #52]	; (400c80 <pmc_enable_waitmode+0x48>)
  400c4a:	430b      	orrs	r3, r1
  400c4c:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400c4e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400c50:	f013 0f08 	tst.w	r3, #8
  400c54:	d0fb      	beq.n	400c4e <pmc_enable_waitmode+0x16>
  400c56:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  400c5a:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  400c5c:	3b01      	subs	r3, #1
  400c5e:	d1fc      	bne.n	400c5a <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  400c60:	4a06      	ldr	r2, [pc, #24]	; (400c7c <pmc_enable_waitmode+0x44>)
  400c62:	6a13      	ldr	r3, [r2, #32]
  400c64:	f013 0f08 	tst.w	r3, #8
  400c68:	d0fb      	beq.n	400c62 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  400c6a:	4a04      	ldr	r2, [pc, #16]	; (400c7c <pmc_enable_waitmode+0x44>)
  400c6c:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400c6e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400c72:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  400c76:	6713      	str	r3, [r2, #112]	; 0x70
  400c78:	4770      	bx	lr
  400c7a:	bf00      	nop
  400c7c:	400e0600 	.word	0x400e0600
  400c80:	00370004 	.word	0x00370004

00400c84 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  400c84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  400c88:	1e43      	subs	r3, r0, #1
  400c8a:	2b04      	cmp	r3, #4
  400c8c:	f200 8107 	bhi.w	400e9e <pmc_sleep+0x21a>
  400c90:	e8df f013 	tbh	[pc, r3, lsl #1]
  400c94:	00050005 	.word	0x00050005
  400c98:	00150015 	.word	0x00150015
  400c9c:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  400c9e:	4a81      	ldr	r2, [pc, #516]	; (400ea4 <pmc_sleep+0x220>)
  400ca0:	6913      	ldr	r3, [r2, #16]
  400ca2:	f023 0304 	bic.w	r3, r3, #4
  400ca6:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  400ca8:	2201      	movs	r2, #1
  400caa:	4b7f      	ldr	r3, [pc, #508]	; (400ea8 <pmc_sleep+0x224>)
  400cac:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400cae:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400cb2:	b662      	cpsie	i
  __ASM volatile ("dsb");
  400cb4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  400cb8:	bf30      	wfi
  400cba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400cbe:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  400cc0:	2803      	cmp	r0, #3
  400cc2:	bf0c      	ite	eq
  400cc4:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  400cc6:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  400cca:	4b78      	ldr	r3, [pc, #480]	; (400eac <pmc_sleep+0x228>)
  400ccc:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400cce:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400cd0:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  400cd4:	2200      	movs	r2, #0
  400cd6:	4b74      	ldr	r3, [pc, #464]	; (400ea8 <pmc_sleep+0x224>)
  400cd8:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  400cda:	2201      	movs	r2, #1
  400cdc:	4b74      	ldr	r3, [pc, #464]	; (400eb0 <pmc_sleep+0x22c>)
  400cde:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  400ce0:	4b74      	ldr	r3, [pc, #464]	; (400eb4 <pmc_sleep+0x230>)
  400ce2:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  400ce4:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  400ce6:	4a74      	ldr	r2, [pc, #464]	; (400eb8 <pmc_sleep+0x234>)
  400ce8:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  400cec:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  400cee:	4a73      	ldr	r2, [pc, #460]	; (400ebc <pmc_sleep+0x238>)
  400cf0:	433a      	orrs	r2, r7
  400cf2:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  400cf4:	f005 0903 	and.w	r9, r5, #3
  400cf8:	f1b9 0f01 	cmp.w	r9, #1
  400cfc:	f240 8089 	bls.w	400e12 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  400d00:	f025 0103 	bic.w	r1, r5, #3
  400d04:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  400d08:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400d0a:	461a      	mov	r2, r3
  400d0c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d0e:	f013 0f08 	tst.w	r3, #8
  400d12:	d0fb      	beq.n	400d0c <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  400d14:	f011 0f70 	tst.w	r1, #112	; 0x70
  400d18:	d008      	beq.n	400d2c <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  400d1a:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  400d1e:	4b65      	ldr	r3, [pc, #404]	; (400eb4 <pmc_sleep+0x230>)
  400d20:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400d22:	461a      	mov	r2, r3
  400d24:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d26:	f013 0f08 	tst.w	r3, #8
  400d2a:	d0fb      	beq.n	400d24 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  400d2c:	4b64      	ldr	r3, [pc, #400]	; (400ec0 <pmc_sleep+0x23c>)
  400d2e:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400d30:	4a60      	ldr	r2, [pc, #384]	; (400eb4 <pmc_sleep+0x230>)
  400d32:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d34:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  400d38:	d0fb      	beq.n	400d32 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400d3a:	4a5e      	ldr	r2, [pc, #376]	; (400eb4 <pmc_sleep+0x230>)
  400d3c:	6a11      	ldr	r1, [r2, #32]
  400d3e:	4b61      	ldr	r3, [pc, #388]	; (400ec4 <pmc_sleep+0x240>)
  400d40:	400b      	ands	r3, r1
  400d42:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400d46:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  400d48:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d4a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400d4e:	d0fb      	beq.n	400d48 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  400d50:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  400d54:	4a58      	ldr	r2, [pc, #352]	; (400eb8 <pmc_sleep+0x234>)
  400d56:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  400d58:	2c04      	cmp	r4, #4
  400d5a:	d05c      	beq.n	400e16 <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  400d5c:	4c52      	ldr	r4, [pc, #328]	; (400ea8 <pmc_sleep+0x224>)
  400d5e:	2301      	movs	r3, #1
  400d60:	7023      	strb	r3, [r4, #0]
  400d62:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400d66:	b662      	cpsie	i

		pmc_enable_waitmode();
  400d68:	4b57      	ldr	r3, [pc, #348]	; (400ec8 <pmc_sleep+0x244>)
  400d6a:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  400d6c:	b672      	cpsid	i
  400d6e:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  400d72:	2300      	movs	r3, #0
  400d74:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  400d76:	f017 0f02 	tst.w	r7, #2
  400d7a:	d055      	beq.n	400e28 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d7c:	4a4d      	ldr	r2, [pc, #308]	; (400eb4 <pmc_sleep+0x230>)
  400d7e:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400d80:	4952      	ldr	r1, [pc, #328]	; (400ecc <pmc_sleep+0x248>)
  400d82:	4019      	ands	r1, r3
  400d84:	4b52      	ldr	r3, [pc, #328]	; (400ed0 <pmc_sleep+0x24c>)
  400d86:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d88:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400d8a:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  400d8c:	4b51      	ldr	r3, [pc, #324]	; (400ed4 <pmc_sleep+0x250>)
  400d8e:	400b      	ands	r3, r1
  400d90:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400d94:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  400d96:	4b50      	ldr	r3, [pc, #320]	; (400ed8 <pmc_sleep+0x254>)
  400d98:	4033      	ands	r3, r6
  400d9a:	2b00      	cmp	r3, #0
  400d9c:	d06e      	beq.n	400e7c <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  400d9e:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  400da2:	4b44      	ldr	r3, [pc, #272]	; (400eb4 <pmc_sleep+0x230>)
  400da4:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  400da6:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  400da8:	f1b9 0f02 	cmp.w	r9, #2
  400dac:	d104      	bne.n	400db8 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  400dae:	4a41      	ldr	r2, [pc, #260]	; (400eb4 <pmc_sleep+0x230>)
  400db0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400db2:	f013 0f02 	tst.w	r3, #2
  400db6:	d0fb      	beq.n	400db0 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  400db8:	4a3e      	ldr	r2, [pc, #248]	; (400eb4 <pmc_sleep+0x230>)
  400dba:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  400dbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  400dc0:	f005 0070 	and.w	r0, r5, #112	; 0x70
  400dc4:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  400dc6:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400dc8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dca:	f013 0f08 	tst.w	r3, #8
  400dce:	d0fb      	beq.n	400dc8 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  400dd0:	4b39      	ldr	r3, [pc, #228]	; (400eb8 <pmc_sleep+0x234>)
  400dd2:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  400dd6:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400dda:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ddc:	461a      	mov	r2, r3
  400dde:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400de0:	f013 0f08 	tst.w	r3, #8
  400de4:	d0fb      	beq.n	400dde <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  400de6:	4a33      	ldr	r2, [pc, #204]	; (400eb4 <pmc_sleep+0x230>)
  400de8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dea:	420b      	tst	r3, r1
  400dec:	d0fc      	beq.n	400de8 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  400dee:	2200      	movs	r2, #0
  400df0:	4b2f      	ldr	r3, [pc, #188]	; (400eb0 <pmc_sleep+0x22c>)
  400df2:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  400df4:	4b39      	ldr	r3, [pc, #228]	; (400edc <pmc_sleep+0x258>)
  400df6:	681b      	ldr	r3, [r3, #0]
  400df8:	b11b      	cbz	r3, 400e02 <pmc_sleep+0x17e>
			callback_clocks_restored();
  400dfa:	4798      	blx	r3
			callback_clocks_restored = NULL;
  400dfc:	2200      	movs	r2, #0
  400dfe:	4b37      	ldr	r3, [pc, #220]	; (400edc <pmc_sleep+0x258>)
  400e00:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  400e02:	2201      	movs	r2, #1
  400e04:	4b28      	ldr	r3, [pc, #160]	; (400ea8 <pmc_sleep+0x224>)
  400e06:	701a      	strb	r2, [r3, #0]
  400e08:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400e0c:	b662      	cpsie	i
  400e0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  400e12:	4629      	mov	r1, r5
  400e14:	e77e      	b.n	400d14 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e16:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  400e1a:	6a11      	ldr	r1, [r2, #32]
  400e1c:	4b30      	ldr	r3, [pc, #192]	; (400ee0 <pmc_sleep+0x25c>)
  400e1e:	400b      	ands	r3, r1
  400e20:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400e24:	6213      	str	r3, [r2, #32]
  400e26:	e799      	b.n	400d5c <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  400e28:	f017 0f01 	tst.w	r7, #1
  400e2c:	d0b3      	beq.n	400d96 <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  400e2e:	4b21      	ldr	r3, [pc, #132]	; (400eb4 <pmc_sleep+0x230>)
  400e30:	6a1b      	ldr	r3, [r3, #32]
  400e32:	f013 0f01 	tst.w	r3, #1
  400e36:	d10b      	bne.n	400e50 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e38:	491e      	ldr	r1, [pc, #120]	; (400eb4 <pmc_sleep+0x230>)
  400e3a:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  400e3c:	4a29      	ldr	r2, [pc, #164]	; (400ee4 <pmc_sleep+0x260>)
  400e3e:	401a      	ands	r2, r3
  400e40:	4b29      	ldr	r3, [pc, #164]	; (400ee8 <pmc_sleep+0x264>)
  400e42:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e44:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400e46:	460a      	mov	r2, r1
  400e48:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e4a:	f013 0f01 	tst.w	r3, #1
  400e4e:	d0fb      	beq.n	400e48 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  400e50:	4b18      	ldr	r3, [pc, #96]	; (400eb4 <pmc_sleep+0x230>)
  400e52:	6a1b      	ldr	r3, [r3, #32]
  400e54:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400e58:	d108      	bne.n	400e6c <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400e5a:	4a16      	ldr	r2, [pc, #88]	; (400eb4 <pmc_sleep+0x230>)
  400e5c:	6a11      	ldr	r1, [r2, #32]
  400e5e:	4b23      	ldr	r3, [pc, #140]	; (400eec <pmc_sleep+0x268>)
  400e60:	430b      	orrs	r3, r1
  400e62:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  400e64:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e66:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400e6a:	d0fb      	beq.n	400e64 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400e6c:	4a11      	ldr	r2, [pc, #68]	; (400eb4 <pmc_sleep+0x230>)
  400e6e:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  400e70:	4b18      	ldr	r3, [pc, #96]	; (400ed4 <pmc_sleep+0x250>)
  400e72:	400b      	ands	r3, r1
  400e74:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400e78:	6213      	str	r3, [r2, #32]
  400e7a:	e78c      	b.n	400d96 <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  400e7c:	2100      	movs	r1, #0
  400e7e:	e793      	b.n	400da8 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  400e80:	4a08      	ldr	r2, [pc, #32]	; (400ea4 <pmc_sleep+0x220>)
  400e82:	6913      	ldr	r3, [r2, #16]
  400e84:	f043 0304 	orr.w	r3, r3, #4
  400e88:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  400e8a:	4a19      	ldr	r2, [pc, #100]	; (400ef0 <pmc_sleep+0x26c>)
  400e8c:	4b19      	ldr	r3, [pc, #100]	; (400ef4 <pmc_sleep+0x270>)
  400e8e:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  400e90:	2201      	movs	r2, #1
  400e92:	4b05      	ldr	r3, [pc, #20]	; (400ea8 <pmc_sleep+0x224>)
  400e94:	701a      	strb	r2, [r3, #0]
  400e96:	f3bf 8f5f 	dmb	sy
  400e9a:	b662      	cpsie	i
  __ASM volatile ("wfi");
  400e9c:	bf30      	wfi
  400e9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400ea2:	bf00      	nop
  400ea4:	e000ed00 	.word	0xe000ed00
  400ea8:	2040000a 	.word	0x2040000a
  400eac:	00400c35 	.word	0x00400c35
  400eb0:	204006cc 	.word	0x204006cc
  400eb4:	400e0600 	.word	0x400e0600
  400eb8:	400e0c00 	.word	0x400e0c00
  400ebc:	00370008 	.word	0x00370008
  400ec0:	00400bc1 	.word	0x00400bc1
  400ec4:	fec8ffff 	.word	0xfec8ffff
  400ec8:	00400c39 	.word	0x00400c39
  400ecc:	fec8fffc 	.word	0xfec8fffc
  400ed0:	01370002 	.word	0x01370002
  400ed4:	ffc8ff87 	.word	0xffc8ff87
  400ed8:	07ff0000 	.word	0x07ff0000
  400edc:	204006d0 	.word	0x204006d0
  400ee0:	ffc8fffe 	.word	0xffc8fffe
  400ee4:	ffc8fffc 	.word	0xffc8fffc
  400ee8:	00370001 	.word	0x00370001
  400eec:	01370000 	.word	0x01370000
  400ef0:	a5000004 	.word	0xa5000004
  400ef4:	400e1810 	.word	0x400e1810

00400ef8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400ef8:	e7fe      	b.n	400ef8 <Dummy_Handler>
	...

00400efc <Reset_Handler>:
{
  400efc:	b500      	push	{lr}
  400efe:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400f00:	4b25      	ldr	r3, [pc, #148]	; (400f98 <Reset_Handler+0x9c>)
  400f02:	4a26      	ldr	r2, [pc, #152]	; (400f9c <Reset_Handler+0xa0>)
  400f04:	429a      	cmp	r2, r3
  400f06:	d010      	beq.n	400f2a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400f08:	4b25      	ldr	r3, [pc, #148]	; (400fa0 <Reset_Handler+0xa4>)
  400f0a:	4a23      	ldr	r2, [pc, #140]	; (400f98 <Reset_Handler+0x9c>)
  400f0c:	429a      	cmp	r2, r3
  400f0e:	d20c      	bcs.n	400f2a <Reset_Handler+0x2e>
  400f10:	3b01      	subs	r3, #1
  400f12:	1a9b      	subs	r3, r3, r2
  400f14:	f023 0303 	bic.w	r3, r3, #3
  400f18:	3304      	adds	r3, #4
  400f1a:	4413      	add	r3, r2
  400f1c:	491f      	ldr	r1, [pc, #124]	; (400f9c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400f1e:	f851 0b04 	ldr.w	r0, [r1], #4
  400f22:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400f26:	429a      	cmp	r2, r3
  400f28:	d1f9      	bne.n	400f1e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400f2a:	4b1e      	ldr	r3, [pc, #120]	; (400fa4 <Reset_Handler+0xa8>)
  400f2c:	4a1e      	ldr	r2, [pc, #120]	; (400fa8 <Reset_Handler+0xac>)
  400f2e:	429a      	cmp	r2, r3
  400f30:	d20a      	bcs.n	400f48 <Reset_Handler+0x4c>
  400f32:	3b01      	subs	r3, #1
  400f34:	1a9b      	subs	r3, r3, r2
  400f36:	f023 0303 	bic.w	r3, r3, #3
  400f3a:	3304      	adds	r3, #4
  400f3c:	4413      	add	r3, r2
                *pDest++ = 0;
  400f3e:	2100      	movs	r1, #0
  400f40:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400f44:	4293      	cmp	r3, r2
  400f46:	d1fb      	bne.n	400f40 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400f48:	4a18      	ldr	r2, [pc, #96]	; (400fac <Reset_Handler+0xb0>)
  400f4a:	4b19      	ldr	r3, [pc, #100]	; (400fb0 <Reset_Handler+0xb4>)
  400f4c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400f50:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400f52:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400f56:	fab3 f383 	clz	r3, r3
  400f5a:	095b      	lsrs	r3, r3, #5
  400f5c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400f5e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400f60:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400f64:	2200      	movs	r2, #0
  400f66:	4b13      	ldr	r3, [pc, #76]	; (400fb4 <Reset_Handler+0xb8>)
  400f68:	701a      	strb	r2, [r3, #0]
	return flags;
  400f6a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400f6c:	4a12      	ldr	r2, [pc, #72]	; (400fb8 <Reset_Handler+0xbc>)
  400f6e:	6813      	ldr	r3, [r2, #0]
  400f70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400f74:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400f76:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400f7a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400f7e:	b129      	cbz	r1, 400f8c <Reset_Handler+0x90>
		cpu_irq_enable();
  400f80:	2201      	movs	r2, #1
  400f82:	4b0c      	ldr	r3, [pc, #48]	; (400fb4 <Reset_Handler+0xb8>)
  400f84:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400f86:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400f8a:	b662      	cpsie	i
        __libc_init_array();
  400f8c:	4b0b      	ldr	r3, [pc, #44]	; (400fbc <Reset_Handler+0xc0>)
  400f8e:	4798      	blx	r3
        main();
  400f90:	4b0b      	ldr	r3, [pc, #44]	; (400fc0 <Reset_Handler+0xc4>)
  400f92:	4798      	blx	r3
  400f94:	e7fe      	b.n	400f94 <Reset_Handler+0x98>
  400f96:	bf00      	nop
  400f98:	20400000 	.word	0x20400000
  400f9c:	004019f0 	.word	0x004019f0
  400fa0:	2040043c 	.word	0x2040043c
  400fa4:	204006fc 	.word	0x204006fc
  400fa8:	2040043c 	.word	0x2040043c
  400fac:	e000ed00 	.word	0xe000ed00
  400fb0:	00400000 	.word	0x00400000
  400fb4:	2040000a 	.word	0x2040000a
  400fb8:	e000ed88 	.word	0xe000ed88
  400fbc:	00401851 	.word	0x00401851
  400fc0:	00401479 	.word	0x00401479

00400fc4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400fc4:	4b3b      	ldr	r3, [pc, #236]	; (4010b4 <SystemCoreClockUpdate+0xf0>)
  400fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400fc8:	f003 0303 	and.w	r3, r3, #3
  400fcc:	2b01      	cmp	r3, #1
  400fce:	d01d      	beq.n	40100c <SystemCoreClockUpdate+0x48>
  400fd0:	b183      	cbz	r3, 400ff4 <SystemCoreClockUpdate+0x30>
  400fd2:	2b02      	cmp	r3, #2
  400fd4:	d036      	beq.n	401044 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400fd6:	4b37      	ldr	r3, [pc, #220]	; (4010b4 <SystemCoreClockUpdate+0xf0>)
  400fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400fda:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400fde:	2b70      	cmp	r3, #112	; 0x70
  400fe0:	d05f      	beq.n	4010a2 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400fe2:	4b34      	ldr	r3, [pc, #208]	; (4010b4 <SystemCoreClockUpdate+0xf0>)
  400fe4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400fe6:	4934      	ldr	r1, [pc, #208]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  400fe8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400fec:	680b      	ldr	r3, [r1, #0]
  400fee:	40d3      	lsrs	r3, r2
  400ff0:	600b      	str	r3, [r1, #0]
  400ff2:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400ff4:	4b31      	ldr	r3, [pc, #196]	; (4010bc <SystemCoreClockUpdate+0xf8>)
  400ff6:	695b      	ldr	r3, [r3, #20]
  400ff8:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400ffc:	bf14      	ite	ne
  400ffe:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401002:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401006:	4b2c      	ldr	r3, [pc, #176]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  401008:	601a      	str	r2, [r3, #0]
  40100a:	e7e4      	b.n	400fd6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40100c:	4b29      	ldr	r3, [pc, #164]	; (4010b4 <SystemCoreClockUpdate+0xf0>)
  40100e:	6a1b      	ldr	r3, [r3, #32]
  401010:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401014:	d003      	beq.n	40101e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401016:	4a2a      	ldr	r2, [pc, #168]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
  401018:	4b27      	ldr	r3, [pc, #156]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  40101a:	601a      	str	r2, [r3, #0]
  40101c:	e7db      	b.n	400fd6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40101e:	4a29      	ldr	r2, [pc, #164]	; (4010c4 <SystemCoreClockUpdate+0x100>)
  401020:	4b25      	ldr	r3, [pc, #148]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  401022:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401024:	4b23      	ldr	r3, [pc, #140]	; (4010b4 <SystemCoreClockUpdate+0xf0>)
  401026:	6a1b      	ldr	r3, [r3, #32]
  401028:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40102c:	2b10      	cmp	r3, #16
  40102e:	d005      	beq.n	40103c <SystemCoreClockUpdate+0x78>
  401030:	2b20      	cmp	r3, #32
  401032:	d1d0      	bne.n	400fd6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401034:	4a22      	ldr	r2, [pc, #136]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
  401036:	4b20      	ldr	r3, [pc, #128]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  401038:	601a      	str	r2, [r3, #0]
          break;
  40103a:	e7cc      	b.n	400fd6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  40103c:	4a22      	ldr	r2, [pc, #136]	; (4010c8 <SystemCoreClockUpdate+0x104>)
  40103e:	4b1e      	ldr	r3, [pc, #120]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  401040:	601a      	str	r2, [r3, #0]
          break;
  401042:	e7c8      	b.n	400fd6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401044:	4b1b      	ldr	r3, [pc, #108]	; (4010b4 <SystemCoreClockUpdate+0xf0>)
  401046:	6a1b      	ldr	r3, [r3, #32]
  401048:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40104c:	d016      	beq.n	40107c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40104e:	4a1c      	ldr	r2, [pc, #112]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
  401050:	4b19      	ldr	r3, [pc, #100]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  401052:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401054:	4b17      	ldr	r3, [pc, #92]	; (4010b4 <SystemCoreClockUpdate+0xf0>)
  401056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401058:	f003 0303 	and.w	r3, r3, #3
  40105c:	2b02      	cmp	r3, #2
  40105e:	d1ba      	bne.n	400fd6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401060:	4a14      	ldr	r2, [pc, #80]	; (4010b4 <SystemCoreClockUpdate+0xf0>)
  401062:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401064:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401066:	4814      	ldr	r0, [pc, #80]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401068:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40106c:	6803      	ldr	r3, [r0, #0]
  40106e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401072:	b2d2      	uxtb	r2, r2
  401074:	fbb3 f3f2 	udiv	r3, r3, r2
  401078:	6003      	str	r3, [r0, #0]
  40107a:	e7ac      	b.n	400fd6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40107c:	4a11      	ldr	r2, [pc, #68]	; (4010c4 <SystemCoreClockUpdate+0x100>)
  40107e:	4b0e      	ldr	r3, [pc, #56]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  401080:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401082:	4b0c      	ldr	r3, [pc, #48]	; (4010b4 <SystemCoreClockUpdate+0xf0>)
  401084:	6a1b      	ldr	r3, [r3, #32]
  401086:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40108a:	2b10      	cmp	r3, #16
  40108c:	d005      	beq.n	40109a <SystemCoreClockUpdate+0xd6>
  40108e:	2b20      	cmp	r3, #32
  401090:	d1e0      	bne.n	401054 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401092:	4a0b      	ldr	r2, [pc, #44]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
  401094:	4b08      	ldr	r3, [pc, #32]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  401096:	601a      	str	r2, [r3, #0]
          break;
  401098:	e7dc      	b.n	401054 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40109a:	4a0b      	ldr	r2, [pc, #44]	; (4010c8 <SystemCoreClockUpdate+0x104>)
  40109c:	4b06      	ldr	r3, [pc, #24]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  40109e:	601a      	str	r2, [r3, #0]
          break;
  4010a0:	e7d8      	b.n	401054 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4010a2:	4a05      	ldr	r2, [pc, #20]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  4010a4:	6813      	ldr	r3, [r2, #0]
  4010a6:	4909      	ldr	r1, [pc, #36]	; (4010cc <SystemCoreClockUpdate+0x108>)
  4010a8:	fba1 1303 	umull	r1, r3, r1, r3
  4010ac:	085b      	lsrs	r3, r3, #1
  4010ae:	6013      	str	r3, [r2, #0]
  4010b0:	4770      	bx	lr
  4010b2:	bf00      	nop
  4010b4:	400e0600 	.word	0x400e0600
  4010b8:	2040000c 	.word	0x2040000c
  4010bc:	400e1810 	.word	0x400e1810
  4010c0:	00b71b00 	.word	0x00b71b00
  4010c4:	003d0900 	.word	0x003d0900
  4010c8:	007a1200 	.word	0x007a1200
  4010cc:	aaaaaaab 	.word	0xaaaaaaab

004010d0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4010d0:	4b16      	ldr	r3, [pc, #88]	; (40112c <system_init_flash+0x5c>)
  4010d2:	4298      	cmp	r0, r3
  4010d4:	d913      	bls.n	4010fe <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4010d6:	4b16      	ldr	r3, [pc, #88]	; (401130 <system_init_flash+0x60>)
  4010d8:	4298      	cmp	r0, r3
  4010da:	d915      	bls.n	401108 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4010dc:	4b15      	ldr	r3, [pc, #84]	; (401134 <system_init_flash+0x64>)
  4010de:	4298      	cmp	r0, r3
  4010e0:	d916      	bls.n	401110 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4010e2:	4b15      	ldr	r3, [pc, #84]	; (401138 <system_init_flash+0x68>)
  4010e4:	4298      	cmp	r0, r3
  4010e6:	d917      	bls.n	401118 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4010e8:	4b14      	ldr	r3, [pc, #80]	; (40113c <system_init_flash+0x6c>)
  4010ea:	4298      	cmp	r0, r3
  4010ec:	d918      	bls.n	401120 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4010ee:	4b14      	ldr	r3, [pc, #80]	; (401140 <system_init_flash+0x70>)
  4010f0:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4010f2:	bf94      	ite	ls
  4010f4:	4a13      	ldrls	r2, [pc, #76]	; (401144 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4010f6:	4a14      	ldrhi	r2, [pc, #80]	; (401148 <system_init_flash+0x78>)
  4010f8:	4b14      	ldr	r3, [pc, #80]	; (40114c <system_init_flash+0x7c>)
  4010fa:	601a      	str	r2, [r3, #0]
  4010fc:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4010fe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401102:	4b12      	ldr	r3, [pc, #72]	; (40114c <system_init_flash+0x7c>)
  401104:	601a      	str	r2, [r3, #0]
  401106:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401108:	4a11      	ldr	r2, [pc, #68]	; (401150 <system_init_flash+0x80>)
  40110a:	4b10      	ldr	r3, [pc, #64]	; (40114c <system_init_flash+0x7c>)
  40110c:	601a      	str	r2, [r3, #0]
  40110e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401110:	4a10      	ldr	r2, [pc, #64]	; (401154 <system_init_flash+0x84>)
  401112:	4b0e      	ldr	r3, [pc, #56]	; (40114c <system_init_flash+0x7c>)
  401114:	601a      	str	r2, [r3, #0]
  401116:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401118:	4a0f      	ldr	r2, [pc, #60]	; (401158 <system_init_flash+0x88>)
  40111a:	4b0c      	ldr	r3, [pc, #48]	; (40114c <system_init_flash+0x7c>)
  40111c:	601a      	str	r2, [r3, #0]
  40111e:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401120:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401124:	4b09      	ldr	r3, [pc, #36]	; (40114c <system_init_flash+0x7c>)
  401126:	601a      	str	r2, [r3, #0]
  401128:	4770      	bx	lr
  40112a:	bf00      	nop
  40112c:	015ef3bf 	.word	0x015ef3bf
  401130:	02bde77f 	.word	0x02bde77f
  401134:	041cdb3f 	.word	0x041cdb3f
  401138:	057bceff 	.word	0x057bceff
  40113c:	06dac2bf 	.word	0x06dac2bf
  401140:	0839b67f 	.word	0x0839b67f
  401144:	04000500 	.word	0x04000500
  401148:	04000600 	.word	0x04000600
  40114c:	400e0c00 	.word	0x400e0c00
  401150:	04000100 	.word	0x04000100
  401154:	04000200 	.word	0x04000200
  401158:	04000300 	.word	0x04000300

0040115c <io_init>:
/************************************************************************/
void io_init(void);
void pisca_led(int n, int t, int n_led);
void pin_toggle(Pio *pio, uint32_t mask);

void io_init(void){
  40115c:	b510      	push	{r4, lr}
	/* led */
	pmc_enable_periph_clk(LED2_PIO_ID);
  40115e:	200c      	movs	r0, #12
  401160:	4b05      	ldr	r3, [pc, #20]	; (401178 <io_init+0x1c>)
  401162:	4798      	blx	r3
	pio_configure(LED2_PIO, PIO_OUTPUT_0, LED2_IDX_MASK, PIO_DEFAULT);
  401164:	2300      	movs	r3, #0
  401166:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40116a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40116e:	4803      	ldr	r0, [pc, #12]	; (40117c <io_init+0x20>)
  401170:	4c03      	ldr	r4, [pc, #12]	; (401180 <io_init+0x24>)
  401172:	47a0      	blx	r4
  401174:	bd10      	pop	{r4, pc}
  401176:	bf00      	nop
  401178:	00400be1 	.word	0x00400be1
  40117c:	400e1200 	.word	0x400e1200
  401180:	00400975 	.word	0x00400975

00401184 <TC1_Handler>:


/**
*  Interrupt handler for TC1 interrupt.
*/
void TC1_Handler(void){
  401184:	b500      	push	{lr}
  401186:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  401188:	2101      	movs	r1, #1
  40118a:	4805      	ldr	r0, [pc, #20]	; (4011a0 <TC1_Handler+0x1c>)
  40118c:	4b05      	ldr	r3, [pc, #20]	; (4011a4 <TC1_Handler+0x20>)
  40118e:	4798      	blx	r3
  401190:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  401192:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	flag_tc = 1;
  401194:	2201      	movs	r2, #1
  401196:	4b04      	ldr	r3, [pc, #16]	; (4011a8 <TC1_Handler+0x24>)
  401198:	701a      	strb	r2, [r3, #0]
}
  40119a:	b003      	add	sp, #12
  40119c:	f85d fb04 	ldr.w	pc, [sp], #4
  4011a0:	4000c000 	.word	0x4000c000
  4011a4:	00400329 	.word	0x00400329
  4011a8:	204006d4 	.word	0x204006d4

004011ac <TC2_Handler>:

void TC2_Handler(void){
  4011ac:	b500      	push	{lr}
  4011ae:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 2);
  4011b0:	2102      	movs	r1, #2
  4011b2:	4805      	ldr	r0, [pc, #20]	; (4011c8 <TC2_Handler+0x1c>)
  4011b4:	4b05      	ldr	r3, [pc, #20]	; (4011cc <TC2_Handler+0x20>)
  4011b6:	4798      	blx	r3
  4011b8:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  4011ba:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	flag_tc2 = 1;
  4011bc:	2201      	movs	r2, #1
  4011be:	4b04      	ldr	r3, [pc, #16]	; (4011d0 <TC2_Handler+0x24>)
  4011c0:	701a      	strb	r2, [r3, #0]
}
  4011c2:	b003      	add	sp, #12
  4011c4:	f85d fb04 	ldr.w	pc, [sp], #4
  4011c8:	4000c000 	.word	0x4000c000
  4011cc:	00400329 	.word	0x00400329
  4011d0:	204006d5 	.word	0x204006d5

004011d4 <TC0_Handler>:

void TC0_Handler(void){
  4011d4:	b500      	push	{lr}
  4011d6:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  4011d8:	2100      	movs	r1, #0
  4011da:	4805      	ldr	r0, [pc, #20]	; (4011f0 <TC0_Handler+0x1c>)
  4011dc:	4b05      	ldr	r3, [pc, #20]	; (4011f4 <TC0_Handler+0x20>)
  4011de:	4798      	blx	r3
  4011e0:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  4011e2:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	flag_tc3 = 1;
  4011e4:	2201      	movs	r2, #1
  4011e6:	4b04      	ldr	r3, [pc, #16]	; (4011f8 <TC0_Handler+0x24>)
  4011e8:	701a      	strb	r2, [r3, #0]
}
  4011ea:	b003      	add	sp, #12
  4011ec:	f85d fb04 	ldr.w	pc, [sp], #4
  4011f0:	4000c000 	.word	0x4000c000
  4011f4:	00400329 	.word	0x00400329
  4011f8:	204006d6 	.word	0x204006d6

004011fc <pisca_led>:

void pisca_led(int n, int t, int n_led){
  4011fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401200:	4606      	mov	r6, r0
  401202:	460c      	mov	r4, r1
	if(n_led == 1){
  401204:	2a01      	cmp	r2, #1
  401206:	d022      	beq.n	40124e <pisca_led+0x52>
			delay_ms(t);
			pio_set(LED1_PIO, LED1_IDX_MASK);
			delay_ms(t);
		}
	}
	if(n_led == 3){
  401208:	2a03      	cmp	r2, #3
  40120a:	d059      	beq.n	4012c0 <pisca_led+0xc4>
			delay_ms(t);
			pio_set(LED3_PIO, LED3_IDX_MASK);
			delay_ms(t);
		}
	}
	if(n_led == 2){
  40120c:	2a02      	cmp	r2, #2
  40120e:	f040 80ab 	bne.w	401368 <pisca_led+0x16c>
		for (int i=0;i<n;i++){
  401212:	2800      	cmp	r0, #0
  401214:	f340 80a8 	ble.w	401368 <pisca_led+0x16c>
			pio_clear(LED2_PIO, LED2_IDX_MASK);
			delay_ms(t);
  401218:	4d54      	ldr	r5, [pc, #336]	; (40136c <pisca_led+0x170>)
  40121a:	fba1 0105 	umull	r0, r1, r1, r5
  40121e:	17e3      	asrs	r3, r4, #31
  401220:	fb05 1103 	mla	r1, r5, r3, r1
  401224:	f241 722c 	movw	r2, #5932	; 0x172c
  401228:	2300      	movs	r3, #0
  40122a:	f241 782b 	movw	r8, #5931	; 0x172b
  40122e:	f04f 0900 	mov.w	r9, #0
  401232:	eb10 0008 	adds.w	r0, r0, r8
  401236:	eb41 0109 	adc.w	r1, r1, r9
  40123a:	4d4d      	ldr	r5, [pc, #308]	; (401370 <pisca_led+0x174>)
  40123c:	47a8      	blx	r5
  40123e:	4682      	mov	sl, r0
  401240:	2500      	movs	r5, #0
			pio_clear(LED2_PIO, LED2_IDX_MASK);
  401242:	f8df 8140 	ldr.w	r8, [pc, #320]	; 401384 <pisca_led+0x188>
  401246:	f8df 9140 	ldr.w	r9, [pc, #320]	; 401388 <pisca_led+0x18c>
			delay_ms(t);
  40124a:	4f4a      	ldr	r7, [pc, #296]	; (401374 <pisca_led+0x178>)
  40124c:	e07c      	b.n	401348 <pisca_led+0x14c>
		for (int i=0;i<n;i++){
  40124e:	2800      	cmp	r0, #0
  401250:	f340 808a 	ble.w	401368 <pisca_led+0x16c>
			delay_ms(t);
  401254:	4d45      	ldr	r5, [pc, #276]	; (40136c <pisca_led+0x170>)
  401256:	fba1 0105 	umull	r0, r1, r1, r5
  40125a:	17e3      	asrs	r3, r4, #31
  40125c:	fb05 1103 	mla	r1, r5, r3, r1
  401260:	f241 722c 	movw	r2, #5932	; 0x172c
  401264:	2300      	movs	r3, #0
  401266:	f241 782b 	movw	r8, #5931	; 0x172b
  40126a:	f04f 0900 	mov.w	r9, #0
  40126e:	eb10 0008 	adds.w	r0, r0, r8
  401272:	eb41 0109 	adc.w	r1, r1, r9
  401276:	4d3e      	ldr	r5, [pc, #248]	; (401370 <pisca_led+0x174>)
  401278:	47a8      	blx	r5
  40127a:	4682      	mov	sl, r0
  40127c:	2500      	movs	r5, #0
			pio_clear(LED1_PIO, LED1_IDX_MASK);
  40127e:	4f3e      	ldr	r7, [pc, #248]	; (401378 <pisca_led+0x17c>)
  401280:	f8df 9104 	ldr.w	r9, [pc, #260]	; 401388 <pisca_led+0x18c>
			delay_ms(t);
  401284:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 401374 <pisca_led+0x178>
  401288:	e00a      	b.n	4012a0 <pisca_led+0xa4>
  40128a:	2033      	movs	r0, #51	; 0x33
  40128c:	47c0      	blx	r8
			pio_set(LED1_PIO, LED1_IDX_MASK);
  40128e:	2101      	movs	r1, #1
  401290:	4638      	mov	r0, r7
  401292:	4b3a      	ldr	r3, [pc, #232]	; (40137c <pisca_led+0x180>)
  401294:	4798      	blx	r3
			delay_ms(t);
  401296:	2033      	movs	r0, #51	; 0x33
  401298:	47c0      	blx	r8
		for (int i=0;i<n;i++){
  40129a:	3501      	adds	r5, #1
  40129c:	42ae      	cmp	r6, r5
  40129e:	d00d      	beq.n	4012bc <pisca_led+0xc0>
			pio_clear(LED1_PIO, LED1_IDX_MASK);
  4012a0:	2101      	movs	r1, #1
  4012a2:	4638      	mov	r0, r7
  4012a4:	47c8      	blx	r9
			delay_ms(t);
  4012a6:	2c00      	cmp	r4, #0
  4012a8:	d0ef      	beq.n	40128a <pisca_led+0x8e>
  4012aa:	4650      	mov	r0, sl
  4012ac:	47c0      	blx	r8
			pio_set(LED1_PIO, LED1_IDX_MASK);
  4012ae:	2101      	movs	r1, #1
  4012b0:	4638      	mov	r0, r7
  4012b2:	4b32      	ldr	r3, [pc, #200]	; (40137c <pisca_led+0x180>)
  4012b4:	4798      	blx	r3
			delay_ms(t);
  4012b6:	4650      	mov	r0, sl
  4012b8:	47c0      	blx	r8
  4012ba:	e7ee      	b.n	40129a <pisca_led+0x9e>
  4012bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		for (int i=0;i<n;i++){
  4012c0:	2800      	cmp	r0, #0
  4012c2:	dd51      	ble.n	401368 <pisca_led+0x16c>
			delay_ms(t);
  4012c4:	4d29      	ldr	r5, [pc, #164]	; (40136c <pisca_led+0x170>)
  4012c6:	fba1 0105 	umull	r0, r1, r1, r5
  4012ca:	17e3      	asrs	r3, r4, #31
  4012cc:	fb05 1103 	mla	r1, r5, r3, r1
  4012d0:	f241 722c 	movw	r2, #5932	; 0x172c
  4012d4:	2300      	movs	r3, #0
  4012d6:	f241 782b 	movw	r8, #5931	; 0x172b
  4012da:	f04f 0900 	mov.w	r9, #0
  4012de:	eb10 0008 	adds.w	r0, r0, r8
  4012e2:	eb41 0109 	adc.w	r1, r1, r9
  4012e6:	4d22      	ldr	r5, [pc, #136]	; (401370 <pisca_led+0x174>)
  4012e8:	47a8      	blx	r5
  4012ea:	4682      	mov	sl, r0
  4012ec:	2500      	movs	r5, #0
			pio_clear(LED3_PIO, LED3_IDX_MASK);
  4012ee:	4f24      	ldr	r7, [pc, #144]	; (401380 <pisca_led+0x184>)
  4012f0:	f8df 9094 	ldr.w	r9, [pc, #148]	; 401388 <pisca_led+0x18c>
			delay_ms(t);
  4012f4:	f8df 807c 	ldr.w	r8, [pc, #124]	; 401374 <pisca_led+0x178>
  4012f8:	e00a      	b.n	401310 <pisca_led+0x114>
  4012fa:	2033      	movs	r0, #51	; 0x33
  4012fc:	47c0      	blx	r8
			pio_set(LED3_PIO, LED3_IDX_MASK);
  4012fe:	2104      	movs	r1, #4
  401300:	4638      	mov	r0, r7
  401302:	4b1e      	ldr	r3, [pc, #120]	; (40137c <pisca_led+0x180>)
  401304:	4798      	blx	r3
			delay_ms(t);
  401306:	2033      	movs	r0, #51	; 0x33
  401308:	47c0      	blx	r8
		for (int i=0;i<n;i++){
  40130a:	3501      	adds	r5, #1
  40130c:	42ae      	cmp	r6, r5
  40130e:	d00d      	beq.n	40132c <pisca_led+0x130>
			pio_clear(LED3_PIO, LED3_IDX_MASK);
  401310:	2104      	movs	r1, #4
  401312:	4638      	mov	r0, r7
  401314:	47c8      	blx	r9
			delay_ms(t);
  401316:	2c00      	cmp	r4, #0
  401318:	d0ef      	beq.n	4012fa <pisca_led+0xfe>
  40131a:	4650      	mov	r0, sl
  40131c:	47c0      	blx	r8
			pio_set(LED3_PIO, LED3_IDX_MASK);
  40131e:	2104      	movs	r1, #4
  401320:	4638      	mov	r0, r7
  401322:	4b16      	ldr	r3, [pc, #88]	; (40137c <pisca_led+0x180>)
  401324:	4798      	blx	r3
			delay_ms(t);
  401326:	4650      	mov	r0, sl
  401328:	47c0      	blx	r8
  40132a:	e7ee      	b.n	40130a <pisca_led+0x10e>
  40132c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			delay_ms(t);
  401330:	2033      	movs	r0, #51	; 0x33
  401332:	47b8      	blx	r7
			pio_set(LED2_PIO, LED2_IDX_MASK);
  401334:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401338:	4640      	mov	r0, r8
  40133a:	4b10      	ldr	r3, [pc, #64]	; (40137c <pisca_led+0x180>)
  40133c:	4798      	blx	r3
			delay_ms(t);
  40133e:	2033      	movs	r0, #51	; 0x33
  401340:	47b8      	blx	r7
		for (int i=0;i<n;i++){
  401342:	3501      	adds	r5, #1
  401344:	42ae      	cmp	r6, r5
  401346:	d00f      	beq.n	401368 <pisca_led+0x16c>
			pio_clear(LED2_PIO, LED2_IDX_MASK);
  401348:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40134c:	4640      	mov	r0, r8
  40134e:	47c8      	blx	r9
			delay_ms(t);
  401350:	2c00      	cmp	r4, #0
  401352:	d0ed      	beq.n	401330 <pisca_led+0x134>
  401354:	4650      	mov	r0, sl
  401356:	47b8      	blx	r7
			pio_set(LED2_PIO, LED2_IDX_MASK);
  401358:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40135c:	4640      	mov	r0, r8
  40135e:	4b07      	ldr	r3, [pc, #28]	; (40137c <pisca_led+0x180>)
  401360:	4798      	blx	r3
			delay_ms(t);
  401362:	4650      	mov	r0, sl
  401364:	47b8      	blx	r7
  401366:	e7ec      	b.n	401342 <pisca_led+0x146>
  401368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40136c:	11e1a300 	.word	0x11e1a300
  401370:	00401541 	.word	0x00401541
  401374:	20400001 	.word	0x20400001
  401378:	400e0e00 	.word	0x400e0e00
  40137c:	0040087d 	.word	0x0040087d
  401380:	400e1000 	.word	0x400e1000
  401384:	400e1200 	.word	0x400e1200
  401388:	00400881 	.word	0x00400881

0040138c <LED_init>:


/**
* @Brief Inicializa o pino do LED
*/
void LED_init(int estado){
  40138c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40138e:	b083      	sub	sp, #12
  401390:	4606      	mov	r6, r0
	pmc_enable_periph_clk(LED1_PIO_ID);
  401392:	200a      	movs	r0, #10
  401394:	4f0e      	ldr	r7, [pc, #56]	; (4013d0 <LED_init+0x44>)
  401396:	47b8      	blx	r7
	pio_set_output(LED1_PIO, LED1_IDX_MASK, estado, 0, 0);
  401398:	2400      	movs	r4, #0
  40139a:	9400      	str	r4, [sp, #0]
  40139c:	4623      	mov	r3, r4
  40139e:	4632      	mov	r2, r6
  4013a0:	2101      	movs	r1, #1
  4013a2:	480c      	ldr	r0, [pc, #48]	; (4013d4 <LED_init+0x48>)
  4013a4:	4d0c      	ldr	r5, [pc, #48]	; (4013d8 <LED_init+0x4c>)
  4013a6:	47a8      	blx	r5
	pmc_enable_periph_clk(LED3_PIO_ID);
  4013a8:	200b      	movs	r0, #11
  4013aa:	47b8      	blx	r7
	pio_set_output(LED3_PIO, LED3_IDX_MASK, estado, 0, 0);
  4013ac:	9400      	str	r4, [sp, #0]
  4013ae:	4623      	mov	r3, r4
  4013b0:	4632      	mov	r2, r6
  4013b2:	2104      	movs	r1, #4
  4013b4:	4809      	ldr	r0, [pc, #36]	; (4013dc <LED_init+0x50>)
  4013b6:	47a8      	blx	r5
	pmc_enable_periph_clk(LED2_PIO_ID);
  4013b8:	200c      	movs	r0, #12
  4013ba:	47b8      	blx	r7
	pio_set_output(LED2_PIO, LED2_IDX_MASK, estado, 0, 0 );
  4013bc:	9400      	str	r4, [sp, #0]
  4013be:	4623      	mov	r3, r4
  4013c0:	4632      	mov	r2, r6
  4013c2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4013c6:	4806      	ldr	r0, [pc, #24]	; (4013e0 <LED_init+0x54>)
  4013c8:	47a8      	blx	r5
};
  4013ca:	b003      	add	sp, #12
  4013cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4013ce:	bf00      	nop
  4013d0:	00400be1 	.word	0x00400be1
  4013d4:	400e0e00 	.word	0x400e0e00
  4013d8:	0040094d 	.word	0x0040094d
  4013dc:	400e1000 	.word	0x400e1000
  4013e0:	400e1200 	.word	0x400e1200

004013e4 <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4013e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4013e8:	b085      	sub	sp, #20
  4013ea:	4606      	mov	r6, r0
  4013ec:	460c      	mov	r4, r1
  4013ee:	4617      	mov	r7, r2
  4013f0:	4698      	mov	r8, r3
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  4013f2:	4608      	mov	r0, r1
  4013f4:	4b18      	ldr	r3, [pc, #96]	; (401458 <TC_init+0x74>)
  4013f6:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4013f8:	4d18      	ldr	r5, [pc, #96]	; (40145c <TC_init+0x78>)
  4013fa:	9500      	str	r5, [sp, #0]
  4013fc:	ab02      	add	r3, sp, #8
  4013fe:	aa03      	add	r2, sp, #12
  401400:	4629      	mov	r1, r5
  401402:	4640      	mov	r0, r8
  401404:	f8df 906c 	ldr.w	r9, [pc, #108]	; 401474 <TC_init+0x90>
  401408:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  40140a:	9a02      	ldr	r2, [sp, #8]
  40140c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401410:	4639      	mov	r1, r7
  401412:	4630      	mov	r0, r6
  401414:	4b12      	ldr	r3, [pc, #72]	; (401460 <TC_init+0x7c>)
  401416:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  401418:	9a03      	ldr	r2, [sp, #12]
  40141a:	fbb5 f2f2 	udiv	r2, r5, r2
  40141e:	fbb2 f2f8 	udiv	r2, r2, r8
  401422:	4639      	mov	r1, r7
  401424:	4630      	mov	r0, r6
  401426:	4b0f      	ldr	r3, [pc, #60]	; (401464 <TC_init+0x80>)
  401428:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40142a:	b263      	sxtb	r3, r4
  40142c:	095b      	lsrs	r3, r3, #5
  40142e:	f004 041f 	and.w	r4, r4, #31
  401432:	2201      	movs	r2, #1
  401434:	fa02 f404 	lsl.w	r4, r2, r4
  401438:	4a0b      	ldr	r2, [pc, #44]	; (401468 <TC_init+0x84>)
  40143a:	f842 4023 	str.w	r4, [r2, r3, lsl #2]

	/* Configura e ativa interrupco no TC canal 0 */
	/* Interrupo no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  40143e:	2210      	movs	r2, #16
  401440:	4639      	mov	r1, r7
  401442:	4630      	mov	r0, r6
  401444:	4b09      	ldr	r3, [pc, #36]	; (40146c <TC_init+0x88>)
  401446:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  401448:	4639      	mov	r1, r7
  40144a:	4630      	mov	r0, r6
  40144c:	4b08      	ldr	r3, [pc, #32]	; (401470 <TC_init+0x8c>)
  40144e:	4798      	blx	r3
}
  401450:	b005      	add	sp, #20
  401452:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401456:	bf00      	nop
  401458:	00400be1 	.word	0x00400be1
  40145c:	11e1a300 	.word	0x11e1a300
  401460:	004002f7 	.word	0x004002f7
  401464:	00400319 	.word	0x00400319
  401468:	e000e100 	.word	0xe000e100
  40146c:	00400321 	.word	0x00400321
  401470:	00400311 	.word	0x00400311
  401474:	00400331 	.word	0x00400331

00401478 <main>:
	else
	pio_set(pio,mask);
}

int main (void)
{
  401478:	b508      	push	{r3, lr}
	/* Initialize the SAM system */
	sysclk_init();
  40147a:	4c24      	ldr	r4, [pc, #144]	; (40150c <main+0x94>)
  40147c:	47a0      	blx	r4

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40147e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401482:	4b23      	ldr	r3, [pc, #140]	; (401510 <main+0x98>)
  401484:	605a      	str	r2, [r3, #4]

	/* Configura Leds */
	LED_init(0);
  401486:	2000      	movs	r0, #0
  401488:	4b22      	ldr	r3, [pc, #136]	; (401514 <main+0x9c>)
  40148a:	4798      	blx	r3
	
	
	board_init();
  40148c:	4b22      	ldr	r3, [pc, #136]	; (401518 <main+0xa0>)
  40148e:	4798      	blx	r3
	sysclk_init();
  401490:	47a0      	blx	r4
	delay_init();
	sysclk_init();
  401492:	47a0      	blx	r4
	io_init();
  401494:	4b21      	ldr	r3, [pc, #132]	; (40151c <main+0xa4>)
  401496:	4798      	blx	r3


  // Init OLED
	gfx_mono_ssd1306_init();
  401498:	4b21      	ldr	r3, [pc, #132]	; (401520 <main+0xa8>)
  40149a:	4798      	blx	r3
	
	TC_init(TC0, ID_TC1, 1, 5);
  40149c:	4d21      	ldr	r5, [pc, #132]	; (401524 <main+0xac>)
  40149e:	2305      	movs	r3, #5
  4014a0:	2201      	movs	r2, #1
  4014a2:	2118      	movs	r1, #24
  4014a4:	4628      	mov	r0, r5
  4014a6:	4c20      	ldr	r4, [pc, #128]	; (401528 <main+0xb0>)
  4014a8:	47a0      	blx	r4
	TC_init(TC0, ID_TC0, 0, 1);
  4014aa:	2301      	movs	r3, #1
  4014ac:	2200      	movs	r2, #0
  4014ae:	2117      	movs	r1, #23
  4014b0:	4628      	mov	r0, r5
  4014b2:	47a0      	blx	r4
	TC_init(TC0, ID_TC2, 2, 10);
  4014b4:	230a      	movs	r3, #10
  4014b6:	2202      	movs	r2, #2
  4014b8:	2119      	movs	r1, #25
  4014ba:	4628      	mov	r0, r5
  4014bc:	47a0      	blx	r4
	//gfx_mono_draw_filled_circle(20, 16, 16, GFX_PIXEL_SET, GFX_WHOLE);
    //gfx_mono_draw_string("rique", 50,16, &sysfont);
	

	while(1) {
		if(flag_tc){
  4014be:	4d1b      	ldr	r5, [pc, #108]	; (40152c <main+0xb4>)
			pisca_led(1,100,1);
  4014c0:	4e1b      	ldr	r6, [pc, #108]	; (401530 <main+0xb8>)
			flag_tc = 0;
		}
		if(flag_tc2){
  4014c2:	4c1c      	ldr	r4, [pc, #112]	; (401534 <main+0xbc>)
  4014c4:	e010      	b.n	4014e8 <main+0x70>
			pisca_led(1,100,1);
  4014c6:	2201      	movs	r2, #1
  4014c8:	2164      	movs	r1, #100	; 0x64
  4014ca:	4610      	mov	r0, r2
  4014cc:	47b0      	blx	r6
			flag_tc = 0;
  4014ce:	2300      	movs	r3, #0
  4014d0:	702b      	strb	r3, [r5, #0]
  4014d2:	e00c      	b.n	4014ee <main+0x76>
			pisca_led(1,100,2);
  4014d4:	2202      	movs	r2, #2
  4014d6:	2164      	movs	r1, #100	; 0x64
  4014d8:	2001      	movs	r0, #1
  4014da:	47b0      	blx	r6
			flag_tc2 = 0;
  4014dc:	2300      	movs	r3, #0
  4014de:	7023      	strb	r3, [r4, #0]
  4014e0:	e008      	b.n	4014f4 <main+0x7c>
		if(flag_tc3){
			pisca_led(1,100,3);
			flag_tc3 = 0;
		}
	
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  4014e2:	2002      	movs	r0, #2
  4014e4:	4b14      	ldr	r3, [pc, #80]	; (401538 <main+0xc0>)
  4014e6:	4798      	blx	r3
		if(flag_tc){
  4014e8:	782b      	ldrb	r3, [r5, #0]
  4014ea:	2b00      	cmp	r3, #0
  4014ec:	d1eb      	bne.n	4014c6 <main+0x4e>
		if(flag_tc2){
  4014ee:	7823      	ldrb	r3, [r4, #0]
  4014f0:	2b00      	cmp	r3, #0
  4014f2:	d1ef      	bne.n	4014d4 <main+0x5c>
		if(flag_tc3){
  4014f4:	4b11      	ldr	r3, [pc, #68]	; (40153c <main+0xc4>)
  4014f6:	781b      	ldrb	r3, [r3, #0]
  4014f8:	2b00      	cmp	r3, #0
  4014fa:	d0f2      	beq.n	4014e2 <main+0x6a>
			pisca_led(1,100,3);
  4014fc:	2203      	movs	r2, #3
  4014fe:	2164      	movs	r1, #100	; 0x64
  401500:	2001      	movs	r0, #1
  401502:	47b0      	blx	r6
			flag_tc3 = 0;
  401504:	2200      	movs	r2, #0
  401506:	4b0d      	ldr	r3, [pc, #52]	; (40153c <main+0xc4>)
  401508:	701a      	strb	r2, [r3, #0]
  40150a:	e7ea      	b.n	4014e2 <main+0x6a>
  40150c:	004006cd 	.word	0x004006cd
  401510:	400e1850 	.word	0x400e1850
  401514:	0040138d 	.word	0x0040138d
  401518:	0040073d 	.word	0x0040073d
  40151c:	0040115d 	.word	0x0040115d
  401520:	0040041d 	.word	0x0040041d
  401524:	4000c000 	.word	0x4000c000
  401528:	004013e5 	.word	0x004013e5
  40152c:	204006d4 	.word	0x204006d4
  401530:	004011fd 	.word	0x004011fd
  401534:	204006d5 	.word	0x204006d5
  401538:	00400c85 	.word	0x00400c85
  40153c:	204006d6 	.word	0x204006d6

00401540 <__aeabi_uldivmod>:
  401540:	b953      	cbnz	r3, 401558 <__aeabi_uldivmod+0x18>
  401542:	b94a      	cbnz	r2, 401558 <__aeabi_uldivmod+0x18>
  401544:	2900      	cmp	r1, #0
  401546:	bf08      	it	eq
  401548:	2800      	cmpeq	r0, #0
  40154a:	bf1c      	itt	ne
  40154c:	f04f 31ff 	movne.w	r1, #4294967295
  401550:	f04f 30ff 	movne.w	r0, #4294967295
  401554:	f000 b97a 	b.w	40184c <__aeabi_idiv0>
  401558:	f1ad 0c08 	sub.w	ip, sp, #8
  40155c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401560:	f000 f806 	bl	401570 <__udivmoddi4>
  401564:	f8dd e004 	ldr.w	lr, [sp, #4]
  401568:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40156c:	b004      	add	sp, #16
  40156e:	4770      	bx	lr

00401570 <__udivmoddi4>:
  401570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401574:	468c      	mov	ip, r1
  401576:	460d      	mov	r5, r1
  401578:	4604      	mov	r4, r0
  40157a:	9e08      	ldr	r6, [sp, #32]
  40157c:	2b00      	cmp	r3, #0
  40157e:	d151      	bne.n	401624 <__udivmoddi4+0xb4>
  401580:	428a      	cmp	r2, r1
  401582:	4617      	mov	r7, r2
  401584:	d96d      	bls.n	401662 <__udivmoddi4+0xf2>
  401586:	fab2 fe82 	clz	lr, r2
  40158a:	f1be 0f00 	cmp.w	lr, #0
  40158e:	d00b      	beq.n	4015a8 <__udivmoddi4+0x38>
  401590:	f1ce 0c20 	rsb	ip, lr, #32
  401594:	fa01 f50e 	lsl.w	r5, r1, lr
  401598:	fa20 fc0c 	lsr.w	ip, r0, ip
  40159c:	fa02 f70e 	lsl.w	r7, r2, lr
  4015a0:	ea4c 0c05 	orr.w	ip, ip, r5
  4015a4:	fa00 f40e 	lsl.w	r4, r0, lr
  4015a8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4015ac:	0c25      	lsrs	r5, r4, #16
  4015ae:	fbbc f8fa 	udiv	r8, ip, sl
  4015b2:	fa1f f987 	uxth.w	r9, r7
  4015b6:	fb0a cc18 	mls	ip, sl, r8, ip
  4015ba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4015be:	fb08 f309 	mul.w	r3, r8, r9
  4015c2:	42ab      	cmp	r3, r5
  4015c4:	d90a      	bls.n	4015dc <__udivmoddi4+0x6c>
  4015c6:	19ed      	adds	r5, r5, r7
  4015c8:	f108 32ff 	add.w	r2, r8, #4294967295
  4015cc:	f080 8123 	bcs.w	401816 <__udivmoddi4+0x2a6>
  4015d0:	42ab      	cmp	r3, r5
  4015d2:	f240 8120 	bls.w	401816 <__udivmoddi4+0x2a6>
  4015d6:	f1a8 0802 	sub.w	r8, r8, #2
  4015da:	443d      	add	r5, r7
  4015dc:	1aed      	subs	r5, r5, r3
  4015de:	b2a4      	uxth	r4, r4
  4015e0:	fbb5 f0fa 	udiv	r0, r5, sl
  4015e4:	fb0a 5510 	mls	r5, sl, r0, r5
  4015e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4015ec:	fb00 f909 	mul.w	r9, r0, r9
  4015f0:	45a1      	cmp	r9, r4
  4015f2:	d909      	bls.n	401608 <__udivmoddi4+0x98>
  4015f4:	19e4      	adds	r4, r4, r7
  4015f6:	f100 33ff 	add.w	r3, r0, #4294967295
  4015fa:	f080 810a 	bcs.w	401812 <__udivmoddi4+0x2a2>
  4015fe:	45a1      	cmp	r9, r4
  401600:	f240 8107 	bls.w	401812 <__udivmoddi4+0x2a2>
  401604:	3802      	subs	r0, #2
  401606:	443c      	add	r4, r7
  401608:	eba4 0409 	sub.w	r4, r4, r9
  40160c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401610:	2100      	movs	r1, #0
  401612:	2e00      	cmp	r6, #0
  401614:	d061      	beq.n	4016da <__udivmoddi4+0x16a>
  401616:	fa24 f40e 	lsr.w	r4, r4, lr
  40161a:	2300      	movs	r3, #0
  40161c:	6034      	str	r4, [r6, #0]
  40161e:	6073      	str	r3, [r6, #4]
  401620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401624:	428b      	cmp	r3, r1
  401626:	d907      	bls.n	401638 <__udivmoddi4+0xc8>
  401628:	2e00      	cmp	r6, #0
  40162a:	d054      	beq.n	4016d6 <__udivmoddi4+0x166>
  40162c:	2100      	movs	r1, #0
  40162e:	e886 0021 	stmia.w	r6, {r0, r5}
  401632:	4608      	mov	r0, r1
  401634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401638:	fab3 f183 	clz	r1, r3
  40163c:	2900      	cmp	r1, #0
  40163e:	f040 808e 	bne.w	40175e <__udivmoddi4+0x1ee>
  401642:	42ab      	cmp	r3, r5
  401644:	d302      	bcc.n	40164c <__udivmoddi4+0xdc>
  401646:	4282      	cmp	r2, r0
  401648:	f200 80fa 	bhi.w	401840 <__udivmoddi4+0x2d0>
  40164c:	1a84      	subs	r4, r0, r2
  40164e:	eb65 0503 	sbc.w	r5, r5, r3
  401652:	2001      	movs	r0, #1
  401654:	46ac      	mov	ip, r5
  401656:	2e00      	cmp	r6, #0
  401658:	d03f      	beq.n	4016da <__udivmoddi4+0x16a>
  40165a:	e886 1010 	stmia.w	r6, {r4, ip}
  40165e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401662:	b912      	cbnz	r2, 40166a <__udivmoddi4+0xfa>
  401664:	2701      	movs	r7, #1
  401666:	fbb7 f7f2 	udiv	r7, r7, r2
  40166a:	fab7 fe87 	clz	lr, r7
  40166e:	f1be 0f00 	cmp.w	lr, #0
  401672:	d134      	bne.n	4016de <__udivmoddi4+0x16e>
  401674:	1beb      	subs	r3, r5, r7
  401676:	0c3a      	lsrs	r2, r7, #16
  401678:	fa1f fc87 	uxth.w	ip, r7
  40167c:	2101      	movs	r1, #1
  40167e:	fbb3 f8f2 	udiv	r8, r3, r2
  401682:	0c25      	lsrs	r5, r4, #16
  401684:	fb02 3318 	mls	r3, r2, r8, r3
  401688:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40168c:	fb0c f308 	mul.w	r3, ip, r8
  401690:	42ab      	cmp	r3, r5
  401692:	d907      	bls.n	4016a4 <__udivmoddi4+0x134>
  401694:	19ed      	adds	r5, r5, r7
  401696:	f108 30ff 	add.w	r0, r8, #4294967295
  40169a:	d202      	bcs.n	4016a2 <__udivmoddi4+0x132>
  40169c:	42ab      	cmp	r3, r5
  40169e:	f200 80d1 	bhi.w	401844 <__udivmoddi4+0x2d4>
  4016a2:	4680      	mov	r8, r0
  4016a4:	1aed      	subs	r5, r5, r3
  4016a6:	b2a3      	uxth	r3, r4
  4016a8:	fbb5 f0f2 	udiv	r0, r5, r2
  4016ac:	fb02 5510 	mls	r5, r2, r0, r5
  4016b0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4016b4:	fb0c fc00 	mul.w	ip, ip, r0
  4016b8:	45a4      	cmp	ip, r4
  4016ba:	d907      	bls.n	4016cc <__udivmoddi4+0x15c>
  4016bc:	19e4      	adds	r4, r4, r7
  4016be:	f100 33ff 	add.w	r3, r0, #4294967295
  4016c2:	d202      	bcs.n	4016ca <__udivmoddi4+0x15a>
  4016c4:	45a4      	cmp	ip, r4
  4016c6:	f200 80b8 	bhi.w	40183a <__udivmoddi4+0x2ca>
  4016ca:	4618      	mov	r0, r3
  4016cc:	eba4 040c 	sub.w	r4, r4, ip
  4016d0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4016d4:	e79d      	b.n	401612 <__udivmoddi4+0xa2>
  4016d6:	4631      	mov	r1, r6
  4016d8:	4630      	mov	r0, r6
  4016da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4016de:	f1ce 0420 	rsb	r4, lr, #32
  4016e2:	fa05 f30e 	lsl.w	r3, r5, lr
  4016e6:	fa07 f70e 	lsl.w	r7, r7, lr
  4016ea:	fa20 f804 	lsr.w	r8, r0, r4
  4016ee:	0c3a      	lsrs	r2, r7, #16
  4016f0:	fa25 f404 	lsr.w	r4, r5, r4
  4016f4:	ea48 0803 	orr.w	r8, r8, r3
  4016f8:	fbb4 f1f2 	udiv	r1, r4, r2
  4016fc:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401700:	fb02 4411 	mls	r4, r2, r1, r4
  401704:	fa1f fc87 	uxth.w	ip, r7
  401708:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40170c:	fb01 f30c 	mul.w	r3, r1, ip
  401710:	42ab      	cmp	r3, r5
  401712:	fa00 f40e 	lsl.w	r4, r0, lr
  401716:	d909      	bls.n	40172c <__udivmoddi4+0x1bc>
  401718:	19ed      	adds	r5, r5, r7
  40171a:	f101 30ff 	add.w	r0, r1, #4294967295
  40171e:	f080 808a 	bcs.w	401836 <__udivmoddi4+0x2c6>
  401722:	42ab      	cmp	r3, r5
  401724:	f240 8087 	bls.w	401836 <__udivmoddi4+0x2c6>
  401728:	3902      	subs	r1, #2
  40172a:	443d      	add	r5, r7
  40172c:	1aeb      	subs	r3, r5, r3
  40172e:	fa1f f588 	uxth.w	r5, r8
  401732:	fbb3 f0f2 	udiv	r0, r3, r2
  401736:	fb02 3310 	mls	r3, r2, r0, r3
  40173a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40173e:	fb00 f30c 	mul.w	r3, r0, ip
  401742:	42ab      	cmp	r3, r5
  401744:	d907      	bls.n	401756 <__udivmoddi4+0x1e6>
  401746:	19ed      	adds	r5, r5, r7
  401748:	f100 38ff 	add.w	r8, r0, #4294967295
  40174c:	d26f      	bcs.n	40182e <__udivmoddi4+0x2be>
  40174e:	42ab      	cmp	r3, r5
  401750:	d96d      	bls.n	40182e <__udivmoddi4+0x2be>
  401752:	3802      	subs	r0, #2
  401754:	443d      	add	r5, r7
  401756:	1aeb      	subs	r3, r5, r3
  401758:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40175c:	e78f      	b.n	40167e <__udivmoddi4+0x10e>
  40175e:	f1c1 0720 	rsb	r7, r1, #32
  401762:	fa22 f807 	lsr.w	r8, r2, r7
  401766:	408b      	lsls	r3, r1
  401768:	fa05 f401 	lsl.w	r4, r5, r1
  40176c:	ea48 0303 	orr.w	r3, r8, r3
  401770:	fa20 fe07 	lsr.w	lr, r0, r7
  401774:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401778:	40fd      	lsrs	r5, r7
  40177a:	ea4e 0e04 	orr.w	lr, lr, r4
  40177e:	fbb5 f9fc 	udiv	r9, r5, ip
  401782:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401786:	fb0c 5519 	mls	r5, ip, r9, r5
  40178a:	fa1f f883 	uxth.w	r8, r3
  40178e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401792:	fb09 f408 	mul.w	r4, r9, r8
  401796:	42ac      	cmp	r4, r5
  401798:	fa02 f201 	lsl.w	r2, r2, r1
  40179c:	fa00 fa01 	lsl.w	sl, r0, r1
  4017a0:	d908      	bls.n	4017b4 <__udivmoddi4+0x244>
  4017a2:	18ed      	adds	r5, r5, r3
  4017a4:	f109 30ff 	add.w	r0, r9, #4294967295
  4017a8:	d243      	bcs.n	401832 <__udivmoddi4+0x2c2>
  4017aa:	42ac      	cmp	r4, r5
  4017ac:	d941      	bls.n	401832 <__udivmoddi4+0x2c2>
  4017ae:	f1a9 0902 	sub.w	r9, r9, #2
  4017b2:	441d      	add	r5, r3
  4017b4:	1b2d      	subs	r5, r5, r4
  4017b6:	fa1f fe8e 	uxth.w	lr, lr
  4017ba:	fbb5 f0fc 	udiv	r0, r5, ip
  4017be:	fb0c 5510 	mls	r5, ip, r0, r5
  4017c2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4017c6:	fb00 f808 	mul.w	r8, r0, r8
  4017ca:	45a0      	cmp	r8, r4
  4017cc:	d907      	bls.n	4017de <__udivmoddi4+0x26e>
  4017ce:	18e4      	adds	r4, r4, r3
  4017d0:	f100 35ff 	add.w	r5, r0, #4294967295
  4017d4:	d229      	bcs.n	40182a <__udivmoddi4+0x2ba>
  4017d6:	45a0      	cmp	r8, r4
  4017d8:	d927      	bls.n	40182a <__udivmoddi4+0x2ba>
  4017da:	3802      	subs	r0, #2
  4017dc:	441c      	add	r4, r3
  4017de:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4017e2:	eba4 0408 	sub.w	r4, r4, r8
  4017e6:	fba0 8902 	umull	r8, r9, r0, r2
  4017ea:	454c      	cmp	r4, r9
  4017ec:	46c6      	mov	lr, r8
  4017ee:	464d      	mov	r5, r9
  4017f0:	d315      	bcc.n	40181e <__udivmoddi4+0x2ae>
  4017f2:	d012      	beq.n	40181a <__udivmoddi4+0x2aa>
  4017f4:	b156      	cbz	r6, 40180c <__udivmoddi4+0x29c>
  4017f6:	ebba 030e 	subs.w	r3, sl, lr
  4017fa:	eb64 0405 	sbc.w	r4, r4, r5
  4017fe:	fa04 f707 	lsl.w	r7, r4, r7
  401802:	40cb      	lsrs	r3, r1
  401804:	431f      	orrs	r7, r3
  401806:	40cc      	lsrs	r4, r1
  401808:	6037      	str	r7, [r6, #0]
  40180a:	6074      	str	r4, [r6, #4]
  40180c:	2100      	movs	r1, #0
  40180e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401812:	4618      	mov	r0, r3
  401814:	e6f8      	b.n	401608 <__udivmoddi4+0x98>
  401816:	4690      	mov	r8, r2
  401818:	e6e0      	b.n	4015dc <__udivmoddi4+0x6c>
  40181a:	45c2      	cmp	sl, r8
  40181c:	d2ea      	bcs.n	4017f4 <__udivmoddi4+0x284>
  40181e:	ebb8 0e02 	subs.w	lr, r8, r2
  401822:	eb69 0503 	sbc.w	r5, r9, r3
  401826:	3801      	subs	r0, #1
  401828:	e7e4      	b.n	4017f4 <__udivmoddi4+0x284>
  40182a:	4628      	mov	r0, r5
  40182c:	e7d7      	b.n	4017de <__udivmoddi4+0x26e>
  40182e:	4640      	mov	r0, r8
  401830:	e791      	b.n	401756 <__udivmoddi4+0x1e6>
  401832:	4681      	mov	r9, r0
  401834:	e7be      	b.n	4017b4 <__udivmoddi4+0x244>
  401836:	4601      	mov	r1, r0
  401838:	e778      	b.n	40172c <__udivmoddi4+0x1bc>
  40183a:	3802      	subs	r0, #2
  40183c:	443c      	add	r4, r7
  40183e:	e745      	b.n	4016cc <__udivmoddi4+0x15c>
  401840:	4608      	mov	r0, r1
  401842:	e708      	b.n	401656 <__udivmoddi4+0xe6>
  401844:	f1a8 0802 	sub.w	r8, r8, #2
  401848:	443d      	add	r5, r7
  40184a:	e72b      	b.n	4016a4 <__udivmoddi4+0x134>

0040184c <__aeabi_idiv0>:
  40184c:	4770      	bx	lr
  40184e:	bf00      	nop

00401850 <__libc_init_array>:
  401850:	b570      	push	{r4, r5, r6, lr}
  401852:	4e0f      	ldr	r6, [pc, #60]	; (401890 <__libc_init_array+0x40>)
  401854:	4d0f      	ldr	r5, [pc, #60]	; (401894 <__libc_init_array+0x44>)
  401856:	1b76      	subs	r6, r6, r5
  401858:	10b6      	asrs	r6, r6, #2
  40185a:	bf18      	it	ne
  40185c:	2400      	movne	r4, #0
  40185e:	d005      	beq.n	40186c <__libc_init_array+0x1c>
  401860:	3401      	adds	r4, #1
  401862:	f855 3b04 	ldr.w	r3, [r5], #4
  401866:	4798      	blx	r3
  401868:	42a6      	cmp	r6, r4
  40186a:	d1f9      	bne.n	401860 <__libc_init_array+0x10>
  40186c:	4e0a      	ldr	r6, [pc, #40]	; (401898 <__libc_init_array+0x48>)
  40186e:	4d0b      	ldr	r5, [pc, #44]	; (40189c <__libc_init_array+0x4c>)
  401870:	1b76      	subs	r6, r6, r5
  401872:	f000 f8a7 	bl	4019c4 <_init>
  401876:	10b6      	asrs	r6, r6, #2
  401878:	bf18      	it	ne
  40187a:	2400      	movne	r4, #0
  40187c:	d006      	beq.n	40188c <__libc_init_array+0x3c>
  40187e:	3401      	adds	r4, #1
  401880:	f855 3b04 	ldr.w	r3, [r5], #4
  401884:	4798      	blx	r3
  401886:	42a6      	cmp	r6, r4
  401888:	d1f9      	bne.n	40187e <__libc_init_array+0x2e>
  40188a:	bd70      	pop	{r4, r5, r6, pc}
  40188c:	bd70      	pop	{r4, r5, r6, pc}
  40188e:	bf00      	nop
  401890:	004019d0 	.word	0x004019d0
  401894:	004019d0 	.word	0x004019d0
  401898:	004019d8 	.word	0x004019d8
  40189c:	004019d0 	.word	0x004019d0

004018a0 <register_fini>:
  4018a0:	4b02      	ldr	r3, [pc, #8]	; (4018ac <register_fini+0xc>)
  4018a2:	b113      	cbz	r3, 4018aa <register_fini+0xa>
  4018a4:	4802      	ldr	r0, [pc, #8]	; (4018b0 <register_fini+0x10>)
  4018a6:	f000 b805 	b.w	4018b4 <atexit>
  4018aa:	4770      	bx	lr
  4018ac:	00000000 	.word	0x00000000
  4018b0:	004018c1 	.word	0x004018c1

004018b4 <atexit>:
  4018b4:	2300      	movs	r3, #0
  4018b6:	4601      	mov	r1, r0
  4018b8:	461a      	mov	r2, r3
  4018ba:	4618      	mov	r0, r3
  4018bc:	f000 b81e 	b.w	4018fc <__register_exitproc>

004018c0 <__libc_fini_array>:
  4018c0:	b538      	push	{r3, r4, r5, lr}
  4018c2:	4c0a      	ldr	r4, [pc, #40]	; (4018ec <__libc_fini_array+0x2c>)
  4018c4:	4d0a      	ldr	r5, [pc, #40]	; (4018f0 <__libc_fini_array+0x30>)
  4018c6:	1b64      	subs	r4, r4, r5
  4018c8:	10a4      	asrs	r4, r4, #2
  4018ca:	d00a      	beq.n	4018e2 <__libc_fini_array+0x22>
  4018cc:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4018d0:	3b01      	subs	r3, #1
  4018d2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4018d6:	3c01      	subs	r4, #1
  4018d8:	f855 3904 	ldr.w	r3, [r5], #-4
  4018dc:	4798      	blx	r3
  4018de:	2c00      	cmp	r4, #0
  4018e0:	d1f9      	bne.n	4018d6 <__libc_fini_array+0x16>
  4018e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4018e6:	f000 b877 	b.w	4019d8 <_fini>
  4018ea:	bf00      	nop
  4018ec:	004019e8 	.word	0x004019e8
  4018f0:	004019e4 	.word	0x004019e4

004018f4 <__retarget_lock_acquire_recursive>:
  4018f4:	4770      	bx	lr
  4018f6:	bf00      	nop

004018f8 <__retarget_lock_release_recursive>:
  4018f8:	4770      	bx	lr
  4018fa:	bf00      	nop

004018fc <__register_exitproc>:
  4018fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401900:	4d2c      	ldr	r5, [pc, #176]	; (4019b4 <__register_exitproc+0xb8>)
  401902:	4606      	mov	r6, r0
  401904:	6828      	ldr	r0, [r5, #0]
  401906:	4698      	mov	r8, r3
  401908:	460f      	mov	r7, r1
  40190a:	4691      	mov	r9, r2
  40190c:	f7ff fff2 	bl	4018f4 <__retarget_lock_acquire_recursive>
  401910:	4b29      	ldr	r3, [pc, #164]	; (4019b8 <__register_exitproc+0xbc>)
  401912:	681c      	ldr	r4, [r3, #0]
  401914:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401918:	2b00      	cmp	r3, #0
  40191a:	d03e      	beq.n	40199a <__register_exitproc+0x9e>
  40191c:	685a      	ldr	r2, [r3, #4]
  40191e:	2a1f      	cmp	r2, #31
  401920:	dc1c      	bgt.n	40195c <__register_exitproc+0x60>
  401922:	f102 0e01 	add.w	lr, r2, #1
  401926:	b176      	cbz	r6, 401946 <__register_exitproc+0x4a>
  401928:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40192c:	2401      	movs	r4, #1
  40192e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  401932:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  401936:	4094      	lsls	r4, r2
  401938:	4320      	orrs	r0, r4
  40193a:	2e02      	cmp	r6, #2
  40193c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  401940:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401944:	d023      	beq.n	40198e <__register_exitproc+0x92>
  401946:	3202      	adds	r2, #2
  401948:	f8c3 e004 	str.w	lr, [r3, #4]
  40194c:	6828      	ldr	r0, [r5, #0]
  40194e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  401952:	f7ff ffd1 	bl	4018f8 <__retarget_lock_release_recursive>
  401956:	2000      	movs	r0, #0
  401958:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40195c:	4b17      	ldr	r3, [pc, #92]	; (4019bc <__register_exitproc+0xc0>)
  40195e:	b30b      	cbz	r3, 4019a4 <__register_exitproc+0xa8>
  401960:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401964:	f3af 8000 	nop.w
  401968:	4603      	mov	r3, r0
  40196a:	b1d8      	cbz	r0, 4019a4 <__register_exitproc+0xa8>
  40196c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  401970:	6002      	str	r2, [r0, #0]
  401972:	2100      	movs	r1, #0
  401974:	6041      	str	r1, [r0, #4]
  401976:	460a      	mov	r2, r1
  401978:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40197c:	f04f 0e01 	mov.w	lr, #1
  401980:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  401984:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  401988:	2e00      	cmp	r6, #0
  40198a:	d0dc      	beq.n	401946 <__register_exitproc+0x4a>
  40198c:	e7cc      	b.n	401928 <__register_exitproc+0x2c>
  40198e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  401992:	430c      	orrs	r4, r1
  401994:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  401998:	e7d5      	b.n	401946 <__register_exitproc+0x4a>
  40199a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40199e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4019a2:	e7bb      	b.n	40191c <__register_exitproc+0x20>
  4019a4:	6828      	ldr	r0, [r5, #0]
  4019a6:	f7ff ffa7 	bl	4018f8 <__retarget_lock_release_recursive>
  4019aa:	f04f 30ff 	mov.w	r0, #4294967295
  4019ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4019b2:	bf00      	nop
  4019b4:	20400438 	.word	0x20400438
  4019b8:	004019c0 	.word	0x004019c0
  4019bc:	00000000 	.word	0x00000000

004019c0 <_global_impure_ptr>:
  4019c0:	20400010                                ..@ 

004019c4 <_init>:
  4019c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4019c6:	bf00      	nop
  4019c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4019ca:	bc08      	pop	{r3}
  4019cc:	469e      	mov	lr, r3
  4019ce:	4770      	bx	lr

004019d0 <__init_array_start>:
  4019d0:	004018a1 	.word	0x004018a1

004019d4 <__frame_dummy_init_array_entry>:
  4019d4:	00400165                                e.@.

004019d8 <_fini>:
  4019d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4019da:	bf00      	nop
  4019dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4019de:	bc08      	pop	{r3}
  4019e0:	469e      	mov	lr, r3
  4019e2:	4770      	bx	lr

004019e4 <__fini_array_start>:
  4019e4:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <impure_data>:
20400010:	0000 0000 02fc 2040 0364 2040 03cc 2040     ......@ d.@ ..@ 
	...
204000b8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000c8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400438 <__atexit_recursive_mutex>:
20400438:	06d8 2040                                   ..@ 
