
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101139                       # Simulator instruction rate (inst/s)
host_mem_usage                              201488120                       # Number of bytes of host memory used
host_op_rate                                   112670                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42114.68                       # Real time elapsed on the host
host_tick_rate                               25427252                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4259451409                       # Number of instructions simulated
sim_ops                                    4745063715                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   104                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5880615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11761030                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     77.041251                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       176274776                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    228805703                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3445613                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    303027950                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     11635906                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     11638949                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3043                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       358293969                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        14996454                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          103                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         652937019                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        643713139                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3444607                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          337546568                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     141361846                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     15332846                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     91729210                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2259451408                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2517117123                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2554707560                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.985286                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.161071                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1822084307     71.32%     71.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    272349094     10.66%     81.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    167662563      6.56%     88.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     40328076      1.58%     90.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     23856795      0.93%     91.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     12637005      0.49%     91.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     22043416      0.86%     92.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     52384458      2.05%     94.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    141361846      5.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2554707560                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     13687803                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2153536300                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             533851629                       # Number of loads committed
system.switch_cpus.commit.membars            17036202                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1530265264     60.79%     60.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     88604029      3.52%     64.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1703553      0.07%     64.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     28329059      1.13%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     18740210      0.74%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      7712135      0.31%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     25554594      1.02%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     30752066      1.22%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4302909      0.17%     68.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     30032221      1.19%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1703564      0.07%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    533851629     21.21%     91.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    215565890      8.56%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2517117123                       # Class of committed instruction
system.switch_cpus.commit.refs              749417519                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         225636151                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2259451408                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2517117123                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.136564                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.136564                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2042197253                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1023                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    171611364                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2644317606                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        104033363                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         328809144                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3469159                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          3649                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      89501127                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           358293969                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         188777731                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2373986728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        613246                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2433853810                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         6940330                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.139522                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    190553135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    202907136                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.947758                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2568010050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.054997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.476021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2041511236     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        123447150      4.81%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         26377957      1.03%     85.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         42620034      1.66%     86.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         38639716      1.50%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         18278695      0.71%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         22657929      0.88%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         12539434      0.49%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        241937899      9.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2568010050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3911867                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        344004281                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.007013                       # Inst execution rate
system.switch_cpus.iew.exec_refs            787771280                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          218027628                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       441253577                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     550218103                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     15387320                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1435998                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    219533686                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2608767666                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     569743652                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5476541                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2586020732                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        7715274                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     180082192                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3469159                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     190994969                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1140213                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     21930920                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        33225                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     19784245                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     16366474                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3967795                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        33225                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1200831                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2711036                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2527415067                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2560429329                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682377                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1724649320                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.997048                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2561655313                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2888601512                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1862968387                       # number of integer regfile writes
system.switch_cpus.ipc                       0.879845                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.879845                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1554812247     60.00%     60.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     88615769      3.42%     63.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1703553      0.07%     63.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     30016269      1.16%     64.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     18740956      0.72%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      8404449      0.32%     65.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     26413366      1.02%     66.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     30752073      1.19%     67.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      5151449      0.20%     68.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     36262398      1.40%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1703564      0.07%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    570745515     22.02%     91.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    218175598      8.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2591497273                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            45679996                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017627                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         8823735     19.32%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            76      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      3316759      7.26%     26.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2143013      4.69%     31.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            12      0.00%     31.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       821492      1.80%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     33.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       19348932     42.36%     75.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      11225977     24.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2362437230                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7258898261                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2315707194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2378559042                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2593380345                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2591497273                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     15387321                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     91650542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        57298                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        54475                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    168822021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2568010050                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.009146                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.815086                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1658184934     64.57%     64.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    337880242     13.16%     77.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    167147499      6.51%     84.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    121261359      4.72%     88.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     87303048      3.40%     92.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     46557574      1.81%     94.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     97871300      3.81%     97.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     28122658      1.10%     99.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     23681436      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2568010050                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.009146                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      274739975                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    537843629                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    244722135                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    321892335                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     48933607                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11827336                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    550218103                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    219533686                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3044993591                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      176721943                       # number of misc regfile writes
system.switch_cpus.numCycles               2568011241                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       766958190                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2805097721                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      188247511                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        140553597                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       23502860                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        164689                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4641700004                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2625908759                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2942561956                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         377783722                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       20691447                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3469159                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     272029363                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        137464232                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2905588576                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1007216015                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     20981082                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         540583377                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     15387322                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    368745025                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5022190695                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5230995399                       # The number of ROB writes
system.switch_cpus.timesIdled                      13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        302630907                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       196583728                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          179                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           89                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6740272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3364617                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13480544                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3364706                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5805694                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1195818                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4684619                       # Transaction distribution
system.membus.trans_dist::ReadExReq             74899                       # Transaction distribution
system.membus.trans_dist::ReadExResp            74899                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5805694                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      8874296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      8767327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17641623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17641623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    455996800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    449783808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    905780608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               905780608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5880593                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5880593    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5880593                       # Request fanout histogram
system.membus.reqLayer0.occupancy         13348379833                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13144659549                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        55438097220                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6647609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2639624                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10661657                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92663                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92663                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6647570                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20220699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20220816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1047556992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1047566976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6561048                       # Total snoops (count)
system.tol2bus.snoopTraffic                 153064704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13301320                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.252980                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.434735                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9936435     74.70%     74.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3364796     25.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     89      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13301320                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8029720308                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14053385805                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    378640128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         378642560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     77354240                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       77354240                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2958126                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2958145                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       604330                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            604330                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    353584862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            353587133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      72235577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            72235577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      72235577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    353584862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           425822710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1208565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   5868885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000337210360                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        68559                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        68559                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            9656889                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1140946                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2958145                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    604330                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5916290                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1208660                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 47367                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                   95                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           209424                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           184649                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           164353                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           171155                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           190304                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           184327                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           933005                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           641563                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           224829                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           933855                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          615790                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          457246                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          331649                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          220860                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          210321                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          195593                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            58993                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            35292                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            39636                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            38596                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            41554                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            50021                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            43754                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            42890                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            88845                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           254570                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          153134                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           91427                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          101428                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           49252                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           47838                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           71318                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.07                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                107462344326                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               29344615000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           217504650576                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18310.40                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37060.40                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4062182                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 762987                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                69.22                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               63.13                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5916290                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1208660                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2839573                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2839767                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  95773                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  93712                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     52                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     46                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 54271                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 54608                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 68365                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 68489                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 68663                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 68639                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 68655                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 68676                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 68779                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 68859                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 68835                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 68906                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 68883                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 68957                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 68837                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 68563                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 68559                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 68559                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   435                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2252296                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   201.109112                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   164.758448                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   170.805042                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        79012      3.51%      3.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1611136     71.53%     75.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       269808     11.98%     87.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       103862      4.61%     91.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        59854      2.66%     94.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        45377      2.01%     96.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        48490      2.15%     98.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        13948      0.62%     99.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        20809      0.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2252296                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        68559                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     85.603947                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    81.512208                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    26.277061                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           34      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          287      0.42%      0.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          982      1.43%      1.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         2319      3.38%      5.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         4187      6.11%     11.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         6014      8.77%     20.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         7544     11.00%     31.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         8246     12.03%     43.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         8359     12.19%     55.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         7723     11.26%     66.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         6389      9.32%     75.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         5222      7.62%     83.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         3813      5.56%     89.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         2678      3.91%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135         1824      2.66%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143         1257      1.83%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          724      1.06%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159          423      0.62%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167          251      0.37%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175          141      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183           73      0.11%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191           31      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199           24      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-215            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::216-223            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-247            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        68559                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        68559                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.627853                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.605678                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.869929                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           13966     20.37%     20.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             302      0.44%     20.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           52779     76.98%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             331      0.48%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1165      1.70%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              11      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        68559                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             375611072                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                3031488                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               77347072                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              378642560                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            77354240                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      350.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       72.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   353.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    72.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.30                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.74                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860147482                       # Total gap between requests
system.mem_ctrls0.avgGap                    300594.43                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    375608640                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     77347072                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2271.070390275468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 350753972.300837814808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 72228883.632279887795                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      5916252                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1208660                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1470192                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 217503180384                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24888597299588                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     38689.26                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     36763.68                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  20591892.92                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   68.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          9218711040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4899853530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        22777621020                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4477778640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    447103209720                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     34702423680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      607712266110                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       567.498904                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  86381125265                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 948721242459                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6862725240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3647609790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        19126489200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1830841920                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    444315229140                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     37050008640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      597365572410                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       557.836868                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  92520217501                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 942582150223                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    374070912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         374073344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     75710464                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       75710464                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2922429                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2922448                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       591488                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            591488                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    349317998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            349320269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      70700573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            70700573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      70700573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    349317998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           420020842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1182851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   5804395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000426794470                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        67111                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        67111                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            9546209                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1116650                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2922448                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    591488                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  5844896                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1182976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 40463                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  125                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           174864                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           221632                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           161696                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           216428                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           185640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           197362                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           959931                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           665937                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           162572                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           894527                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          580865                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          477958                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          276544                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          211409                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          212516                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          204552                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            59903                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            35840                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            38872                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            38570                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            42130                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            50550                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            43666                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            42828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            47740                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           267214                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          150932                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           92403                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          103804                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           49634                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           47344                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           71396                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.08                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                104562690224                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               29022165000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           213395808974                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18014.28                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36764.28                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4045317                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 751277                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                69.69                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               63.51                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              5844896                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1182976                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2801864                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2802350                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 101068                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  99059                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     48                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     44                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 53091                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 53389                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 66962                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 67060                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 67214                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 67189                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 67192                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 67210                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 67321                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 67388                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 67374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 67446                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 67413                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 67493                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 67376                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 67113                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 67111                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 67111                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   372                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2190661                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   204.131849                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   165.815058                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   176.921379                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        77245      3.53%      3.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1564023     71.40%     74.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       253025     11.55%     86.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       101863      4.65%     91.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        60116      2.74%     93.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        45642      2.08%     95.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        49598      2.26%     98.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        14760      0.67%     98.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        24389      1.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2190661                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        67111                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     86.488728                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    82.352408                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    26.588688                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             3      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           43      0.06%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          253      0.38%      0.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          894      1.33%      1.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         2212      3.30%      5.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         3815      5.68%     10.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         5673      8.45%     19.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         7259     10.82%     30.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         8193     12.21%     42.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         8055     12.00%     54.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         7566     11.27%     65.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         6324      9.42%     74.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         5152      7.68%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         3839      5.72%     88.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         2872      4.28%     92.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135         1896      2.83%     95.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143         1186      1.77%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          776      1.16%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159          475      0.71%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167          288      0.43%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175          139      0.21%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183           92      0.14%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191           50      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199           25      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207           14      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-215            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::216-223            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::232-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        67111                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        67111                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.624920                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.602771                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.869185                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           13741     20.48%     20.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             253      0.38%     20.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           51703     77.04%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             288      0.43%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1112      1.66%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        67111                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             371483712                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                2589632                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               75700864                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              374073344                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            75710464                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      346.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       70.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   349.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    70.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.26                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.71                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860214202                       # Total gap between requests
system.mem_ctrls1.avgGap                    304746.65                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    371481280                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     75700864                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2271.070390275468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 346899726.788499295712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 70691608.038104474545                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      5844858                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1182976                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1593328                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 213394215646                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24884088369986                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     41929.68                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36509.73                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  21035159.10                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   68.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8554648200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4546895760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        21569533020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4335037740                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    445449820980                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     36094009440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      605082613620                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       565.043260                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  90022191094                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 945080176630                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7086699900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3766662735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        19874118600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1839313980                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    446851232100                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     34914606720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      598865302515                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       559.237359                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  86962657532                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 948139710192                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       859678                       # number of demand (read+write) hits
system.l2.demand_hits::total                   859679                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       859678                       # number of overall hits
system.l2.overall_hits::total                  859679                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      5880555                       # number of demand (read+write) misses
system.l2.demand_misses::total                5880593                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      5880555                       # number of overall misses
system.l2.overall_misses::total               5880593                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3514476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 515439890211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     515443404687                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3514476                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 515439890211                       # number of overall miss cycles
system.l2.overall_miss_latency::total    515443404687                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6740233                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6740272                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6740233                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6740272                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.872456                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.872456                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.872456                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.872456                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 92486.210526                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87651.572039                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87651.603280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 92486.210526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87651.572039                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87651.603280                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1195818                       # number of writebacks
system.l2.writebacks::total                   1195818                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      5880555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5880593                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5880555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5880593                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3189400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 465178411304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 465181600704                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3189400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 465178411304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 465181600704                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.872456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.872456                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.872456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.872456                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83931.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79104.508215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79104.539407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83931.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79104.508215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79104.539407                       # average overall mshr miss latency
system.l2.replacements                        6561048                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1443806                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1443806                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1443806                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1443806                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2684095                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2684095                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        17764                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17764                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        74899                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               74899                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6912490155                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6912490155                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.808295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.808295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92290.820371                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92290.820371                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        74899                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          74899                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6272195765                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6272195765                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.808295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.808295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83742.049493                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83742.049493                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3514476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3514476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 92486.210526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92486.210526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3189400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3189400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83931.578947                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83931.578947                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       841914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            841914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5805656                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5805656                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 508527400056                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 508527400056                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6647570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6647570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.873350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.873350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87591.720911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87591.720911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5805656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5805656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 458906215539                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 458906215539                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.873350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.873350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79044.679109                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79044.679109                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                    10796665                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6561304                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.645506                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.789603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.005261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.001063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   235.204073                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.081209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.918766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 222246888                       # Number of tag accesses
system.l2.tags.data_accesses                222246888                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139312276                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    188777675                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2188982039                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204364                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    188777675                       # number of overall hits
system.cpu.icache.overall_hits::total      2188982039                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            930                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          874                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total           930                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4725861                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4725861                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4725861                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4725861                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    188777731                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2188982969                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    188777731                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2188982969                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 84390.375000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5081.570968                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 84390.375000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5081.570968                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          183                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           61                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          289                       # number of writebacks
system.cpu.icache.writebacks::total               289                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3573273                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3573273                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3573273                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3573273                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91622.384615                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91622.384615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91622.384615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91622.384615                       # average overall mshr miss latency
system.cpu.icache.replacements                    289                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    188777675                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2188982039                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           930                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4725861                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4725861                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    188777731                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2188982969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 84390.375000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5081.570968                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3573273                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3573273                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91622.384615                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91622.384615                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.933967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2188982952                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2397571.688938                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   603.948463                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    19.985504                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967866                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.032028                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       85370336704                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      85370336704                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633374888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    675717559                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1309092447                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633374888                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    675717559                       # number of overall hits
system.cpu.dcache.overall_hits::total      1309092447                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6166984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     38751377                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       44918361                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6166984                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     38751377                       # number of overall misses
system.cpu.dcache.overall_misses::total      44918361                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2862206321648                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2862206321648                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2862206321648                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2862206321648                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    714468936                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1354010808                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    714468936                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1354010808                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.054238                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033174                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.054238                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033174                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 73860.764268                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63720.186087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 73860.764268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63720.186087                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       126631                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    170651913                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2965                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         1138292                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.708600                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   149.919276                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2984665                       # number of writebacks
system.cpu.dcache.writebacks::total           2984665                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     32011215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     32011215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     32011215                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     32011215                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6740162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6740162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6740162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6740162                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 531506045361                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 531506045361                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 531506045361                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 531506045361                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009434                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004978                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009434                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004978                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78856.568338                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78856.568338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78856.568338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78856.568338                       # average overall mshr miss latency
system.cpu.dcache.replacements               12907034                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453489005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    475482733                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       928971738                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5828631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     38654735                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      44483366                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2854580893827                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2854580893827                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    514137468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    973455104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.075184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73848.155829                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64171.872556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     31927818                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     31927818                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6726917                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6726917                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 531307045455                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 531307045455                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006910                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78982.250778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78982.250778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179885883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    200234826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      380120709                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        96642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       434995                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7625427821                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7625427821                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    200331468                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    380555704                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001143                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78903.870170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17529.920622                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        83397                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        83397                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        13245                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13245                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    198999906                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    198999906                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 15024.530464                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15024.530464                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495618                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     15332720                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     28828338                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           73                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          175                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          248                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     14128794                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     14128794                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     15332895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     28828586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 80735.965714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 56970.943548                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          104                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           71                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      3601212                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3601212                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 50721.295775                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50721.295775                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     15332742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     28828433                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     15332742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     28828433                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1379656508                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12907290                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.889712                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   135.678563                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   120.320749                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.529994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.470003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       45186277754                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      45186277754                       # Number of data accesses

---------- End Simulation Statistics   ----------
