# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../vivadoSrc/rtl/i_mem.v" \
"../../../../RV32I_Core.srcs/i_mem_sim/imports/tb/i_mem_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
