0.6
2019.1
May 24 2019
15:06:07
C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v,1670752215,verilog,,C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v,,CLA;CLA_10;CLA_11;CLA_12;CLA_13;CLA_14;CLA_15;CLA_16;CLA_16_bit;CLA_16_bit_0;CLA_16_bit_1;CLA_16_bit_2;CLA_16_bit_3;CLA_16_bit_4;CLA_16_bit_5;CLA_17;CLA_18;CLA_19;CLA_20;CLA_21;CLA_22;CLA_23;CLA_24;CLA_25;CLA_26;CLA_27;CLA_28;CLA_29;CLA_30;CLA_31;CLA_32;CLA_6;CLA_7;CLA_8;CLA_9;MULTS;glbl,,,,,,,,
C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v,1670743699,verilog,,,,MULTS_tb,,,,,,,,
