Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar 19 04:19:37 2020
| Host         : machine running 64-bit major release  (build 9200)
| Command      : report_utilization -file tb_system_utilization_synth.rpt -pb tb_system_utilization_synth.pb
| Design       : tb_system
| Device       : xczu3egsfvc784-1LV
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 41330 |     0 |     70560 | 58.57 |
|   LUT as Logic             | 36619 |     0 |     70560 | 51.90 |
|   LUT as Memory            |  4711 |     0 |     28800 | 16.36 |
|     LUT as Distributed RAM |  3872 |     0 |           |       |
|     LUT as Shift Register  |   839 |     0 |           |       |
| CLB Registers              | 55571 |     0 |    141120 | 39.38 |
|   Register as Flip Flop    | 55571 |     0 |    141120 | 39.38 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   802 |     0 |      8820 |  9.09 |
| F7 Muxes                   |  3594 |     0 |     35280 | 10.19 |
| F8 Muxes                   |  1363 |     0 |     17640 |  7.73 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 29    |          Yes |           - |          Set |
| 8477  |          Yes |           - |        Reset |
| 155   |          Yes |         Set |            - |
| 46910 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  139 |     0 |       216 | 64.35 |
|   RAMB36/FIFO*    |   14 |     0 |       216 |  6.48 |
|     RAMB36E2 only |   14 |       |           |       |
|   RAMB18          |  250 |     0 |       432 | 57.87 |
|     RAMB18E2 only |  250 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   40 |     0 |       360 | 11.11 |
|   DSP48E2 only |   40 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       252 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       196 |  0.00 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 46910 |            Register |
| LUT6     | 21956 |                 CLB |
| FDCE     |  8477 |            Register |
| LUT2     |  7003 |                 CLB |
| LUT5     |  4497 |                 CLB |
| RAMD32   |  3596 |                 CLB |
| MUXF7    |  3594 |                 CLB |
| LUT4     |  3281 |                 CLB |
| LUT3     |  3118 |                 CLB |
| MUXF8    |  1363 |                 CLB |
| RAMD64E  |   960 |                 CLB |
| SRL16E   |   839 |                 CLB |
| CARRY8   |   802 |                 CLB |
| LUT1     |   722 |                 CLB |
| RAMB18E2 |   250 |           Block Ram |
| RAMS32   |   228 |                 CLB |
| FDSE     |   155 |            Register |
| DSP48E2  |    40 |          Arithmetic |
| FDPE     |    29 |            Register |
| RAMB36E2 |    14 |           Block Ram |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


