{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557201738797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557201738799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 12:02:18 2019 " "Processing started: Tue May 07 12:02:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557201738799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557201738799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MBA_module -c MBA_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off MBA_module -c MBA_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557201738799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557201739744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557201739744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mba_module.v 3 3 " "Found 3 design units, including 3 entities, in source file mba_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 MBA_module " "Found entity 1: MBA_module" {  } { { "MBA_module.v" "" { Text "C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557201750181 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_look_ahead_16bit " "Found entity 2: carry_look_ahead_16bit" {  } { { "MBA_module.v" "" { Text "C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557201750181 ""} { "Info" "ISGN_ENTITY_NAME" "3 carry_look_ahead_4bit " "Found entity 3: carry_look_ahead_4bit" {  } { { "MBA_module.v" "" { Text "C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557201750181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557201750181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mba_mod_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mba_mod_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MBA_mod_tb " "Found entity 1: MBA_mod_tb" {  } { { "MBA_mod_tb.v" "" { Text "C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_mod_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557201750181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557201750181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MBA_module " "Elaborating entity \"MBA_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557201750243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MBA_module.v(83) " "Verilog HDL assignment warning at MBA_module.v(83): truncated value with size 32 to match size of target (16)" {  } { { "MBA_module.v" "" { Text "C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557201750243 "|MBA_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MBA_module.v(98) " "Verilog HDL assignment warning at MBA_module.v(98): truncated value with size 32 to match size of target (16)" {  } { { "MBA_module.v" "" { Text "C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557201750243 "|MBA_module"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "MBA_module.v(51) " "Verilog HDL Case Statement warning at MBA_module.v(51): can't check case statement for completeness because the case expression has too many possible states" {  } { { "MBA_module.v" "" { Text "C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v" 51 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1557201750243 "|MBA_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead_16bit carry_look_ahead_16bit:cla1 " "Elaborating entity \"carry_look_ahead_16bit\" for hierarchy \"carry_look_ahead_16bit:cla1\"" {  } { { "MBA_module.v" "cla1" { Text "C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557201750243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead_4bit carry_look_ahead_16bit:cla1\|carry_look_ahead_4bit:cla1 " "Elaborating entity \"carry_look_ahead_4bit\" for hierarchy \"carry_look_ahead_16bit:cla1\|carry_look_ahead_4bit:cla1\"" {  } { { "MBA_module.v" "cla1" { Text "C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557201750259 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1557201751152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557201751402 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557201752318 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557201752318 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557201752397 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557201752397 ""} { "Info" "ICUT_CUT_TM_LCELLS" "203 " "Implemented 203 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557201752397 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557201752397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557201752459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 12:02:32 2019 " "Processing ended: Tue May 07 12:02:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557201752459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557201752459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557201752459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557201752459 ""}
