
Kozy_Main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000049e0  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000090  20000000  000049e0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00003f28  20000090  00004a70  00010090  2**2
                  ALLOC
  3 .stack        00002000  20003fb8  00008998  00010090  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010090  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000100b8  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002366d  00000000  00000000  00010113  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003fc4  00000000  00000000  00033780  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000845e  00000000  00000000  00037744  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000960  00000000  00000000  0003fba2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000009e8  00000000  00000000  00040502  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00018b8c  00000000  00000000  00040eea  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000fc3f  00000000  00000000  00059a76  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00088893  00000000  00000000  000696b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001e64  00000000  00000000  000f1f48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20005fb8 	.word	0x20005fb8
       4:	00002f69 	.word	0x00002f69
       8:	00002f65 	.word	0x00002f65
       c:	00002f65 	.word	0x00002f65
	...
      2c:	00000c39 	.word	0x00000c39
	...
      38:	00000ca1 	.word	0x00000ca1
      3c:	00000ce5 	.word	0x00000ce5
      40:	00002f65 	.word	0x00002f65
      44:	00002f65 	.word	0x00002f65
      48:	00002f65 	.word	0x00002f65
      4c:	00002f65 	.word	0x00002f65
      50:	00002861 	.word	0x00002861
      54:	00002f65 	.word	0x00002f65
      58:	00002f65 	.word	0x00002f65
      5c:	00002f65 	.word	0x00002f65
      60:	00002f65 	.word	0x00002f65
      64:	000027b1 	.word	0x000027b1
      68:	000027c1 	.word	0x000027c1
      6c:	000027d1 	.word	0x000027d1
      70:	000027e1 	.word	0x000027e1
      74:	000027f1 	.word	0x000027f1
      78:	00002801 	.word	0x00002801
      7c:	00002f65 	.word	0x00002f65
      80:	00002f65 	.word	0x00002f65
      84:	00002f65 	.word	0x00002f65
      88:	00002f65 	.word	0x00002f65
      8c:	00002f65 	.word	0x00002f65
      90:	00002f65 	.word	0x00002f65
	...
      9c:	00000591 	.word	0x00000591
      a0:	00002f65 	.word	0x00002f65
      a4:	00000000 	.word	0x00000000
      a8:	00002f65 	.word	0x00002f65
      ac:	00002f65 	.word	0x00002f65
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000090 	.word	0x20000090
      d4:	00000000 	.word	0x00000000
      d8:	000049e0 	.word	0x000049e0

000000dc <frame_dummy>:
      dc:	b508      	push	{r3, lr}
      de:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4807      	ldr	r0, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4908      	ldr	r1, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d003      	beq.n	fc <frame_dummy+0x20>
      f4:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f6:	2b00      	cmp	r3, #0
      f8:	d000      	beq.n	fc <frame_dummy+0x20>
      fa:	4798      	blx	r3
      fc:	bd08      	pop	{r3, pc}
      fe:	46c0      	nop			; (mov r8, r8)
     100:	00000000 	.word	0x00000000
     104:	000049e0 	.word	0x000049e0
     108:	20000094 	.word	0x20000094
     10c:	000049e0 	.word	0x000049e0
     110:	00000000 	.word	0x00000000

00000114 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     114:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     116:	2200      	movs	r2, #0
     118:	2300      	movs	r3, #0
     11a:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     11c:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     11e:	2100      	movs	r1, #0
     120:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     122:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     124:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     126:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     128:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     12a:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
     12c:	2406      	movs	r4, #6
     12e:	7304      	strb	r4, [r0, #12]
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     130:	24c0      	movs	r4, #192	; 0xc0
     132:	0164      	lsls	r4, r4, #5
     134:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     136:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     138:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     13a:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     13c:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     13e:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     140:	242a      	movs	r4, #42	; 0x2a
     142:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     144:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     146:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     148:	2424      	movs	r4, #36	; 0x24
     14a:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     14c:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     14e:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     150:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     152:	232b      	movs	r3, #43	; 0x2b
     154:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     156:	232c      	movs	r3, #44	; 0x2c
     158:	54c1      	strb	r1, [r0, r3]
}
     15a:	bd10      	pop	{r4, pc}

0000015c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	465f      	mov	r7, fp
     160:	4656      	mov	r6, sl
     162:	464d      	mov	r5, r9
     164:	4644      	mov	r4, r8
     166:	b4f0      	push	{r4, r5, r6, r7}
     168:	b099      	sub	sp, #100	; 0x64
     16a:	1c06      	adds	r6, r0, #0
     16c:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     16e:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     170:	4bba      	ldr	r3, [pc, #744]	; (45c <adc_init+0x300>)
     172:	6a18      	ldr	r0, [r3, #32]
     174:	2280      	movs	r2, #128	; 0x80
     176:	0252      	lsls	r2, r2, #9
     178:	4302      	orrs	r2, r0
     17a:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     17c:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     17e:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     180:	07da      	lsls	r2, r3, #31
     182:	d500      	bpl.n	186 <adc_init+0x2a>
     184:	e1f4      	b.n	570 <adc_init+0x414>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     186:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     188:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     18a:	0799      	lsls	r1, r3, #30
     18c:	d500      	bpl.n	190 <adc_init+0x34>
     18e:	e1ef      	b.n	570 <adc_init+0x414>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     190:	7863      	ldrb	r3, [r4, #1]
     192:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     194:	2b00      	cmp	r3, #0
     196:	d000      	beq.n	19a <adc_init+0x3e>
     198:	e1da      	b.n	550 <adc_init+0x3f4>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     19a:	4bb1      	ldr	r3, [pc, #708]	; (460 <adc_init+0x304>)
     19c:	6c19      	ldr	r1, [r3, #64]	; 0x40
     19e:	2204      	movs	r2, #4
     1a0:	430a      	orrs	r2, r1
     1a2:	641a      	str	r2, [r3, #64]	; 0x40
     1a4:	e1d4      	b.n	550 <adc_init+0x3f4>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     1a6:	7d23      	ldrb	r3, [r4, #20]
     1a8:	2b00      	cmp	r3, #0
     1aa:	d102      	bne.n	1b2 <adc_init+0x56>
			!config->freerunning) {
		module_inst->software_trigger = true;
     1ac:	2301      	movs	r3, #1
     1ae:	7773      	strb	r3, [r6, #29]
     1b0:	e001      	b.n	1b6 <adc_init+0x5a>
	} else {
		module_inst->software_trigger = false;
     1b2:	2300      	movs	r3, #0
     1b4:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
     1b6:	6832      	ldr	r2, [r6, #0]
     1b8:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     1ba:	7823      	ldrb	r3, [r4, #0]
     1bc:	4668      	mov	r0, sp
     1be:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     1c0:	201e      	movs	r0, #30
     1c2:	a902      	add	r1, sp, #8
     1c4:	4ba7      	ldr	r3, [pc, #668]	; (464 <adc_init+0x308>)
     1c6:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     1c8:	201e      	movs	r0, #30
     1ca:	4ba7      	ldr	r3, [pc, #668]	; (468 <adc_init+0x30c>)
     1cc:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
     1ce:	232c      	movs	r3, #44	; 0x2c
     1d0:	5ce3      	ldrb	r3, [r4, r3]
     1d2:	2b00      	cmp	r3, #0
     1d4:	d042      	beq.n	25c <adc_init+0x100>
		uint8_t offset = config->pin_scan.offset_start_scan;
     1d6:	222b      	movs	r2, #43	; 0x2b
     1d8:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
     1da:	7b21      	ldrb	r1, [r4, #12]
     1dc:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
     1de:	194a      	adds	r2, r1, r5
     1e0:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
     1e2:	18d3      	adds	r3, r2, r3
     1e4:	b2db      	uxtb	r3, r3
     1e6:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     1e8:	429a      	cmp	r2, r3
     1ea:	d221      	bcs.n	230 <adc_init+0xd4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     1ec:	4a9f      	ldr	r2, [pc, #636]	; (46c <adc_init+0x310>)
     1ee:	4693      	mov	fp, r2
     1f0:	4b9f      	ldr	r3, [pc, #636]	; (470 <adc_init+0x314>)
     1f2:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     1f4:	270f      	movs	r7, #15
     1f6:	402f      	ands	r7, r5
     1f8:	7b23      	ldrb	r3, [r4, #12]
     1fa:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     1fc:	a804      	add	r0, sp, #16
     1fe:	4659      	mov	r1, fp
     200:	2250      	movs	r2, #80	; 0x50
     202:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     204:	2f13      	cmp	r7, #19
     206:	d80c      	bhi.n	222 <adc_init+0xc6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     208:	00bf      	lsls	r7, r7, #2
     20a:	ab04      	add	r3, sp, #16
     20c:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     20e:	a903      	add	r1, sp, #12
     210:	2300      	movs	r3, #0
     212:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     214:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     216:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     218:	2301      	movs	r3, #1
     21a:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     21c:	b2c0      	uxtb	r0, r0
     21e:	4a95      	ldr	r2, [pc, #596]	; (474 <adc_init+0x318>)
     220:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
     222:	3501      	adds	r5, #1
     224:	b2ed      	uxtb	r5, r5
     226:	4640      	mov	r0, r8
     228:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     22a:	b2db      	uxtb	r3, r3
     22c:	454b      	cmp	r3, r9
     22e:	d3e1      	bcc.n	1f4 <adc_init+0x98>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
     230:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     232:	a804      	add	r0, sp, #16
     234:	498d      	ldr	r1, [pc, #564]	; (46c <adc_init+0x310>)
     236:	2250      	movs	r2, #80	; 0x50
     238:	4b8d      	ldr	r3, [pc, #564]	; (470 <adc_init+0x314>)
     23a:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     23c:	2d13      	cmp	r5, #19
     23e:	d837      	bhi.n	2b0 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     240:	00ad      	lsls	r5, r5, #2
     242:	ab04      	add	r3, sp, #16
     244:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     246:	a903      	add	r1, sp, #12
     248:	2300      	movs	r3, #0
     24a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     24c:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     24e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     250:	2301      	movs	r3, #1
     252:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     254:	b2c0      	uxtb	r0, r0
     256:	4b87      	ldr	r3, [pc, #540]	; (474 <adc_init+0x318>)
     258:	4798      	blx	r3
     25a:	e029      	b.n	2b0 <adc_init+0x154>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
     25c:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     25e:	a804      	add	r0, sp, #16
     260:	4982      	ldr	r1, [pc, #520]	; (46c <adc_init+0x310>)
     262:	2250      	movs	r2, #80	; 0x50
     264:	4b82      	ldr	r3, [pc, #520]	; (470 <adc_init+0x314>)
     266:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     268:	2d13      	cmp	r5, #19
     26a:	d80c      	bhi.n	286 <adc_init+0x12a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     26c:	00ad      	lsls	r5, r5, #2
     26e:	ab04      	add	r3, sp, #16
     270:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     272:	a903      	add	r1, sp, #12
     274:	2300      	movs	r3, #0
     276:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     278:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     27a:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     27c:	2301      	movs	r3, #1
     27e:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     280:	b2c0      	uxtb	r0, r0
     282:	4b7c      	ldr	r3, [pc, #496]	; (474 <adc_init+0x318>)
     284:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
     286:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     288:	a804      	add	r0, sp, #16
     28a:	4978      	ldr	r1, [pc, #480]	; (46c <adc_init+0x310>)
     28c:	2250      	movs	r2, #80	; 0x50
     28e:	4b78      	ldr	r3, [pc, #480]	; (470 <adc_init+0x314>)
     290:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     292:	2d13      	cmp	r5, #19
     294:	d80c      	bhi.n	2b0 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     296:	00ad      	lsls	r5, r5, #2
     298:	ab04      	add	r3, sp, #16
     29a:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     29c:	a903      	add	r1, sp, #12
     29e:	2300      	movs	r3, #0
     2a0:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     2a2:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2a4:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2a6:	2301      	movs	r3, #1
     2a8:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     2aa:	b2c0      	uxtb	r0, r0
     2ac:	4b71      	ldr	r3, [pc, #452]	; (474 <adc_init+0x318>)
     2ae:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     2b0:	7d63      	ldrb	r3, [r4, #21]
     2b2:	009b      	lsls	r3, r3, #2
     2b4:	b2db      	uxtb	r3, r3
     2b6:	9901      	ldr	r1, [sp, #4]
     2b8:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     2ba:	7da3      	ldrb	r3, [r4, #22]
     2bc:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
     2be:	7862      	ldrb	r2, [r4, #1]
     2c0:	4313      	orrs	r3, r2
     2c2:	b2db      	uxtb	r3, r3
     2c4:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
     2c6:	7923      	ldrb	r3, [r4, #4]
     2c8:	2b34      	cmp	r3, #52	; 0x34
     2ca:	d900      	bls.n	2ce <adc_init+0x172>
     2cc:	e13e      	b.n	54c <adc_init+0x3f0>
     2ce:	009b      	lsls	r3, r3, #2
     2d0:	4a69      	ldr	r2, [pc, #420]	; (478 <adc_init+0x31c>)
     2d2:	58d3      	ldr	r3, [r2, r3]
     2d4:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     2d6:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     2d8:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     2da:	2301      	movs	r3, #1
     2dc:	e01a      	b.n	314 <adc_init+0x1b8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
     2de:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
     2e0:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     2e2:	2510      	movs	r5, #16
     2e4:	e016      	b.n	314 <adc_init+0x1b8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     2e6:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     2e8:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     2ea:	2301      	movs	r3, #1
     2ec:	e012      	b.n	314 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     2ee:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     2f0:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     2f2:	2300      	movs	r3, #0
     2f4:	e00e      	b.n	314 <adc_init+0x1b8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     2f6:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
     2f8:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     2fa:	2300      	movs	r3, #0
     2fc:	e00a      	b.n	314 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     2fe:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
     300:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     302:	2300      	movs	r3, #0
     304:	e006      	b.n	314 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     306:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
     308:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     30a:	2300      	movs	r3, #0
     30c:	e002      	b.n	314 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     30e:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     310:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
     312:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     314:	011b      	lsls	r3, r3, #4
     316:	2170      	movs	r1, #112	; 0x70
     318:	400b      	ands	r3, r1
     31a:	4313      	orrs	r3, r2
     31c:	9a01      	ldr	r2, [sp, #4]
     31e:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     320:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
     322:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     324:	2b3f      	cmp	r3, #63	; 0x3f
     326:	d900      	bls.n	32a <adc_init+0x1ce>
     328:	e122      	b.n	570 <adc_init+0x414>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
     32a:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     32c:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     32e:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
     330:	b25b      	sxtb	r3, r3
     332:	2b00      	cmp	r3, #0
     334:	dbfb      	blt.n	32e <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     336:	7ce2      	ldrb	r2, [r4, #19]
     338:	8863      	ldrh	r3, [r4, #2]
     33a:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     33c:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     33e:	5ca2      	ldrb	r2, [r4, r2]
     340:	00d2      	lsls	r2, r2, #3
     342:	4313      	orrs	r3, r2
     344:	7d22      	ldrb	r2, [r4, #20]
     346:	0092      	lsls	r2, r2, #2
     348:	4313      	orrs	r3, r2
     34a:	7ca2      	ldrb	r2, [r4, #18]
     34c:	0052      	lsls	r2, r2, #1
     34e:	4313      	orrs	r3, r2
     350:	432b      	orrs	r3, r5
     352:	9801      	ldr	r0, [sp, #4]
     354:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     356:	7e23      	ldrb	r3, [r4, #24]
     358:	2b00      	cmp	r3, #0
     35a:	d101      	bne.n	360 <adc_init+0x204>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     35c:	6831      	ldr	r1, [r6, #0]
     35e:	e095      	b.n	48c <adc_init+0x330>
		switch (resolution) {
     360:	2d10      	cmp	r5, #16
     362:	d05b      	beq.n	41c <adc_init+0x2c0>
     364:	d802      	bhi.n	36c <adc_init+0x210>
     366:	2d00      	cmp	r5, #0
     368:	d038      	beq.n	3dc <adc_init+0x280>
     36a:	e7f7      	b.n	35c <adc_init+0x200>
     36c:	2d20      	cmp	r5, #32
     36e:	d019      	beq.n	3a4 <adc_init+0x248>
     370:	2d30      	cmp	r5, #48	; 0x30
     372:	d1f3      	bne.n	35c <adc_init+0x200>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     374:	7ce2      	ldrb	r2, [r4, #19]
     376:	2a00      	cmp	r2, #0
     378:	d00a      	beq.n	390 <adc_init+0x234>
					(config->window.window_lower_value > 127 ||
     37a:	69e2      	ldr	r2, [r4, #28]
     37c:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     37e:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     380:	2aff      	cmp	r2, #255	; 0xff
     382:	d900      	bls.n	386 <adc_init+0x22a>
     384:	e0f4      	b.n	570 <adc_init+0x414>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
     386:	6a22      	ldr	r2, [r4, #32]
     388:	3280      	adds	r2, #128	; 0x80
     38a:	2aff      	cmp	r2, #255	; 0xff
     38c:	d900      	bls.n	390 <adc_init+0x234>
     38e:	e0ef      	b.n	570 <adc_init+0x414>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     390:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
     392:	69e1      	ldr	r1, [r4, #28]
     394:	29ff      	cmp	r1, #255	; 0xff
     396:	dd00      	ble.n	39a <adc_init+0x23e>
     398:	e0ea      	b.n	570 <adc_init+0x414>
     39a:	6a22      	ldr	r2, [r4, #32]
     39c:	2aff      	cmp	r2, #255	; 0xff
     39e:	dd00      	ble.n	3a2 <adc_init+0x246>
     3a0:	e0e6      	b.n	570 <adc_init+0x414>
     3a2:	e7db      	b.n	35c <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     3a4:	7ce2      	ldrb	r2, [r4, #19]
     3a6:	2a00      	cmp	r2, #0
     3a8:	d00d      	beq.n	3c6 <adc_init+0x26a>
					(config->window.window_lower_value > 511 ||
     3aa:	69e0      	ldr	r0, [r4, #28]
     3ac:	2280      	movs	r2, #128	; 0x80
     3ae:	0092      	lsls	r2, r2, #2
     3b0:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value > -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3b2:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     3b4:	4a31      	ldr	r2, [pc, #196]	; (47c <adc_init+0x320>)
     3b6:	4291      	cmp	r1, r2
     3b8:	d900      	bls.n	3bc <adc_init+0x260>
     3ba:	e0d9      	b.n	570 <adc_init+0x414>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
     3bc:	4a30      	ldr	r2, [pc, #192]	; (480 <adc_init+0x324>)
     3be:	6a21      	ldr	r1, [r4, #32]
     3c0:	4291      	cmp	r1, r2
     3c2:	db00      	blt.n	3c6 <adc_init+0x26a>
     3c4:	e0d4      	b.n	570 <adc_init+0x414>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3c6:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value > -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
     3c8:	4a2c      	ldr	r2, [pc, #176]	; (47c <adc_init+0x320>)
     3ca:	69e1      	ldr	r1, [r4, #28]
     3cc:	4291      	cmp	r1, r2
     3ce:	dd00      	ble.n	3d2 <adc_init+0x276>
     3d0:	e0ce      	b.n	570 <adc_init+0x414>
     3d2:	6a21      	ldr	r1, [r4, #32]
     3d4:	4291      	cmp	r1, r2
     3d6:	dd00      	ble.n	3da <adc_init+0x27e>
     3d8:	e0ca      	b.n	570 <adc_init+0x414>
     3da:	e7bf      	b.n	35c <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     3dc:	7ce2      	ldrb	r2, [r4, #19]
     3de:	2a00      	cmp	r2, #0
     3e0:	d011      	beq.n	406 <adc_init+0x2aa>
					(config->window.window_lower_value > 2047 ||
     3e2:	69e2      	ldr	r2, [r4, #28]
     3e4:	2080      	movs	r0, #128	; 0x80
     3e6:	0100      	lsls	r0, r0, #4
     3e8:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3ea:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     3ec:	4a25      	ldr	r2, [pc, #148]	; (484 <adc_init+0x328>)
     3ee:	4291      	cmp	r1, r2
     3f0:	d900      	bls.n	3f4 <adc_init+0x298>
     3f2:	e0bd      	b.n	570 <adc_init+0x414>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     3f4:	6a22      	ldr	r2, [r4, #32]
     3f6:	2080      	movs	r0, #128	; 0x80
     3f8:	0100      	lsls	r0, r0, #4
     3fa:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3fc:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     3fe:	4a21      	ldr	r2, [pc, #132]	; (484 <adc_init+0x328>)
     400:	4291      	cmp	r1, r2
     402:	d900      	bls.n	406 <adc_init+0x2aa>
     404:	e0b4      	b.n	570 <adc_init+0x414>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     406:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
     408:	4a1e      	ldr	r2, [pc, #120]	; (484 <adc_init+0x328>)
     40a:	69e1      	ldr	r1, [r4, #28]
     40c:	4291      	cmp	r1, r2
     40e:	dd00      	ble.n	412 <adc_init+0x2b6>
     410:	e0ae      	b.n	570 <adc_init+0x414>
     412:	6a21      	ldr	r1, [r4, #32]
     414:	4291      	cmp	r1, r2
     416:	dd00      	ble.n	41a <adc_init+0x2be>
     418:	e0aa      	b.n	570 <adc_init+0x414>
     41a:	e79f      	b.n	35c <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     41c:	7ce2      	ldrb	r2, [r4, #19]
     41e:	2a00      	cmp	r2, #0
     420:	d011      	beq.n	446 <adc_init+0x2ea>
					(config->window.window_lower_value > 32767 ||
     422:	69e2      	ldr	r2, [r4, #28]
     424:	2080      	movs	r0, #128	; 0x80
     426:	0200      	lsls	r0, r0, #8
     428:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     42a:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     42c:	4a16      	ldr	r2, [pc, #88]	; (488 <adc_init+0x32c>)
     42e:	4291      	cmp	r1, r2
     430:	d900      	bls.n	434 <adc_init+0x2d8>
     432:	e09d      	b.n	570 <adc_init+0x414>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     434:	6a22      	ldr	r2, [r4, #32]
     436:	2080      	movs	r0, #128	; 0x80
     438:	0200      	lsls	r0, r0, #8
     43a:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     43c:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     43e:	4a12      	ldr	r2, [pc, #72]	; (488 <adc_init+0x32c>)
     440:	4291      	cmp	r1, r2
     442:	d900      	bls.n	446 <adc_init+0x2ea>
     444:	e094      	b.n	570 <adc_init+0x414>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     446:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
     448:	4a0f      	ldr	r2, [pc, #60]	; (488 <adc_init+0x32c>)
     44a:	69e1      	ldr	r1, [r4, #28]
     44c:	4291      	cmp	r1, r2
     44e:	dd00      	ble.n	452 <adc_init+0x2f6>
     450:	e08e      	b.n	570 <adc_init+0x414>
     452:	6a21      	ldr	r1, [r4, #32]
     454:	4291      	cmp	r1, r2
     456:	dd00      	ble.n	45a <adc_init+0x2fe>
     458:	e08a      	b.n	570 <adc_init+0x414>
     45a:	e77f      	b.n	35c <adc_init+0x200>
     45c:	40000400 	.word	0x40000400
     460:	40000800 	.word	0x40000800
     464:	00002e35 	.word	0x00002e35
     468:	00002da9 	.word	0x00002da9
     46c:	000047bc 	.word	0x000047bc
     470:	000037ad 	.word	0x000037ad
     474:	00002f11 	.word	0x00002f11
     478:	000046e8 	.word	0x000046e8
     47c:	000003ff 	.word	0x000003ff
     480:	fffffe01 	.word	0xfffffe01
     484:	00000fff 	.word	0x00000fff
     488:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     48c:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
     48e:	b252      	sxtb	r2, r2
     490:	2a00      	cmp	r2, #0
     492:	dbfb      	blt.n	48c <adc_init+0x330>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
     494:	9a01      	ldr	r2, [sp, #4]
     496:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     498:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     49a:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     49c:	b25b      	sxtb	r3, r3
     49e:	2b00      	cmp	r3, #0
     4a0:	dbfb      	blt.n	49a <adc_init+0x33e>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
     4a2:	8ba3      	ldrh	r3, [r4, #28]
     4a4:	9801      	ldr	r0, [sp, #4]
     4a6:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     4a8:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     4aa:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
     4ac:	b25b      	sxtb	r3, r3
     4ae:	2b00      	cmp	r3, #0
     4b0:	dbfb      	blt.n	4aa <adc_init+0x34e>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
     4b2:	8c23      	ldrh	r3, [r4, #32]
     4b4:	9901      	ldr	r1, [sp, #4]
     4b6:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     4b8:	232c      	movs	r3, #44	; 0x2c
     4ba:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
     4bc:	2b00      	cmp	r3, #0
     4be:	d004      	beq.n	4ca <adc_init+0x36e>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
     4c0:	3b01      	subs	r3, #1
     4c2:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     4c4:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     4c6:	2b0f      	cmp	r3, #15
     4c8:	d852      	bhi.n	570 <adc_init+0x414>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     4ca:	222b      	movs	r2, #43	; 0x2b
     4cc:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     4ce:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     4d0:	2a0f      	cmp	r2, #15
     4d2:	d84d      	bhi.n	570 <adc_init+0x414>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     4d4:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     4d6:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
     4d8:	b240      	sxtb	r0, r0
     4da:	2800      	cmp	r0, #0
     4dc:	dbfb      	blt.n	4d6 <adc_init+0x37a>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     4de:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
     4e0:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
     4e2:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
     4e4:	68a0      	ldr	r0, [r4, #8]
     4e6:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
     4e8:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     4ea:	430a      	orrs	r2, r1
     4ec:	041b      	lsls	r3, r3, #16
			config->negative_input |
     4ee:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
     4f0:	9901      	ldr	r1, [sp, #4]
     4f2:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
     4f4:	232a      	movs	r3, #42	; 0x2a
     4f6:	5ce3      	ldrb	r3, [r4, r3]
     4f8:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
     4fa:	230f      	movs	r3, #15
     4fc:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
     4fe:	2324      	movs	r3, #36	; 0x24
     500:	5ce3      	ldrb	r3, [r4, r3]
     502:	2b00      	cmp	r3, #0
     504:	d010      	beq.n	528 <adc_init+0x3cc>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     506:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
     508:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     50a:	4a1d      	ldr	r2, [pc, #116]	; (580 <adc_init+0x424>)
     50c:	4293      	cmp	r3, r2
     50e:	d82f      	bhi.n	570 <adc_init+0x414>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     510:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     512:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     514:	2080      	movs	r0, #128	; 0x80
     516:	0100      	lsls	r0, r0, #4
     518:	1819      	adds	r1, r3, r0
     51a:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
     51c:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     51e:	4a18      	ldr	r2, [pc, #96]	; (580 <adc_init+0x424>)
     520:	4291      	cmp	r1, r2
     522:	d825      	bhi.n	570 <adc_init+0x414>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     524:	9901      	ldr	r1, [sp, #4]
     526:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
     528:	4b16      	ldr	r3, [pc, #88]	; (584 <adc_init+0x428>)
     52a:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     52c:	0152      	lsls	r2, r2, #5
     52e:	23e0      	movs	r3, #224	; 0xe0
     530:	00db      	lsls	r3, r3, #3
     532:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
     534:	4b14      	ldr	r3, [pc, #80]	; (588 <adc_init+0x42c>)
     536:	6858      	ldr	r0, [r3, #4]
     538:	0141      	lsls	r1, r0, #5
     53a:	681b      	ldr	r3, [r3, #0]
     53c:	0edb      	lsrs	r3, r3, #27
     53e:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     540:	b2db      	uxtb	r3, r3
     542:	4313      	orrs	r3, r2
     544:	9901      	ldr	r1, [sp, #4]
     546:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
     548:	2000      	movs	r0, #0
     54a:	e011      	b.n	570 <adc_init+0x414>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
     54c:	2017      	movs	r0, #23
     54e:	e00f      	b.n	570 <adc_init+0x414>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
     550:	2300      	movs	r3, #0
     552:	60b3      	str	r3, [r6, #8]
     554:	60f3      	str	r3, [r6, #12]
     556:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
     558:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
     55a:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
     55c:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
     55e:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
     560:	4b0a      	ldr	r3, [pc, #40]	; (58c <adc_init+0x430>)
     562:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     564:	232a      	movs	r3, #42	; 0x2a
     566:	5ce3      	ldrb	r3, [r4, r3]
     568:	2b00      	cmp	r3, #0
     56a:	d100      	bne.n	56e <adc_init+0x412>
     56c:	e61b      	b.n	1a6 <adc_init+0x4a>
     56e:	e620      	b.n	1b2 <adc_init+0x56>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     570:	b019      	add	sp, #100	; 0x64
     572:	bc3c      	pop	{r2, r3, r4, r5}
     574:	4690      	mov	r8, r2
     576:	4699      	mov	r9, r3
     578:	46a2      	mov	sl, r4
     57a:	46ab      	mov	fp, r5
     57c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     57e:	46c0      	nop			; (mov r8, r8)
     580:	00000fff 	.word	0x00000fff
     584:	00806024 	.word	0x00806024
     588:	00806020 	.word	0x00806020
     58c:	20003d40 	.word	0x20003d40

00000590 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     590:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
     592:	4b2d      	ldr	r3, [pc, #180]	; (648 <ADC_Handler+0xb8>)
     594:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
     596:	6823      	ldr	r3, [r4, #0]
     598:	7e1d      	ldrb	r5, [r3, #24]
     59a:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
     59c:	07e9      	lsls	r1, r5, #31
     59e:	d535      	bpl.n	60c <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     5a0:	7ee2      	ldrb	r2, [r4, #27]
     5a2:	07d1      	lsls	r1, r2, #31
     5a4:	d532      	bpl.n	60c <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
     5a6:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     5a8:	07d1      	lsls	r1, r2, #31
     5aa:	d52f      	bpl.n	60c <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     5ac:	2201      	movs	r2, #1
     5ae:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     5b0:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     5b2:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
     5b4:	b25b      	sxtb	r3, r3
     5b6:	2b00      	cmp	r3, #0
     5b8:	dbfb      	blt.n	5b2 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
     5ba:	6963      	ldr	r3, [r4, #20]
     5bc:	1c99      	adds	r1, r3, #2
     5be:	6161      	str	r1, [r4, #20]
     5c0:	8b52      	ldrh	r2, [r2, #26]
     5c2:	b292      	uxth	r2, r2
     5c4:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
     5c6:	8b23      	ldrh	r3, [r4, #24]
     5c8:	3b01      	subs	r3, #1
     5ca:	b29b      	uxth	r3, r3
     5cc:	8323      	strh	r3, [r4, #24]
     5ce:	2b00      	cmp	r3, #0
     5d0:	d011      	beq.n	5f6 <ADC_Handler+0x66>
				if (module->software_trigger == true) {
     5d2:	7f63      	ldrb	r3, [r4, #29]
     5d4:	2b00      	cmp	r3, #0
     5d6:	d019      	beq.n	60c <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     5d8:	6823      	ldr	r3, [r4, #0]
     5da:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     5dc:	b252      	sxtb	r2, r2
     5de:	2a00      	cmp	r2, #0
     5e0:	dbfb      	blt.n	5da <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     5e2:	7b19      	ldrb	r1, [r3, #12]
     5e4:	2202      	movs	r2, #2
     5e6:	430a      	orrs	r2, r1
     5e8:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     5ea:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     5ec:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     5ee:	b25b      	sxtb	r3, r3
     5f0:	2b00      	cmp	r3, #0
     5f2:	dbfb      	blt.n	5ec <ADC_Handler+0x5c>
     5f4:	e00a      	b.n	60c <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
     5f6:	7f23      	ldrb	r3, [r4, #28]
     5f8:	2b05      	cmp	r3, #5
     5fa:	d107      	bne.n	60c <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
     5fc:	2300      	movs	r3, #0
     5fe:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     600:	2301      	movs	r3, #1
     602:	6822      	ldr	r2, [r4, #0]
     604:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     606:	1c20      	adds	r0, r4, #0
     608:	68a3      	ldr	r3, [r4, #8]
     60a:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
     60c:	0769      	lsls	r1, r5, #29
     60e:	d50b      	bpl.n	628 <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     610:	2304      	movs	r3, #4
     612:	6822      	ldr	r2, [r4, #0]
     614:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     616:	7ee3      	ldrb	r3, [r4, #27]
     618:	0799      	lsls	r1, r3, #30
     61a:	d505      	bpl.n	628 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
     61c:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     61e:	079a      	lsls	r2, r3, #30
     620:	d502      	bpl.n	628 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     622:	1c20      	adds	r0, r4, #0
     624:	68e3      	ldr	r3, [r4, #12]
     626:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
     628:	07a9      	lsls	r1, r5, #30
     62a:	d50b      	bpl.n	644 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     62c:	2302      	movs	r3, #2
     62e:	6822      	ldr	r2, [r4, #0]
     630:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     632:	7ee3      	ldrb	r3, [r4, #27]
     634:	0759      	lsls	r1, r3, #29
     636:	d505      	bpl.n	644 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
     638:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     63a:	075a      	lsls	r2, r3, #29
     63c:	d502      	bpl.n	644 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
     63e:	6923      	ldr	r3, [r4, #16]
     640:	1c20      	adds	r0, r4, #0
     642:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
     644:	bd38      	pop	{r3, r4, r5, pc}
     646:	46c0      	nop			; (mov r8, r8)
     648:	20003d40 	.word	0x20003d40

0000064c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     64c:	4b05      	ldr	r3, [pc, #20]	; (664 <_extint_enable+0x18>)
     64e:	7819      	ldrb	r1, [r3, #0]
     650:	2202      	movs	r2, #2
     652:	430a      	orrs	r2, r1
     654:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     656:	1c1a      	adds	r2, r3, #0
     658:	7853      	ldrb	r3, [r2, #1]
     65a:	b25b      	sxtb	r3, r3
     65c:	2b00      	cmp	r3, #0
     65e:	dbfb      	blt.n	658 <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     660:	4770      	bx	lr
     662:	46c0      	nop			; (mov r8, r8)
     664:	40001800 	.word	0x40001800

00000668 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     668:	b500      	push	{lr}
     66a:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     66c:	4b12      	ldr	r3, [pc, #72]	; (6b8 <_system_extint_init+0x50>)
     66e:	6999      	ldr	r1, [r3, #24]
     670:	2240      	movs	r2, #64	; 0x40
     672:	430a      	orrs	r2, r1
     674:	619a      	str	r2, [r3, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     676:	a901      	add	r1, sp, #4
     678:	2300      	movs	r3, #0
     67a:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     67c:	2005      	movs	r0, #5
     67e:	4b0f      	ldr	r3, [pc, #60]	; (6bc <_system_extint_init+0x54>)
     680:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     682:	2005      	movs	r0, #5
     684:	4b0e      	ldr	r3, [pc, #56]	; (6c0 <_system_extint_init+0x58>)
     686:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     688:	4b0e      	ldr	r3, [pc, #56]	; (6c4 <_system_extint_init+0x5c>)
     68a:	7819      	ldrb	r1, [r3, #0]
     68c:	2201      	movs	r2, #1
     68e:	430a      	orrs	r2, r1
     690:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     692:	1c1a      	adds	r2, r3, #0
     694:	7853      	ldrb	r3, [r2, #1]
     696:	b25b      	sxtb	r3, r3
     698:	2b00      	cmp	r3, #0
     69a:	dbfb      	blt.n	694 <_system_extint_init+0x2c>
     69c:	4b0a      	ldr	r3, [pc, #40]	; (6c8 <_system_extint_init+0x60>)
     69e:	1c19      	adds	r1, r3, #0
     6a0:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     6a2:	2200      	movs	r2, #0
     6a4:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     6a6:	428b      	cmp	r3, r1
     6a8:	d1fc      	bne.n	6a4 <_system_extint_init+0x3c>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     6aa:	2210      	movs	r2, #16
     6ac:	4b07      	ldr	r3, [pc, #28]	; (6cc <_system_extint_init+0x64>)
     6ae:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     6b0:	4b07      	ldr	r3, [pc, #28]	; (6d0 <_system_extint_init+0x68>)
     6b2:	4798      	blx	r3
}
     6b4:	b003      	add	sp, #12
     6b6:	bd00      	pop	{pc}
     6b8:	40000400 	.word	0x40000400
     6bc:	00002e35 	.word	0x00002e35
     6c0:	00002da9 	.word	0x00002da9
     6c4:	40001800 	.word	0x40001800
     6c8:	20003d44 	.word	0x20003d44
     6cc:	e000e100 	.word	0xe000e100
     6d0:	0000064d 	.word	0x0000064d

000006d4 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     6d4:	2300      	movs	r3, #0
     6d6:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     6d8:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     6da:	2201      	movs	r2, #1
     6dc:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     6de:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     6e0:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     6e2:	2302      	movs	r3, #2
     6e4:	72c3      	strb	r3, [r0, #11]
}
     6e6:	4770      	bx	lr

000006e8 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     6e8:	b5f0      	push	{r4, r5, r6, r7, lr}
     6ea:	b083      	sub	sp, #12
     6ec:	1c05      	adds	r5, r0, #0
     6ee:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     6f0:	a901      	add	r1, sp, #4
     6f2:	2300      	movs	r3, #0
     6f4:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     6f6:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     6f8:	6863      	ldr	r3, [r4, #4]
     6fa:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     6fc:	7a23      	ldrb	r3, [r4, #8]
     6fe:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     700:	7820      	ldrb	r0, [r4, #0]
     702:	4b15      	ldr	r3, [pc, #84]	; (758 <extint_chan_set_config+0x70>)
     704:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     706:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     708:	2d1f      	cmp	r5, #31
     70a:	d800      	bhi.n	70e <extint_chan_set_config+0x26>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     70c:	4b13      	ldr	r3, [pc, #76]	; (75c <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     70e:	2107      	movs	r1, #7
     710:	4029      	ands	r1, r5
     712:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     714:	7ae0      	ldrb	r0, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     716:	7aa2      	ldrb	r2, [r4, #10]
     718:	2a00      	cmp	r2, #0
     71a:	d001      	beq.n	720 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
     71c:	2208      	movs	r2, #8
     71e:	4310      	orrs	r0, r2
     720:	08ea      	lsrs	r2, r5, #3
     722:	0092      	lsls	r2, r2, #2
     724:	189a      	adds	r2, r3, r2
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     726:	6996      	ldr	r6, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);
     728:	4088      	lsls	r0, r1
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     72a:	270f      	movs	r7, #15
     72c:	408f      	lsls	r7, r1
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     72e:	43be      	bics	r6, r7
     730:	1c31      	adds	r1, r6, #0
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     732:	4301      	orrs	r1, r0
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     734:	6191      	str	r1, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     736:	7a62      	ldrb	r2, [r4, #9]
     738:	2a00      	cmp	r2, #0
     73a:	d006      	beq.n	74a <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     73c:	695a      	ldr	r2, [r3, #20]
     73e:	2101      	movs	r1, #1
     740:	40a9      	lsls	r1, r5
     742:	1c0d      	adds	r5, r1, #0
     744:	4315      	orrs	r5, r2
     746:	615d      	str	r5, [r3, #20]
     748:	e004      	b.n	754 <extint_chan_set_config+0x6c>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     74a:	695a      	ldr	r2, [r3, #20]
     74c:	2101      	movs	r1, #1
     74e:	40a9      	lsls	r1, r5
     750:	438a      	bics	r2, r1
     752:	615a      	str	r2, [r3, #20]
	}
}
     754:	b003      	add	sp, #12
     756:	bdf0      	pop	{r4, r5, r6, r7, pc}
     758:	00002f11 	.word	0x00002f11
     75c:	40001800 	.word	0x40001800

00000760 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     760:	b510      	push	{r4, lr}
     762:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     764:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     766:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     768:	4299      	cmp	r1, r3
     76a:	d30c      	bcc.n	786 <_sercom_get_sync_baud_val+0x26>
     76c:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     76e:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
     770:	1c60      	adds	r0, r4, #1
     772:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     774:	428b      	cmp	r3, r1
     776:	d801      	bhi.n	77c <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
     778:	1c04      	adds	r4, r0, #0
     77a:	e7f8      	b.n	76e <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     77c:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     77e:	2cff      	cmp	r4, #255	; 0xff
     780:	d801      	bhi.n	786 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     782:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     784:	2000      	movs	r0, #0
	}
}
     786:	bd10      	pop	{r4, pc}

00000788 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     788:	b5f0      	push	{r4, r5, r6, r7, lr}
     78a:	465f      	mov	r7, fp
     78c:	4656      	mov	r6, sl
     78e:	464d      	mov	r5, r9
     790:	4644      	mov	r4, r8
     792:	b4f0      	push	{r4, r5, r6, r7}
     794:	b087      	sub	sp, #28
     796:	1c06      	adds	r6, r0, #0
     798:	1c0d      	adds	r5, r1, #0
     79a:	9204      	str	r2, [sp, #16]
     79c:	aa10      	add	r2, sp, #64	; 0x40
     79e:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     7a0:	1c32      	adds	r2, r6, #0
     7a2:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     7a4:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     7a6:	428a      	cmp	r2, r1
     7a8:	d900      	bls.n	7ac <_sercom_get_async_baud_val+0x24>
     7aa:	e0b3      	b.n	914 <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     7ac:	2b00      	cmp	r3, #0
     7ae:	d14b      	bne.n	848 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     7b0:	2100      	movs	r1, #0
     7b2:	1c32      	adds	r2, r6, #0
     7b4:	4c5e      	ldr	r4, [pc, #376]	; (930 <_sercom_get_async_baud_val+0x1a8>)
     7b6:	47a0      	blx	r4
     7b8:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     7ba:	1c2e      	adds	r6, r5, #0
     7bc:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     7be:	2000      	movs	r0, #0
     7c0:	2100      	movs	r1, #0
     7c2:	2200      	movs	r2, #0
     7c4:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     7c6:	243f      	movs	r4, #63	; 0x3f
     7c8:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
     7ca:	2501      	movs	r5, #1
     7cc:	46a8      	mov	r8, r5
     7ce:	9002      	str	r0, [sp, #8]
     7d0:	9103      	str	r1, [sp, #12]
     7d2:	4661      	mov	r1, ip
     7d4:	3920      	subs	r1, #32
     7d6:	d403      	bmi.n	7e0 <_sercom_get_async_baud_val+0x58>
     7d8:	4640      	mov	r0, r8
     7da:	4088      	lsls	r0, r1
     7dc:	4681      	mov	r9, r0
     7de:	e005      	b.n	7ec <_sercom_get_async_baud_val+0x64>
     7e0:	2120      	movs	r1, #32
     7e2:	4665      	mov	r5, ip
     7e4:	1b4c      	subs	r4, r1, r5
     7e6:	4640      	mov	r0, r8
     7e8:	40e0      	lsrs	r0, r4
     7ea:	4681      	mov	r9, r0
     7ec:	4641      	mov	r1, r8
     7ee:	4664      	mov	r4, ip
     7f0:	40a1      	lsls	r1, r4
     7f2:	468a      	mov	sl, r1

		r = r << 1;
     7f4:	1c10      	adds	r0, r2, #0
     7f6:	1c19      	adds	r1, r3, #0
     7f8:	1880      	adds	r0, r0, r2
     7fa:	4159      	adcs	r1, r3
     7fc:	1c02      	adds	r2, r0, #0
     7fe:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     800:	465d      	mov	r5, fp
     802:	464c      	mov	r4, r9
     804:	4225      	tst	r5, r4
     806:	d002      	beq.n	80e <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
     808:	4642      	mov	r2, r8
     80a:	4302      	orrs	r2, r0
     80c:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     80e:	429f      	cmp	r7, r3
     810:	d80c      	bhi.n	82c <_sercom_get_async_baud_val+0xa4>
     812:	d101      	bne.n	818 <_sercom_get_async_baud_val+0x90>
     814:	4296      	cmp	r6, r2
     816:	d809      	bhi.n	82c <_sercom_get_async_baud_val+0xa4>
			r = r - d;
     818:	1b92      	subs	r2, r2, r6
     81a:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     81c:	4650      	mov	r0, sl
     81e:	9d02      	ldr	r5, [sp, #8]
     820:	4328      	orrs	r0, r5
     822:	4649      	mov	r1, r9
     824:	9c03      	ldr	r4, [sp, #12]
     826:	4321      	orrs	r1, r4
     828:	9002      	str	r0, [sp, #8]
     82a:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     82c:	4665      	mov	r5, ip
     82e:	3d01      	subs	r5, #1
     830:	46ac      	mov	ip, r5
     832:	d2ce      	bcs.n	7d2 <_sercom_get_async_baud_val+0x4a>
     834:	9802      	ldr	r0, [sp, #8]
     836:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
     838:	4b3c      	ldr	r3, [pc, #240]	; (92c <_sercom_get_async_baud_val+0x1a4>)
     83a:	4a3b      	ldr	r2, [pc, #236]	; (928 <_sercom_get_async_baud_val+0x1a0>)
     83c:	1a12      	subs	r2, r2, r0
     83e:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     840:	0c12      	lsrs	r2, r2, #16
     842:	041b      	lsls	r3, r3, #16
     844:	431a      	orrs	r2, r3
     846:	e062      	b.n	90e <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     848:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     84a:	2b01      	cmp	r3, #1
     84c:	d15f      	bne.n	90e <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     84e:	0f4f      	lsrs	r7, r1, #29
     850:	46b9      	mov	r9, r7
     852:	00cd      	lsls	r5, r1, #3
     854:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
     856:	2100      	movs	r1, #0
     858:	1c32      	adds	r2, r6, #0
     85a:	2300      	movs	r3, #0
     85c:	4c34      	ldr	r4, [pc, #208]	; (930 <_sercom_get_async_baud_val+0x1a8>)
     85e:	47a0      	blx	r4
     860:	1c06      	adds	r6, r0, #0
     862:	1c0f      	adds	r7, r1, #0
     864:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     866:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     868:	9602      	str	r6, [sp, #8]
     86a:	9703      	str	r7, [sp, #12]
     86c:	469a      	mov	sl, r3
     86e:	4650      	mov	r0, sl
     870:	b2c0      	uxtb	r0, r0
     872:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     874:	2100      	movs	r1, #0
     876:	4688      	mov	r8, r1
     878:	2200      	movs	r2, #0
     87a:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     87c:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     87e:	1c27      	adds	r7, r4, #0
     880:	3f20      	subs	r7, #32
     882:	d403      	bmi.n	88c <_sercom_get_async_baud_val+0x104>
     884:	1c2e      	adds	r6, r5, #0
     886:	40be      	lsls	r6, r7
     888:	9601      	str	r6, [sp, #4]
     88a:	e004      	b.n	896 <_sercom_get_async_baud_val+0x10e>
     88c:	2020      	movs	r0, #32
     88e:	1b07      	subs	r7, r0, r4
     890:	1c29      	adds	r1, r5, #0
     892:	40f9      	lsrs	r1, r7
     894:	9101      	str	r1, [sp, #4]
     896:	1c2e      	adds	r6, r5, #0
     898:	40a6      	lsls	r6, r4
     89a:	9600      	str	r6, [sp, #0]

		r = r << 1;
     89c:	1c10      	adds	r0, r2, #0
     89e:	1c19      	adds	r1, r3, #0
     8a0:	1880      	adds	r0, r0, r2
     8a2:	4159      	adcs	r1, r3
     8a4:	1c02      	adds	r2, r0, #0
     8a6:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     8a8:	465f      	mov	r7, fp
     8aa:	4037      	ands	r7, r6
     8ac:	46bc      	mov	ip, r7
     8ae:	9e01      	ldr	r6, [sp, #4]
     8b0:	464f      	mov	r7, r9
     8b2:	403e      	ands	r6, r7
     8b4:	4667      	mov	r7, ip
     8b6:	433e      	orrs	r6, r7
     8b8:	d002      	beq.n	8c0 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
     8ba:	1c2a      	adds	r2, r5, #0
     8bc:	4302      	orrs	r2, r0
     8be:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     8c0:	9803      	ldr	r0, [sp, #12]
     8c2:	4298      	cmp	r0, r3
     8c4:	d80b      	bhi.n	8de <_sercom_get_async_baud_val+0x156>
     8c6:	d102      	bne.n	8ce <_sercom_get_async_baud_val+0x146>
     8c8:	9902      	ldr	r1, [sp, #8]
     8ca:	4291      	cmp	r1, r2
     8cc:	d807      	bhi.n	8de <_sercom_get_async_baud_val+0x156>
			r = r - d;
     8ce:	9e02      	ldr	r6, [sp, #8]
     8d0:	9f03      	ldr	r7, [sp, #12]
     8d2:	1b92      	subs	r2, r2, r6
     8d4:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     8d6:	4647      	mov	r7, r8
     8d8:	9800      	ldr	r0, [sp, #0]
     8da:	4307      	orrs	r7, r0
     8dc:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     8de:	3c01      	subs	r4, #1
     8e0:	d2cd      	bcs.n	87e <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     8e2:	4641      	mov	r1, r8
     8e4:	4652      	mov	r2, sl
     8e6:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     8e8:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     8ea:	4c12      	ldr	r4, [pc, #72]	; (934 <_sercom_get_async_baud_val+0x1ac>)
     8ec:	42a3      	cmp	r3, r4
     8ee:	d908      	bls.n	902 <_sercom_get_async_baud_val+0x17a>
     8f0:	9a05      	ldr	r2, [sp, #20]
     8f2:	3201      	adds	r2, #1
     8f4:	b2d2      	uxtb	r2, r2
     8f6:	9205      	str	r2, [sp, #20]
     8f8:	2601      	movs	r6, #1
     8fa:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     8fc:	4657      	mov	r7, sl
     8fe:	2f08      	cmp	r7, #8
     900:	d1b5      	bne.n	86e <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     902:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     904:	9805      	ldr	r0, [sp, #20]
     906:	2808      	cmp	r0, #8
     908:	d004      	beq.n	914 <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     90a:	0342      	lsls	r2, r0, #13
     90c:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
     90e:	9c04      	ldr	r4, [sp, #16]
     910:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
     912:	2400      	movs	r4, #0
}
     914:	1c20      	adds	r0, r4, #0
     916:	b007      	add	sp, #28
     918:	bc3c      	pop	{r2, r3, r4, r5}
     91a:	4690      	mov	r8, r2
     91c:	4699      	mov	r9, r3
     91e:	46a2      	mov	sl, r4
     920:	46ab      	mov	fp, r5
     922:	bdf0      	pop	{r4, r5, r6, r7, pc}
     924:	46c0      	nop			; (mov r8, r8)
     926:	46c0      	nop			; (mov r8, r8)
     928:	00000000 	.word	0x00000000
     92c:	00000001 	.word	0x00000001
     930:	0000371d 	.word	0x0000371d
     934:	00001fff 	.word	0x00001fff

00000938 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     938:	b510      	push	{r4, lr}
     93a:	b082      	sub	sp, #8
     93c:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
     93e:	4b0f      	ldr	r3, [pc, #60]	; (97c <sercom_set_gclk_generator+0x44>)
     940:	781b      	ldrb	r3, [r3, #0]
     942:	2b00      	cmp	r3, #0
     944:	d001      	beq.n	94a <sercom_set_gclk_generator+0x12>
     946:	2900      	cmp	r1, #0
     948:	d00d      	beq.n	966 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     94a:	a901      	add	r1, sp, #4
     94c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     94e:	2013      	movs	r0, #19
     950:	4b0b      	ldr	r3, [pc, #44]	; (980 <sercom_set_gclk_generator+0x48>)
     952:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     954:	2013      	movs	r0, #19
     956:	4b0b      	ldr	r3, [pc, #44]	; (984 <sercom_set_gclk_generator+0x4c>)
     958:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
     95a:	4b08      	ldr	r3, [pc, #32]	; (97c <sercom_set_gclk_generator+0x44>)
     95c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     95e:	2201      	movs	r2, #1
     960:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     962:	2000      	movs	r0, #0
     964:	e007      	b.n	976 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
     966:	4b05      	ldr	r3, [pc, #20]	; (97c <sercom_set_gclk_generator+0x44>)
     968:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
     96a:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
     96c:	1b14      	subs	r4, r2, r4
     96e:	1e62      	subs	r2, r4, #1
     970:	4194      	sbcs	r4, r2
     972:	4264      	negs	r4, r4
     974:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     976:	b002      	add	sp, #8
     978:	bd10      	pop	{r4, pc}
     97a:	46c0      	nop			; (mov r8, r8)
     97c:	200000ac 	.word	0x200000ac
     980:	00002e35 	.word	0x00002e35
     984:	00002da9 	.word	0x00002da9

00000988 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     988:	4b44      	ldr	r3, [pc, #272]	; (a9c <_sercom_get_default_pad+0x114>)
     98a:	4298      	cmp	r0, r3
     98c:	d033      	beq.n	9f6 <_sercom_get_default_pad+0x6e>
     98e:	d806      	bhi.n	99e <_sercom_get_default_pad+0x16>
     990:	4b43      	ldr	r3, [pc, #268]	; (aa0 <_sercom_get_default_pad+0x118>)
     992:	4298      	cmp	r0, r3
     994:	d00d      	beq.n	9b2 <_sercom_get_default_pad+0x2a>
     996:	4b43      	ldr	r3, [pc, #268]	; (aa4 <_sercom_get_default_pad+0x11c>)
     998:	4298      	cmp	r0, r3
     99a:	d01b      	beq.n	9d4 <_sercom_get_default_pad+0x4c>
     99c:	e06f      	b.n	a7e <_sercom_get_default_pad+0xf6>
     99e:	4b42      	ldr	r3, [pc, #264]	; (aa8 <_sercom_get_default_pad+0x120>)
     9a0:	4298      	cmp	r0, r3
     9a2:	d04a      	beq.n	a3a <_sercom_get_default_pad+0xb2>
     9a4:	4b41      	ldr	r3, [pc, #260]	; (aac <_sercom_get_default_pad+0x124>)
     9a6:	4298      	cmp	r0, r3
     9a8:	d058      	beq.n	a5c <_sercom_get_default_pad+0xd4>
     9aa:	4b41      	ldr	r3, [pc, #260]	; (ab0 <_sercom_get_default_pad+0x128>)
     9ac:	4298      	cmp	r0, r3
     9ae:	d166      	bne.n	a7e <_sercom_get_default_pad+0xf6>
     9b0:	e032      	b.n	a18 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9b2:	2901      	cmp	r1, #1
     9b4:	d065      	beq.n	a82 <_sercom_get_default_pad+0xfa>
     9b6:	2900      	cmp	r1, #0
     9b8:	d004      	beq.n	9c4 <_sercom_get_default_pad+0x3c>
     9ba:	2902      	cmp	r1, #2
     9bc:	d006      	beq.n	9cc <_sercom_get_default_pad+0x44>
     9be:	2903      	cmp	r1, #3
     9c0:	d006      	beq.n	9d0 <_sercom_get_default_pad+0x48>
     9c2:	e001      	b.n	9c8 <_sercom_get_default_pad+0x40>
     9c4:	483b      	ldr	r0, [pc, #236]	; (ab4 <_sercom_get_default_pad+0x12c>)
     9c6:	e067      	b.n	a98 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     9c8:	2000      	movs	r0, #0
     9ca:	e065      	b.n	a98 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9cc:	483a      	ldr	r0, [pc, #232]	; (ab8 <_sercom_get_default_pad+0x130>)
     9ce:	e063      	b.n	a98 <_sercom_get_default_pad+0x110>
     9d0:	483a      	ldr	r0, [pc, #232]	; (abc <_sercom_get_default_pad+0x134>)
     9d2:	e061      	b.n	a98 <_sercom_get_default_pad+0x110>
     9d4:	2901      	cmp	r1, #1
     9d6:	d056      	beq.n	a86 <_sercom_get_default_pad+0xfe>
     9d8:	2900      	cmp	r1, #0
     9da:	d004      	beq.n	9e6 <_sercom_get_default_pad+0x5e>
     9dc:	2902      	cmp	r1, #2
     9de:	d006      	beq.n	9ee <_sercom_get_default_pad+0x66>
     9e0:	2903      	cmp	r1, #3
     9e2:	d006      	beq.n	9f2 <_sercom_get_default_pad+0x6a>
     9e4:	e001      	b.n	9ea <_sercom_get_default_pad+0x62>
     9e6:	2003      	movs	r0, #3
     9e8:	e056      	b.n	a98 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     9ea:	2000      	movs	r0, #0
     9ec:	e054      	b.n	a98 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9ee:	4834      	ldr	r0, [pc, #208]	; (ac0 <_sercom_get_default_pad+0x138>)
     9f0:	e052      	b.n	a98 <_sercom_get_default_pad+0x110>
     9f2:	4834      	ldr	r0, [pc, #208]	; (ac4 <_sercom_get_default_pad+0x13c>)
     9f4:	e050      	b.n	a98 <_sercom_get_default_pad+0x110>
     9f6:	2901      	cmp	r1, #1
     9f8:	d047      	beq.n	a8a <_sercom_get_default_pad+0x102>
     9fa:	2900      	cmp	r1, #0
     9fc:	d004      	beq.n	a08 <_sercom_get_default_pad+0x80>
     9fe:	2902      	cmp	r1, #2
     a00:	d006      	beq.n	a10 <_sercom_get_default_pad+0x88>
     a02:	2903      	cmp	r1, #3
     a04:	d006      	beq.n	a14 <_sercom_get_default_pad+0x8c>
     a06:	e001      	b.n	a0c <_sercom_get_default_pad+0x84>
     a08:	482f      	ldr	r0, [pc, #188]	; (ac8 <_sercom_get_default_pad+0x140>)
     a0a:	e045      	b.n	a98 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     a0c:	2000      	movs	r0, #0
     a0e:	e043      	b.n	a98 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a10:	482e      	ldr	r0, [pc, #184]	; (acc <_sercom_get_default_pad+0x144>)
     a12:	e041      	b.n	a98 <_sercom_get_default_pad+0x110>
     a14:	482e      	ldr	r0, [pc, #184]	; (ad0 <_sercom_get_default_pad+0x148>)
     a16:	e03f      	b.n	a98 <_sercom_get_default_pad+0x110>
     a18:	2901      	cmp	r1, #1
     a1a:	d038      	beq.n	a8e <_sercom_get_default_pad+0x106>
     a1c:	2900      	cmp	r1, #0
     a1e:	d004      	beq.n	a2a <_sercom_get_default_pad+0xa2>
     a20:	2902      	cmp	r1, #2
     a22:	d006      	beq.n	a32 <_sercom_get_default_pad+0xaa>
     a24:	2903      	cmp	r1, #3
     a26:	d006      	beq.n	a36 <_sercom_get_default_pad+0xae>
     a28:	e001      	b.n	a2e <_sercom_get_default_pad+0xa6>
     a2a:	482a      	ldr	r0, [pc, #168]	; (ad4 <_sercom_get_default_pad+0x14c>)
     a2c:	e034      	b.n	a98 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     a2e:	2000      	movs	r0, #0
     a30:	e032      	b.n	a98 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a32:	4829      	ldr	r0, [pc, #164]	; (ad8 <_sercom_get_default_pad+0x150>)
     a34:	e030      	b.n	a98 <_sercom_get_default_pad+0x110>
     a36:	4829      	ldr	r0, [pc, #164]	; (adc <_sercom_get_default_pad+0x154>)
     a38:	e02e      	b.n	a98 <_sercom_get_default_pad+0x110>
     a3a:	2901      	cmp	r1, #1
     a3c:	d029      	beq.n	a92 <_sercom_get_default_pad+0x10a>
     a3e:	2900      	cmp	r1, #0
     a40:	d004      	beq.n	a4c <_sercom_get_default_pad+0xc4>
     a42:	2902      	cmp	r1, #2
     a44:	d006      	beq.n	a54 <_sercom_get_default_pad+0xcc>
     a46:	2903      	cmp	r1, #3
     a48:	d006      	beq.n	a58 <_sercom_get_default_pad+0xd0>
     a4a:	e001      	b.n	a50 <_sercom_get_default_pad+0xc8>
     a4c:	4824      	ldr	r0, [pc, #144]	; (ae0 <_sercom_get_default_pad+0x158>)
     a4e:	e023      	b.n	a98 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     a50:	2000      	movs	r0, #0
     a52:	e021      	b.n	a98 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a54:	4823      	ldr	r0, [pc, #140]	; (ae4 <_sercom_get_default_pad+0x15c>)
     a56:	e01f      	b.n	a98 <_sercom_get_default_pad+0x110>
     a58:	4823      	ldr	r0, [pc, #140]	; (ae8 <_sercom_get_default_pad+0x160>)
     a5a:	e01d      	b.n	a98 <_sercom_get_default_pad+0x110>
     a5c:	2901      	cmp	r1, #1
     a5e:	d01a      	beq.n	a96 <_sercom_get_default_pad+0x10e>
     a60:	2900      	cmp	r1, #0
     a62:	d004      	beq.n	a6e <_sercom_get_default_pad+0xe6>
     a64:	2902      	cmp	r1, #2
     a66:	d006      	beq.n	a76 <_sercom_get_default_pad+0xee>
     a68:	2903      	cmp	r1, #3
     a6a:	d006      	beq.n	a7a <_sercom_get_default_pad+0xf2>
     a6c:	e001      	b.n	a72 <_sercom_get_default_pad+0xea>
     a6e:	481f      	ldr	r0, [pc, #124]	; (aec <_sercom_get_default_pad+0x164>)
     a70:	e012      	b.n	a98 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     a72:	2000      	movs	r0, #0
     a74:	e010      	b.n	a98 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a76:	481e      	ldr	r0, [pc, #120]	; (af0 <_sercom_get_default_pad+0x168>)
     a78:	e00e      	b.n	a98 <_sercom_get_default_pad+0x110>
     a7a:	481e      	ldr	r0, [pc, #120]	; (af4 <_sercom_get_default_pad+0x16c>)
     a7c:	e00c      	b.n	a98 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     a7e:	2000      	movs	r0, #0
     a80:	e00a      	b.n	a98 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a82:	481d      	ldr	r0, [pc, #116]	; (af8 <_sercom_get_default_pad+0x170>)
     a84:	e008      	b.n	a98 <_sercom_get_default_pad+0x110>
     a86:	481d      	ldr	r0, [pc, #116]	; (afc <_sercom_get_default_pad+0x174>)
     a88:	e006      	b.n	a98 <_sercom_get_default_pad+0x110>
     a8a:	481d      	ldr	r0, [pc, #116]	; (b00 <_sercom_get_default_pad+0x178>)
     a8c:	e004      	b.n	a98 <_sercom_get_default_pad+0x110>
     a8e:	481d      	ldr	r0, [pc, #116]	; (b04 <_sercom_get_default_pad+0x17c>)
     a90:	e002      	b.n	a98 <_sercom_get_default_pad+0x110>
     a92:	481d      	ldr	r0, [pc, #116]	; (b08 <_sercom_get_default_pad+0x180>)
     a94:	e000      	b.n	a98 <_sercom_get_default_pad+0x110>
     a96:	481d      	ldr	r0, [pc, #116]	; (b0c <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
     a98:	4770      	bx	lr
     a9a:	46c0      	nop			; (mov r8, r8)
     a9c:	42001000 	.word	0x42001000
     aa0:	42000800 	.word	0x42000800
     aa4:	42000c00 	.word	0x42000c00
     aa8:	42001800 	.word	0x42001800
     aac:	42001c00 	.word	0x42001c00
     ab0:	42001400 	.word	0x42001400
     ab4:	00040003 	.word	0x00040003
     ab8:	00060003 	.word	0x00060003
     abc:	00070003 	.word	0x00070003
     ac0:	001e0003 	.word	0x001e0003
     ac4:	001f0003 	.word	0x001f0003
     ac8:	000c0002 	.word	0x000c0002
     acc:	000e0002 	.word	0x000e0002
     ad0:	000f0002 	.word	0x000f0002
     ad4:	00100003 	.word	0x00100003
     ad8:	00120003 	.word	0x00120003
     adc:	00130003 	.word	0x00130003
     ae0:	00530005 	.word	0x00530005
     ae4:	003e0005 	.word	0x003e0005
     ae8:	00520005 	.word	0x00520005
     aec:	00160003 	.word	0x00160003
     af0:	00180003 	.word	0x00180003
     af4:	00190003 	.word	0x00190003
     af8:	00050003 	.word	0x00050003
     afc:	00010003 	.word	0x00010003
     b00:	000d0002 	.word	0x000d0002
     b04:	00110003 	.word	0x00110003
     b08:	003f0005 	.word	0x003f0005
     b0c:	00170003 	.word	0x00170003

00000b10 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     b10:	b570      	push	{r4, r5, r6, lr}
     b12:	b086      	sub	sp, #24
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     b14:	4a0c      	ldr	r2, [pc, #48]	; (b48 <_sercom_get_sercom_inst_index+0x38>)
     b16:	466b      	mov	r3, sp
     b18:	ca70      	ldmia	r2!, {r4, r5, r6}
     b1a:	c370      	stmia	r3!, {r4, r5, r6}
     b1c:	ca32      	ldmia	r2!, {r1, r4, r5}
     b1e:	c332      	stmia	r3!, {r1, r4, r5}

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     b20:	9e00      	ldr	r6, [sp, #0]
     b22:	4286      	cmp	r6, r0
     b24:	d006      	beq.n	b34 <_sercom_get_sercom_inst_index+0x24>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     b26:	2301      	movs	r3, #1
     b28:	009a      	lsls	r2, r3, #2
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     b2a:	4669      	mov	r1, sp
     b2c:	5852      	ldr	r2, [r2, r1]
     b2e:	4282      	cmp	r2, r0
     b30:	d103      	bne.n	b3a <_sercom_get_sercom_inst_index+0x2a>
     b32:	e000      	b.n	b36 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     b34:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     b36:	b2d8      	uxtb	r0, r3
     b38:	e003      	b.n	b42 <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     b3a:	3301      	adds	r3, #1
     b3c:	2b06      	cmp	r3, #6
     b3e:	d1f3      	bne.n	b28 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     b40:	2000      	movs	r0, #0
}
     b42:	b006      	add	sp, #24
     b44:	bd70      	pop	{r4, r5, r6, pc}
     b46:	46c0      	nop			; (mov r8, r8)
     b48:	0000480c 	.word	0x0000480c

00000b4c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
     b4e:	4647      	mov	r7, r8
     b50:	b480      	push	{r7}
     b52:	1c0c      	adds	r4, r1, #0
     b54:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     b56:	2800      	cmp	r0, #0
     b58:	d10c      	bne.n	b74 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
     b5a:	2a00      	cmp	r2, #0
     b5c:	dd0d      	ble.n	b7a <_read+0x2e>
     b5e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     b60:	4e09      	ldr	r6, [pc, #36]	; (b88 <_read+0x3c>)
     b62:	4d0a      	ldr	r5, [pc, #40]	; (b8c <_read+0x40>)
     b64:	6830      	ldr	r0, [r6, #0]
     b66:	1c21      	adds	r1, r4, #0
     b68:	682b      	ldr	r3, [r5, #0]
     b6a:	4798      	blx	r3
		ptr++;
     b6c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     b6e:	42bc      	cmp	r4, r7
     b70:	d1f8      	bne.n	b64 <_read+0x18>
     b72:	e004      	b.n	b7e <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     b74:	2001      	movs	r0, #1
     b76:	4240      	negs	r0, r0
     b78:	e002      	b.n	b80 <_read+0x34>
	}

	for (; len > 0; --len) {
     b7a:	2000      	movs	r0, #0
     b7c:	e000      	b.n	b80 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     b7e:	4640      	mov	r0, r8
	}
	return nChars;
}
     b80:	bc04      	pop	{r2}
     b82:	4690      	mov	r8, r2
     b84:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b86:	46c0      	nop			; (mov r8, r8)
     b88:	20003d8c 	.word	0x20003d8c
     b8c:	20003d84 	.word	0x20003d84

00000b90 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     b90:	b5f0      	push	{r4, r5, r6, r7, lr}
     b92:	4647      	mov	r7, r8
     b94:	b480      	push	{r7}
     b96:	1c0e      	adds	r6, r1, #0
     b98:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     b9a:	3801      	subs	r0, #1
     b9c:	2802      	cmp	r0, #2
     b9e:	d810      	bhi.n	bc2 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
     ba0:	2a00      	cmp	r2, #0
     ba2:	d011      	beq.n	bc8 <_write+0x38>
     ba4:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     ba6:	4b0d      	ldr	r3, [pc, #52]	; (bdc <_write+0x4c>)
     ba8:	4698      	mov	r8, r3
     baa:	4f0d      	ldr	r7, [pc, #52]	; (be0 <_write+0x50>)
     bac:	4643      	mov	r3, r8
     bae:	6818      	ldr	r0, [r3, #0]
     bb0:	5d31      	ldrb	r1, [r6, r4]
     bb2:	683b      	ldr	r3, [r7, #0]
     bb4:	4798      	blx	r3
     bb6:	2800      	cmp	r0, #0
     bb8:	db08      	blt.n	bcc <_write+0x3c>
			return -1;
		}
		++nChars;
     bba:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     bbc:	42a5      	cmp	r5, r4
     bbe:	d1f5      	bne.n	bac <_write+0x1c>
     bc0:	e007      	b.n	bd2 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     bc2:	2001      	movs	r0, #1
     bc4:	4240      	negs	r0, r0
     bc6:	e005      	b.n	bd4 <_write+0x44>
	}

	for (; len != 0; --len) {
     bc8:	2000      	movs	r0, #0
     bca:	e003      	b.n	bd4 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     bcc:	2001      	movs	r0, #1
     bce:	4240      	negs	r0, r0
     bd0:	e000      	b.n	bd4 <_write+0x44>
		}
		++nChars;
     bd2:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
     bd4:	bc04      	pop	{r2}
     bd6:	4690      	mov	r8, r2
     bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     bda:	46c0      	nop			; (mov r8, r8)
     bdc:	20003d8c 	.word	0x20003d8c
     be0:	20003d88 	.word	0x20003d88

00000be4 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
     be4:	4b03      	ldr	r3, [pc, #12]	; (bf4 <prvTaskExitError+0x10>)
     be6:	681b      	ldr	r3, [r3, #0]
     be8:	3301      	adds	r3, #1
     bea:	d001      	beq.n	bf0 <prvTaskExitError+0xc>
     bec:	b672      	cpsid	i
     bee:	e7fe      	b.n	bee <prvTaskExitError+0xa>
	portDISABLE_INTERRUPTS();
     bf0:	b672      	cpsid	i
     bf2:	e7fe      	b.n	bf2 <prvTaskExitError+0xe>
     bf4:	20000000 	.word	0x20000000

00000bf8 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
     bf8:	4a06      	ldr	r2, [pc, #24]	; (c14 <pxCurrentTCBConst2>)
     bfa:	6813      	ldr	r3, [r2, #0]
     bfc:	6818      	ldr	r0, [r3, #0]
     bfe:	3020      	adds	r0, #32
     c00:	f380 8809 	msr	PSP, r0
     c04:	2002      	movs	r0, #2
     c06:	f380 8814 	msr	CONTROL, r0
     c0a:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
     c0c:	46ae      	mov	lr, r5
     c0e:	b662      	cpsie	i
     c10:	bd00      	pop	{pc}
     c12:	46c0      	nop			; (mov r8, r8)

00000c14 <pxCurrentTCBConst2>:
     c14:	20003c40 	.word	0x20003c40

00000c18 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
     c18:	b510      	push	{r4, lr}
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
     c1a:	1f03      	subs	r3, r0, #4
     c1c:	2480      	movs	r4, #128	; 0x80
     c1e:	0464      	lsls	r4, r4, #17
     c20:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
     c22:	3b04      	subs	r3, #4
     c24:	6019      	str	r1, [r3, #0]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
     c26:	3b04      	subs	r3, #4
     c28:	4902      	ldr	r1, [pc, #8]	; (c34 <pxPortInitialiseStack+0x1c>)
     c2a:	6019      	str	r1, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
     c2c:	3b14      	subs	r3, #20
     c2e:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */

	return pxTopOfStack;
     c30:	3840      	subs	r0, #64	; 0x40
}
     c32:	bd10      	pop	{r4, pc}
     c34:	00000be5 	.word	0x00000be5

00000c38 <SVC_Handler>:

void vPortSVCHandler( void )
{
	/* This function is no longer used, but retained for backward
	compatibility. */
}
     c38:	4770      	bx	lr
     c3a:	46c0      	nop			; (mov r8, r8)

00000c3c <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
     c3c:	2280      	movs	r2, #128	; 0x80
     c3e:	0552      	lsls	r2, r2, #21
     c40:	4b03      	ldr	r3, [pc, #12]	; (c50 <vPortYield+0x14>)
     c42:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
     c44:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
     c48:	f3bf 8f6f 	isb	sy
}
     c4c:	4770      	bx	lr
     c4e:	46c0      	nop			; (mov r8, r8)
     c50:	e000ed04 	.word	0xe000ed04

00000c54 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
     c54:	b672      	cpsid	i
    uxCriticalNesting++;
     c56:	4b04      	ldr	r3, [pc, #16]	; (c68 <vPortEnterCritical+0x14>)
     c58:	681a      	ldr	r2, [r3, #0]
     c5a:	3201      	adds	r2, #1
     c5c:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
     c5e:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
     c62:	f3bf 8f6f 	isb	sy
}
     c66:	4770      	bx	lr
     c68:	20000000 	.word	0x20000000

00000c6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
     c6c:	4b06      	ldr	r3, [pc, #24]	; (c88 <vPortExitCritical+0x1c>)
     c6e:	681b      	ldr	r3, [r3, #0]
     c70:	2b00      	cmp	r3, #0
     c72:	d101      	bne.n	c78 <vPortExitCritical+0xc>
     c74:	b672      	cpsid	i
     c76:	e7fe      	b.n	c76 <vPortExitCritical+0xa>
    uxCriticalNesting--;
     c78:	3b01      	subs	r3, #1
     c7a:	4a03      	ldr	r2, [pc, #12]	; (c88 <vPortExitCritical+0x1c>)
     c7c:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
     c7e:	2b00      	cmp	r3, #0
     c80:	d100      	bne.n	c84 <vPortExitCritical+0x18>
    {
        portENABLE_INTERRUPTS();
     c82:	b662      	cpsie	i
    }
}
     c84:	4770      	bx	lr
     c86:	46c0      	nop			; (mov r8, r8)
     c88:	20000000 	.word	0x20000000

00000c8c <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
     c8c:	f3ef 8010 	mrs	r0, PRIMASK
     c90:	b672      	cpsid	i
     c92:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
     c94:	2000      	movs	r0, #0
     c96:	46c0      	nop			; (mov r8, r8)

00000c98 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
     c98:	f380 8810 	msr	PRIMASK, r0
     c9c:	4770      	bx	lr
     c9e:	46c0      	nop			; (mov r8, r8)

00000ca0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
     ca0:	f3ef 8009 	mrs	r0, PSP
     ca4:	4b0e      	ldr	r3, [pc, #56]	; (ce0 <pxCurrentTCBConst>)
     ca6:	681a      	ldr	r2, [r3, #0]
     ca8:	3820      	subs	r0, #32
     caa:	6010      	str	r0, [r2, #0]
     cac:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
     cae:	4644      	mov	r4, r8
     cb0:	464d      	mov	r5, r9
     cb2:	4656      	mov	r6, sl
     cb4:	465f      	mov	r7, fp
     cb6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
     cb8:	b508      	push	{r3, lr}
     cba:	b672      	cpsid	i
     cbc:	f000 ff2c 	bl	1b18 <vTaskSwitchContext>
     cc0:	b662      	cpsie	i
     cc2:	bc0c      	pop	{r2, r3}
     cc4:	6811      	ldr	r1, [r2, #0]
     cc6:	6808      	ldr	r0, [r1, #0]
     cc8:	3010      	adds	r0, #16
     cca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
     ccc:	46a0      	mov	r8, r4
     cce:	46a9      	mov	r9, r5
     cd0:	46b2      	mov	sl, r6
     cd2:	46bb      	mov	fp, r7
     cd4:	f380 8809 	msr	PSP, r0
     cd8:	3820      	subs	r0, #32
     cda:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
     cdc:	4718      	bx	r3
     cde:	46c0      	nop			; (mov r8, r8)

00000ce0 <pxCurrentTCBConst>:
     ce0:	20003c40 	.word	0x20003c40

00000ce4 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
     ce4:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
     ce6:	4b07      	ldr	r3, [pc, #28]	; (d04 <SysTick_Handler+0x20>)
     ce8:	4798      	blx	r3
     cea:	1c04      	adds	r4, r0, #0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
     cec:	4b06      	ldr	r3, [pc, #24]	; (d08 <SysTick_Handler+0x24>)
     cee:	4798      	blx	r3
     cf0:	2800      	cmp	r0, #0
     cf2:	d003      	beq.n	cfc <SysTick_Handler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
     cf4:	2280      	movs	r2, #128	; 0x80
     cf6:	0552      	lsls	r2, r2, #21
     cf8:	4b04      	ldr	r3, [pc, #16]	; (d0c <SysTick_Handler+0x28>)
     cfa:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
     cfc:	1c20      	adds	r0, r4, #0
     cfe:	4b04      	ldr	r3, [pc, #16]	; (d10 <SysTick_Handler+0x2c>)
     d00:	4798      	blx	r3
}
     d02:	bd10      	pop	{r4, pc}
     d04:	00000c8d 	.word	0x00000c8d
     d08:	00001815 	.word	0x00001815
     d0c:	e000ed04 	.word	0xe000ed04
     d10:	00000c99 	.word	0x00000c99

00000d14 <vPortSetupTimerInterrupt>:
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_VAL)  = 0; /* Load the SysTick Counter Value */
     d14:	2200      	movs	r2, #0
     d16:	4b04      	ldr	r3, [pc, #16]	; (d28 <vPortSetupTimerInterrupt+0x14>)
     d18:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
     d1a:	4a04      	ldr	r2, [pc, #16]	; (d2c <vPortSetupTimerInterrupt+0x18>)
     d1c:	4b04      	ldr	r3, [pc, #16]	; (d30 <vPortSetupTimerInterrupt+0x1c>)
     d1e:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
     d20:	2207      	movs	r2, #7
     d22:	4b04      	ldr	r3, [pc, #16]	; (d34 <vPortSetupTimerInterrupt+0x20>)
     d24:	601a      	str	r2, [r3, #0]
}
     d26:	4770      	bx	lr
     d28:	e000e018 	.word	0xe000e018
     d2c:	00001f3f 	.word	0x00001f3f
     d30:	e000e014 	.word	0xe000e014
     d34:	e000e010 	.word	0xe000e010

00000d38 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
     d38:	b508      	push	{r3, lr}
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
     d3a:	4b0a      	ldr	r3, [pc, #40]	; (d64 <xPortStartScheduler+0x2c>)
     d3c:	6819      	ldr	r1, [r3, #0]
     d3e:	22ff      	movs	r2, #255	; 0xff
     d40:	0412      	lsls	r2, r2, #16
     d42:	430a      	orrs	r2, r1
     d44:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
     d46:	6819      	ldr	r1, [r3, #0]
     d48:	22ff      	movs	r2, #255	; 0xff
     d4a:	0612      	lsls	r2, r2, #24
     d4c:	430a      	orrs	r2, r1
     d4e:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
     d50:	4b05      	ldr	r3, [pc, #20]	; (d68 <xPortStartScheduler+0x30>)
     d52:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
     d54:	2200      	movs	r2, #0
     d56:	4b05      	ldr	r3, [pc, #20]	; (d6c <xPortStartScheduler+0x34>)
     d58:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
     d5a:	4b05      	ldr	r3, [pc, #20]	; (d70 <xPortStartScheduler+0x38>)
     d5c:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
     d5e:	4b05      	ldr	r3, [pc, #20]	; (d74 <xPortStartScheduler+0x3c>)
     d60:	4798      	blx	r3
     d62:	46c0      	nop			; (mov r8, r8)
     d64:	e000ed20 	.word	0xe000ed20
     d68:	00000d15 	.word	0x00000d15
     d6c:	20000000 	.word	0x20000000
     d70:	00000bf9 	.word	0x00000bf9
     d74:	00000be5 	.word	0x00000be5

00000d78 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     d78:	b538      	push	{r3, r4, r5, lr}
     d7a:	1c04      	adds	r4, r0, #0
void *pvReturn = NULL;
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
     d7c:	0743      	lsls	r3, r0, #29
     d7e:	d002      	beq.n	d86 <pvPortMalloc+0xe>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
     d80:	2307      	movs	r3, #7
     d82:	439c      	bics	r4, r3
     d84:	3408      	adds	r4, #8
		}
	#endif

	vTaskSuspendAll();
     d86:	4b10      	ldr	r3, [pc, #64]	; (dc8 <pvPortMalloc+0x50>)
     d88:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
     d8a:	4b10      	ldr	r3, [pc, #64]	; (dcc <pvPortMalloc+0x54>)
     d8c:	681b      	ldr	r3, [r3, #0]
     d8e:	2b00      	cmp	r3, #0
     d90:	d105      	bne.n	d9e <pvPortMalloc+0x26>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK ) );
     d92:	2307      	movs	r3, #7
     d94:	4a0e      	ldr	r2, [pc, #56]	; (dd0 <pvPortMalloc+0x58>)
     d96:	3208      	adds	r2, #8
     d98:	439a      	bics	r2, r3
     d9a:	4b0c      	ldr	r3, [pc, #48]	; (dcc <pvPortMalloc+0x54>)
     d9c:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
     d9e:	4b0d      	ldr	r3, [pc, #52]	; (dd4 <pvPortMalloc+0x5c>)
     da0:	681b      	ldr	r3, [r3, #0]
     da2:	18e4      	adds	r4, r4, r3
     da4:	4a0c      	ldr	r2, [pc, #48]	; (dd8 <pvPortMalloc+0x60>)
     da6:	4294      	cmp	r4, r2
     da8:	d807      	bhi.n	dba <pvPortMalloc+0x42>
     daa:	42a3      	cmp	r3, r4
     dac:	d207      	bcs.n	dbe <pvPortMalloc+0x46>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
     dae:	4a07      	ldr	r2, [pc, #28]	; (dcc <pvPortMalloc+0x54>)
     db0:	6815      	ldr	r5, [r2, #0]
     db2:	18ed      	adds	r5, r5, r3
			xNextFreeByte += xWantedSize;
     db4:	4b07      	ldr	r3, [pc, #28]	; (dd4 <pvPortMalloc+0x5c>)
     db6:	601c      	str	r4, [r3, #0]
     db8:	e002      	b.n	dc0 <pvPortMalloc+0x48>

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
void *pvReturn = NULL;
     dba:	2500      	movs	r5, #0
     dbc:	e000      	b.n	dc0 <pvPortMalloc+0x48>
     dbe:	2500      	movs	r5, #0
			xNextFreeByte += xWantedSize;
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
     dc0:	4b06      	ldr	r3, [pc, #24]	; (ddc <pvPortMalloc+0x64>)
     dc2:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
     dc4:	1c28      	adds	r0, r5, #0
     dc6:	bd38      	pop	{r3, r4, r5, pc}
     dc8:	000017e5 	.word	0x000017e5
     dcc:	20003b4c 	.word	0x20003b4c
     dd0:	200000b4 	.word	0x200000b4
     dd4:	200000b0 	.word	0x200000b0
     dd8:	00003a8f 	.word	0x00003a8f
     ddc:	00001941 	.word	0x00001941

00000de0 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
     de0:	2800      	cmp	r0, #0
     de2:	d001      	beq.n	de8 <vPortFree+0x8>
     de4:	b672      	cpsid	i
     de6:	e7fe      	b.n	de6 <vPortFree+0x6>
}
     de8:	4770      	bx	lr
     dea:	46c0      	nop			; (mov r8, r8)

00000dec <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     dec:	1c03      	adds	r3, r0, #0
     dee:	3308      	adds	r3, #8
     df0:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
     df2:	2201      	movs	r2, #1
     df4:	4252      	negs	r2, r2
     df6:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     df8:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     dfa:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
     dfc:	2300      	movs	r3, #0
     dfe:	6003      	str	r3, [r0, #0]
}
     e00:	4770      	bx	lr
     e02:	46c0      	nop			; (mov r8, r8)

00000e04 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
     e04:	2300      	movs	r3, #0
     e06:	6103      	str	r3, [r0, #16]
}
     e08:	4770      	bx	lr
     e0a:	46c0      	nop			; (mov r8, r8)

00000e0c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
     e0c:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
     e0e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
     e10:	689a      	ldr	r2, [r3, #8]
     e12:	608a      	str	r2, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
     e14:	689a      	ldr	r2, [r3, #8]
     e16:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
     e18:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
     e1a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
     e1c:	6803      	ldr	r3, [r0, #0]
     e1e:	3301      	adds	r3, #1
     e20:	6003      	str	r3, [r0, #0]
}
     e22:	4770      	bx	lr

00000e24 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
     e24:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
     e26:	680c      	ldr	r4, [r1, #0]
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips, and ensure
		configASSERT() is defined!  http://www.freertos.org/a00110.html#configASSERT
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     e28:	1c02      	adds	r2, r0, #0
     e2a:	3208      	adds	r2, #8
	are stored in ready lists (all of which have the same xItemValue value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
     e2c:	1c63      	adds	r3, r4, #1
     e2e:	d101      	bne.n	e34 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
     e30:	6902      	ldr	r2, [r0, #16]
     e32:	e005      	b.n	e40 <vListInsert+0x1c>
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips, and ensure
		configASSERT() is defined!  http://www.freertos.org/a00110.html#configASSERT
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     e34:	6853      	ldr	r3, [r2, #4]
     e36:	681d      	ldr	r5, [r3, #0]
     e38:	42ac      	cmp	r4, r5
     e3a:	d301      	bcc.n	e40 <vListInsert+0x1c>
     e3c:	1c1a      	adds	r2, r3, #0
     e3e:	e7f9      	b.n	e34 <vListInsert+0x10>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
     e40:	6853      	ldr	r3, [r2, #4]
     e42:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
     e44:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
     e46:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
     e48:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
     e4a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
     e4c:	6803      	ldr	r3, [r0, #0]
     e4e:	3301      	adds	r3, #1
     e50:	6003      	str	r3, [r0, #0]
}
     e52:	bd30      	pop	{r4, r5, pc}

00000e54 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
     e54:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
     e56:	6842      	ldr	r2, [r0, #4]
     e58:	6881      	ldr	r1, [r0, #8]
     e5a:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
     e5c:	6882      	ldr	r2, [r0, #8]
     e5e:	6841      	ldr	r1, [r0, #4]
     e60:	6051      	str	r1, [r2, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
     e62:	685a      	ldr	r2, [r3, #4]
     e64:	4282      	cmp	r2, r0
     e66:	d101      	bne.n	e6c <uxListRemove+0x18>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
     e68:	6892      	ldr	r2, [r2, #8]
     e6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
     e6c:	2200      	movs	r2, #0
     e6e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
     e70:	6818      	ldr	r0, [r3, #0]
     e72:	3801      	subs	r0, #1
     e74:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
     e76:	4770      	bx	lr

00000e78 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
     e78:	b538      	push	{r3, r4, r5, lr}
     e7a:	1c04      	adds	r4, r0, #0
     e7c:	1c15      	adds	r5, r2, #0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
     e7e:	6c02      	ldr	r2, [r0, #64]	; 0x40
     e80:	2a00      	cmp	r2, #0
     e82:	d108      	bne.n	e96 <prvCopyDataToQueue+0x1e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
     e84:	6801      	ldr	r1, [r0, #0]
     e86:	2900      	cmp	r1, #0
     e88:	d12a      	bne.n	ee0 <prvCopyDataToQueue+0x68>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
     e8a:	6840      	ldr	r0, [r0, #4]
     e8c:	4b16      	ldr	r3, [pc, #88]	; (ee8 <prvCopyDataToQueue+0x70>)
     e8e:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
     e90:	2300      	movs	r3, #0
     e92:	6063      	str	r3, [r4, #4]
     e94:	e024      	b.n	ee0 <prvCopyDataToQueue+0x68>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
     e96:	2d00      	cmp	r5, #0
     e98:	d10c      	bne.n	eb4 <prvCopyDataToQueue+0x3c>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
     e9a:	6880      	ldr	r0, [r0, #8]
     e9c:	4b13      	ldr	r3, [pc, #76]	; (eec <prvCopyDataToQueue+0x74>)
     e9e:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
     ea0:	68a2      	ldr	r2, [r4, #8]
     ea2:	6c21      	ldr	r1, [r4, #64]	; 0x40
     ea4:	1853      	adds	r3, r2, r1
     ea6:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
     ea8:	6862      	ldr	r2, [r4, #4]
     eaa:	4293      	cmp	r3, r2
     eac:	d318      	bcc.n	ee0 <prvCopyDataToQueue+0x68>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
     eae:	6823      	ldr	r3, [r4, #0]
     eb0:	60a3      	str	r3, [r4, #8]
     eb2:	e015      	b.n	ee0 <prvCopyDataToQueue+0x68>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
     eb4:	68c0      	ldr	r0, [r0, #12]
     eb6:	4b0d      	ldr	r3, [pc, #52]	; (eec <prvCopyDataToQueue+0x74>)
     eb8:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
     eba:	6c21      	ldr	r1, [r4, #64]	; 0x40
     ebc:	424a      	negs	r2, r1
     ebe:	68e1      	ldr	r1, [r4, #12]
     ec0:	188b      	adds	r3, r1, r2
     ec2:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
     ec4:	6821      	ldr	r1, [r4, #0]
     ec6:	428b      	cmp	r3, r1
     ec8:	d202      	bcs.n	ed0 <prvCopyDataToQueue+0x58>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
     eca:	6863      	ldr	r3, [r4, #4]
     ecc:	189a      	adds	r2, r3, r2
     ece:	60e2      	str	r2, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
     ed0:	2d02      	cmp	r5, #2
     ed2:	d105      	bne.n	ee0 <prvCopyDataToQueue+0x68>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
     ed4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
     ed6:	2b00      	cmp	r3, #0
     ed8:	d002      	beq.n	ee0 <prvCopyDataToQueue+0x68>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
     eda:	6ba3      	ldr	r3, [r4, #56]	; 0x38
     edc:	3b01      	subs	r3, #1
     ede:	63a3      	str	r3, [r4, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
     ee0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
     ee2:	3301      	adds	r3, #1
     ee4:	63a3      	str	r3, [r4, #56]	; 0x38
}
     ee6:	bd38      	pop	{r3, r4, r5, pc}
     ee8:	00001e19 	.word	0x00001e19
     eec:	000037ad 	.word	0x000037ad

00000ef0 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
     ef0:	b510      	push	{r4, lr}
     ef2:	b082      	sub	sp, #8
     ef4:	9001      	str	r0, [sp, #4]
     ef6:	1c0a      	adds	r2, r1, #0
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
     ef8:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
     efa:	2c00      	cmp	r4, #0
     efc:	d101      	bne.n	f02 <prvNotifyQueueSetContainer+0x12>
     efe:	b672      	cpsid	i
     f00:	e7fe      	b.n	f00 <prvNotifyQueueSetContainer+0x10>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
     f02:	6ba1      	ldr	r1, [r4, #56]	; 0x38
     f04:	6be3      	ldr	r3, [r4, #60]	; 0x3c
     f06:	4299      	cmp	r1, r3
     f08:	d301      	bcc.n	f0e <prvNotifyQueueSetContainer+0x1e>
     f0a:	b672      	cpsid	i
     f0c:	e7fe      	b.n	f0c <prvNotifyQueueSetContainer+0x1c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
     f0e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
	BaseType_t xReturn = pdFALSE;
     f10:	2000      	movs	r0, #0
		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
     f12:	428b      	cmp	r3, r1
     f14:	d90d      	bls.n	f32 <prvNotifyQueueSetContainer+0x42>
		{
			traceQUEUE_SEND( pxQueueSetContainer );
			/* The data copies is the handle of the queue that contains data. */
			prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
     f16:	1c20      	adds	r0, r4, #0
     f18:	a901      	add	r1, sp, #4
     f1a:	4b07      	ldr	r3, [pc, #28]	; (f38 <prvNotifyQueueSetContainer+0x48>)
     f1c:	4798      	blx	r3
#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
	BaseType_t xReturn = pdFALSE;
     f1e:	2000      	movs	r0, #0
		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
		{
			traceQUEUE_SEND( pxQueueSetContainer );
			/* The data copies is the handle of the queue that contains data. */
			prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
			if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
     f20:	6a63      	ldr	r3, [r4, #36]	; 0x24
     f22:	2b00      	cmp	r3, #0
     f24:	d005      	beq.n	f32 <prvNotifyQueueSetContainer+0x42>
			{
				if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
     f26:	1c20      	adds	r0, r4, #0
     f28:	3024      	adds	r0, #36	; 0x24
     f2a:	4b04      	ldr	r3, [pc, #16]	; (f3c <prvNotifyQueueSetContainer+0x4c>)
     f2c:	4798      	blx	r3
#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
	BaseType_t xReturn = pdFALSE;
     f2e:	1e43      	subs	r3, r0, #1
     f30:	4198      	sbcs	r0, r3
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
     f32:	b002      	add	sp, #8
     f34:	bd10      	pop	{r4, pc}
     f36:	46c0      	nop			; (mov r8, r8)
     f38:	00000e79 	.word	0x00000e79
     f3c:	00001c49 	.word	0x00001c49

00000f40 <prvCopyDataFromQueue>:
	++( pxQueue->uxMessagesWaiting );
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
     f40:	b538      	push	{r3, r4, r5, lr}
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
     f42:	6804      	ldr	r4, [r0, #0]
     f44:	2c00      	cmp	r4, #0
     f46:	d00c      	beq.n	f62 <prvCopyDataFromQueue+0x22>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
     f48:	6c02      	ldr	r2, [r0, #64]	; 0x40
     f4a:	68c5      	ldr	r5, [r0, #12]
     f4c:	18ab      	adds	r3, r5, r2
     f4e:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
     f50:	6845      	ldr	r5, [r0, #4]
     f52:	42ab      	cmp	r3, r5
     f54:	d300      	bcc.n	f58 <prvCopyDataFromQueue+0x18>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
     f56:	60c4      	str	r4, [r0, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
     f58:	68c3      	ldr	r3, [r0, #12]
     f5a:	1c08      	adds	r0, r1, #0
     f5c:	1c19      	adds	r1, r3, #0
     f5e:	4b01      	ldr	r3, [pc, #4]	; (f64 <prvCopyDataFromQueue+0x24>)
     f60:	4798      	blx	r3
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
     f62:	bd38      	pop	{r3, r4, r5, pc}
     f64:	000037ad 	.word	0x000037ad

00000f68 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
     f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     f6a:	1c04      	adds	r4, r0, #0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
     f6c:	4b23      	ldr	r3, [pc, #140]	; (ffc <prvUnlockQueue+0x94>)
     f6e:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
     f70:	6ca3      	ldr	r3, [r4, #72]	; 0x48
     f72:	2b00      	cmp	r3, #0
     f74:	dd1c      	ble.n	fb0 <prvUnlockQueue+0x48>
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
     f76:	4e22      	ldr	r6, [pc, #136]	; (1000 <prvUnlockQueue+0x98>)
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
     f78:	4d22      	ldr	r5, [pc, #136]	; (1004 <prvUnlockQueue+0x9c>)
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
     f7a:	6d63      	ldr	r3, [r4, #84]	; 0x54
     f7c:	2b00      	cmp	r3, #0
     f7e:	d007      	beq.n	f90 <prvUnlockQueue+0x28>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
     f80:	1c20      	adds	r0, r4, #0
     f82:	2100      	movs	r1, #0
     f84:	47a8      	blx	r5
     f86:	2801      	cmp	r0, #1
     f88:	d10c      	bne.n	fa4 <prvUnlockQueue+0x3c>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
     f8a:	4b1f      	ldr	r3, [pc, #124]	; (1008 <prvUnlockQueue+0xa0>)
     f8c:	4798      	blx	r3
     f8e:	e009      	b.n	fa4 <prvUnlockQueue+0x3c>
				}
				else
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
     f90:	6a63      	ldr	r3, [r4, #36]	; 0x24
     f92:	2b00      	cmp	r3, #0
     f94:	d00c      	beq.n	fb0 <prvUnlockQueue+0x48>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
     f96:	1c20      	adds	r0, r4, #0
     f98:	3024      	adds	r0, #36	; 0x24
     f9a:	47b0      	blx	r6
     f9c:	2800      	cmp	r0, #0
     f9e:	d001      	beq.n	fa4 <prvUnlockQueue+0x3c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
     fa0:	4b19      	ldr	r3, [pc, #100]	; (1008 <prvUnlockQueue+0xa0>)
     fa2:	4798      	blx	r3
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
     fa4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
     fa6:	3b01      	subs	r3, #1
     fa8:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
     faa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
     fac:	2b00      	cmp	r3, #0
     fae:	dce4      	bgt.n	f7a <prvUnlockQueue+0x12>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
     fb0:	2301      	movs	r3, #1
     fb2:	425b      	negs	r3, r3
     fb4:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
     fb6:	4b15      	ldr	r3, [pc, #84]	; (100c <prvUnlockQueue+0xa4>)
     fb8:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
     fba:	4b10      	ldr	r3, [pc, #64]	; (ffc <prvUnlockQueue+0x94>)
     fbc:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
     fbe:	6c63      	ldr	r3, [r4, #68]	; 0x44
     fc0:	2b00      	cmp	r3, #0
     fc2:	dd15      	ble.n	ff0 <prvUnlockQueue+0x88>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
     fc4:	6923      	ldr	r3, [r4, #16]
     fc6:	2b00      	cmp	r3, #0
     fc8:	d012      	beq.n	ff0 <prvUnlockQueue+0x88>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
     fca:	1c27      	adds	r7, r4, #0
     fcc:	3710      	adds	r7, #16
     fce:	4e0c      	ldr	r6, [pc, #48]	; (1000 <prvUnlockQueue+0x98>)
				{
					vTaskMissedYield();
     fd0:	4d0d      	ldr	r5, [pc, #52]	; (1008 <prvUnlockQueue+0xa0>)
     fd2:	e002      	b.n	fda <prvUnlockQueue+0x72>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
     fd4:	6923      	ldr	r3, [r4, #16]
     fd6:	2b00      	cmp	r3, #0
     fd8:	d00a      	beq.n	ff0 <prvUnlockQueue+0x88>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
     fda:	1c38      	adds	r0, r7, #0
     fdc:	47b0      	blx	r6
     fde:	2800      	cmp	r0, #0
     fe0:	d000      	beq.n	fe4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
     fe2:	47a8      	blx	r5
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
     fe4:	6c63      	ldr	r3, [r4, #68]	; 0x44
     fe6:	3b01      	subs	r3, #1
     fe8:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
     fea:	6c63      	ldr	r3, [r4, #68]	; 0x44
     fec:	2b00      	cmp	r3, #0
     fee:	dcf1      	bgt.n	fd4 <prvUnlockQueue+0x6c>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
     ff0:	2301      	movs	r3, #1
     ff2:	425b      	negs	r3, r3
     ff4:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
     ff6:	4b05      	ldr	r3, [pc, #20]	; (100c <prvUnlockQueue+0xa4>)
     ff8:	4798      	blx	r3
}
     ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     ffc:	00000c55 	.word	0x00000c55
    1000:	00001c49 	.word	0x00001c49
    1004:	00000ef1 	.word	0x00000ef1
    1008:	00001d61 	.word	0x00001d61
    100c:	00000c6d 	.word	0x00000c6d

00001010 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1010:	b538      	push	{r3, r4, r5, lr}
    1012:	1c04      	adds	r4, r0, #0
    1014:	1c0d      	adds	r5, r1, #0
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
    1016:	2800      	cmp	r0, #0
    1018:	d101      	bne.n	101e <xQueueGenericReset+0xe>
    101a:	b672      	cpsid	i
    101c:	e7fe      	b.n	101c <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
    101e:	4b15      	ldr	r3, [pc, #84]	; (1074 <xQueueGenericReset+0x64>)
    1020:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1022:	6823      	ldr	r3, [r4, #0]
    1024:	6c22      	ldr	r2, [r4, #64]	; 0x40
    1026:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    1028:	4350      	muls	r0, r2
    102a:	1819      	adds	r1, r3, r0
    102c:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    102e:	2100      	movs	r1, #0
    1030:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1032:	60a3      	str	r3, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1034:	1a82      	subs	r2, r0, r2
    1036:	189b      	adds	r3, r3, r2
    1038:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
    103a:	2301      	movs	r3, #1
    103c:	425b      	negs	r3, r3
    103e:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
    1040:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
    1042:	2d00      	cmp	r5, #0
    1044:	d10b      	bne.n	105e <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1046:	6921      	ldr	r1, [r4, #16]
    1048:	2900      	cmp	r1, #0
    104a:	d00f      	beq.n	106c <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    104c:	1c20      	adds	r0, r4, #0
    104e:	3010      	adds	r0, #16
    1050:	4b09      	ldr	r3, [pc, #36]	; (1078 <xQueueGenericReset+0x68>)
    1052:	4798      	blx	r3
    1054:	2801      	cmp	r0, #1
    1056:	d109      	bne.n	106c <xQueueGenericReset+0x5c>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1058:	4b08      	ldr	r3, [pc, #32]	; (107c <xQueueGenericReset+0x6c>)
    105a:	4798      	blx	r3
    105c:	e006      	b.n	106c <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    105e:	1c20      	adds	r0, r4, #0
    1060:	3010      	adds	r0, #16
    1062:	4d07      	ldr	r5, [pc, #28]	; (1080 <xQueueGenericReset+0x70>)
    1064:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1066:	1c20      	adds	r0, r4, #0
    1068:	3024      	adds	r0, #36	; 0x24
    106a:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
    106c:	4b05      	ldr	r3, [pc, #20]	; (1084 <xQueueGenericReset+0x74>)
    106e:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
    1070:	2001      	movs	r0, #1
    1072:	bd38      	pop	{r3, r4, r5, pc}
    1074:	00000c55 	.word	0x00000c55
    1078:	00001c49 	.word	0x00001c49
    107c:	00000c3d 	.word	0x00000c3d
    1080:	00000ded 	.word	0x00000ded
    1084:	00000c6d 	.word	0x00000c6d

00001088 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    108a:	1c05      	adds	r5, r0, #0
    108c:	1c0e      	adds	r6, r1, #0
    108e:	1c17      	adds	r7, r2, #0
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( UBaseType_t ) 0 )
    1090:	2800      	cmp	r0, #0
    1092:	d011      	beq.n	10b8 <xQueueGenericCreate+0x30>
	{
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1094:	2058      	movs	r0, #88	; 0x58
    1096:	4b0f      	ldr	r3, [pc, #60]	; (10d4 <xQueueGenericCreate+0x4c>)
    1098:	4798      	blx	r3
    109a:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
    109c:	d00c      	beq.n	10b8 <xQueueGenericCreate+0x30>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    109e:	1c30      	adds	r0, r6, #0
    10a0:	4368      	muls	r0, r5
    10a2:	3001      	adds	r0, #1

			pxNewQueue->pcHead = ( int8_t * ) pvPortMalloc( xQueueSizeInBytes );
    10a4:	4b0b      	ldr	r3, [pc, #44]	; (10d4 <xQueueGenericCreate+0x4c>)
    10a6:	4798      	blx	r3
    10a8:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
    10aa:	2800      	cmp	r0, #0
    10ac:	d106      	bne.n	10bc <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
    10ae:	1c20      	adds	r0, r4, #0
    10b0:	4b09      	ldr	r3, [pc, #36]	; (10d8 <xQueueGenericCreate+0x50>)
    10b2:	4798      	blx	r3
    10b4:	e000      	b.n	10b8 <xQueueGenericCreate+0x30>
    10b6:	e7fe      	b.n	10b6 <xQueueGenericCreate+0x2e>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
    10b8:	b672      	cpsid	i
    10ba:	e7fc      	b.n	10b6 <xQueueGenericCreate+0x2e>
			pxNewQueue->pcHead = ( int8_t * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
    10bc:	63e5      	str	r5, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
    10be:	6426      	str	r6, [r4, #64]	; 0x40
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    10c0:	1c20      	adds	r0, r4, #0
    10c2:	2101      	movs	r1, #1
    10c4:	4b05      	ldr	r3, [pc, #20]	; (10dc <xQueueGenericCreate+0x54>)
    10c6:	4798      	blx	r3

				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
    10c8:	2350      	movs	r3, #80	; 0x50
    10ca:	54e7      	strb	r7, [r4, r3]
				}
				#endif /* configUSE_TRACE_FACILITY */

				#if( configUSE_QUEUE_SETS == 1 )
				{
					pxNewQueue->pxQueueSetContainer = NULL;
    10cc:	2300      	movs	r3, #0
    10ce:	6563      	str	r3, [r4, #84]	; 0x54
	}

	configASSERT( xReturn );

	return xReturn;
}
    10d0:	1c20      	adds	r0, r4, #0
    10d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    10d4:	00000d79 	.word	0x00000d79
    10d8:	00000de1 	.word	0x00000de1
    10dc:	00001011 	.word	0x00001011

000010e0 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    10e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    10e2:	4657      	mov	r7, sl
    10e4:	464e      	mov	r6, r9
    10e6:	4645      	mov	r5, r8
    10e8:	b4e0      	push	{r5, r6, r7}
    10ea:	b084      	sub	sp, #16
    10ec:	1c04      	adds	r4, r0, #0
    10ee:	1c0e      	adds	r6, r1, #0
    10f0:	9201      	str	r2, [sp, #4]
    10f2:	1c1d      	adds	r5, r3, #0
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
    10f4:	2800      	cmp	r0, #0
    10f6:	d101      	bne.n	10fc <xQueueGenericSend+0x1c>
    10f8:	b672      	cpsid	i
    10fa:	e7fe      	b.n	10fa <xQueueGenericSend+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    10fc:	2900      	cmp	r1, #0
    10fe:	d104      	bne.n	110a <xQueueGenericSend+0x2a>
    1100:	6c02      	ldr	r2, [r0, #64]	; 0x40
    1102:	2a00      	cmp	r2, #0
    1104:	d001      	beq.n	110a <xQueueGenericSend+0x2a>
    1106:	b672      	cpsid	i
    1108:	e7fe      	b.n	1108 <xQueueGenericSend+0x28>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    110a:	2d02      	cmp	r5, #2
    110c:	d104      	bne.n	1118 <xQueueGenericSend+0x38>
    110e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    1110:	2b01      	cmp	r3, #1
    1112:	d001      	beq.n	1118 <xQueueGenericSend+0x38>
    1114:	b672      	cpsid	i
    1116:	e7fe      	b.n	1116 <xQueueGenericSend+0x36>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    1118:	4b41      	ldr	r3, [pc, #260]	; (1220 <xQueueGenericSend+0x140>)
    111a:	4798      	blx	r3
    111c:	2800      	cmp	r0, #0
    111e:	d102      	bne.n	1126 <xQueueGenericSend+0x46>
    1120:	9a01      	ldr	r2, [sp, #4]
    1122:	2a00      	cmp	r2, #0
    1124:	d103      	bne.n	112e <xQueueGenericSend+0x4e>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1126:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1128:	4b3e      	ldr	r3, [pc, #248]	; (1224 <xQueueGenericSend+0x144>)
    112a:	4698      	mov	r8, r3
    112c:	e001      	b.n	1132 <xQueueGenericSend+0x52>
	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    112e:	b672      	cpsid	i
    1130:	e7fe      	b.n	1130 <xQueueGenericSend+0x50>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1132:	47c0      	blx	r8
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1134:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    1136:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    1138:	4293      	cmp	r3, r2
    113a:	d301      	bcc.n	1140 <xQueueGenericSend+0x60>
    113c:	2d02      	cmp	r5, #2
    113e:	d11f      	bne.n	1180 <xQueueGenericSend+0xa0>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1140:	1c20      	adds	r0, r4, #0
    1142:	1c31      	adds	r1, r6, #0
    1144:	1c2a      	adds	r2, r5, #0
    1146:	4b38      	ldr	r3, [pc, #224]	; (1228 <xQueueGenericSend+0x148>)
    1148:	4798      	blx	r3

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    114a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    114c:	2b00      	cmp	r3, #0
    114e:	d008      	beq.n	1162 <xQueueGenericSend+0x82>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
    1150:	1c20      	adds	r0, r4, #0
    1152:	1c29      	adds	r1, r5, #0
    1154:	4b35      	ldr	r3, [pc, #212]	; (122c <xQueueGenericSend+0x14c>)
    1156:	4798      	blx	r3
    1158:	2801      	cmp	r0, #1
    115a:	d10d      	bne.n	1178 <xQueueGenericSend+0x98>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
    115c:	4b34      	ldr	r3, [pc, #208]	; (1230 <xQueueGenericSend+0x150>)
    115e:	4798      	blx	r3
    1160:	e00a      	b.n	1178 <xQueueGenericSend+0x98>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1162:	6a62      	ldr	r2, [r4, #36]	; 0x24
    1164:	2a00      	cmp	r2, #0
    1166:	d007      	beq.n	1178 <xQueueGenericSend+0x98>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1168:	1c20      	adds	r0, r4, #0
    116a:	3024      	adds	r0, #36	; 0x24
    116c:	4b31      	ldr	r3, [pc, #196]	; (1234 <xQueueGenericSend+0x154>)
    116e:	4798      	blx	r3
    1170:	2801      	cmp	r0, #1
    1172:	d101      	bne.n	1178 <xQueueGenericSend+0x98>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
    1174:	4b2e      	ldr	r3, [pc, #184]	; (1230 <xQueueGenericSend+0x150>)
    1176:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1178:	4b2f      	ldr	r3, [pc, #188]	; (1238 <xQueueGenericSend+0x158>)
    117a:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
    117c:	2001      	movs	r0, #1
    117e:	e049      	b.n	1214 <xQueueGenericSend+0x134>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1180:	9b01      	ldr	r3, [sp, #4]
    1182:	2b00      	cmp	r3, #0
    1184:	d103      	bne.n	118e <xQueueGenericSend+0xae>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1186:	4b2c      	ldr	r3, [pc, #176]	; (1238 <xQueueGenericSend+0x158>)
    1188:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    118a:	2000      	movs	r0, #0
    118c:	e042      	b.n	1214 <xQueueGenericSend+0x134>
				}
				else if( xEntryTimeSet == pdFALSE )
    118e:	2f00      	cmp	r7, #0
    1190:	d103      	bne.n	119a <xQueueGenericSend+0xba>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1192:	a802      	add	r0, sp, #8
    1194:	4a29      	ldr	r2, [pc, #164]	; (123c <xQueueGenericSend+0x15c>)
    1196:	4790      	blx	r2
					xEntryTimeSet = pdTRUE;
    1198:	2701      	movs	r7, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    119a:	4b27      	ldr	r3, [pc, #156]	; (1238 <xQueueGenericSend+0x158>)
    119c:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    119e:	4b28      	ldr	r3, [pc, #160]	; (1240 <xQueueGenericSend+0x160>)
    11a0:	4798      	blx	r3
		prvLockQueue( pxQueue );
    11a2:	4b20      	ldr	r3, [pc, #128]	; (1224 <xQueueGenericSend+0x144>)
    11a4:	4798      	blx	r3
    11a6:	6c63      	ldr	r3, [r4, #68]	; 0x44
    11a8:	3301      	adds	r3, #1
    11aa:	d101      	bne.n	11b0 <xQueueGenericSend+0xd0>
    11ac:	2300      	movs	r3, #0
    11ae:	6463      	str	r3, [r4, #68]	; 0x44
    11b0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    11b2:	3301      	adds	r3, #1
    11b4:	d101      	bne.n	11ba <xQueueGenericSend+0xda>
    11b6:	2300      	movs	r3, #0
    11b8:	64a3      	str	r3, [r4, #72]	; 0x48
    11ba:	4b1f      	ldr	r3, [pc, #124]	; (1238 <xQueueGenericSend+0x158>)
    11bc:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    11be:	a802      	add	r0, sp, #8
    11c0:	a901      	add	r1, sp, #4
    11c2:	4b20      	ldr	r3, [pc, #128]	; (1244 <xQueueGenericSend+0x164>)
    11c4:	4798      	blx	r3
    11c6:	2800      	cmp	r0, #0
    11c8:	d11e      	bne.n	1208 <xQueueGenericSend+0x128>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
    11ca:	4b16      	ldr	r3, [pc, #88]	; (1224 <xQueueGenericSend+0x144>)
    11cc:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    11ce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    11d0:	4692      	mov	sl, r2
    11d2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    11d4:	4699      	mov	r9, r3
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
    11d6:	4b18      	ldr	r3, [pc, #96]	; (1238 <xQueueGenericSend+0x158>)
    11d8:	4798      	blx	r3
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    11da:	45ca      	cmp	sl, r9
    11dc:	d10e      	bne.n	11fc <xQueueGenericSend+0x11c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    11de:	1c20      	adds	r0, r4, #0
    11e0:	3010      	adds	r0, #16
    11e2:	9901      	ldr	r1, [sp, #4]
    11e4:	4b18      	ldr	r3, [pc, #96]	; (1248 <xQueueGenericSend+0x168>)
    11e6:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    11e8:	1c20      	adds	r0, r4, #0
    11ea:	4b18      	ldr	r3, [pc, #96]	; (124c <xQueueGenericSend+0x16c>)
    11ec:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    11ee:	4b18      	ldr	r3, [pc, #96]	; (1250 <xQueueGenericSend+0x170>)
    11f0:	4798      	blx	r3
    11f2:	2800      	cmp	r0, #0
    11f4:	d19d      	bne.n	1132 <xQueueGenericSend+0x52>
				{
					portYIELD_WITHIN_API();
    11f6:	4b0e      	ldr	r3, [pc, #56]	; (1230 <xQueueGenericSend+0x150>)
    11f8:	4798      	blx	r3
    11fa:	e79a      	b.n	1132 <xQueueGenericSend+0x52>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    11fc:	1c20      	adds	r0, r4, #0
    11fe:	4b13      	ldr	r3, [pc, #76]	; (124c <xQueueGenericSend+0x16c>)
    1200:	4798      	blx	r3
				( void ) xTaskResumeAll();
    1202:	4b13      	ldr	r3, [pc, #76]	; (1250 <xQueueGenericSend+0x170>)
    1204:	4798      	blx	r3
    1206:	e794      	b.n	1132 <xQueueGenericSend+0x52>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    1208:	1c20      	adds	r0, r4, #0
    120a:	4b10      	ldr	r3, [pc, #64]	; (124c <xQueueGenericSend+0x16c>)
    120c:	4798      	blx	r3
			( void ) xTaskResumeAll();
    120e:	4b10      	ldr	r3, [pc, #64]	; (1250 <xQueueGenericSend+0x170>)
    1210:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    1212:	2000      	movs	r0, #0
		}
	}
}
    1214:	b004      	add	sp, #16
    1216:	bc1c      	pop	{r2, r3, r4}
    1218:	4690      	mov	r8, r2
    121a:	4699      	mov	r9, r3
    121c:	46a2      	mov	sl, r4
    121e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1220:	00001d79 	.word	0x00001d79
    1224:	00000c55 	.word	0x00000c55
    1228:	00000e79 	.word	0x00000e79
    122c:	00000ef1 	.word	0x00000ef1
    1230:	00000c3d 	.word	0x00000c3d
    1234:	00001c49 	.word	0x00001c49
    1238:	00000c6d 	.word	0x00000c6d
    123c:	00001cd1 	.word	0x00001cd1
    1240:	000017e5 	.word	0x000017e5
    1244:	00001cf1 	.word	0x00001cf1
    1248:	00001bb1 	.word	0x00001bb1
    124c:	00000f69 	.word	0x00000f69
    1250:	00001941 	.word	0x00001941

00001254 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    1254:	b5f0      	push	{r4, r5, r6, r7, lr}
    1256:	4647      	mov	r7, r8
    1258:	b480      	push	{r7}
    125a:	1c04      	adds	r4, r0, #0
    125c:	4688      	mov	r8, r1
    125e:	1c16      	adds	r6, r2, #0
    1260:	1c1d      	adds	r5, r3, #0
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
    1262:	2800      	cmp	r0, #0
    1264:	d101      	bne.n	126a <xQueueGenericSendFromISR+0x16>
    1266:	b672      	cpsid	i
    1268:	e7fe      	b.n	1268 <xQueueGenericSendFromISR+0x14>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    126a:	2900      	cmp	r1, #0
    126c:	d104      	bne.n	1278 <xQueueGenericSendFromISR+0x24>
    126e:	6c03      	ldr	r3, [r0, #64]	; 0x40
    1270:	2b00      	cmp	r3, #0
    1272:	d001      	beq.n	1278 <xQueueGenericSendFromISR+0x24>
    1274:	b672      	cpsid	i
    1276:	e7fe      	b.n	1276 <xQueueGenericSendFromISR+0x22>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    1278:	2d02      	cmp	r5, #2
    127a:	d133      	bne.n	12e4 <xQueueGenericSendFromISR+0x90>
    127c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    127e:	2a01      	cmp	r2, #1
    1280:	d039      	beq.n	12f6 <xQueueGenericSendFromISR+0xa2>
    1282:	b672      	cpsid	i
    1284:	e7fe      	b.n	1284 <xQueueGenericSendFromISR+0x30>
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1286:	1c20      	adds	r0, r4, #0
    1288:	4641      	mov	r1, r8
    128a:	1c2a      	adds	r2, r5, #0
    128c:	4b20      	ldr	r3, [pc, #128]	; (1310 <xQueueGenericSendFromISR+0xbc>)
    128e:	4798      	blx	r3

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    1290:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    1292:	3301      	adds	r3, #1
    1294:	d11d      	bne.n	12d2 <xQueueGenericSendFromISR+0x7e>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    1296:	6d63      	ldr	r3, [r4, #84]	; 0x54
    1298:	2b00      	cmp	r3, #0
    129a:	d00b      	beq.n	12b4 <xQueueGenericSendFromISR+0x60>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
    129c:	1c20      	adds	r0, r4, #0
    129e:	1c29      	adds	r1, r5, #0
    12a0:	4b1c      	ldr	r3, [pc, #112]	; (1314 <xQueueGenericSendFromISR+0xc0>)
    12a2:	4798      	blx	r3
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
    12a4:	2501      	movs	r5, #1
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
    12a6:	2801      	cmp	r0, #1
    12a8:	d12a      	bne.n	1300 <xQueueGenericSendFromISR+0xac>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    12aa:	2e00      	cmp	r6, #0
    12ac:	d016      	beq.n	12dc <xQueueGenericSendFromISR+0x88>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    12ae:	2301      	movs	r3, #1
    12b0:	6033      	str	r3, [r6, #0]
    12b2:	e025      	b.n	1300 <xQueueGenericSendFromISR+0xac>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
    12b4:	2501      	movs	r5, #1
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    12b6:	6a62      	ldr	r2, [r4, #36]	; 0x24
    12b8:	2a00      	cmp	r2, #0
    12ba:	d021      	beq.n	1300 <xQueueGenericSendFromISR+0xac>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    12bc:	1c20      	adds	r0, r4, #0
    12be:	3024      	adds	r0, #36	; 0x24
    12c0:	4b15      	ldr	r3, [pc, #84]	; (1318 <xQueueGenericSendFromISR+0xc4>)
    12c2:	4798      	blx	r3
    12c4:	2800      	cmp	r0, #0
    12c6:	d01b      	beq.n	1300 <xQueueGenericSendFromISR+0xac>
							{
								/* The task waiting has a higher priority so record that a
								context	switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
    12c8:	2e00      	cmp	r6, #0
    12ca:	d009      	beq.n	12e0 <xQueueGenericSendFromISR+0x8c>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
    12cc:	2301      	movs	r3, #1
    12ce:	6033      	str	r3, [r6, #0]
    12d0:	e016      	b.n	1300 <xQueueGenericSendFromISR+0xac>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    12d2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    12d4:	3301      	adds	r3, #1
    12d6:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
    12d8:	2501      	movs	r5, #1
    12da:	e011      	b.n	1300 <xQueueGenericSendFromISR+0xac>
    12dc:	2501      	movs	r5, #1
    12de:	e00f      	b.n	1300 <xQueueGenericSendFromISR+0xac>
    12e0:	2501      	movs	r5, #1
    12e2:	e00d      	b.n	1300 <xQueueGenericSendFromISR+0xac>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    12e4:	4b0d      	ldr	r3, [pc, #52]	; (131c <xQueueGenericSendFromISR+0xc8>)
    12e6:	4798      	blx	r3
    12e8:	1c07      	adds	r7, r0, #0
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    12ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    12ec:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    12ee:	4293      	cmp	r3, r2
    12f0:	d3c9      	bcc.n	1286 <xQueueGenericSendFromISR+0x32>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    12f2:	2500      	movs	r5, #0
    12f4:	e004      	b.n	1300 <xQueueGenericSendFromISR+0xac>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    12f6:	4b09      	ldr	r3, [pc, #36]	; (131c <xQueueGenericSendFromISR+0xc8>)
    12f8:	4798      	blx	r3
    12fa:	1c07      	adds	r7, r0, #0
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    12fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    12fe:	e7c2      	b.n	1286 <xQueueGenericSendFromISR+0x32>
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    1300:	1c38      	adds	r0, r7, #0
    1302:	4b07      	ldr	r3, [pc, #28]	; (1320 <xQueueGenericSendFromISR+0xcc>)
    1304:	4798      	blx	r3

	return xReturn;
}
    1306:	1c28      	adds	r0, r5, #0
    1308:	bc04      	pop	{r2}
    130a:	4690      	mov	r8, r2
    130c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    130e:	46c0      	nop			; (mov r8, r8)
    1310:	00000e79 	.word	0x00000e79
    1314:	00000ef1 	.word	0x00000ef1
    1318:	00001c49 	.word	0x00001c49
    131c:	00000c8d 	.word	0x00000c8d
    1320:	00000c99 	.word	0x00000c99

00001324 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    1324:	b5f0      	push	{r4, r5, r6, r7, lr}
    1326:	464f      	mov	r7, r9
    1328:	4646      	mov	r6, r8
    132a:	b4c0      	push	{r6, r7}
    132c:	b085      	sub	sp, #20
    132e:	1c04      	adds	r4, r0, #0
    1330:	1c0d      	adds	r5, r1, #0
    1332:	9201      	str	r2, [sp, #4]
    1334:	1c1f      	adds	r7, r3, #0
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
    1336:	2800      	cmp	r0, #0
    1338:	d101      	bne.n	133e <xQueueGenericReceive+0x1a>
    133a:	b672      	cpsid	i
    133c:	e7fe      	b.n	133c <xQueueGenericReceive+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    133e:	2900      	cmp	r1, #0
    1340:	d104      	bne.n	134c <xQueueGenericReceive+0x28>
    1342:	6c03      	ldr	r3, [r0, #64]	; 0x40
    1344:	2b00      	cmp	r3, #0
    1346:	d001      	beq.n	134c <xQueueGenericReceive+0x28>
    1348:	b672      	cpsid	i
    134a:	e7fe      	b.n	134a <xQueueGenericReceive+0x26>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    134c:	4b4a      	ldr	r3, [pc, #296]	; (1478 <xQueueGenericReceive+0x154>)
    134e:	4798      	blx	r3
    1350:	2800      	cmp	r0, #0
    1352:	d102      	bne.n	135a <xQueueGenericReceive+0x36>
    1354:	9b01      	ldr	r3, [sp, #4]
    1356:	2b00      	cmp	r3, #0
    1358:	d103      	bne.n	1362 <xQueueGenericReceive+0x3e>
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    135a:	2600      	movs	r6, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    135c:	4b47      	ldr	r3, [pc, #284]	; (147c <xQueueGenericReceive+0x158>)
    135e:	4698      	mov	r8, r3
    1360:	e001      	b.n	1366 <xQueueGenericReceive+0x42>

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    1362:	b672      	cpsid	i
    1364:	e7fe      	b.n	1364 <xQueueGenericReceive+0x40>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    1366:	47c0      	blx	r8
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    1368:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    136a:	2b00      	cmp	r3, #0
    136c:	d02b      	beq.n	13c6 <xQueueGenericReceive+0xa2>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    136e:	68e6      	ldr	r6, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    1370:	1c20      	adds	r0, r4, #0
    1372:	1c29      	adds	r1, r5, #0
    1374:	4b42      	ldr	r3, [pc, #264]	; (1480 <xQueueGenericReceive+0x15c>)
    1376:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
    1378:	2f00      	cmp	r7, #0
    137a:	d114      	bne.n	13a6 <xQueueGenericReceive+0x82>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    137c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    137e:	3b01      	subs	r3, #1
    1380:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    1382:	6823      	ldr	r3, [r4, #0]
    1384:	2b00      	cmp	r3, #0
    1386:	d102      	bne.n	138e <xQueueGenericReceive+0x6a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) xTaskGetCurrentTaskHandle(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1388:	4b3e      	ldr	r3, [pc, #248]	; (1484 <xQueueGenericReceive+0x160>)
    138a:	4798      	blx	r3
    138c:	6060      	str	r0, [r4, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    138e:	6923      	ldr	r3, [r4, #16]
    1390:	2b00      	cmp	r3, #0
    1392:	d014      	beq.n	13be <xQueueGenericReceive+0x9a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1394:	1c20      	adds	r0, r4, #0
    1396:	3010      	adds	r0, #16
    1398:	4b3b      	ldr	r3, [pc, #236]	; (1488 <xQueueGenericReceive+0x164>)
    139a:	4798      	blx	r3
    139c:	2801      	cmp	r0, #1
    139e:	d10e      	bne.n	13be <xQueueGenericReceive+0x9a>
						{
							queueYIELD_IF_USING_PREEMPTION();
    13a0:	4b3a      	ldr	r3, [pc, #232]	; (148c <xQueueGenericReceive+0x168>)
    13a2:	4798      	blx	r3
    13a4:	e00b      	b.n	13be <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    13a6:	60e6      	str	r6, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    13a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    13aa:	2b00      	cmp	r3, #0
    13ac:	d007      	beq.n	13be <xQueueGenericReceive+0x9a>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    13ae:	1c20      	adds	r0, r4, #0
    13b0:	3024      	adds	r0, #36	; 0x24
    13b2:	4b35      	ldr	r3, [pc, #212]	; (1488 <xQueueGenericReceive+0x164>)
    13b4:	4798      	blx	r3
    13b6:	2800      	cmp	r0, #0
    13b8:	d001      	beq.n	13be <xQueueGenericReceive+0x9a>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    13ba:	4b34      	ldr	r3, [pc, #208]	; (148c <xQueueGenericReceive+0x168>)
    13bc:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    13be:	4b34      	ldr	r3, [pc, #208]	; (1490 <xQueueGenericReceive+0x16c>)
    13c0:	4798      	blx	r3
				return pdPASS;
    13c2:	2001      	movs	r0, #1
    13c4:	e052      	b.n	146c <xQueueGenericReceive+0x148>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    13c6:	9b01      	ldr	r3, [sp, #4]
    13c8:	2b00      	cmp	r3, #0
    13ca:	d103      	bne.n	13d4 <xQueueGenericReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    13cc:	4b30      	ldr	r3, [pc, #192]	; (1490 <xQueueGenericReceive+0x16c>)
    13ce:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    13d0:	2000      	movs	r0, #0
    13d2:	e04b      	b.n	146c <xQueueGenericReceive+0x148>
				}
				else if( xEntryTimeSet == pdFALSE )
    13d4:	2e00      	cmp	r6, #0
    13d6:	d103      	bne.n	13e0 <xQueueGenericReceive+0xbc>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    13d8:	a802      	add	r0, sp, #8
    13da:	4b2e      	ldr	r3, [pc, #184]	; (1494 <xQueueGenericReceive+0x170>)
    13dc:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
    13de:	2601      	movs	r6, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    13e0:	4b2b      	ldr	r3, [pc, #172]	; (1490 <xQueueGenericReceive+0x16c>)
    13e2:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    13e4:	4b2c      	ldr	r3, [pc, #176]	; (1498 <xQueueGenericReceive+0x174>)
    13e6:	4798      	blx	r3
		prvLockQueue( pxQueue );
    13e8:	4b24      	ldr	r3, [pc, #144]	; (147c <xQueueGenericReceive+0x158>)
    13ea:	4798      	blx	r3
    13ec:	6c63      	ldr	r3, [r4, #68]	; 0x44
    13ee:	3301      	adds	r3, #1
    13f0:	d101      	bne.n	13f6 <xQueueGenericReceive+0xd2>
    13f2:	2300      	movs	r3, #0
    13f4:	6463      	str	r3, [r4, #68]	; 0x44
    13f6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    13f8:	3301      	adds	r3, #1
    13fa:	d101      	bne.n	1400 <xQueueGenericReceive+0xdc>
    13fc:	2300      	movs	r3, #0
    13fe:	64a3      	str	r3, [r4, #72]	; 0x48
    1400:	4b23      	ldr	r3, [pc, #140]	; (1490 <xQueueGenericReceive+0x16c>)
    1402:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1404:	a802      	add	r0, sp, #8
    1406:	a901      	add	r1, sp, #4
    1408:	4b24      	ldr	r3, [pc, #144]	; (149c <xQueueGenericReceive+0x178>)
    140a:	4798      	blx	r3
    140c:	2800      	cmp	r0, #0
    140e:	d127      	bne.n	1460 <xQueueGenericReceive+0x13c>

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
    1410:	4b1a      	ldr	r3, [pc, #104]	; (147c <xQueueGenericReceive+0x158>)
    1412:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    1414:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    1416:	4699      	mov	r9, r3
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
    1418:	4b1d      	ldr	r3, [pc, #116]	; (1490 <xQueueGenericReceive+0x16c>)
    141a:	4798      	blx	r3
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    141c:	464b      	mov	r3, r9
    141e:	2b00      	cmp	r3, #0
    1420:	d118      	bne.n	1454 <xQueueGenericReceive+0x130>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    1422:	6823      	ldr	r3, [r4, #0]
    1424:	2b00      	cmp	r3, #0
    1426:	d106      	bne.n	1436 <xQueueGenericReceive+0x112>
					{
						taskENTER_CRITICAL();
    1428:	4b14      	ldr	r3, [pc, #80]	; (147c <xQueueGenericReceive+0x158>)
    142a:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    142c:	6860      	ldr	r0, [r4, #4]
    142e:	4b1c      	ldr	r3, [pc, #112]	; (14a0 <xQueueGenericReceive+0x17c>)
    1430:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
    1432:	4b17      	ldr	r3, [pc, #92]	; (1490 <xQueueGenericReceive+0x16c>)
    1434:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    1436:	1c20      	adds	r0, r4, #0
    1438:	3024      	adds	r0, #36	; 0x24
    143a:	9901      	ldr	r1, [sp, #4]
    143c:	4b19      	ldr	r3, [pc, #100]	; (14a4 <xQueueGenericReceive+0x180>)
    143e:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
    1440:	1c20      	adds	r0, r4, #0
    1442:	4b19      	ldr	r3, [pc, #100]	; (14a8 <xQueueGenericReceive+0x184>)
    1444:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    1446:	4b19      	ldr	r3, [pc, #100]	; (14ac <xQueueGenericReceive+0x188>)
    1448:	4798      	blx	r3
    144a:	2800      	cmp	r0, #0
    144c:	d18b      	bne.n	1366 <xQueueGenericReceive+0x42>
				{
					portYIELD_WITHIN_API();
    144e:	4b0f      	ldr	r3, [pc, #60]	; (148c <xQueueGenericReceive+0x168>)
    1450:	4798      	blx	r3
    1452:	e788      	b.n	1366 <xQueueGenericReceive+0x42>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    1454:	1c20      	adds	r0, r4, #0
    1456:	4b14      	ldr	r3, [pc, #80]	; (14a8 <xQueueGenericReceive+0x184>)
    1458:	4798      	blx	r3
				( void ) xTaskResumeAll();
    145a:	4b14      	ldr	r3, [pc, #80]	; (14ac <xQueueGenericReceive+0x188>)
    145c:	4798      	blx	r3
    145e:	e782      	b.n	1366 <xQueueGenericReceive+0x42>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    1460:	1c20      	adds	r0, r4, #0
    1462:	4b11      	ldr	r3, [pc, #68]	; (14a8 <xQueueGenericReceive+0x184>)
    1464:	4798      	blx	r3
			( void ) xTaskResumeAll();
    1466:	4b11      	ldr	r3, [pc, #68]	; (14ac <xQueueGenericReceive+0x188>)
    1468:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    146a:	2000      	movs	r0, #0
		}
	}
}
    146c:	b005      	add	sp, #20
    146e:	bc0c      	pop	{r2, r3}
    1470:	4690      	mov	r8, r2
    1472:	4699      	mov	r9, r3
    1474:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1476:	46c0      	nop			; (mov r8, r8)
    1478:	00001d79 	.word	0x00001d79
    147c:	00000c55 	.word	0x00000c55
    1480:	00000f41 	.word	0x00000f41
    1484:	00001d6d 	.word	0x00001d6d
    1488:	00001c49 	.word	0x00001c49
    148c:	00000c3d 	.word	0x00000c3d
    1490:	00000c6d 	.word	0x00000c6d
    1494:	00001cd1 	.word	0x00001cd1
    1498:	000017e5 	.word	0x000017e5
    149c:	00001cf1 	.word	0x00001cf1
    14a0:	00001d99 	.word	0x00001d99
    14a4:	00001bb1 	.word	0x00001bb1
    14a8:	00000f69 	.word	0x00000f69
    14ac:	00001941 	.word	0x00001941

000014b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    14b0:	b538      	push	{r3, r4, r5, lr}
    14b2:	1c04      	adds	r4, r0, #0
    14b4:	1c0d      	adds	r5, r1, #0
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    14b6:	4b0d      	ldr	r3, [pc, #52]	; (14ec <vQueueWaitForMessageRestricted+0x3c>)
    14b8:	4798      	blx	r3
    14ba:	6c63      	ldr	r3, [r4, #68]	; 0x44
    14bc:	3301      	adds	r3, #1
    14be:	d101      	bne.n	14c4 <vQueueWaitForMessageRestricted+0x14>
    14c0:	2300      	movs	r3, #0
    14c2:	6463      	str	r3, [r4, #68]	; 0x44
    14c4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    14c6:	3301      	adds	r3, #1
    14c8:	d101      	bne.n	14ce <vQueueWaitForMessageRestricted+0x1e>
    14ca:	2300      	movs	r3, #0
    14cc:	64a3      	str	r3, [r4, #72]	; 0x48
    14ce:	4b08      	ldr	r3, [pc, #32]	; (14f0 <vQueueWaitForMessageRestricted+0x40>)
    14d0:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    14d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    14d4:	2b00      	cmp	r3, #0
    14d6:	d104      	bne.n	14e2 <vQueueWaitForMessageRestricted+0x32>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    14d8:	1c20      	adds	r0, r4, #0
    14da:	3024      	adds	r0, #36	; 0x24
    14dc:	1c29      	adds	r1, r5, #0
    14de:	4b05      	ldr	r3, [pc, #20]	; (14f4 <vQueueWaitForMessageRestricted+0x44>)
    14e0:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    14e2:	1c20      	adds	r0, r4, #0
    14e4:	4b04      	ldr	r3, [pc, #16]	; (14f8 <vQueueWaitForMessageRestricted+0x48>)
    14e6:	4798      	blx	r3
	}
    14e8:	bd38      	pop	{r3, r4, r5, pc}
    14ea:	46c0      	nop			; (mov r8, r8)
    14ec:	00000c55 	.word	0x00000c55
    14f0:	00000c6d 	.word	0x00000c6d
    14f4:	00001c09 	.word	0x00001c09
    14f8:	00000f69 	.word	0x00000f69

000014fc <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    14fc:	4b08      	ldr	r3, [pc, #32]	; (1520 <prvResetNextTaskUnblockTime+0x24>)
    14fe:	681b      	ldr	r3, [r3, #0]
    1500:	681b      	ldr	r3, [r3, #0]
    1502:	2b00      	cmp	r3, #0
    1504:	d104      	bne.n	1510 <prvResetNextTaskUnblockTime+0x14>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    1506:	2201      	movs	r2, #1
    1508:	4252      	negs	r2, r2
    150a:	4b06      	ldr	r3, [pc, #24]	; (1524 <prvResetNextTaskUnblockTime+0x28>)
    150c:	601a      	str	r2, [r3, #0]
    150e:	e006      	b.n	151e <prvResetNextTaskUnblockTime+0x22>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    1510:	4b03      	ldr	r3, [pc, #12]	; (1520 <prvResetNextTaskUnblockTime+0x24>)
    1512:	681b      	ldr	r3, [r3, #0]
    1514:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    1516:	68db      	ldr	r3, [r3, #12]
    1518:	685a      	ldr	r2, [r3, #4]
    151a:	4b02      	ldr	r3, [pc, #8]	; (1524 <prvResetNextTaskUnblockTime+0x28>)
    151c:	601a      	str	r2, [r3, #0]
	}
}
    151e:	4770      	bx	lr
    1520:	20003b54 	.word	0x20003b54
    1524:	20000004 	.word	0x20000004

00001528 <prvAddCurrentTaskToDelayedList>:
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    1528:	b510      	push	{r4, lr}
    152a:	1c04      	adds	r4, r0, #0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    152c:	4b0e      	ldr	r3, [pc, #56]	; (1568 <prvAddCurrentTaskToDelayedList+0x40>)
    152e:	681b      	ldr	r3, [r3, #0]
    1530:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
    1532:	4b0e      	ldr	r3, [pc, #56]	; (156c <prvAddCurrentTaskToDelayedList+0x44>)
    1534:	681b      	ldr	r3, [r3, #0]
    1536:	4298      	cmp	r0, r3
    1538:	d207      	bcs.n	154a <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    153a:	4b0d      	ldr	r3, [pc, #52]	; (1570 <prvAddCurrentTaskToDelayedList+0x48>)
    153c:	6818      	ldr	r0, [r3, #0]
    153e:	4b0a      	ldr	r3, [pc, #40]	; (1568 <prvAddCurrentTaskToDelayedList+0x40>)
    1540:	6819      	ldr	r1, [r3, #0]
    1542:	3104      	adds	r1, #4
    1544:	4b0b      	ldr	r3, [pc, #44]	; (1574 <prvAddCurrentTaskToDelayedList+0x4c>)
    1546:	4798      	blx	r3
    1548:	e00c      	b.n	1564 <prvAddCurrentTaskToDelayedList+0x3c>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    154a:	4b0b      	ldr	r3, [pc, #44]	; (1578 <prvAddCurrentTaskToDelayedList+0x50>)
    154c:	6818      	ldr	r0, [r3, #0]
    154e:	4b06      	ldr	r3, [pc, #24]	; (1568 <prvAddCurrentTaskToDelayedList+0x40>)
    1550:	6819      	ldr	r1, [r3, #0]
    1552:	3104      	adds	r1, #4
    1554:	4b07      	ldr	r3, [pc, #28]	; (1574 <prvAddCurrentTaskToDelayedList+0x4c>)
    1556:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    1558:	4b08      	ldr	r3, [pc, #32]	; (157c <prvAddCurrentTaskToDelayedList+0x54>)
    155a:	681b      	ldr	r3, [r3, #0]
    155c:	429c      	cmp	r4, r3
    155e:	d201      	bcs.n	1564 <prvAddCurrentTaskToDelayedList+0x3c>
		{
			xNextTaskUnblockTime = xTimeToWake;
    1560:	4b06      	ldr	r3, [pc, #24]	; (157c <prvAddCurrentTaskToDelayedList+0x54>)
    1562:	601c      	str	r4, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    1564:	bd10      	pop	{r4, pc}
    1566:	46c0      	nop			; (mov r8, r8)
    1568:	20003c40 	.word	0x20003c40
    156c:	20003c5c 	.word	0x20003c5c
    1570:	20003c60 	.word	0x20003c60
    1574:	00000e25 	.word	0x00000e25
    1578:	20003b54 	.word	0x20003b54
    157c:	20000004 	.word	0x20000004

00001580 <xTaskGenericCreate>:
static void prvResetNextTaskUnblockTime( void );

/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    1580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1582:	465f      	mov	r7, fp
    1584:	4656      	mov	r6, sl
    1586:	464d      	mov	r5, r9
    1588:	4644      	mov	r4, r8
    158a:	b4f0      	push	{r4, r5, r6, r7}
    158c:	1c07      	adds	r7, r0, #0
    158e:	1c0e      	adds	r6, r1, #0
    1590:	4691      	mov	r9, r2
    1592:	469a      	mov	sl, r3
    1594:	9d0a      	ldr	r5, [sp, #40]	; 0x28
BaseType_t xReturn;
TCB_t * pxNewTCB;

	configASSERT( pxTaskCode );
    1596:	2800      	cmp	r0, #0
    1598:	d101      	bne.n	159e <xTaskGenericCreate+0x1e>
    159a:	b672      	cpsid	i
    159c:	e7fe      	b.n	159c <xTaskGenericCreate+0x1c>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
    159e:	2d07      	cmp	r5, #7
    15a0:	d901      	bls.n	15a6 <xTaskGenericCreate+0x26>
    15a2:	b672      	cpsid	i
    15a4:	e7fe      	b.n	15a4 <xTaskGenericCreate+0x24>
{
TCB_t *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    15a6:	2048      	movs	r0, #72	; 0x48
    15a8:	4b5e      	ldr	r3, [pc, #376]	; (1724 <xTaskGenericCreate+0x1a4>)
    15aa:	4798      	blx	r3
    15ac:	1e04      	subs	r4, r0, #0

	if( pxNewTCB != NULL )
    15ae:	d100      	bne.n	15b2 <xTaskGenericCreate+0x32>
    15b0:	e0af      	b.n	1712 <xTaskGenericCreate+0x192>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    15b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    15b4:	2a00      	cmp	r2, #0
    15b6:	d000      	beq.n	15ba <xTaskGenericCreate+0x3a>
    15b8:	e0a7      	b.n	170a <xTaskGenericCreate+0x18a>
    15ba:	464b      	mov	r3, r9
    15bc:	0098      	lsls	r0, r3, #2
    15be:	4b59      	ldr	r3, [pc, #356]	; (1724 <xTaskGenericCreate+0x1a4>)
    15c0:	4798      	blx	r3
    15c2:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
    15c4:	2800      	cmp	r0, #0
    15c6:	d103      	bne.n	15d0 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
    15c8:	1c20      	adds	r0, r4, #0
    15ca:	4b57      	ldr	r3, [pc, #348]	; (1728 <xTaskGenericCreate+0x1a8>)
    15cc:	4798      	blx	r3
    15ce:	e0a0      	b.n	1712 <xTaskGenericCreate+0x192>
		{
			/* Avoid dependency on memset() if it is not required. */
			#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
			{
				/* Just to help debugging. */
				( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    15d0:	464b      	mov	r3, r9
    15d2:	009a      	lsls	r2, r3, #2
    15d4:	21a5      	movs	r1, #165	; 0xa5
    15d6:	4b55      	ldr	r3, [pc, #340]	; (172c <xTaskGenericCreate+0x1ac>)
    15d8:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    15da:	4a55      	ldr	r2, [pc, #340]	; (1730 <xTaskGenericCreate+0x1b0>)
    15dc:	1c13      	adds	r3, r2, #0
    15de:	444b      	add	r3, r9
    15e0:	009b      	lsls	r3, r3, #2
    15e2:	6b22      	ldr	r2, [r4, #48]	; 0x30
    15e4:	18d3      	adds	r3, r2, r3
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    15e6:	2207      	movs	r2, #7
    15e8:	4393      	bics	r3, r2
    15ea:	469b      	mov	fp, r3
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    15ec:	7832      	ldrb	r2, [r6, #0]
    15ee:	2334      	movs	r3, #52	; 0x34
    15f0:	54e2      	strb	r2, [r4, r3]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    15f2:	7833      	ldrb	r3, [r6, #0]
    15f4:	2b00      	cmp	r3, #0
    15f6:	d00a      	beq.n	160e <xTaskGenericCreate+0x8e>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    15f8:	2301      	movs	r3, #1
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    15fa:	5cf1      	ldrb	r1, [r6, r3]
    15fc:	18e2      	adds	r2, r4, r3
    15fe:	3234      	adds	r2, #52	; 0x34
    1600:	7011      	strb	r1, [r2, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    1602:	5cf2      	ldrb	r2, [r6, r3]
    1604:	2a00      	cmp	r2, #0
    1606:	d002      	beq.n	160e <xTaskGenericCreate+0x8e>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    1608:	3301      	adds	r3, #1
    160a:	2b08      	cmp	r3, #8
    160c:	d1f5      	bne.n	15fa <xTaskGenericCreate+0x7a>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    160e:	2200      	movs	r2, #0
    1610:	233b      	movs	r3, #59	; 0x3b
    1612:	54e2      	strb	r2, [r4, r3]
    1614:	1e2e      	subs	r6, r5, #0
    1616:	2e07      	cmp	r6, #7
    1618:	d900      	bls.n	161c <xTaskGenericCreate+0x9c>
    161a:	2607      	movs	r6, #7
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    161c:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    161e:	6466      	str	r6, [r4, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    1620:	1d23      	adds	r3, r4, #4
    1622:	4698      	mov	r8, r3
    1624:	1c18      	adds	r0, r3, #0
    1626:	4a43      	ldr	r2, [pc, #268]	; (1734 <xTaskGenericCreate+0x1b4>)
    1628:	4691      	mov	r9, r2
    162a:	4790      	blx	r2
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    162c:	1c20      	adds	r0, r4, #0
    162e:	3018      	adds	r0, #24
    1630:	47c8      	blx	r9

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    1632:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1634:	2308      	movs	r3, #8
    1636:	1b9e      	subs	r6, r3, r6
    1638:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    163a:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    163c:	4658      	mov	r0, fp
    163e:	1c39      	adds	r1, r7, #0
    1640:	4652      	mov	r2, sl
    1642:	4b3d      	ldr	r3, [pc, #244]	; (1738 <xTaskGenericCreate+0x1b8>)
    1644:	4798      	blx	r3
    1646:	6020      	str	r0, [r4, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    1648:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    164a:	2b00      	cmp	r3, #0
    164c:	d000      	beq.n	1650 <xTaskGenericCreate+0xd0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    164e:	601c      	str	r4, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    1650:	4b3a      	ldr	r3, [pc, #232]	; (173c <xTaskGenericCreate+0x1bc>)
    1652:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
    1654:	4b3a      	ldr	r3, [pc, #232]	; (1740 <xTaskGenericCreate+0x1c0>)
    1656:	681a      	ldr	r2, [r3, #0]
    1658:	3201      	adds	r2, #1
    165a:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
    165c:	4b39      	ldr	r3, [pc, #228]	; (1744 <xTaskGenericCreate+0x1c4>)
    165e:	681b      	ldr	r3, [r3, #0]
    1660:	2b00      	cmp	r3, #0
    1662:	d123      	bne.n	16ac <xTaskGenericCreate+0x12c>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    1664:	4b37      	ldr	r3, [pc, #220]	; (1744 <xTaskGenericCreate+0x1c4>)
    1666:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    1668:	4b35      	ldr	r3, [pc, #212]	; (1740 <xTaskGenericCreate+0x1c0>)
    166a:	681b      	ldr	r3, [r3, #0]
    166c:	2b01      	cmp	r3, #1
    166e:	d128      	bne.n	16c2 <xTaskGenericCreate+0x142>
    1670:	4e35      	ldr	r6, [pc, #212]	; (1748 <xTaskGenericCreate+0x1c8>)
    1672:	22a0      	movs	r2, #160	; 0xa0
    1674:	1992      	adds	r2, r2, r6
    1676:	4691      	mov	r9, r2
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    1678:	4f34      	ldr	r7, [pc, #208]	; (174c <xTaskGenericCreate+0x1cc>)
    167a:	1c30      	adds	r0, r6, #0
    167c:	47b8      	blx	r7
    167e:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    1680:	454e      	cmp	r6, r9
    1682:	d1fa      	bne.n	167a <xTaskGenericCreate+0xfa>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    1684:	4b32      	ldr	r3, [pc, #200]	; (1750 <xTaskGenericCreate+0x1d0>)
    1686:	4699      	mov	r9, r3
    1688:	1c18      	adds	r0, r3, #0
    168a:	4e30      	ldr	r6, [pc, #192]	; (174c <xTaskGenericCreate+0x1cc>)
    168c:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
    168e:	4f31      	ldr	r7, [pc, #196]	; (1754 <xTaskGenericCreate+0x1d4>)
    1690:	1c38      	adds	r0, r7, #0
    1692:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
    1694:	4830      	ldr	r0, [pc, #192]	; (1758 <xTaskGenericCreate+0x1d8>)
    1696:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    1698:	4830      	ldr	r0, [pc, #192]	; (175c <xTaskGenericCreate+0x1dc>)
    169a:	47b0      	blx	r6
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
    169c:	4830      	ldr	r0, [pc, #192]	; (1760 <xTaskGenericCreate+0x1e0>)
    169e:	47b0      	blx	r6
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    16a0:	4b30      	ldr	r3, [pc, #192]	; (1764 <xTaskGenericCreate+0x1e4>)
    16a2:	464a      	mov	r2, r9
    16a4:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    16a6:	4b30      	ldr	r3, [pc, #192]	; (1768 <xTaskGenericCreate+0x1e8>)
    16a8:	601f      	str	r7, [r3, #0]
    16aa:	e00a      	b.n	16c2 <xTaskGenericCreate+0x142>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    16ac:	4b2f      	ldr	r3, [pc, #188]	; (176c <xTaskGenericCreate+0x1ec>)
    16ae:	681b      	ldr	r3, [r3, #0]
    16b0:	2b00      	cmp	r3, #0
    16b2:	d106      	bne.n	16c2 <xTaskGenericCreate+0x142>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    16b4:	4b23      	ldr	r3, [pc, #140]	; (1744 <xTaskGenericCreate+0x1c4>)
    16b6:	681b      	ldr	r3, [r3, #0]
    16b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    16ba:	429d      	cmp	r5, r3
    16bc:	d301      	bcc.n	16c2 <xTaskGenericCreate+0x142>
					{
						pxCurrentTCB = pxNewTCB;
    16be:	4b21      	ldr	r3, [pc, #132]	; (1744 <xTaskGenericCreate+0x1c4>)
    16c0:	601c      	str	r4, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    16c2:	4a2b      	ldr	r2, [pc, #172]	; (1770 <xTaskGenericCreate+0x1f0>)
    16c4:	6813      	ldr	r3, [r2, #0]
    16c6:	3301      	adds	r3, #1
    16c8:	6013      	str	r3, [r2, #0]

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
    16ca:	63e3      	str	r3, [r4, #60]	; 0x3c
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    16cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    16ce:	4a29      	ldr	r2, [pc, #164]	; (1774 <xTaskGenericCreate+0x1f4>)
    16d0:	6812      	ldr	r2, [r2, #0]
    16d2:	4293      	cmp	r3, r2
    16d4:	d901      	bls.n	16da <xTaskGenericCreate+0x15a>
    16d6:	4a27      	ldr	r2, [pc, #156]	; (1774 <xTaskGenericCreate+0x1f4>)
    16d8:	6013      	str	r3, [r2, #0]
    16da:	009a      	lsls	r2, r3, #2
    16dc:	18d3      	adds	r3, r2, r3
    16de:	009b      	lsls	r3, r3, #2
    16e0:	4819      	ldr	r0, [pc, #100]	; (1748 <xTaskGenericCreate+0x1c8>)
    16e2:	18c0      	adds	r0, r0, r3
    16e4:	4641      	mov	r1, r8
    16e6:	4b24      	ldr	r3, [pc, #144]	; (1778 <xTaskGenericCreate+0x1f8>)
    16e8:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    16ea:	4b24      	ldr	r3, [pc, #144]	; (177c <xTaskGenericCreate+0x1fc>)
    16ec:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
    16ee:	4b1f      	ldr	r3, [pc, #124]	; (176c <xTaskGenericCreate+0x1ec>)
    16f0:	681b      	ldr	r3, [r3, #0]
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );

			xReturn = pdPASS;
    16f2:	2001      	movs	r0, #1
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
    16f4:	2b00      	cmp	r3, #0
    16f6:	d00e      	beq.n	1716 <xTaskGenericCreate+0x196>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    16f8:	4b12      	ldr	r3, [pc, #72]	; (1744 <xTaskGenericCreate+0x1c4>)
    16fa:	681b      	ldr	r3, [r3, #0]
    16fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    16fe:	429d      	cmp	r5, r3
    1700:	d909      	bls.n	1716 <xTaskGenericCreate+0x196>
			{
				taskYIELD_IF_USING_PREEMPTION();
    1702:	4b1f      	ldr	r3, [pc, #124]	; (1780 <xTaskGenericCreate+0x200>)
    1704:	4798      	blx	r3
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );

			xReturn = pdPASS;
    1706:	2001      	movs	r0, #1
    1708:	e005      	b.n	1716 <xTaskGenericCreate+0x196>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    170a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    170c:	6303      	str	r3, [r0, #48]	; 0x30
    170e:	1c18      	adds	r0, r3, #0
    1710:	e75e      	b.n	15d0 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    1712:	2001      	movs	r0, #1
    1714:	4240      	negs	r0, r0
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
}
    1716:	bc3c      	pop	{r2, r3, r4, r5}
    1718:	4690      	mov	r8, r2
    171a:	4699      	mov	r9, r3
    171c:	46a2      	mov	sl, r4
    171e:	46ab      	mov	fp, r5
    1720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1722:	46c0      	nop			; (mov r8, r8)
    1724:	00000d79 	.word	0x00000d79
    1728:	00000de1 	.word	0x00000de1
    172c:	000037bf 	.word	0x000037bf
    1730:	3fffffff 	.word	0x3fffffff
    1734:	00000e05 	.word	0x00000e05
    1738:	00000c19 	.word	0x00000c19
    173c:	00000c55 	.word	0x00000c55
    1740:	20003c68 	.word	0x20003c68
    1744:	20003c40 	.word	0x20003c40
    1748:	20003b8c 	.word	0x20003b8c
    174c:	00000ded 	.word	0x00000ded
    1750:	20003b60 	.word	0x20003b60
    1754:	20003b74 	.word	0x20003b74
    1758:	20003c44 	.word	0x20003c44
    175c:	20003c2c 	.word	0x20003c2c
    1760:	20003c6c 	.word	0x20003c6c
    1764:	20003b54 	.word	0x20003b54
    1768:	20003c60 	.word	0x20003c60
    176c:	20003b58 	.word	0x20003b58
    1770:	20003c64 	.word	0x20003c64
    1774:	20003c80 	.word	0x20003c80
    1778:	00000e0d 	.word	0x00000e0d
    177c:	00000c6d 	.word	0x00000c6d
    1780:	00000c3d 	.word	0x00000c3d

00001784 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    1784:	b510      	push	{r4, lr}
    1786:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    1788:	2300      	movs	r3, #0
    178a:	9300      	str	r3, [sp, #0]
    178c:	9301      	str	r3, [sp, #4]
    178e:	9302      	str	r3, [sp, #8]
    1790:	9303      	str	r3, [sp, #12]
    1792:	480d      	ldr	r0, [pc, #52]	; (17c8 <vTaskStartScheduler+0x44>)
    1794:	490d      	ldr	r1, [pc, #52]	; (17cc <vTaskStartScheduler+0x48>)
    1796:	2264      	movs	r2, #100	; 0x64
    1798:	4c0d      	ldr	r4, [pc, #52]	; (17d0 <vTaskStartScheduler+0x4c>)
    179a:	47a0      	blx	r4
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    179c:	2801      	cmp	r0, #1
    179e:	d10d      	bne.n	17bc <vTaskStartScheduler+0x38>
		{
			xReturn = xTimerCreateTimerTask();
    17a0:	4b0c      	ldr	r3, [pc, #48]	; (17d4 <vTaskStartScheduler+0x50>)
    17a2:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    17a4:	2801      	cmp	r0, #1
    17a6:	d109      	bne.n	17bc <vTaskStartScheduler+0x38>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
    17a8:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    17aa:	2201      	movs	r2, #1
    17ac:	4b0a      	ldr	r3, [pc, #40]	; (17d8 <vTaskStartScheduler+0x54>)
    17ae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
    17b0:	2200      	movs	r2, #0
    17b2:	4b0a      	ldr	r3, [pc, #40]	; (17dc <vTaskStartScheduler+0x58>)
    17b4:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    17b6:	4b0a      	ldr	r3, [pc, #40]	; (17e0 <vTaskStartScheduler+0x5c>)
    17b8:	4798      	blx	r3
    17ba:	e003      	b.n	17c4 <vTaskStartScheduler+0x40>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
    17bc:	2800      	cmp	r0, #0
    17be:	d101      	bne.n	17c4 <vTaskStartScheduler+0x40>
    17c0:	b672      	cpsid	i
    17c2:	e7fe      	b.n	17c2 <vTaskStartScheduler+0x3e>
	}
}
    17c4:	b004      	add	sp, #16
    17c6:	bd10      	pop	{r4, pc}
    17c8:	00001a95 	.word	0x00001a95
    17cc:	00004824 	.word	0x00004824
    17d0:	00001581 	.word	0x00001581
    17d4:	00001f1d 	.word	0x00001f1d
    17d8:	20003b58 	.word	0x20003b58
    17dc:	20003c5c 	.word	0x20003c5c
    17e0:	00000d39 	.word	0x00000d39

000017e4 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    17e4:	4b02      	ldr	r3, [pc, #8]	; (17f0 <vTaskSuspendAll+0xc>)
    17e6:	681a      	ldr	r2, [r3, #0]
    17e8:	3201      	adds	r2, #1
    17ea:	601a      	str	r2, [r3, #0]
}
    17ec:	4770      	bx	lr
    17ee:	46c0      	nop			; (mov r8, r8)
    17f0:	20003c58 	.word	0x20003c58

000017f4 <xTaskGetTickCount>:
	return xAlreadyYielded;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    17f4:	b510      	push	{r4, lr}
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
    17f6:	4b04      	ldr	r3, [pc, #16]	; (1808 <xTaskGetTickCount+0x14>)
    17f8:	4798      	blx	r3
	{
		xTicks = xTickCount;
    17fa:	4b04      	ldr	r3, [pc, #16]	; (180c <xTaskGetTickCount+0x18>)
    17fc:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
    17fe:	4b04      	ldr	r3, [pc, #16]	; (1810 <xTaskGetTickCount+0x1c>)
    1800:	4798      	blx	r3

	return xTicks;
}
    1802:	1c20      	adds	r0, r4, #0
    1804:	bd10      	pop	{r4, pc}
    1806:	46c0      	nop			; (mov r8, r8)
    1808:	00000c55 	.word	0x00000c55
    180c:	20003c5c 	.word	0x20003c5c
    1810:	00000c6d 	.word	0x00000c6d

00001814 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    1814:	b5f0      	push	{r4, r5, r6, r7, lr}
    1816:	4647      	mov	r7, r8
    1818:	b480      	push	{r7}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    181a:	4b3b      	ldr	r3, [pc, #236]	; (1908 <xTaskIncrementTick+0xf4>)
    181c:	681b      	ldr	r3, [r3, #0]
    181e:	2b00      	cmp	r3, #0
    1820:	d161      	bne.n	18e6 <xTaskIncrementTick+0xd2>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    1822:	4b3a      	ldr	r3, [pc, #232]	; (190c <xTaskIncrementTick+0xf8>)
    1824:	681a      	ldr	r2, [r3, #0]
    1826:	3201      	adds	r2, #1
    1828:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    182a:	681f      	ldr	r7, [r3, #0]

			if( xConstTickCount == ( TickType_t ) 0U )
    182c:	2f00      	cmp	r7, #0
    182e:	d112      	bne.n	1856 <xTaskIncrementTick+0x42>
			{
				taskSWITCH_DELAYED_LISTS();
    1830:	4b37      	ldr	r3, [pc, #220]	; (1910 <xTaskIncrementTick+0xfc>)
    1832:	681b      	ldr	r3, [r3, #0]
    1834:	681b      	ldr	r3, [r3, #0]
    1836:	2b00      	cmp	r3, #0
    1838:	d001      	beq.n	183e <xTaskIncrementTick+0x2a>
    183a:	b672      	cpsid	i
    183c:	e7fe      	b.n	183c <xTaskIncrementTick+0x28>
    183e:	4a34      	ldr	r2, [pc, #208]	; (1910 <xTaskIncrementTick+0xfc>)
    1840:	6811      	ldr	r1, [r2, #0]
    1842:	4b34      	ldr	r3, [pc, #208]	; (1914 <xTaskIncrementTick+0x100>)
    1844:	6818      	ldr	r0, [r3, #0]
    1846:	6010      	str	r0, [r2, #0]
    1848:	6019      	str	r1, [r3, #0]
    184a:	4b33      	ldr	r3, [pc, #204]	; (1918 <xTaskIncrementTick+0x104>)
    184c:	681a      	ldr	r2, [r3, #0]
    184e:	3201      	adds	r2, #1
    1850:	601a      	str	r2, [r3, #0]
    1852:	4b32      	ldr	r3, [pc, #200]	; (191c <xTaskIncrementTick+0x108>)
    1854:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    1856:	4b32      	ldr	r3, [pc, #200]	; (1920 <xTaskIncrementTick+0x10c>)
    1858:	681b      	ldr	r3, [r3, #0]

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    185a:	2400      	movs	r4, #0

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    185c:	429f      	cmp	r7, r3
    185e:	d337      	bcc.n	18d0 <xTaskIncrementTick+0xbc>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    1860:	4e2b      	ldr	r6, [pc, #172]	; (1910 <xTaskIncrementTick+0xfc>)
    1862:	e000      	b.n	1866 <xTaskIncrementTick+0x52>
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
							{
								xSwitchRequired = pdTRUE;
    1864:	2401      	movs	r4, #1
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    1866:	6833      	ldr	r3, [r6, #0]
    1868:	681b      	ldr	r3, [r3, #0]
    186a:	2b00      	cmp	r3, #0
    186c:	d104      	bne.n	1878 <xTaskIncrementTick+0x64>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    186e:	2201      	movs	r2, #1
    1870:	4252      	negs	r2, r2
    1872:	4b2b      	ldr	r3, [pc, #172]	; (1920 <xTaskIncrementTick+0x10c>)
    1874:	601a      	str	r2, [r3, #0]
						break;
    1876:	e02b      	b.n	18d0 <xTaskIncrementTick+0xbc>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    1878:	4a25      	ldr	r2, [pc, #148]	; (1910 <xTaskIncrementTick+0xfc>)
    187a:	6813      	ldr	r3, [r2, #0]
    187c:	68db      	ldr	r3, [r3, #12]
    187e:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    1880:	686b      	ldr	r3, [r5, #4]

						if( xConstTickCount < xItemValue )
    1882:	429f      	cmp	r7, r3
    1884:	d202      	bcs.n	188c <xTaskIncrementTick+0x78>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    1886:	4a26      	ldr	r2, [pc, #152]	; (1920 <xTaskIncrementTick+0x10c>)
    1888:	6013      	str	r3, [r2, #0]
							break;
    188a:	e021      	b.n	18d0 <xTaskIncrementTick+0xbc>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    188c:	1d2b      	adds	r3, r5, #4
    188e:	4698      	mov	r8, r3
    1890:	1c18      	adds	r0, r3, #0
    1892:	4a24      	ldr	r2, [pc, #144]	; (1924 <xTaskIncrementTick+0x110>)
    1894:	4790      	blx	r2

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    1896:	6aab      	ldr	r3, [r5, #40]	; 0x28
    1898:	2b00      	cmp	r3, #0
    189a:	d003      	beq.n	18a4 <xTaskIncrementTick+0x90>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    189c:	1c28      	adds	r0, r5, #0
    189e:	3018      	adds	r0, #24
    18a0:	4b20      	ldr	r3, [pc, #128]	; (1924 <xTaskIncrementTick+0x110>)
    18a2:	4798      	blx	r3
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    18a4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    18a6:	4a20      	ldr	r2, [pc, #128]	; (1928 <xTaskIncrementTick+0x114>)
    18a8:	6812      	ldr	r2, [r2, #0]
    18aa:	4293      	cmp	r3, r2
    18ac:	d901      	bls.n	18b2 <xTaskIncrementTick+0x9e>
    18ae:	4a1e      	ldr	r2, [pc, #120]	; (1928 <xTaskIncrementTick+0x114>)
    18b0:	6013      	str	r3, [r2, #0]
    18b2:	009a      	lsls	r2, r3, #2
    18b4:	18d3      	adds	r3, r2, r3
    18b6:	009b      	lsls	r3, r3, #2
    18b8:	481c      	ldr	r0, [pc, #112]	; (192c <xTaskIncrementTick+0x118>)
    18ba:	18c0      	adds	r0, r0, r3
    18bc:	4641      	mov	r1, r8
    18be:	4b1c      	ldr	r3, [pc, #112]	; (1930 <xTaskIncrementTick+0x11c>)
    18c0:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    18c2:	4b1c      	ldr	r3, [pc, #112]	; (1934 <xTaskIncrementTick+0x120>)
    18c4:	681b      	ldr	r3, [r3, #0]
    18c6:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    18c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    18ca:	429a      	cmp	r2, r3
    18cc:	d2ca      	bcs.n	1864 <xTaskIncrementTick+0x50>
    18ce:	e7ca      	b.n	1866 <xTaskIncrementTick+0x52>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    18d0:	4b18      	ldr	r3, [pc, #96]	; (1934 <xTaskIncrementTick+0x120>)
    18d2:	681b      	ldr	r3, [r3, #0]
    18d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    18d6:	009a      	lsls	r2, r3, #2
    18d8:	18d3      	adds	r3, r2, r3
    18da:	009b      	lsls	r3, r3, #2
    18dc:	4a13      	ldr	r2, [pc, #76]	; (192c <xTaskIncrementTick+0x118>)
    18de:	589b      	ldr	r3, [r3, r2]
    18e0:	2b01      	cmp	r3, #1
    18e2:	d806      	bhi.n	18f2 <xTaskIncrementTick+0xde>
    18e4:	e006      	b.n	18f4 <xTaskIncrementTick+0xe0>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    18e6:	4b14      	ldr	r3, [pc, #80]	; (1938 <xTaskIncrementTick+0x124>)
    18e8:	681a      	ldr	r2, [r3, #0]
    18ea:	3201      	adds	r2, #1
    18ec:	601a      	str	r2, [r3, #0]

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    18ee:	2400      	movs	r4, #0
    18f0:	e000      	b.n	18f4 <xTaskIncrementTick+0xe0>
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
    18f2:	2401      	movs	r4, #1
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    18f4:	4b11      	ldr	r3, [pc, #68]	; (193c <xTaskIncrementTick+0x128>)
    18f6:	681b      	ldr	r3, [r3, #0]
    18f8:	2b00      	cmp	r3, #0
    18fa:	d000      	beq.n	18fe <xTaskIncrementTick+0xea>
		{
			xSwitchRequired = pdTRUE;
    18fc:	2401      	movs	r4, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
    18fe:	1c20      	adds	r0, r4, #0
    1900:	bc04      	pop	{r2}
    1902:	4690      	mov	r8, r2
    1904:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1906:	46c0      	nop			; (mov r8, r8)
    1908:	20003c58 	.word	0x20003c58
    190c:	20003c5c 	.word	0x20003c5c
    1910:	20003b54 	.word	0x20003b54
    1914:	20003c60 	.word	0x20003c60
    1918:	20003b50 	.word	0x20003b50
    191c:	000014fd 	.word	0x000014fd
    1920:	20000004 	.word	0x20000004
    1924:	00000e55 	.word	0x00000e55
    1928:	20003c80 	.word	0x20003c80
    192c:	20003b8c 	.word	0x20003b8c
    1930:	00000e0d 	.word	0x00000e0d
    1934:	20003c40 	.word	0x20003c40
    1938:	20003b88 	.word	0x20003b88
    193c:	20003c84 	.word	0x20003c84

00001940 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    1940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
    1942:	4b2f      	ldr	r3, [pc, #188]	; (1a00 <xTaskResumeAll+0xc0>)
    1944:	681b      	ldr	r3, [r3, #0]
    1946:	2b00      	cmp	r3, #0
    1948:	d101      	bne.n	194e <xTaskResumeAll+0xe>
    194a:	b672      	cpsid	i
    194c:	e7fe      	b.n	194c <xTaskResumeAll+0xc>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    194e:	4b2d      	ldr	r3, [pc, #180]	; (1a04 <xTaskResumeAll+0xc4>)
    1950:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
    1952:	4b2b      	ldr	r3, [pc, #172]	; (1a00 <xTaskResumeAll+0xc0>)
    1954:	681a      	ldr	r2, [r3, #0]
    1956:	3a01      	subs	r2, #1
    1958:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    195a:	681b      	ldr	r3, [r3, #0]
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    195c:	2400      	movs	r4, #0
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    195e:	2b00      	cmp	r3, #0
    1960:	d149      	bne.n	19f6 <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    1962:	4b29      	ldr	r3, [pc, #164]	; (1a08 <xTaskResumeAll+0xc8>)
    1964:	681b      	ldr	r3, [r3, #0]
    1966:	2b00      	cmp	r3, #0
    1968:	d045      	beq.n	19f6 <xTaskResumeAll+0xb6>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    196a:	4d28      	ldr	r5, [pc, #160]	; (1a0c <xTaskResumeAll+0xcc>)
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    196c:	1c2f      	adds	r7, r5, #0
    196e:	e021      	b.n	19b4 <xTaskResumeAll+0x74>
    1970:	68fb      	ldr	r3, [r7, #12]
    1972:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    1974:	1c20      	adds	r0, r4, #0
    1976:	3018      	adds	r0, #24
    1978:	4b25      	ldr	r3, [pc, #148]	; (1a10 <xTaskResumeAll+0xd0>)
    197a:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    197c:	1d26      	adds	r6, r4, #4
    197e:	1c30      	adds	r0, r6, #0
    1980:	4b23      	ldr	r3, [pc, #140]	; (1a10 <xTaskResumeAll+0xd0>)
    1982:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    1984:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1986:	4a23      	ldr	r2, [pc, #140]	; (1a14 <xTaskResumeAll+0xd4>)
    1988:	6812      	ldr	r2, [r2, #0]
    198a:	4293      	cmp	r3, r2
    198c:	d901      	bls.n	1992 <xTaskResumeAll+0x52>
    198e:	4a21      	ldr	r2, [pc, #132]	; (1a14 <xTaskResumeAll+0xd4>)
    1990:	6013      	str	r3, [r2, #0]
    1992:	009a      	lsls	r2, r3, #2
    1994:	18d3      	adds	r3, r2, r3
    1996:	009b      	lsls	r3, r3, #2
    1998:	481f      	ldr	r0, [pc, #124]	; (1a18 <xTaskResumeAll+0xd8>)
    199a:	18c0      	adds	r0, r0, r3
    199c:	1c31      	adds	r1, r6, #0
    199e:	4b1f      	ldr	r3, [pc, #124]	; (1a1c <xTaskResumeAll+0xdc>)
    19a0:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    19a2:	4b1f      	ldr	r3, [pc, #124]	; (1a20 <xTaskResumeAll+0xe0>)
    19a4:	681b      	ldr	r3, [r3, #0]
    19a6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    19a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    19aa:	429a      	cmp	r2, r3
    19ac:	d302      	bcc.n	19b4 <xTaskResumeAll+0x74>
					{
						xYieldPending = pdTRUE;
    19ae:	2201      	movs	r2, #1
    19b0:	4b1c      	ldr	r3, [pc, #112]	; (1a24 <xTaskResumeAll+0xe4>)
    19b2:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    19b4:	682b      	ldr	r3, [r5, #0]
    19b6:	2b00      	cmp	r3, #0
    19b8:	d1da      	bne.n	1970 <xTaskResumeAll+0x30>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    19ba:	4b1b      	ldr	r3, [pc, #108]	; (1a28 <xTaskResumeAll+0xe8>)
    19bc:	681b      	ldr	r3, [r3, #0]
    19be:	2b00      	cmp	r3, #0
    19c0:	d011      	beq.n	19e6 <xTaskResumeAll+0xa6>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    19c2:	4b19      	ldr	r3, [pc, #100]	; (1a28 <xTaskResumeAll+0xe8>)
    19c4:	681b      	ldr	r3, [r3, #0]
    19c6:	2b00      	cmp	r3, #0
    19c8:	d00d      	beq.n	19e6 <xTaskResumeAll+0xa6>
					{
						if( xTaskIncrementTick() != pdFALSE )
    19ca:	4e18      	ldr	r6, [pc, #96]	; (1a2c <xTaskResumeAll+0xec>)
						{
							xYieldPending = pdTRUE;
    19cc:	4d15      	ldr	r5, [pc, #84]	; (1a24 <xTaskResumeAll+0xe4>)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    19ce:	4c16      	ldr	r4, [pc, #88]	; (1a28 <xTaskResumeAll+0xe8>)
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
					{
						if( xTaskIncrementTick() != pdFALSE )
    19d0:	47b0      	blx	r6
    19d2:	2800      	cmp	r0, #0
    19d4:	d001      	beq.n	19da <xTaskResumeAll+0x9a>
						{
							xYieldPending = pdTRUE;
    19d6:	2301      	movs	r3, #1
    19d8:	602b      	str	r3, [r5, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    19da:	6823      	ldr	r3, [r4, #0]
    19dc:	3b01      	subs	r3, #1
    19de:	6023      	str	r3, [r4, #0]
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    19e0:	6823      	ldr	r3, [r4, #0]
    19e2:	2b00      	cmp	r3, #0
    19e4:	d1f4      	bne.n	19d0 <xTaskResumeAll+0x90>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    19e6:	4b0f      	ldr	r3, [pc, #60]	; (1a24 <xTaskResumeAll+0xe4>)
    19e8:	681b      	ldr	r3, [r3, #0]
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    19ea:	2400      	movs	r4, #0
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    19ec:	2b01      	cmp	r3, #1
    19ee:	d102      	bne.n	19f6 <xTaskResumeAll+0xb6>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    19f0:	4b0f      	ldr	r3, [pc, #60]	; (1a30 <xTaskResumeAll+0xf0>)
    19f2:	4798      	blx	r3

				if( xYieldPending == pdTRUE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    19f4:	2401      	movs	r4, #1
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    19f6:	4b0f      	ldr	r3, [pc, #60]	; (1a34 <xTaskResumeAll+0xf4>)
    19f8:	4798      	blx	r3

	return xAlreadyYielded;
}
    19fa:	1c20      	adds	r0, r4, #0
    19fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    19fe:	46c0      	nop			; (mov r8, r8)
    1a00:	20003c58 	.word	0x20003c58
    1a04:	00000c55 	.word	0x00000c55
    1a08:	20003c68 	.word	0x20003c68
    1a0c:	20003c44 	.word	0x20003c44
    1a10:	00000e55 	.word	0x00000e55
    1a14:	20003c80 	.word	0x20003c80
    1a18:	20003b8c 	.word	0x20003b8c
    1a1c:	00000e0d 	.word	0x00000e0d
    1a20:	20003c40 	.word	0x20003c40
    1a24:	20003c84 	.word	0x20003c84
    1a28:	20003b88 	.word	0x20003b88
    1a2c:	00001815 	.word	0x00001815
    1a30:	00000c3d 	.word	0x00000c3d
    1a34:	00000c6d 	.word	0x00000c6d

00001a38 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    1a38:	b510      	push	{r4, lr}
    1a3a:	1e04      	subs	r4, r0, #0
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    1a3c:	d016      	beq.n	1a6c <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
    1a3e:	4b0d      	ldr	r3, [pc, #52]	; (1a74 <vTaskDelay+0x3c>)
    1a40:	681b      	ldr	r3, [r3, #0]
    1a42:	2b00      	cmp	r3, #0
    1a44:	d001      	beq.n	1a4a <vTaskDelay+0x12>
    1a46:	b672      	cpsid	i
    1a48:	e7fe      	b.n	1a48 <vTaskDelay+0x10>
			vTaskSuspendAll();
    1a4a:	4b0b      	ldr	r3, [pc, #44]	; (1a78 <vTaskDelay+0x40>)
    1a4c:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    1a4e:	4b0b      	ldr	r3, [pc, #44]	; (1a7c <vTaskDelay+0x44>)
    1a50:	681b      	ldr	r3, [r3, #0]
    1a52:	18e4      	adds	r4, r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    1a54:	4b0a      	ldr	r3, [pc, #40]	; (1a80 <vTaskDelay+0x48>)
    1a56:	6818      	ldr	r0, [r3, #0]
    1a58:	3004      	adds	r0, #4
    1a5a:	4b0a      	ldr	r3, [pc, #40]	; (1a84 <vTaskDelay+0x4c>)
    1a5c:	4798      	blx	r3
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    1a5e:	1c20      	adds	r0, r4, #0
    1a60:	4b09      	ldr	r3, [pc, #36]	; (1a88 <vTaskDelay+0x50>)
    1a62:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
    1a64:	4b09      	ldr	r3, [pc, #36]	; (1a8c <vTaskDelay+0x54>)
    1a66:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    1a68:	2800      	cmp	r0, #0
    1a6a:	d101      	bne.n	1a70 <vTaskDelay+0x38>
		{
			portYIELD_WITHIN_API();
    1a6c:	4b08      	ldr	r3, [pc, #32]	; (1a90 <vTaskDelay+0x58>)
    1a6e:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    1a70:	bd10      	pop	{r4, pc}
    1a72:	46c0      	nop			; (mov r8, r8)
    1a74:	20003c58 	.word	0x20003c58
    1a78:	000017e5 	.word	0x000017e5
    1a7c:	20003c5c 	.word	0x20003c5c
    1a80:	20003c40 	.word	0x20003c40
    1a84:	00000e55 	.word	0x00000e55
    1a88:	00001529 	.word	0x00001529
    1a8c:	00001941 	.word	0x00001941
    1a90:	00000c3d 	.word	0x00000c3d

00001a94 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    1a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    1a96:	4e15      	ldr	r6, [pc, #84]	; (1aec <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
    1a98:	4f15      	ldr	r7, [pc, #84]	; (1af0 <prvIdleTask+0x5c>)
    1a9a:	e01e      	b.n	1ada <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
		{
			vTaskSuspendAll();
    1a9c:	4b15      	ldr	r3, [pc, #84]	; (1af4 <prvIdleTask+0x60>)
    1a9e:	4798      	blx	r3
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    1aa0:	4b15      	ldr	r3, [pc, #84]	; (1af8 <prvIdleTask+0x64>)
    1aa2:	681c      	ldr	r4, [r3, #0]
			}
			( void ) xTaskResumeAll();
    1aa4:	4b15      	ldr	r3, [pc, #84]	; (1afc <prvIdleTask+0x68>)
    1aa6:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
    1aa8:	2c00      	cmp	r4, #0
    1aaa:	d016      	beq.n	1ada <prvIdleTask+0x46>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    1aac:	4b14      	ldr	r3, [pc, #80]	; (1b00 <prvIdleTask+0x6c>)
    1aae:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    1ab0:	4b11      	ldr	r3, [pc, #68]	; (1af8 <prvIdleTask+0x64>)
    1ab2:	68db      	ldr	r3, [r3, #12]
    1ab4:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    1ab6:	1d20      	adds	r0, r4, #4
    1ab8:	4b12      	ldr	r3, [pc, #72]	; (1b04 <prvIdleTask+0x70>)
    1aba:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
    1abc:	4b12      	ldr	r3, [pc, #72]	; (1b08 <prvIdleTask+0x74>)
    1abe:	681a      	ldr	r2, [r3, #0]
    1ac0:	3a01      	subs	r2, #1
    1ac2:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
    1ac4:	4b09      	ldr	r3, [pc, #36]	; (1aec <prvIdleTask+0x58>)
    1ac6:	681a      	ldr	r2, [r3, #0]
    1ac8:	3a01      	subs	r2, #1
    1aca:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
    1acc:	4b0f      	ldr	r3, [pc, #60]	; (1b0c <prvIdleTask+0x78>)
    1ace:	4798      	blx	r3
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
		vPortFreeAligned( pxTCB->pxStack );
    1ad0:	6b20      	ldr	r0, [r4, #48]	; 0x30
    1ad2:	4d0f      	ldr	r5, [pc, #60]	; (1b10 <prvIdleTask+0x7c>)
    1ad4:	47a8      	blx	r5
		vPortFree( pxTCB );
    1ad6:	1c20      	adds	r0, r4, #0
    1ad8:	47a8      	blx	r5
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    1ada:	6833      	ldr	r3, [r6, #0]
    1adc:	2b00      	cmp	r3, #0
    1ade:	d1dd      	bne.n	1a9c <prvIdleTask+0x8>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
    1ae0:	683b      	ldr	r3, [r7, #0]
    1ae2:	2b01      	cmp	r3, #1
    1ae4:	d9f9      	bls.n	1ada <prvIdleTask+0x46>
			{
				taskYIELD();
    1ae6:	4b0b      	ldr	r3, [pc, #44]	; (1b14 <prvIdleTask+0x80>)
    1ae8:	4798      	blx	r3
    1aea:	e7f6      	b.n	1ada <prvIdleTask+0x46>
    1aec:	20003b5c 	.word	0x20003b5c
    1af0:	20003b8c 	.word	0x20003b8c
    1af4:	000017e5 	.word	0x000017e5
    1af8:	20003c2c 	.word	0x20003c2c
    1afc:	00001941 	.word	0x00001941
    1b00:	00000c55 	.word	0x00000c55
    1b04:	00000e55 	.word	0x00000e55
    1b08:	20003c68 	.word	0x20003c68
    1b0c:	00000c6d 	.word	0x00000c6d
    1b10:	00000de1 	.word	0x00000de1
    1b14:	00000c3d 	.word	0x00000c3d

00001b18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    1b18:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    1b1a:	4b20      	ldr	r3, [pc, #128]	; (1b9c <vTaskSwitchContext+0x84>)
    1b1c:	681b      	ldr	r3, [r3, #0]
    1b1e:	2b00      	cmp	r3, #0
    1b20:	d003      	beq.n	1b2a <vTaskSwitchContext+0x12>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    1b22:	2201      	movs	r2, #1
    1b24:	4b1e      	ldr	r3, [pc, #120]	; (1ba0 <vTaskSwitchContext+0x88>)
    1b26:	601a      	str	r2, [r3, #0]
    1b28:	e036      	b.n	1b98 <vTaskSwitchContext+0x80>
	}
	else
	{
		xYieldPending = pdFALSE;
    1b2a:	2200      	movs	r2, #0
    1b2c:	4b1c      	ldr	r3, [pc, #112]	; (1ba0 <vTaskSwitchContext+0x88>)
    1b2e:	601a      	str	r2, [r3, #0]
		#endif /* configGENERATE_RUN_TIME_STATS */

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
    1b30:	4b1c      	ldr	r3, [pc, #112]	; (1ba4 <vTaskSwitchContext+0x8c>)
    1b32:	681b      	ldr	r3, [r3, #0]
    1b34:	009a      	lsls	r2, r3, #2
    1b36:	18d3      	adds	r3, r2, r3
    1b38:	009b      	lsls	r3, r3, #2
    1b3a:	4a1b      	ldr	r2, [pc, #108]	; (1ba8 <vTaskSwitchContext+0x90>)
    1b3c:	589b      	ldr	r3, [r3, r2]
    1b3e:	2b00      	cmp	r3, #0
    1b40:	d116      	bne.n	1b70 <vTaskSwitchContext+0x58>
    1b42:	4b18      	ldr	r3, [pc, #96]	; (1ba4 <vTaskSwitchContext+0x8c>)
    1b44:	681b      	ldr	r3, [r3, #0]
    1b46:	2b00      	cmp	r3, #0
    1b48:	d105      	bne.n	1b56 <vTaskSwitchContext+0x3e>
    1b4a:	e002      	b.n	1b52 <vTaskSwitchContext+0x3a>
    1b4c:	6802      	ldr	r2, [r0, #0]
    1b4e:	2a00      	cmp	r2, #0
    1b50:	d104      	bne.n	1b5c <vTaskSwitchContext+0x44>
    1b52:	b672      	cpsid	i
    1b54:	e7fe      	b.n	1b54 <vTaskSwitchContext+0x3c>
    1b56:	4b13      	ldr	r3, [pc, #76]	; (1ba4 <vTaskSwitchContext+0x8c>)
    1b58:	4c13      	ldr	r4, [pc, #76]	; (1ba8 <vTaskSwitchContext+0x90>)
    1b5a:	1c18      	adds	r0, r3, #0
    1b5c:	681a      	ldr	r2, [r3, #0]
    1b5e:	3a01      	subs	r2, #1
    1b60:	601a      	str	r2, [r3, #0]
    1b62:	681a      	ldr	r2, [r3, #0]
    1b64:	0091      	lsls	r1, r2, #2
    1b66:	188a      	adds	r2, r1, r2
    1b68:	0092      	lsls	r2, r2, #2
    1b6a:	5912      	ldr	r2, [r2, r4]
    1b6c:	2a00      	cmp	r2, #0
    1b6e:	d0ed      	beq.n	1b4c <vTaskSwitchContext+0x34>
    1b70:	4b0c      	ldr	r3, [pc, #48]	; (1ba4 <vTaskSwitchContext+0x8c>)
    1b72:	681b      	ldr	r3, [r3, #0]
    1b74:	009a      	lsls	r2, r3, #2
    1b76:	18d3      	adds	r3, r2, r3
    1b78:	009b      	lsls	r3, r3, #2
    1b7a:	4a0b      	ldr	r2, [pc, #44]	; (1ba8 <vTaskSwitchContext+0x90>)
    1b7c:	18d3      	adds	r3, r2, r3
    1b7e:	685a      	ldr	r2, [r3, #4]
    1b80:	6852      	ldr	r2, [r2, #4]
    1b82:	605a      	str	r2, [r3, #4]
    1b84:	1c19      	adds	r1, r3, #0
    1b86:	3108      	adds	r1, #8
    1b88:	428a      	cmp	r2, r1
    1b8a:	d101      	bne.n	1b90 <vTaskSwitchContext+0x78>
    1b8c:	6852      	ldr	r2, [r2, #4]
    1b8e:	605a      	str	r2, [r3, #4]
    1b90:	685b      	ldr	r3, [r3, #4]
    1b92:	68da      	ldr	r2, [r3, #12]
    1b94:	4b05      	ldr	r3, [pc, #20]	; (1bac <vTaskSwitchContext+0x94>)
    1b96:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    1b98:	bd10      	pop	{r4, pc}
    1b9a:	46c0      	nop			; (mov r8, r8)
    1b9c:	20003c58 	.word	0x20003c58
    1ba0:	20003c84 	.word	0x20003c84
    1ba4:	20003c80 	.word	0x20003c80
    1ba8:	20003b8c 	.word	0x20003b8c
    1bac:	20003c40 	.word	0x20003c40

00001bb0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    1bb0:	b538      	push	{r3, r4, r5, lr}
    1bb2:	1c0c      	adds	r4, r1, #0
TickType_t xTimeToWake;

	configASSERT( pxEventList );
    1bb4:	2800      	cmp	r0, #0
    1bb6:	d101      	bne.n	1bbc <vTaskPlaceOnEventList+0xc>
    1bb8:	b672      	cpsid	i
    1bba:	e7fe      	b.n	1bba <vTaskPlaceOnEventList+0xa>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    1bbc:	4d0b      	ldr	r5, [pc, #44]	; (1bec <vTaskPlaceOnEventList+0x3c>)
    1bbe:	6829      	ldr	r1, [r5, #0]
    1bc0:	3118      	adds	r1, #24
    1bc2:	4b0b      	ldr	r3, [pc, #44]	; (1bf0 <vTaskPlaceOnEventList+0x40>)
    1bc4:	4798      	blx	r3

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    1bc6:	6828      	ldr	r0, [r5, #0]
    1bc8:	3004      	adds	r0, #4
    1bca:	4b0a      	ldr	r3, [pc, #40]	; (1bf4 <vTaskPlaceOnEventList+0x44>)
    1bcc:	4798      	blx	r3
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
    1bce:	1c63      	adds	r3, r4, #1
    1bd0:	d106      	bne.n	1be0 <vTaskPlaceOnEventList+0x30>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    1bd2:	4b06      	ldr	r3, [pc, #24]	; (1bec <vTaskPlaceOnEventList+0x3c>)
    1bd4:	6819      	ldr	r1, [r3, #0]
    1bd6:	3104      	adds	r1, #4
    1bd8:	4807      	ldr	r0, [pc, #28]	; (1bf8 <vTaskPlaceOnEventList+0x48>)
    1bda:	4b08      	ldr	r3, [pc, #32]	; (1bfc <vTaskPlaceOnEventList+0x4c>)
    1bdc:	4798      	blx	r3
    1bde:	e004      	b.n	1bea <vTaskPlaceOnEventList+0x3a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    1be0:	4b07      	ldr	r3, [pc, #28]	; (1c00 <vTaskPlaceOnEventList+0x50>)
    1be2:	6818      	ldr	r0, [r3, #0]
    1be4:	1820      	adds	r0, r4, r0
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    1be6:	4b07      	ldr	r3, [pc, #28]	; (1c04 <vTaskPlaceOnEventList+0x54>)
    1be8:	4798      	blx	r3
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    1bea:	bd38      	pop	{r3, r4, r5, pc}
    1bec:	20003c40 	.word	0x20003c40
    1bf0:	00000e25 	.word	0x00000e25
    1bf4:	00000e55 	.word	0x00000e55
    1bf8:	20003c6c 	.word	0x20003c6c
    1bfc:	00000e0d 	.word	0x00000e0d
    1c00:	20003c5c 	.word	0x20003c5c
    1c04:	00001529 	.word	0x00001529

00001c08 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    1c08:	b538      	push	{r3, r4, r5, lr}
    1c0a:	1c0d      	adds	r5, r1, #0
	TickType_t xTimeToWake;

		configASSERT( pxEventList );
    1c0c:	2800      	cmp	r0, #0
    1c0e:	d101      	bne.n	1c14 <vTaskPlaceOnEventListRestricted+0xc>
    1c10:	b672      	cpsid	i
    1c12:	e7fe      	b.n	1c12 <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    1c14:	4c07      	ldr	r4, [pc, #28]	; (1c34 <vTaskPlaceOnEventListRestricted+0x2c>)
    1c16:	6821      	ldr	r1, [r4, #0]
    1c18:	3118      	adds	r1, #24
    1c1a:	4b07      	ldr	r3, [pc, #28]	; (1c38 <vTaskPlaceOnEventListRestricted+0x30>)
    1c1c:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    1c1e:	6820      	ldr	r0, [r4, #0]
    1c20:	3004      	adds	r0, #4
    1c22:	4b06      	ldr	r3, [pc, #24]	; (1c3c <vTaskPlaceOnEventListRestricted+0x34>)
    1c24:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    1c26:	4b06      	ldr	r3, [pc, #24]	; (1c40 <vTaskPlaceOnEventListRestricted+0x38>)
    1c28:	6818      	ldr	r0, [r3, #0]
    1c2a:	1828      	adds	r0, r5, r0

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    1c2c:	4b05      	ldr	r3, [pc, #20]	; (1c44 <vTaskPlaceOnEventListRestricted+0x3c>)
    1c2e:	4798      	blx	r3
	}
    1c30:	bd38      	pop	{r3, r4, r5, pc}
    1c32:	46c0      	nop			; (mov r8, r8)
    1c34:	20003c40 	.word	0x20003c40
    1c38:	00000e0d 	.word	0x00000e0d
    1c3c:	00000e55 	.word	0x00000e55
    1c40:	20003c5c 	.word	0x20003c5c
    1c44:	00001529 	.word	0x00001529

00001c48 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    1c48:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    1c4a:	68c3      	ldr	r3, [r0, #12]
    1c4c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
    1c4e:	2c00      	cmp	r4, #0
    1c50:	d101      	bne.n	1c56 <xTaskRemoveFromEventList+0xe>
    1c52:	b672      	cpsid	i
    1c54:	e7fe      	b.n	1c54 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    1c56:	1c25      	adds	r5, r4, #0
    1c58:	3518      	adds	r5, #24
    1c5a:	1c28      	adds	r0, r5, #0
    1c5c:	4b14      	ldr	r3, [pc, #80]	; (1cb0 <xTaskRemoveFromEventList+0x68>)
    1c5e:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    1c60:	4b14      	ldr	r3, [pc, #80]	; (1cb4 <xTaskRemoveFromEventList+0x6c>)
    1c62:	681b      	ldr	r3, [r3, #0]
    1c64:	2b00      	cmp	r3, #0
    1c66:	d113      	bne.n	1c90 <xTaskRemoveFromEventList+0x48>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    1c68:	1d25      	adds	r5, r4, #4
    1c6a:	1c28      	adds	r0, r5, #0
    1c6c:	4b10      	ldr	r3, [pc, #64]	; (1cb0 <xTaskRemoveFromEventList+0x68>)
    1c6e:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
    1c70:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1c72:	4a11      	ldr	r2, [pc, #68]	; (1cb8 <xTaskRemoveFromEventList+0x70>)
    1c74:	6812      	ldr	r2, [r2, #0]
    1c76:	4293      	cmp	r3, r2
    1c78:	d901      	bls.n	1c7e <xTaskRemoveFromEventList+0x36>
    1c7a:	4a0f      	ldr	r2, [pc, #60]	; (1cb8 <xTaskRemoveFromEventList+0x70>)
    1c7c:	6013      	str	r3, [r2, #0]
    1c7e:	009a      	lsls	r2, r3, #2
    1c80:	18d3      	adds	r3, r2, r3
    1c82:	009b      	lsls	r3, r3, #2
    1c84:	480d      	ldr	r0, [pc, #52]	; (1cbc <xTaskRemoveFromEventList+0x74>)
    1c86:	18c0      	adds	r0, r0, r3
    1c88:	1c29      	adds	r1, r5, #0
    1c8a:	4b0d      	ldr	r3, [pc, #52]	; (1cc0 <xTaskRemoveFromEventList+0x78>)
    1c8c:	4798      	blx	r3
    1c8e:	e003      	b.n	1c98 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    1c90:	480c      	ldr	r0, [pc, #48]	; (1cc4 <xTaskRemoveFromEventList+0x7c>)
    1c92:	1c29      	adds	r1, r5, #0
    1c94:	4b0a      	ldr	r3, [pc, #40]	; (1cc0 <xTaskRemoveFromEventList+0x78>)
    1c96:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    1c98:	4b0b      	ldr	r3, [pc, #44]	; (1cc8 <xTaskRemoveFromEventList+0x80>)
    1c9a:	681b      	ldr	r3, [r3, #0]
    1c9c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    1c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xReturn = pdFALSE;
    1ca0:	2000      	movs	r0, #0
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    1ca2:	429a      	cmp	r2, r3
    1ca4:	d903      	bls.n	1cae <xTaskRemoveFromEventList+0x66>
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    1ca6:	2201      	movs	r2, #1
    1ca8:	4b08      	ldr	r3, [pc, #32]	; (1ccc <xTaskRemoveFromEventList+0x84>)
    1caa:	601a      	str	r2, [r3, #0]
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    1cac:	2001      	movs	r0, #1
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
    1cae:	bd38      	pop	{r3, r4, r5, pc}
    1cb0:	00000e55 	.word	0x00000e55
    1cb4:	20003c58 	.word	0x20003c58
    1cb8:	20003c80 	.word	0x20003c80
    1cbc:	20003b8c 	.word	0x20003b8c
    1cc0:	00000e0d 	.word	0x00000e0d
    1cc4:	20003c44 	.word	0x20003c44
    1cc8:	20003c40 	.word	0x20003c40
    1ccc:	20003c84 	.word	0x20003c84

00001cd0 <vTaskSetTimeOutState>:
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
	configASSERT( pxTimeOut );
    1cd0:	2800      	cmp	r0, #0
    1cd2:	d101      	bne.n	1cd8 <vTaskSetTimeOutState+0x8>
    1cd4:	b672      	cpsid	i
    1cd6:	e7fe      	b.n	1cd6 <vTaskSetTimeOutState+0x6>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    1cd8:	4b03      	ldr	r3, [pc, #12]	; (1ce8 <vTaskSetTimeOutState+0x18>)
    1cda:	681b      	ldr	r3, [r3, #0]
    1cdc:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    1cde:	4b03      	ldr	r3, [pc, #12]	; (1cec <vTaskSetTimeOutState+0x1c>)
    1ce0:	681b      	ldr	r3, [r3, #0]
    1ce2:	6043      	str	r3, [r0, #4]
}
    1ce4:	4770      	bx	lr
    1ce6:	46c0      	nop			; (mov r8, r8)
    1ce8:	20003b50 	.word	0x20003b50
    1cec:	20003c5c 	.word	0x20003c5c

00001cf0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    1cf0:	b570      	push	{r4, r5, r6, lr}
    1cf2:	1c04      	adds	r4, r0, #0
    1cf4:	1c0e      	adds	r6, r1, #0
BaseType_t xReturn;

	configASSERT( pxTimeOut );
    1cf6:	2800      	cmp	r0, #0
    1cf8:	d101      	bne.n	1cfe <xTaskCheckForTimeOut+0xe>
    1cfa:	b672      	cpsid	i
    1cfc:	e7fe      	b.n	1cfc <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
    1cfe:	2900      	cmp	r1, #0
    1d00:	d101      	bne.n	1d06 <xTaskCheckForTimeOut+0x16>
    1d02:	b672      	cpsid	i
    1d04:	e7fe      	b.n	1d04 <xTaskCheckForTimeOut+0x14>

	taskENTER_CRITICAL();
    1d06:	4b11      	ldr	r3, [pc, #68]	; (1d4c <xTaskCheckForTimeOut+0x5c>)
    1d08:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    1d0a:	4b11      	ldr	r3, [pc, #68]	; (1d50 <xTaskCheckForTimeOut+0x60>)
    1d0c:	681a      	ldr	r2, [r3, #0]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
    1d0e:	6833      	ldr	r3, [r6, #0]
    1d10:	1c58      	adds	r0, r3, #1
    1d12:	d015      	beq.n	1d40 <xTaskCheckForTimeOut+0x50>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    1d14:	490f      	ldr	r1, [pc, #60]	; (1d54 <xTaskCheckForTimeOut+0x64>)
    1d16:	6809      	ldr	r1, [r1, #0]
    1d18:	6820      	ldr	r0, [r4, #0]
    1d1a:	4288      	cmp	r0, r1
    1d1c:	d003      	beq.n	1d26 <xTaskCheckForTimeOut+0x36>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    1d1e:	2501      	movs	r5, #1
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    1d20:	6861      	ldr	r1, [r4, #4]
    1d22:	428a      	cmp	r2, r1
    1d24:	d20d      	bcs.n	1d42 <xTaskCheckForTimeOut+0x52>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    1d26:	6861      	ldr	r1, [r4, #4]
    1d28:	1a50      	subs	r0, r2, r1
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
    1d2a:	2501      	movs	r5, #1
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    1d2c:	4283      	cmp	r3, r0
    1d2e:	d908      	bls.n	1d42 <xTaskCheckForTimeOut+0x52>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    1d30:	1a8a      	subs	r2, r1, r2
    1d32:	18d3      	adds	r3, r2, r3
    1d34:	6033      	str	r3, [r6, #0]
			vTaskSetTimeOutState( pxTimeOut );
    1d36:	1c20      	adds	r0, r4, #0
    1d38:	4b07      	ldr	r3, [pc, #28]	; (1d58 <xTaskCheckForTimeOut+0x68>)
    1d3a:	4798      	blx	r3
			xReturn = pdFALSE;
    1d3c:	2500      	movs	r5, #0
    1d3e:	e000      	b.n	1d42 <xTaskCheckForTimeOut+0x52>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
    1d40:	2500      	movs	r5, #0
		else
		{
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
    1d42:	4b06      	ldr	r3, [pc, #24]	; (1d5c <xTaskCheckForTimeOut+0x6c>)
    1d44:	4798      	blx	r3

	return xReturn;
}
    1d46:	1c28      	adds	r0, r5, #0
    1d48:	bd70      	pop	{r4, r5, r6, pc}
    1d4a:	46c0      	nop			; (mov r8, r8)
    1d4c:	00000c55 	.word	0x00000c55
    1d50:	20003c5c 	.word	0x20003c5c
    1d54:	20003b50 	.word	0x20003b50
    1d58:	00001cd1 	.word	0x00001cd1
    1d5c:	00000c6d 	.word	0x00000c6d

00001d60 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
    1d60:	2201      	movs	r2, #1
    1d62:	4b01      	ldr	r3, [pc, #4]	; (1d68 <vTaskMissedYield+0x8>)
    1d64:	601a      	str	r2, [r3, #0]
}
    1d66:	4770      	bx	lr
    1d68:	20003c84 	.word	0x20003c84

00001d6c <xTaskGetCurrentTaskHandle>:
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    1d6c:	4b01      	ldr	r3, [pc, #4]	; (1d74 <xTaskGetCurrentTaskHandle+0x8>)
    1d6e:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
    1d70:	4770      	bx	lr
    1d72:	46c0      	nop			; (mov r8, r8)
    1d74:	20003c40 	.word	0x20003c40

00001d78 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    1d78:	4b05      	ldr	r3, [pc, #20]	; (1d90 <xTaskGetSchedulerState+0x18>)
    1d7a:	681b      	ldr	r3, [r3, #0]
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    1d7c:	2001      	movs	r0, #1

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    1d7e:	2b00      	cmp	r3, #0
    1d80:	d004      	beq.n	1d8c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    1d82:	4b04      	ldr	r3, [pc, #16]	; (1d94 <xTaskGetSchedulerState+0x1c>)
    1d84:	6818      	ldr	r0, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
    1d86:	4243      	negs	r3, r0
    1d88:	4158      	adcs	r0, r3
    1d8a:	0040      	lsls	r0, r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
    1d8c:	4770      	bx	lr
    1d8e:	46c0      	nop			; (mov r8, r8)
    1d90:	20003b58 	.word	0x20003b58
    1d94:	20003c58 	.word	0x20003c58

00001d98 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    1d98:	b538      	push	{r3, r4, r5, lr}
    1d9a:	1e04      	subs	r4, r0, #0
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    1d9c:	d031      	beq.n	1e02 <vTaskPriorityInherit+0x6a>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    1d9e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    1da0:	4a18      	ldr	r2, [pc, #96]	; (1e04 <vTaskPriorityInherit+0x6c>)
    1da2:	6812      	ldr	r2, [r2, #0]
    1da4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    1da6:	4293      	cmp	r3, r2
    1da8:	d22b      	bcs.n	1e02 <vTaskPriorityInherit+0x6a>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    1daa:	6982      	ldr	r2, [r0, #24]
    1dac:	2a00      	cmp	r2, #0
    1dae:	db05      	blt.n	1dbc <vTaskPriorityInherit+0x24>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1db0:	4a14      	ldr	r2, [pc, #80]	; (1e04 <vTaskPriorityInherit+0x6c>)
    1db2:	6812      	ldr	r2, [r2, #0]
    1db4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    1db6:	2108      	movs	r1, #8
    1db8:	1a8a      	subs	r2, r1, r2
    1dba:	6182      	str	r2, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    1dbc:	009a      	lsls	r2, r3, #2
    1dbe:	18d3      	adds	r3, r2, r3
    1dc0:	009b      	lsls	r3, r3, #2
    1dc2:	4a11      	ldr	r2, [pc, #68]	; (1e08 <vTaskPriorityInherit+0x70>)
    1dc4:	18d3      	adds	r3, r2, r3
    1dc6:	6962      	ldr	r2, [r4, #20]
    1dc8:	429a      	cmp	r2, r3
    1dca:	d116      	bne.n	1dfa <vTaskPriorityInherit+0x62>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    1dcc:	1d25      	adds	r5, r4, #4
    1dce:	1c28      	adds	r0, r5, #0
    1dd0:	4b0e      	ldr	r3, [pc, #56]	; (1e0c <vTaskPriorityInherit+0x74>)
    1dd2:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    1dd4:	4b0b      	ldr	r3, [pc, #44]	; (1e04 <vTaskPriorityInherit+0x6c>)
    1dd6:	681b      	ldr	r3, [r3, #0]
    1dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1dda:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
    1ddc:	4a0c      	ldr	r2, [pc, #48]	; (1e10 <vTaskPriorityInherit+0x78>)
    1dde:	6812      	ldr	r2, [r2, #0]
    1de0:	4293      	cmp	r3, r2
    1de2:	d901      	bls.n	1de8 <vTaskPriorityInherit+0x50>
    1de4:	4a0a      	ldr	r2, [pc, #40]	; (1e10 <vTaskPriorityInherit+0x78>)
    1de6:	6013      	str	r3, [r2, #0]
    1de8:	0098      	lsls	r0, r3, #2
    1dea:	18c3      	adds	r3, r0, r3
    1dec:	009b      	lsls	r3, r3, #2
    1dee:	4806      	ldr	r0, [pc, #24]	; (1e08 <vTaskPriorityInherit+0x70>)
    1df0:	18c0      	adds	r0, r0, r3
    1df2:	1c29      	adds	r1, r5, #0
    1df4:	4b07      	ldr	r3, [pc, #28]	; (1e14 <vTaskPriorityInherit+0x7c>)
    1df6:	4798      	blx	r3
    1df8:	e003      	b.n	1e02 <vTaskPriorityInherit+0x6a>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    1dfa:	4b02      	ldr	r3, [pc, #8]	; (1e04 <vTaskPriorityInherit+0x6c>)
    1dfc:	681b      	ldr	r3, [r3, #0]
    1dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1e00:	62e3      	str	r3, [r4, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    1e02:	bd38      	pop	{r3, r4, r5, pc}
    1e04:	20003c40 	.word	0x20003c40
    1e08:	20003b8c 	.word	0x20003b8c
    1e0c:	00000e55 	.word	0x00000e55
    1e10:	20003c80 	.word	0x20003c80
    1e14:	00000e0d 	.word	0x00000e0d

00001e18 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    1e18:	b538      	push	{r3, r4, r5, lr}
    1e1a:	1e04      	subs	r4, r0, #0
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
    1e1c:	d01d      	beq.n	1e5a <vTaskPriorityDisinherit+0x42>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    1e1e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    1e20:	6c43      	ldr	r3, [r0, #68]	; 0x44
    1e22:	429a      	cmp	r2, r3
    1e24:	d019      	beq.n	1e5a <vTaskPriorityDisinherit+0x42>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    1e26:	1d05      	adds	r5, r0, #4
    1e28:	1c28      	adds	r0, r5, #0
    1e2a:	4b0c      	ldr	r3, [pc, #48]	; (1e5c <vTaskPriorityDisinherit+0x44>)
    1e2c:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
    1e2e:	6c63      	ldr	r3, [r4, #68]	; 0x44
    1e30:	62e3      	str	r3, [r4, #44]	; 0x2c

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    1e32:	69a2      	ldr	r2, [r4, #24]
    1e34:	2a00      	cmp	r2, #0
    1e36:	db02      	blt.n	1e3e <vTaskPriorityDisinherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1e38:	2208      	movs	r2, #8
    1e3a:	1ad2      	subs	r2, r2, r3
    1e3c:	61a2      	str	r2, [r4, #24]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddTaskToReadyList( pxTCB );
    1e3e:	4a08      	ldr	r2, [pc, #32]	; (1e60 <vTaskPriorityDisinherit+0x48>)
    1e40:	6812      	ldr	r2, [r2, #0]
    1e42:	4293      	cmp	r3, r2
    1e44:	d901      	bls.n	1e4a <vTaskPriorityDisinherit+0x32>
    1e46:	4a06      	ldr	r2, [pc, #24]	; (1e60 <vTaskPriorityDisinherit+0x48>)
    1e48:	6013      	str	r3, [r2, #0]
    1e4a:	0098      	lsls	r0, r3, #2
    1e4c:	18c3      	adds	r3, r0, r3
    1e4e:	009b      	lsls	r3, r3, #2
    1e50:	4804      	ldr	r0, [pc, #16]	; (1e64 <vTaskPriorityDisinherit+0x4c>)
    1e52:	18c0      	adds	r0, r0, r3
    1e54:	1c29      	adds	r1, r5, #0
    1e56:	4b04      	ldr	r3, [pc, #16]	; (1e68 <vTaskPriorityDisinherit+0x50>)
    1e58:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    1e5a:	bd38      	pop	{r3, r4, r5, pc}
    1e5c:	00000e55 	.word	0x00000e55
    1e60:	20003c80 	.word	0x20003c80
    1e64:	20003b8c 	.word	0x20003b8c
    1e68:	00000e0d 	.word	0x00000e0d

00001e6c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    1e6c:	b510      	push	{r4, lr}
    1e6e:	1c04      	adds	r4, r0, #0
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    1e70:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    1e72:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
    1e74:	4291      	cmp	r1, r2
    1e76:	d80b      	bhi.n	1e90 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    1e78:	1ad2      	subs	r2, r2, r3
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    1e7a:	2001      	movs	r0, #1

	if( xNextExpiryTime <= xTimeNow )
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    1e7c:	69a3      	ldr	r3, [r4, #24]
    1e7e:	429a      	cmp	r2, r3
    1e80:	d211      	bcs.n	1ea6 <prvInsertTimerInActiveList+0x3a>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    1e82:	4b09      	ldr	r3, [pc, #36]	; (1ea8 <prvInsertTimerInActiveList+0x3c>)
    1e84:	6818      	ldr	r0, [r3, #0]
    1e86:	1d21      	adds	r1, r4, #4
    1e88:	4b08      	ldr	r3, [pc, #32]	; (1eac <prvInsertTimerInActiveList+0x40>)
    1e8a:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
    1e8c:	2000      	movs	r0, #0
    1e8e:	e00a      	b.n	1ea6 <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    1e90:	429a      	cmp	r2, r3
    1e92:	d202      	bcs.n	1e9a <prvInsertTimerInActiveList+0x2e>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    1e94:	2001      	movs	r0, #1
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    1e96:	4299      	cmp	r1, r3
    1e98:	d205      	bcs.n	1ea6 <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    1e9a:	4b05      	ldr	r3, [pc, #20]	; (1eb0 <prvInsertTimerInActiveList+0x44>)
    1e9c:	6818      	ldr	r0, [r3, #0]
    1e9e:	1d21      	adds	r1, r4, #4
    1ea0:	4b02      	ldr	r3, [pc, #8]	; (1eac <prvInsertTimerInActiveList+0x40>)
    1ea2:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
    1ea4:	2000      	movs	r0, #0
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
    1ea6:	bd10      	pop	{r4, pc}
    1ea8:	20003cbc 	.word	0x20003cbc
    1eac:	00000e25 	.word	0x00000e25
    1eb0:	20003c88 	.word	0x20003c88

00001eb4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    1eb4:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    1eb6:	4b10      	ldr	r3, [pc, #64]	; (1ef8 <prvCheckForValidListAndQueue+0x44>)
    1eb8:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
    1eba:	4b10      	ldr	r3, [pc, #64]	; (1efc <prvCheckForValidListAndQueue+0x48>)
    1ebc:	681b      	ldr	r3, [r3, #0]
    1ebe:	2b00      	cmp	r3, #0
    1ec0:	d116      	bne.n	1ef0 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
    1ec2:	4d0f      	ldr	r5, [pc, #60]	; (1f00 <prvCheckForValidListAndQueue+0x4c>)
    1ec4:	1c28      	adds	r0, r5, #0
    1ec6:	4e0f      	ldr	r6, [pc, #60]	; (1f04 <prvCheckForValidListAndQueue+0x50>)
    1ec8:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
    1eca:	4c0f      	ldr	r4, [pc, #60]	; (1f08 <prvCheckForValidListAndQueue+0x54>)
    1ecc:	1c20      	adds	r0, r4, #0
    1ece:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
    1ed0:	4b0e      	ldr	r3, [pc, #56]	; (1f0c <prvCheckForValidListAndQueue+0x58>)
    1ed2:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
    1ed4:	4b0e      	ldr	r3, [pc, #56]	; (1f10 <prvCheckForValidListAndQueue+0x5c>)
    1ed6:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    1ed8:	2002      	movs	r0, #2
    1eda:	210c      	movs	r1, #12
    1edc:	2200      	movs	r2, #0
    1ede:	4b0d      	ldr	r3, [pc, #52]	; (1f14 <prvCheckForValidListAndQueue+0x60>)
    1ee0:	4798      	blx	r3
			configASSERT( xTimerQueue );
    1ee2:	2800      	cmp	r0, #0
    1ee4:	d002      	beq.n	1eec <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
			vListInitialise( &xActiveTimerList2 );
			pxCurrentTimerList = &xActiveTimerList1;
			pxOverflowTimerList = &xActiveTimerList2;
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    1ee6:	4b05      	ldr	r3, [pc, #20]	; (1efc <prvCheckForValidListAndQueue+0x48>)
    1ee8:	6018      	str	r0, [r3, #0]
    1eea:	e001      	b.n	1ef0 <prvCheckForValidListAndQueue+0x3c>
			configASSERT( xTimerQueue );
    1eec:	b672      	cpsid	i
    1eee:	e7fe      	b.n	1eee <prvCheckForValidListAndQueue+0x3a>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    1ef0:	4b09      	ldr	r3, [pc, #36]	; (1f18 <prvCheckForValidListAndQueue+0x64>)
    1ef2:	4798      	blx	r3
}
    1ef4:	bd70      	pop	{r4, r5, r6, pc}
    1ef6:	46c0      	nop			; (mov r8, r8)
    1ef8:	00000c55 	.word	0x00000c55
    1efc:	20003cb8 	.word	0x20003cb8
    1f00:	20003c8c 	.word	0x20003c8c
    1f04:	00000ded 	.word	0x00000ded
    1f08:	20003ca0 	.word	0x20003ca0
    1f0c:	20003c88 	.word	0x20003c88
    1f10:	20003cbc 	.word	0x20003cbc
    1f14:	00001089 	.word	0x00001089
    1f18:	00000c6d 	.word	0x00000c6d

00001f1c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    1f1c:	b510      	push	{r4, lr}
    1f1e:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    1f20:	4b0b      	ldr	r3, [pc, #44]	; (1f50 <xTimerCreateTimerTask+0x34>)
    1f22:	4798      	blx	r3

	if( xTimerQueue != NULL )
    1f24:	4b0b      	ldr	r3, [pc, #44]	; (1f54 <xTimerCreateTimerTask+0x38>)
    1f26:	681b      	ldr	r3, [r3, #0]
    1f28:	2b00      	cmp	r3, #0
    1f2a:	d00c      	beq.n	1f46 <xTimerCreateTimerTask+0x2a>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    1f2c:	2302      	movs	r3, #2
    1f2e:	9300      	str	r3, [sp, #0]
    1f30:	2300      	movs	r3, #0
    1f32:	9301      	str	r3, [sp, #4]
    1f34:	9302      	str	r3, [sp, #8]
    1f36:	9303      	str	r3, [sp, #12]
    1f38:	4807      	ldr	r0, [pc, #28]	; (1f58 <xTimerCreateTimerTask+0x3c>)
    1f3a:	4908      	ldr	r1, [pc, #32]	; (1f5c <xTimerCreateTimerTask+0x40>)
    1f3c:	2250      	movs	r2, #80	; 0x50
    1f3e:	4c08      	ldr	r4, [pc, #32]	; (1f60 <xTimerCreateTimerTask+0x44>)
    1f40:	47a0      	blx	r4
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
    1f42:	2800      	cmp	r0, #0
    1f44:	d101      	bne.n	1f4a <xTimerCreateTimerTask+0x2e>
    1f46:	b672      	cpsid	i
    1f48:	e7fe      	b.n	1f48 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
    1f4a:	b004      	add	sp, #16
    1f4c:	bd10      	pop	{r4, pc}
    1f4e:	46c0      	nop			; (mov r8, r8)
    1f50:	00001eb5 	.word	0x00001eb5
    1f54:	20003cb8 	.word	0x20003cb8
    1f58:	00002085 	.word	0x00002085
    1f5c:	00004854 	.word	0x00004854
    1f60:	00001581 	.word	0x00001581

00001f64 <xTimerGenericCommand>:
	return ( TimerHandle_t ) pxNewTimer;
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    1f64:	b510      	push	{r4, lr}
    1f66:	b084      	sub	sp, #16
BaseType_t xReturn = pdFAIL;
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    1f68:	4c13      	ldr	r4, [pc, #76]	; (1fb8 <xTimerGenericCommand+0x54>)
    1f6a:	6824      	ldr	r4, [r4, #0]
    1f6c:	2c00      	cmp	r4, #0
    1f6e:	d01f      	beq.n	1fb0 <xTimerGenericCommand+0x4c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    1f70:	9101      	str	r1, [sp, #4]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    1f72:	9202      	str	r2, [sp, #8]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    1f74:	9003      	str	r0, [sp, #12]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    1f76:	2905      	cmp	r1, #5
    1f78:	dc13      	bgt.n	1fa2 <xTimerGenericCommand+0x3e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    1f7a:	4b10      	ldr	r3, [pc, #64]	; (1fbc <xTimerGenericCommand+0x58>)
    1f7c:	4798      	blx	r3
    1f7e:	2802      	cmp	r0, #2
    1f80:	d107      	bne.n	1f92 <xTimerGenericCommand+0x2e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    1f82:	4b0d      	ldr	r3, [pc, #52]	; (1fb8 <xTimerGenericCommand+0x54>)
    1f84:	6818      	ldr	r0, [r3, #0]
    1f86:	a901      	add	r1, sp, #4
    1f88:	9a06      	ldr	r2, [sp, #24]
    1f8a:	2300      	movs	r3, #0
    1f8c:	4c0c      	ldr	r4, [pc, #48]	; (1fc0 <xTimerGenericCommand+0x5c>)
    1f8e:	47a0      	blx	r4
    1f90:	e00f      	b.n	1fb2 <xTimerGenericCommand+0x4e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    1f92:	4b09      	ldr	r3, [pc, #36]	; (1fb8 <xTimerGenericCommand+0x54>)
    1f94:	6818      	ldr	r0, [r3, #0]
    1f96:	a901      	add	r1, sp, #4
    1f98:	2200      	movs	r2, #0
    1f9a:	2300      	movs	r3, #0
    1f9c:	4c08      	ldr	r4, [pc, #32]	; (1fc0 <xTimerGenericCommand+0x5c>)
    1f9e:	47a0      	blx	r4
    1fa0:	e007      	b.n	1fb2 <xTimerGenericCommand+0x4e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    1fa2:	1c20      	adds	r0, r4, #0
    1fa4:	a901      	add	r1, sp, #4
    1fa6:	1c1a      	adds	r2, r3, #0
    1fa8:	2300      	movs	r3, #0
    1faa:	4c06      	ldr	r4, [pc, #24]	; (1fc4 <xTimerGenericCommand+0x60>)
    1fac:	47a0      	blx	r4
    1fae:	e000      	b.n	1fb2 <xTimerGenericCommand+0x4e>
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
    1fb0:	2000      	movs	r0, #0
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
    1fb2:	b004      	add	sp, #16
    1fb4:	bd10      	pop	{r4, pc}
    1fb6:	46c0      	nop			; (mov r8, r8)
    1fb8:	20003cb8 	.word	0x20003cb8
    1fbc:	00001d79 	.word	0x00001d79
    1fc0:	000010e1 	.word	0x000010e1
    1fc4:	00001255 	.word	0x00001255

00001fc8 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    1fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fca:	4657      	mov	r7, sl
    1fcc:	464e      	mov	r6, r9
    1fce:	4645      	mov	r5, r8
    1fd0:	b4e0      	push	{r5, r6, r7}
    1fd2:	b082      	sub	sp, #8
    1fd4:	4681      	mov	r9, r0
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    1fd6:	4b24      	ldr	r3, [pc, #144]	; (2068 <STACK_SIZE+0x68>)
    1fd8:	4798      	blx	r3
    1fda:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
    1fdc:	4b23      	ldr	r3, [pc, #140]	; (206c <STACK_SIZE+0x6c>)
    1fde:	681b      	ldr	r3, [r3, #0]
    1fe0:	4298      	cmp	r0, r3
    1fe2:	d234      	bcs.n	204e <STACK_SIZE+0x4e>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    1fe4:	4e22      	ldr	r6, [pc, #136]	; (2070 <STACK_SIZE+0x70>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    1fe6:	4f23      	ldr	r7, [pc, #140]	; (2074 <STACK_SIZE+0x74>)
    1fe8:	e024      	b.n	2034 <STACK_SIZE+0x34>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    1fea:	68db      	ldr	r3, [r3, #12]
    1fec:	6818      	ldr	r0, [r3, #0]
    1fee:	4682      	mov	sl, r0

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    1ff0:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    1ff2:	1d25      	adds	r5, r4, #4
    1ff4:	1c28      	adds	r0, r5, #0
    1ff6:	47b8      	blx	r7
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    1ff8:	1c20      	adds	r0, r4, #0
    1ffa:	6a61      	ldr	r1, [r4, #36]	; 0x24
    1ffc:	4788      	blx	r1

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    1ffe:	69e2      	ldr	r2, [r4, #28]
    2000:	2a01      	cmp	r2, #1
    2002:	d117      	bne.n	2034 <STACK_SIZE+0x34>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    2004:	69a0      	ldr	r0, [r4, #24]
    2006:	1c03      	adds	r3, r0, #0
    2008:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
    200a:	4553      	cmp	r3, sl
    200c:	d907      	bls.n	201e <STACK_SIZE+0x1e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    200e:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    2010:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    2012:	4b17      	ldr	r3, [pc, #92]	; (2070 <STACK_SIZE+0x70>)
    2014:	6818      	ldr	r0, [r3, #0]
    2016:	1c29      	adds	r1, r5, #0
    2018:	4b17      	ldr	r3, [pc, #92]	; (2078 <STACK_SIZE+0x78>)
    201a:	4798      	blx	r3
    201c:	e00a      	b.n	2034 <STACK_SIZE+0x34>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    201e:	2300      	movs	r3, #0
    2020:	9300      	str	r3, [sp, #0]
    2022:	1c20      	adds	r0, r4, #0
    2024:	2100      	movs	r1, #0
    2026:	4652      	mov	r2, sl
    2028:	4c14      	ldr	r4, [pc, #80]	; (207c <STACK_SIZE+0x7c>)
    202a:	47a0      	blx	r4
				configASSERT( xResult );
    202c:	2800      	cmp	r0, #0
    202e:	d101      	bne.n	2034 <STACK_SIZE+0x34>
    2030:	b672      	cpsid	i
    2032:	e7fe      	b.n	2032 <STACK_SIZE+0x32>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    2034:	6833      	ldr	r3, [r6, #0]
    2036:	6818      	ldr	r0, [r3, #0]
    2038:	2800      	cmp	r0, #0
    203a:	d1d6      	bne.n	1fea <prvSampleTimeNow+0x22>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
    203c:	4a10      	ldr	r2, [pc, #64]	; (2080 <STACK_SIZE+0x80>)
    203e:	490c      	ldr	r1, [pc, #48]	; (2070 <STACK_SIZE+0x70>)
    2040:	6814      	ldr	r4, [r2, #0]
    2042:	600c      	str	r4, [r1, #0]
	pxOverflowTimerList = pxTemp;
    2044:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists();
		*pxTimerListsWereSwitched = pdTRUE;
    2046:	2301      	movs	r3, #1
    2048:	4648      	mov	r0, r9
    204a:	6003      	str	r3, [r0, #0]
    204c:	e002      	b.n	2054 <STACK_SIZE+0x54>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    204e:	2300      	movs	r3, #0
    2050:	4649      	mov	r1, r9
    2052:	600b      	str	r3, [r1, #0]
	}

	xLastTime = xTimeNow;
    2054:	4b05      	ldr	r3, [pc, #20]	; (206c <STACK_SIZE+0x6c>)
    2056:	4642      	mov	r2, r8
    2058:	601a      	str	r2, [r3, #0]

	return xTimeNow;
}
    205a:	4640      	mov	r0, r8
    205c:	b002      	add	sp, #8
    205e:	bc1c      	pop	{r2, r3, r4}
    2060:	4690      	mov	r8, r2
    2062:	4699      	mov	r9, r3
    2064:	46a2      	mov	sl, r4
    2066:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2068:	000017f5 	.word	0x000017f5
    206c:	20003cb4 	.word	0x20003cb4
    2070:	20003c88 	.word	0x20003c88
    2074:	00000e55 	.word	0x00000e55
    2078:	00000e25 	.word	0x00000e25
    207c:	00001f65 	.word	0x00001f65
    2080:	20003cbc 	.word	0x20003cbc

00002084 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    2084:	b5f0      	push	{r4, r5, r6, r7, lr}
    2086:	4647      	mov	r7, r8
    2088:	b480      	push	{r7}
    208a:	b086      	sub	sp, #24
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    208c:	484e      	ldr	r0, [pc, #312]	; (21c8 <prvTimerTask+0x144>)
    208e:	4680      	mov	r8, r0
    2090:	4641      	mov	r1, r8
    2092:	680b      	ldr	r3, [r1, #0]
	if( *pxListWasEmpty == pdFALSE )
    2094:	681a      	ldr	r2, [r3, #0]
    2096:	2a00      	cmp	r2, #0
    2098:	d100      	bne.n	209c <prvTimerTask+0x18>
    209a:	e08a      	b.n	21b2 <prvTimerTask+0x12e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    209c:	68db      	ldr	r3, [r3, #12]
    209e:	681c      	ldr	r4, [r3, #0]
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    20a0:	4b4a      	ldr	r3, [pc, #296]	; (21cc <prvTimerTask+0x148>)
    20a2:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    20a4:	a803      	add	r0, sp, #12
    20a6:	4b4a      	ldr	r3, [pc, #296]	; (21d0 <prvTimerTask+0x14c>)
    20a8:	4798      	blx	r3
    20aa:	1c05      	adds	r5, r0, #0
		if( xTimerListsWereSwitched == pdFALSE )
    20ac:	9b03      	ldr	r3, [sp, #12]
    20ae:	2b00      	cmp	r3, #0
    20b0:	d131      	bne.n	2116 <prvTimerTask+0x92>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    20b2:	4284      	cmp	r4, r0
    20b4:	d823      	bhi.n	20fe <prvTimerTask+0x7a>
			{
				( void ) xTaskResumeAll();
    20b6:	4b47      	ldr	r3, [pc, #284]	; (21d4 <prvTimerTask+0x150>)
    20b8:	4798      	blx	r3
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    20ba:	4b43      	ldr	r3, [pc, #268]	; (21c8 <prvTimerTask+0x144>)
    20bc:	681b      	ldr	r3, [r3, #0]
    20be:	68db      	ldr	r3, [r3, #12]
    20c0:	68de      	ldr	r6, [r3, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    20c2:	1d30      	adds	r0, r6, #4
    20c4:	4b44      	ldr	r3, [pc, #272]	; (21d8 <prvTimerTask+0x154>)
    20c6:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    20c8:	69f7      	ldr	r7, [r6, #28]
    20ca:	2f01      	cmp	r7, #1
    20cc:	d113      	bne.n	20f6 <prvTimerTask+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    20ce:	69b0      	ldr	r0, [r6, #24]
    20d0:	1821      	adds	r1, r4, r0
    20d2:	1c30      	adds	r0, r6, #0
    20d4:	1c2a      	adds	r2, r5, #0
    20d6:	1c23      	adds	r3, r4, #0
    20d8:	4d40      	ldr	r5, [pc, #256]	; (21dc <prvTimerTask+0x158>)
    20da:	47a8      	blx	r5
    20dc:	2801      	cmp	r0, #1
    20de:	d10a      	bne.n	20f6 <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    20e0:	2300      	movs	r3, #0
    20e2:	9300      	str	r3, [sp, #0]
    20e4:	1c30      	adds	r0, r6, #0
    20e6:	2100      	movs	r1, #0
    20e8:	1c22      	adds	r2, r4, #0
    20ea:	4c3d      	ldr	r4, [pc, #244]	; (21e0 <prvTimerTask+0x15c>)
    20ec:	47a0      	blx	r4
			configASSERT( xResult );
    20ee:	2800      	cmp	r0, #0
    20f0:	d101      	bne.n	20f6 <prvTimerTask+0x72>
    20f2:	b672      	cpsid	i
    20f4:	e7fe      	b.n	20f4 <prvTimerTask+0x70>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    20f6:	6a73      	ldr	r3, [r6, #36]	; 0x24
    20f8:	1c30      	adds	r0, r6, #0
    20fa:	4798      	blx	r3
    20fc:	e00d      	b.n	211a <prvTimerTask+0x96>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    20fe:	4b39      	ldr	r3, [pc, #228]	; (21e4 <prvTimerTask+0x160>)
    2100:	6818      	ldr	r0, [r3, #0]
    2102:	1b61      	subs	r1, r4, r5
    2104:	4b38      	ldr	r3, [pc, #224]	; (21e8 <prvTimerTask+0x164>)
    2106:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
    2108:	4b32      	ldr	r3, [pc, #200]	; (21d4 <prvTimerTask+0x150>)
    210a:	4798      	blx	r3
    210c:	2800      	cmp	r0, #0
    210e:	d104      	bne.n	211a <prvTimerTask+0x96>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
    2110:	4b36      	ldr	r3, [pc, #216]	; (21ec <prvTimerTask+0x168>)
    2112:	4798      	blx	r3
    2114:	e001      	b.n	211a <prvTimerTask+0x96>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    2116:	4b2f      	ldr	r3, [pc, #188]	; (21d4 <prvTimerTask+0x150>)
    2118:	4798      	blx	r3
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    211a:	4d32      	ldr	r5, [pc, #200]	; (21e4 <prvTimerTask+0x160>)
    211c:	4c34      	ldr	r4, [pc, #208]	; (21f0 <prvTimerTask+0x16c>)
    211e:	e040      	b.n	21a2 <prvTimerTask+0x11e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    2120:	9903      	ldr	r1, [sp, #12]
    2122:	2900      	cmp	r1, #0
    2124:	db3d      	blt.n	21a2 <prvTimerTask+0x11e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    2126:	9e05      	ldr	r6, [sp, #20]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    2128:	6972      	ldr	r2, [r6, #20]
    212a:	2a00      	cmp	r2, #0
    212c:	d002      	beq.n	2134 <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    212e:	1d30      	adds	r0, r6, #4
    2130:	4b29      	ldr	r3, [pc, #164]	; (21d8 <prvTimerTask+0x154>)
    2132:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    2134:	a802      	add	r0, sp, #8
    2136:	4b26      	ldr	r3, [pc, #152]	; (21d0 <prvTimerTask+0x14c>)
    2138:	4798      	blx	r3
    213a:	1c03      	adds	r3, r0, #0

			switch( xMessage.xMessageID )
    213c:	9f03      	ldr	r7, [sp, #12]
    213e:	2f09      	cmp	r7, #9
    2140:	d82f      	bhi.n	21a2 <prvTimerTask+0x11e>
    2142:	00ba      	lsls	r2, r7, #2
    2144:	492b      	ldr	r1, [pc, #172]	; (21f4 <prvTimerTask+0x170>)
    2146:	588a      	ldr	r2, [r1, r2]
    2148:	4697      	mov	pc, r2
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    214a:	9f04      	ldr	r7, [sp, #16]
    214c:	69b2      	ldr	r2, [r6, #24]
    214e:	18b9      	adds	r1, r7, r2
    2150:	1c30      	adds	r0, r6, #0
    2152:	1c1a      	adds	r2, r3, #0
    2154:	1c3b      	adds	r3, r7, #0
    2156:	4f21      	ldr	r7, [pc, #132]	; (21dc <prvTimerTask+0x158>)
    2158:	47b8      	blx	r7
    215a:	2801      	cmp	r0, #1
    215c:	d121      	bne.n	21a2 <prvTimerTask+0x11e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    215e:	1c30      	adds	r0, r6, #0
    2160:	6a71      	ldr	r1, [r6, #36]	; 0x24
    2162:	4788      	blx	r1
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    2164:	69f2      	ldr	r2, [r6, #28]
    2166:	2a01      	cmp	r2, #1
    2168:	d11b      	bne.n	21a2 <prvTimerTask+0x11e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    216a:	69b3      	ldr	r3, [r6, #24]
    216c:	9f04      	ldr	r7, [sp, #16]
    216e:	19da      	adds	r2, r3, r7
    2170:	2300      	movs	r3, #0
    2172:	9300      	str	r3, [sp, #0]
    2174:	1c30      	adds	r0, r6, #0
    2176:	2100      	movs	r1, #0
    2178:	4e19      	ldr	r6, [pc, #100]	; (21e0 <prvTimerTask+0x15c>)
    217a:	47b0      	blx	r6
							configASSERT( xResult );
    217c:	2800      	cmp	r0, #0
    217e:	d110      	bne.n	21a2 <prvTimerTask+0x11e>
    2180:	b672      	cpsid	i
    2182:	e7fe      	b.n	2182 <prvTimerTask+0xfe>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    2184:	9904      	ldr	r1, [sp, #16]
    2186:	61b1      	str	r1, [r6, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
    2188:	2900      	cmp	r1, #0
    218a:	d101      	bne.n	2190 <prvTimerTask+0x10c>
    218c:	b672      	cpsid	i
    218e:	e7fe      	b.n	218e <prvTimerTask+0x10a>
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    2190:	1859      	adds	r1, r3, r1
    2192:	1c30      	adds	r0, r6, #0
    2194:	1c1a      	adds	r2, r3, #0
    2196:	4e11      	ldr	r6, [pc, #68]	; (21dc <prvTimerTask+0x158>)
    2198:	47b0      	blx	r6
    219a:	e002      	b.n	21a2 <prvTimerTask+0x11e>
					break;

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    219c:	1c30      	adds	r0, r6, #0
    219e:	4b16      	ldr	r3, [pc, #88]	; (21f8 <prvTimerTask+0x174>)
    21a0:	4798      	blx	r3
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    21a2:	6828      	ldr	r0, [r5, #0]
    21a4:	a903      	add	r1, sp, #12
    21a6:	2200      	movs	r2, #0
    21a8:	2300      	movs	r3, #0
    21aa:	47a0      	blx	r4
    21ac:	2800      	cmp	r0, #0
    21ae:	d1b7      	bne.n	2120 <prvTimerTask+0x9c>
    21b0:	e76e      	b.n	2090 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    21b2:	4806      	ldr	r0, [pc, #24]	; (21cc <prvTimerTask+0x148>)
    21b4:	4780      	blx	r0
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    21b6:	a803      	add	r0, sp, #12
    21b8:	4905      	ldr	r1, [pc, #20]	; (21d0 <prvTimerTask+0x14c>)
    21ba:	4788      	blx	r1
    21bc:	1c05      	adds	r5, r0, #0
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    21be:	2400      	movs	r4, #0
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
    21c0:	9a03      	ldr	r2, [sp, #12]
    21c2:	42a2      	cmp	r2, r4
    21c4:	d09b      	beq.n	20fe <prvTimerTask+0x7a>
    21c6:	e7a6      	b.n	2116 <prvTimerTask+0x92>
    21c8:	20003c88 	.word	0x20003c88
    21cc:	000017e5 	.word	0x000017e5
    21d0:	00001fc9 	.word	0x00001fc9
    21d4:	00001941 	.word	0x00001941
    21d8:	00000e55 	.word	0x00000e55
    21dc:	00001e6d 	.word	0x00001e6d
    21e0:	00001f65 	.word	0x00001f65
    21e4:	20003cb8 	.word	0x20003cb8
    21e8:	000014b1 	.word	0x000014b1
    21ec:	00000c3d 	.word	0x00000c3d
    21f0:	00001325 	.word	0x00001325
    21f4:	0000482c 	.word	0x0000482c
    21f8:	00000de1 	.word	0x00000de1

000021fc <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    21fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    21fe:	465f      	mov	r7, fp
    2200:	4656      	mov	r6, sl
    2202:	464d      	mov	r5, r9
    2204:	4644      	mov	r4, r8
    2206:	b4f0      	push	{r4, r5, r6, r7}
    2208:	b091      	sub	sp, #68	; 0x44
    220a:	1c05      	adds	r5, r0, #0
    220c:	1c0c      	adds	r4, r1, #0
    220e:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    2210:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2212:	1c08      	adds	r0, r1, #0
    2214:	4bad      	ldr	r3, [pc, #692]	; (24cc <usart_init+0x2d0>)
    2216:	4798      	blx	r3
    2218:	1c02      	adds	r2, r0, #0
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    221a:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    221c:	2005      	movs	r0, #5
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    221e:	07d9      	lsls	r1, r3, #31
    2220:	d500      	bpl.n	2224 <usart_init+0x28>
    2222:	e14b      	b.n	24bc <usart_init+0x2c0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2224:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    2226:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2228:	079f      	lsls	r7, r3, #30
    222a:	d500      	bpl.n	222e <usart_init+0x32>
    222c:	e146      	b.n	24bc <usart_init+0x2c0>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    222e:	4ba8      	ldr	r3, [pc, #672]	; (24d0 <usart_init+0x2d4>)
    2230:	6a18      	ldr	r0, [r3, #32]

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    2232:	1c91      	adds	r1, r2, #2
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
	}

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2234:	2701      	movs	r7, #1
    2236:	408f      	lsls	r7, r1
    2238:	1c39      	adds	r1, r7, #0
    223a:	4301      	orrs	r1, r0
    223c:	6219      	str	r1, [r3, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    223e:	a90f      	add	r1, sp, #60	; 0x3c
    2240:	272d      	movs	r7, #45	; 0x2d
    2242:	5df3      	ldrb	r3, [r6, r7]
    2244:	700b      	strb	r3, [r1, #0]
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2246:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2248:	b2d2      	uxtb	r2, r2
    224a:	4690      	mov	r8, r2
    224c:	1c10      	adds	r0, r2, #0
    224e:	4ba1      	ldr	r3, [pc, #644]	; (24d4 <usart_init+0x2d8>)
    2250:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2252:	4640      	mov	r0, r8
    2254:	4ba0      	ldr	r3, [pc, #640]	; (24d8 <usart_init+0x2dc>)
    2256:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2258:	5df0      	ldrb	r0, [r6, r7]
    225a:	2100      	movs	r1, #0
    225c:	4b9f      	ldr	r3, [pc, #636]	; (24dc <usart_init+0x2e0>)
    225e:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    2260:	7af3      	ldrb	r3, [r6, #11]
    2262:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    2264:	2324      	movs	r3, #36	; 0x24
    2266:	5cf3      	ldrb	r3, [r6, r3]
    2268:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    226a:	2325      	movs	r3, #37	; 0x25
    226c:	5cf3      	ldrb	r3, [r6, r3]
    226e:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    2270:	7ef3      	ldrb	r3, [r6, #27]
    2272:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    2274:	7f33      	ldrb	r3, [r6, #28]
    2276:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2278:	6829      	ldr	r1, [r5, #0]
    227a:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    227c:	1c08      	adds	r0, r1, #0
    227e:	4b93      	ldr	r3, [pc, #588]	; (24cc <usart_init+0x2d0>)
    2280:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2282:	3014      	adds	r0, #20

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;
    2284:	2200      	movs	r2, #0
    2286:	466b      	mov	r3, sp
    2288:	84da      	strh	r2, [r3, #38]	; 0x26

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    228a:	8a32      	ldrh	r2, [r6, #16]
    228c:	9202      	str	r2, [sp, #8]
    228e:	2380      	movs	r3, #128	; 0x80
    2290:	01db      	lsls	r3, r3, #7
    2292:	429a      	cmp	r2, r3
    2294:	d021      	beq.n	22da <usart_init+0xde>
    2296:	2380      	movs	r3, #128	; 0x80
    2298:	01db      	lsls	r3, r3, #7
    229a:	429a      	cmp	r2, r3
    229c:	d804      	bhi.n	22a8 <usart_init+0xac>
    229e:	2380      	movs	r3, #128	; 0x80
    22a0:	019b      	lsls	r3, r3, #6
    22a2:	429a      	cmp	r2, r3
    22a4:	d011      	beq.n	22ca <usart_init+0xce>
    22a6:	e008      	b.n	22ba <usart_init+0xbe>
    22a8:	23c0      	movs	r3, #192	; 0xc0
    22aa:	01db      	lsls	r3, r3, #7
    22ac:	9f02      	ldr	r7, [sp, #8]
    22ae:	429f      	cmp	r7, r3
    22b0:	d00f      	beq.n	22d2 <usart_init+0xd6>
    22b2:	2380      	movs	r3, #128	; 0x80
    22b4:	021b      	lsls	r3, r3, #8
    22b6:	429f      	cmp	r7, r3
    22b8:	d003      	beq.n	22c2 <usart_init+0xc6>
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    22ba:	2710      	movs	r7, #16
    22bc:	9706      	str	r7, [sp, #24]
	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    22be:	2700      	movs	r7, #0
    22c0:	e00e      	b.n	22e0 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    22c2:	2703      	movs	r7, #3
    22c4:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    22c6:	2700      	movs	r7, #0
    22c8:	e00a      	b.n	22e0 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    22ca:	2710      	movs	r7, #16
    22cc:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    22ce:	2701      	movs	r7, #1
    22d0:	e006      	b.n	22e0 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    22d2:	2708      	movs	r7, #8
    22d4:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    22d6:	2701      	movs	r7, #1
    22d8:	e002      	b.n	22e0 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    22da:	2708      	movs	r7, #8
    22dc:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    22de:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    22e0:	6831      	ldr	r1, [r6, #0]
    22e2:	9103      	str	r1, [sp, #12]
		(uint32_t)config->mux_setting |
    22e4:	68f2      	ldr	r2, [r6, #12]
    22e6:	4691      	mov	r9, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    22e8:	6973      	ldr	r3, [r6, #20]
    22ea:	9304      	str	r3, [sp, #16]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    22ec:	7e31      	ldrb	r1, [r6, #24]
    22ee:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    22f0:	2326      	movs	r3, #38	; 0x26
    22f2:	5cf3      	ldrb	r3, [r6, r3]
    22f4:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
    22f6:	6873      	ldr	r3, [r6, #4]
    22f8:	2b00      	cmp	r3, #0
    22fa:	d013      	beq.n	2324 <usart_init+0x128>
    22fc:	2280      	movs	r2, #128	; 0x80
    22fe:	0552      	lsls	r2, r2, #21
    2300:	4293      	cmp	r3, r2
    2302:	d12e      	bne.n	2362 <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    2304:	2327      	movs	r3, #39	; 0x27
    2306:	5cf3      	ldrb	r3, [r6, r3]
    2308:	2b00      	cmp	r3, #0
    230a:	d12e      	bne.n	236a <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    230c:	6a37      	ldr	r7, [r6, #32]
    230e:	b2c0      	uxtb	r0, r0
    2310:	4b73      	ldr	r3, [pc, #460]	; (24e0 <usart_init+0x2e4>)
    2312:	4798      	blx	r3
    2314:	1c01      	adds	r1, r0, #0
    2316:	1c38      	adds	r0, r7, #0
    2318:	466a      	mov	r2, sp
    231a:	3226      	adds	r2, #38	; 0x26
    231c:	4b71      	ldr	r3, [pc, #452]	; (24e4 <usart_init+0x2e8>)
    231e:	4798      	blx	r3
    2320:	1c03      	adds	r3, r0, #0
    2322:	e01f      	b.n	2364 <usart_init+0x168>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    2324:	2327      	movs	r3, #39	; 0x27
    2326:	5cf3      	ldrb	r3, [r6, r3]
    2328:	2b00      	cmp	r3, #0
    232a:	d00a      	beq.n	2342 <usart_init+0x146>
				status_code =
    232c:	9a06      	ldr	r2, [sp, #24]
    232e:	9200      	str	r2, [sp, #0]
    2330:	6a30      	ldr	r0, [r6, #32]
    2332:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    2334:	466a      	mov	r2, sp
    2336:	3226      	adds	r2, #38	; 0x26
    2338:	1c3b      	adds	r3, r7, #0
    233a:	4f6b      	ldr	r7, [pc, #428]	; (24e8 <usart_init+0x2ec>)
    233c:	47b8      	blx	r7
    233e:	1c03      	adds	r3, r0, #0
    2340:	e010      	b.n	2364 <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    2342:	6a31      	ldr	r1, [r6, #32]
    2344:	9107      	str	r1, [sp, #28]
    2346:	b2c0      	uxtb	r0, r0
    2348:	4b65      	ldr	r3, [pc, #404]	; (24e0 <usart_init+0x2e4>)
    234a:	4798      	blx	r3
    234c:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    234e:	9a06      	ldr	r2, [sp, #24]
    2350:	9200      	str	r2, [sp, #0]
    2352:	9807      	ldr	r0, [sp, #28]
    2354:	466a      	mov	r2, sp
    2356:	3226      	adds	r2, #38	; 0x26
    2358:	1c3b      	adds	r3, r7, #0
    235a:	4f63      	ldr	r7, [pc, #396]	; (24e8 <usart_init+0x2ec>)
    235c:	47b8      	blx	r7
    235e:	1c03      	adds	r3, r0, #0
    2360:	e000      	b.n	2364 <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    2362:	2300      	movs	r3, #0
    2364:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    2366:	d000      	beq.n	236a <usart_init+0x16e>
    2368:	e0a8      	b.n	24bc <usart_init+0x2c0>
		/* Abort */
		return status_code;
	}

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    236a:	7e73      	ldrb	r3, [r6, #25]
    236c:	2b00      	cmp	r3, #0
    236e:	d002      	beq.n	2376 <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    2370:	7eb3      	ldrb	r3, [r6, #26]
    2372:	4641      	mov	r1, r8
    2374:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2376:	682a      	ldr	r2, [r5, #0]
    2378:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    237a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    237c:	2b00      	cmp	r3, #0
    237e:	d1fc      	bne.n	237a <usart_init+0x17e>
    2380:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    2382:	466b      	mov	r3, sp
    2384:	3326      	adds	r3, #38	; 0x26
    2386:	881b      	ldrh	r3, [r3, #0]
    2388:	4642      	mov	r2, r8
    238a:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    238c:	464b      	mov	r3, r9
    238e:	9f03      	ldr	r7, [sp, #12]
    2390:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
    2392:	9f04      	ldr	r7, [sp, #16]
    2394:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    2396:	6871      	ldr	r1, [r6, #4]
    2398:	430b      	orrs	r3, r1
		config->sample_rate |
    239a:	9f02      	ldr	r7, [sp, #8]
    239c:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    239e:	4652      	mov	r2, sl
    23a0:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    23a2:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    23a4:	4659      	mov	r1, fp
    23a6:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= config->transfer_mode;
    23a8:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    23aa:	2327      	movs	r3, #39	; 0x27
    23ac:	5cf3      	ldrb	r3, [r6, r3]
    23ae:	2b00      	cmp	r3, #0
    23b0:	d101      	bne.n	23b6 <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    23b2:	2304      	movs	r3, #4
    23b4:	431f      	orrs	r7, r3
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    23b6:	7e71      	ldrb	r1, [r6, #25]
    23b8:	0289      	lsls	r1, r1, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    23ba:	7f33      	ldrb	r3, [r6, #28]
    23bc:	025b      	lsls	r3, r3, #9
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
    23be:	4319      	orrs	r1, r3
    23c0:	7af2      	ldrb	r2, [r6, #11]
    23c2:	7ab3      	ldrb	r3, [r6, #10]
    23c4:	4313      	orrs	r3, r2
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    23c6:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    23c8:	7f73      	ldrb	r3, [r6, #29]
    23ca:	021b      	lsls	r3, r3, #8
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    23cc:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    23ce:	2324      	movs	r3, #36	; 0x24
    23d0:	5cf3      	ldrb	r3, [r6, r3]
    23d2:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    23d4:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    23d6:	2325      	movs	r3, #37	; 0x25
    23d8:	5cf3      	ldrb	r3, [r6, r3]
    23da:	041b      	lsls	r3, r3, #16
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
    23dc:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    23de:	8933      	ldrh	r3, [r6, #8]
    23e0:	2bff      	cmp	r3, #255	; 0xff
    23e2:	d00b      	beq.n	23fc <usart_init+0x200>
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    23e4:	7ef2      	ldrb	r2, [r6, #27]
    23e6:	2a00      	cmp	r2, #0
    23e8:	d003      	beq.n	23f2 <usart_init+0x1f6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x5);
    23ea:	22a0      	movs	r2, #160	; 0xa0
    23ec:	04d2      	lsls	r2, r2, #19
    23ee:	4317      	orrs	r7, r2
    23f0:	e002      	b.n	23f8 <usart_init+0x1fc>
		} else {
			ctrla |= SERCOM_USART_CTRLA_FORM(1);
    23f2:	2280      	movs	r2, #128	; 0x80
    23f4:	0452      	lsls	r2, r2, #17
    23f6:	4317      	orrs	r7, r2
		}
#else
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
#endif
		ctrlb |= config->parity;
    23f8:	4319      	orrs	r1, r3
    23fa:	e005      	b.n	2408 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    23fc:	7ef3      	ldrb	r3, [r6, #27]
    23fe:	2b00      	cmp	r3, #0
    2400:	d002      	beq.n	2408 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    2402:	2380      	movs	r3, #128	; 0x80
    2404:	04db      	lsls	r3, r3, #19
    2406:	431f      	orrs	r7, r3
		ctrla |= SERCOM_USART_CTRLA_FORM(0);
#endif
	}

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    2408:	232c      	movs	r3, #44	; 0x2c
    240a:	5cf3      	ldrb	r3, [r6, r3]
    240c:	2b00      	cmp	r3, #0
    240e:	d103      	bne.n	2418 <usart_init+0x21c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    2410:	4b36      	ldr	r3, [pc, #216]	; (24ec <usart_init+0x2f0>)
    2412:	789b      	ldrb	r3, [r3, #2]
    2414:	079a      	lsls	r2, r3, #30
    2416:	d501      	bpl.n	241c <usart_init+0x220>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    2418:	2380      	movs	r3, #128	; 0x80
    241a:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    241c:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    241e:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    2420:	2b00      	cmp	r3, #0
    2422:	d1fc      	bne.n	241e <usart_init+0x222>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    2424:	4643      	mov	r3, r8
    2426:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2428:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    242a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    242c:	2b00      	cmp	r3, #0
    242e:	d1fc      	bne.n	242a <usart_init+0x22e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    2430:	4641      	mov	r1, r8
    2432:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2434:	ab0e      	add	r3, sp, #56	; 0x38
    2436:	2280      	movs	r2, #128	; 0x80
    2438:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    243a:	2200      	movs	r2, #0
    243c:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    243e:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    2440:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    2442:	6b32      	ldr	r2, [r6, #48]	; 0x30
    2444:	920a      	str	r2, [sp, #40]	; 0x28
    2446:	6b73      	ldr	r3, [r6, #52]	; 0x34
    2448:	930b      	str	r3, [sp, #44]	; 0x2c
    244a:	6bb7      	ldr	r7, [r6, #56]	; 0x38
    244c:	970c      	str	r7, [sp, #48]	; 0x30
    244e:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
    2450:	960d      	str	r6, [sp, #52]	; 0x34
    2452:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2454:	ae0e      	add	r6, sp, #56	; 0x38
    2456:	b2f9      	uxtb	r1, r7
    2458:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    245a:	aa0a      	add	r2, sp, #40	; 0x28
    245c:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    245e:	2800      	cmp	r0, #0
    2460:	d102      	bne.n	2468 <usart_init+0x26c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2462:	1c20      	adds	r0, r4, #0
    2464:	4a22      	ldr	r2, [pc, #136]	; (24f0 <usart_init+0x2f4>)
    2466:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    2468:	1c43      	adds	r3, r0, #1
    246a:	d005      	beq.n	2478 <usart_init+0x27c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    246c:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    246e:	0c00      	lsrs	r0, r0, #16
    2470:	b2c0      	uxtb	r0, r0
    2472:	1c31      	adds	r1, r6, #0
    2474:	4a1f      	ldr	r2, [pc, #124]	; (24f4 <usart_init+0x2f8>)
    2476:	4790      	blx	r2
    2478:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    247a:	2f04      	cmp	r7, #4
    247c:	d1eb      	bne.n	2456 <usart_init+0x25a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    247e:	2300      	movs	r3, #0
    2480:	60eb      	str	r3, [r5, #12]
    2482:	612b      	str	r3, [r5, #16]
    2484:	616b      	str	r3, [r5, #20]
    2486:	61ab      	str	r3, [r5, #24]
    2488:	61eb      	str	r3, [r5, #28]
    248a:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    248c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    248e:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    2490:	2200      	movs	r2, #0
    2492:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    2494:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    2496:	2330      	movs	r3, #48	; 0x30
    2498:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    249a:	2331      	movs	r3, #49	; 0x31
    249c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    249e:	2332      	movs	r3, #50	; 0x32
    24a0:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    24a2:	2333      	movs	r3, #51	; 0x33
    24a4:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    24a6:	6828      	ldr	r0, [r5, #0]
    24a8:	4b08      	ldr	r3, [pc, #32]	; (24cc <usart_init+0x2d0>)
    24aa:	4798      	blx	r3
    24ac:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    24ae:	4912      	ldr	r1, [pc, #72]	; (24f8 <usart_init+0x2fc>)
    24b0:	4b12      	ldr	r3, [pc, #72]	; (24fc <usart_init+0x300>)
    24b2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    24b4:	00a4      	lsls	r4, r4, #2
    24b6:	4b12      	ldr	r3, [pc, #72]	; (2500 <usart_init+0x304>)
    24b8:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    24ba:	2000      	movs	r0, #0
}
    24bc:	b011      	add	sp, #68	; 0x44
    24be:	bc3c      	pop	{r2, r3, r4, r5}
    24c0:	4690      	mov	r8, r2
    24c2:	4699      	mov	r9, r3
    24c4:	46a2      	mov	sl, r4
    24c6:	46ab      	mov	fp, r5
    24c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    24ca:	46c0      	nop			; (mov r8, r8)
    24cc:	00000b11 	.word	0x00000b11
    24d0:	40000400 	.word	0x40000400
    24d4:	00002e35 	.word	0x00002e35
    24d8:	00002da9 	.word	0x00002da9
    24dc:	00000939 	.word	0x00000939
    24e0:	00002e51 	.word	0x00002e51
    24e4:	00000761 	.word	0x00000761
    24e8:	00000789 	.word	0x00000789
    24ec:	41002000 	.word	0x41002000
    24f0:	00000989 	.word	0x00000989
    24f4:	00002f11 	.word	0x00002f11
    24f8:	000025a9 	.word	0x000025a9
    24fc:	00002749 	.word	0x00002749
    2500:	20003d90 	.word	0x20003d90

00002504 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    2504:	b510      	push	{r4, lr}
    2506:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2508:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    250a:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    250c:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    250e:	2c00      	cmp	r4, #0
    2510:	d00d      	beq.n	252e <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    2512:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    2514:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2516:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    2518:	2a00      	cmp	r2, #0
    251a:	d108      	bne.n	252e <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    251c:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    251e:	2a00      	cmp	r2, #0
    2520:	d1fc      	bne.n	251c <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    2522:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    2524:	2102      	movs	r1, #2
    2526:	7e1a      	ldrb	r2, [r3, #24]
    2528:	420a      	tst	r2, r1
    252a:	d0fc      	beq.n	2526 <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    252c:	2000      	movs	r0, #0
}
    252e:	bd10      	pop	{r4, pc}

00002530 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    2530:	b510      	push	{r4, lr}
    2532:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2534:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2536:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    2538:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    253a:	2a00      	cmp	r2, #0
    253c:	d033      	beq.n	25a6 <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    253e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    2540:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    2542:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    2544:	2b00      	cmp	r3, #0
    2546:	d12e      	bne.n	25a6 <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    2548:	7e23      	ldrb	r3, [r4, #24]
    254a:	075a      	lsls	r2, r3, #29
    254c:	d52b      	bpl.n	25a6 <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    254e:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    2550:	2b00      	cmp	r3, #0
    2552:	d1fc      	bne.n	254e <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2554:	8b63      	ldrh	r3, [r4, #26]
    2556:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    2558:	069a      	lsls	r2, r3, #26
    255a:	d021      	beq.n	25a0 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    255c:	079a      	lsls	r2, r3, #30
    255e:	d503      	bpl.n	2568 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    2560:	2302      	movs	r3, #2
    2562:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    2564:	201a      	movs	r0, #26
    2566:	e01e      	b.n	25a6 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2568:	075a      	lsls	r2, r3, #29
    256a:	d503      	bpl.n	2574 <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    256c:	2304      	movs	r3, #4
    256e:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    2570:	201e      	movs	r0, #30
    2572:	e018      	b.n	25a6 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2574:	07da      	lsls	r2, r3, #31
    2576:	d503      	bpl.n	2580 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2578:	2301      	movs	r3, #1
    257a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    257c:	2013      	movs	r0, #19
    257e:	e012      	b.n	25a6 <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    2580:	06da      	lsls	r2, r3, #27
    2582:	d505      	bpl.n	2590 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    2584:	8b62      	ldrh	r2, [r4, #26]
    2586:	2310      	movs	r3, #16
    2588:	4313      	orrs	r3, r2
    258a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    258c:	2042      	movs	r0, #66	; 0x42
    258e:	e00a      	b.n	25a6 <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    2590:	069a      	lsls	r2, r3, #26
    2592:	d505      	bpl.n	25a0 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    2594:	8b62      	ldrh	r2, [r4, #26]
    2596:	2320      	movs	r3, #32
    2598:	4313      	orrs	r3, r2
    259a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    259c:	2041      	movs	r0, #65	; 0x41
    259e:	e002      	b.n	25a6 <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    25a0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    25a2:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    25a4:	2000      	movs	r0, #0
}
    25a6:	bd10      	pop	{r4, pc}

000025a8 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    25a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    25aa:	0080      	lsls	r0, r0, #2
    25ac:	4b64      	ldr	r3, [pc, #400]	; (2740 <_usart_interrupt_handler+0x198>)
    25ae:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    25b0:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    25b2:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    25b4:	2b00      	cmp	r3, #0
    25b6:	d1fc      	bne.n	25b2 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    25b8:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    25ba:	7da6      	ldrb	r6, [r4, #22]
    25bc:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    25be:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    25c0:	5ceb      	ldrb	r3, [r5, r3]
    25c2:	2230      	movs	r2, #48	; 0x30
    25c4:	5caf      	ldrb	r7, [r5, r2]
    25c6:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    25c8:	07f1      	lsls	r1, r6, #31
    25ca:	d520      	bpl.n	260e <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    25cc:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    25ce:	b29b      	uxth	r3, r3
    25d0:	2b00      	cmp	r3, #0
    25d2:	d01a      	beq.n	260a <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    25d4:	6aab      	ldr	r3, [r5, #40]	; 0x28
    25d6:	781a      	ldrb	r2, [r3, #0]
    25d8:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    25da:	1c59      	adds	r1, r3, #1
    25dc:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    25de:	7969      	ldrb	r1, [r5, #5]
    25e0:	2901      	cmp	r1, #1
    25e2:	d104      	bne.n	25ee <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    25e4:	7859      	ldrb	r1, [r3, #1]
    25e6:	0209      	lsls	r1, r1, #8
    25e8:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    25ea:	3302      	adds	r3, #2
    25ec:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    25ee:	05d3      	lsls	r3, r2, #23
    25f0:	0ddb      	lsrs	r3, r3, #23
    25f2:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    25f4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    25f6:	3b01      	subs	r3, #1
    25f8:	b29b      	uxth	r3, r3
    25fa:	85eb      	strh	r3, [r5, #46]	; 0x2e
    25fc:	2b00      	cmp	r3, #0
    25fe:	d106      	bne.n	260e <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2600:	2301      	movs	r3, #1
    2602:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    2604:	2302      	movs	r3, #2
    2606:	75a3      	strb	r3, [r4, #22]
    2608:	e001      	b.n	260e <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    260a:	2301      	movs	r3, #1
    260c:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    260e:	07b2      	lsls	r2, r6, #30
    2610:	d509      	bpl.n	2626 <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    2612:	2302      	movs	r3, #2
    2614:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    2616:	2200      	movs	r2, #0
    2618:	2333      	movs	r3, #51	; 0x33
    261a:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    261c:	07fb      	lsls	r3, r7, #31
    261e:	d502      	bpl.n	2626 <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    2620:	1c28      	adds	r0, r5, #0
    2622:	68e9      	ldr	r1, [r5, #12]
    2624:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    2626:	0772      	lsls	r2, r6, #29
    2628:	d56a      	bpl.n	2700 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    262a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    262c:	b29b      	uxth	r3, r3
    262e:	2b00      	cmp	r3, #0
    2630:	d064      	beq.n	26fc <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2632:	8b63      	ldrh	r3, [r4, #26]
    2634:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    2636:	0719      	lsls	r1, r3, #28
    2638:	d402      	bmi.n	2640 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    263a:	223f      	movs	r2, #63	; 0x3f
    263c:	4013      	ands	r3, r2
    263e:	e001      	b.n	2644 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2640:	2237      	movs	r2, #55	; 0x37
    2642:	4013      	ands	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    2644:	2b00      	cmp	r3, #0
    2646:	d037      	beq.n	26b8 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2648:	079a      	lsls	r2, r3, #30
    264a:	d507      	bpl.n	265c <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    264c:	221a      	movs	r2, #26
    264e:	2332      	movs	r3, #50	; 0x32
    2650:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    2652:	8b62      	ldrh	r2, [r4, #26]
    2654:	2302      	movs	r3, #2
    2656:	4313      	orrs	r3, r2
    2658:	8363      	strh	r3, [r4, #26]
    265a:	e027      	b.n	26ac <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    265c:	0759      	lsls	r1, r3, #29
    265e:	d507      	bpl.n	2670 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    2660:	221e      	movs	r2, #30
    2662:	2332      	movs	r3, #50	; 0x32
    2664:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    2666:	8b62      	ldrh	r2, [r4, #26]
    2668:	2304      	movs	r3, #4
    266a:	4313      	orrs	r3, r2
    266c:	8363      	strh	r3, [r4, #26]
    266e:	e01d      	b.n	26ac <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2670:	07da      	lsls	r2, r3, #31
    2672:	d507      	bpl.n	2684 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    2674:	2213      	movs	r2, #19
    2676:	2332      	movs	r3, #50	; 0x32
    2678:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    267a:	8b62      	ldrh	r2, [r4, #26]
    267c:	2301      	movs	r3, #1
    267e:	4313      	orrs	r3, r2
    2680:	8363      	strh	r3, [r4, #26]
    2682:	e013      	b.n	26ac <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2684:	06d9      	lsls	r1, r3, #27
    2686:	d507      	bpl.n	2698 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    2688:	2242      	movs	r2, #66	; 0x42
    268a:	2332      	movs	r3, #50	; 0x32
    268c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    268e:	8b62      	ldrh	r2, [r4, #26]
    2690:	2310      	movs	r3, #16
    2692:	4313      	orrs	r3, r2
    2694:	8363      	strh	r3, [r4, #26]
    2696:	e009      	b.n	26ac <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2698:	2220      	movs	r2, #32
    269a:	421a      	tst	r2, r3
    269c:	d006      	beq.n	26ac <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    269e:	2241      	movs	r2, #65	; 0x41
    26a0:	2332      	movs	r3, #50	; 0x32
    26a2:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    26a4:	8b62      	ldrh	r2, [r4, #26]
    26a6:	2320      	movs	r3, #32
    26a8:	4313      	orrs	r3, r2
    26aa:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    26ac:	077a      	lsls	r2, r7, #29
    26ae:	d527      	bpl.n	2700 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    26b0:	1c28      	adds	r0, r5, #0
    26b2:	696b      	ldr	r3, [r5, #20]
    26b4:	4798      	blx	r3
    26b6:	e023      	b.n	2700 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    26b8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    26ba:	05d2      	lsls	r2, r2, #23
    26bc:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    26be:	b2d3      	uxtb	r3, r2
    26c0:	6a69      	ldr	r1, [r5, #36]	; 0x24
    26c2:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    26c4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    26c6:	1c59      	adds	r1, r3, #1
    26c8:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    26ca:	7969      	ldrb	r1, [r5, #5]
    26cc:	2901      	cmp	r1, #1
    26ce:	d104      	bne.n	26da <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    26d0:	0a12      	lsrs	r2, r2, #8
    26d2:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    26d4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    26d6:	3301      	adds	r3, #1
    26d8:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    26da:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    26dc:	3b01      	subs	r3, #1
    26de:	b29b      	uxth	r3, r3
    26e0:	85ab      	strh	r3, [r5, #44]	; 0x2c
    26e2:	2b00      	cmp	r3, #0
    26e4:	d10c      	bne.n	2700 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    26e6:	2304      	movs	r3, #4
    26e8:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    26ea:	2200      	movs	r2, #0
    26ec:	2332      	movs	r3, #50	; 0x32
    26ee:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    26f0:	07ba      	lsls	r2, r7, #30
    26f2:	d505      	bpl.n	2700 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    26f4:	1c28      	adds	r0, r5, #0
    26f6:	692b      	ldr	r3, [r5, #16]
    26f8:	4798      	blx	r3
    26fa:	e001      	b.n	2700 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    26fc:	2304      	movs	r3, #4
    26fe:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2700:	06f1      	lsls	r1, r6, #27
    2702:	d507      	bpl.n	2714 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2704:	2310      	movs	r3, #16
    2706:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    2708:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    270a:	06fa      	lsls	r2, r7, #27
    270c:	d502      	bpl.n	2714 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    270e:	1c28      	adds	r0, r5, #0
    2710:	69eb      	ldr	r3, [r5, #28]
    2712:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2714:	06b1      	lsls	r1, r6, #26
    2716:	d507      	bpl.n	2728 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    2718:	2320      	movs	r3, #32
    271a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    271c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    271e:	073a      	lsls	r2, r7, #28
    2720:	d502      	bpl.n	2728 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    2722:	1c28      	adds	r0, r5, #0
    2724:	69ab      	ldr	r3, [r5, #24]
    2726:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2728:	0731      	lsls	r1, r6, #28
    272a:	d507      	bpl.n	273c <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    272c:	2308      	movs	r3, #8
    272e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    2730:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    2732:	06ba      	lsls	r2, r7, #26
    2734:	d502      	bpl.n	273c <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2736:	6a2b      	ldr	r3, [r5, #32]
    2738:	1c28      	adds	r0, r5, #0
    273a:	4798      	blx	r3
		}
	}
#endif
}
    273c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    273e:	46c0      	nop			; (mov r8, r8)
    2740:	20003d90 	.word	0x20003d90

00002744 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    2744:	4770      	bx	lr
    2746:	46c0      	nop			; (mov r8, r8)

00002748 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2748:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
    274a:	4b0a      	ldr	r3, [pc, #40]	; (2774 <_sercom_set_handler+0x2c>)
    274c:	781b      	ldrb	r3, [r3, #0]
    274e:	2b00      	cmp	r3, #0
    2750:	d10c      	bne.n	276c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2752:	4f09      	ldr	r7, [pc, #36]	; (2778 <_sercom_set_handler+0x30>)
    2754:	4e09      	ldr	r6, [pc, #36]	; (277c <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    2756:	4d0a      	ldr	r5, [pc, #40]	; (2780 <_sercom_set_handler+0x38>)
    2758:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    275a:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    275c:	195a      	adds	r2, r3, r5
    275e:	6014      	str	r4, [r2, #0]
    2760:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2762:	2b18      	cmp	r3, #24
    2764:	d1f9      	bne.n	275a <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    2766:	2201      	movs	r2, #1
    2768:	4b02      	ldr	r3, [pc, #8]	; (2774 <_sercom_set_handler+0x2c>)
    276a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    276c:	0080      	lsls	r0, r0, #2
    276e:	4b02      	ldr	r3, [pc, #8]	; (2778 <_sercom_set_handler+0x30>)
    2770:	50c1      	str	r1, [r0, r3]
}
    2772:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2774:	20003cc0 	.word	0x20003cc0
    2778:	20003cc4 	.word	0x20003cc4
    277c:	00002745 	.word	0x00002745
    2780:	20003d90 	.word	0x20003d90

00002784 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2784:	b510      	push	{r4, lr}
    2786:	b082      	sub	sp, #8
    2788:	1c04      	adds	r4, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    278a:	4668      	mov	r0, sp
    278c:	4905      	ldr	r1, [pc, #20]	; (27a4 <_sercom_get_interrupt_vector+0x20>)
    278e:	2206      	movs	r2, #6
    2790:	4b05      	ldr	r3, [pc, #20]	; (27a8 <_sercom_get_interrupt_vector+0x24>)
    2792:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    2794:	1c20      	adds	r0, r4, #0
    2796:	4b05      	ldr	r3, [pc, #20]	; (27ac <_sercom_get_interrupt_vector+0x28>)
    2798:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    279a:	466b      	mov	r3, sp
    279c:	5618      	ldrsb	r0, [r3, r0]
}
    279e:	b002      	add	sp, #8
    27a0:	bd10      	pop	{r4, pc}
    27a2:	46c0      	nop			; (mov r8, r8)
    27a4:	0000485c 	.word	0x0000485c
    27a8:	000037ad 	.word	0x000037ad
    27ac:	00000b11 	.word	0x00000b11

000027b0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    27b0:	b508      	push	{r3, lr}
    27b2:	4b02      	ldr	r3, [pc, #8]	; (27bc <SERCOM0_Handler+0xc>)
    27b4:	681b      	ldr	r3, [r3, #0]
    27b6:	2000      	movs	r0, #0
    27b8:	4798      	blx	r3
    27ba:	bd08      	pop	{r3, pc}
    27bc:	20003cc4 	.word	0x20003cc4

000027c0 <SERCOM1_Handler>:
    27c0:	b508      	push	{r3, lr}
    27c2:	4b02      	ldr	r3, [pc, #8]	; (27cc <SERCOM1_Handler+0xc>)
    27c4:	685b      	ldr	r3, [r3, #4]
    27c6:	2001      	movs	r0, #1
    27c8:	4798      	blx	r3
    27ca:	bd08      	pop	{r3, pc}
    27cc:	20003cc4 	.word	0x20003cc4

000027d0 <SERCOM2_Handler>:
    27d0:	b508      	push	{r3, lr}
    27d2:	4b02      	ldr	r3, [pc, #8]	; (27dc <SERCOM2_Handler+0xc>)
    27d4:	689b      	ldr	r3, [r3, #8]
    27d6:	2002      	movs	r0, #2
    27d8:	4798      	blx	r3
    27da:	bd08      	pop	{r3, pc}
    27dc:	20003cc4 	.word	0x20003cc4

000027e0 <SERCOM3_Handler>:
    27e0:	b508      	push	{r3, lr}
    27e2:	4b02      	ldr	r3, [pc, #8]	; (27ec <SERCOM3_Handler+0xc>)
    27e4:	68db      	ldr	r3, [r3, #12]
    27e6:	2003      	movs	r0, #3
    27e8:	4798      	blx	r3
    27ea:	bd08      	pop	{r3, pc}
    27ec:	20003cc4 	.word	0x20003cc4

000027f0 <SERCOM4_Handler>:
    27f0:	b508      	push	{r3, lr}
    27f2:	4b02      	ldr	r3, [pc, #8]	; (27fc <SERCOM4_Handler+0xc>)
    27f4:	691b      	ldr	r3, [r3, #16]
    27f6:	2004      	movs	r0, #4
    27f8:	4798      	blx	r3
    27fa:	bd08      	pop	{r3, pc}
    27fc:	20003cc4 	.word	0x20003cc4

00002800 <SERCOM5_Handler>:
    2800:	b508      	push	{r3, lr}
    2802:	4b02      	ldr	r3, [pc, #8]	; (280c <SERCOM5_Handler+0xc>)
    2804:	695b      	ldr	r3, [r3, #20]
    2806:	2005      	movs	r0, #5
    2808:	4798      	blx	r3
    280a:	bd08      	pop	{r3, pc}
    280c:	20003cc4 	.word	0x20003cc4

00002810 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2810:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    2812:	2a00      	cmp	r2, #0
    2814:	d10f      	bne.n	2836 <extint_register_callback+0x26>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    2816:	008b      	lsls	r3, r1, #2
    2818:	4a08      	ldr	r2, [pc, #32]	; (283c <extint_register_callback+0x2c>)
    281a:	589a      	ldr	r2, [r3, r2]
    281c:	2a00      	cmp	r2, #0
    281e:	d104      	bne.n	282a <extint_register_callback+0x1a>
		_extint_dev.callbacks[channel] = callback;
    2820:	1c19      	adds	r1, r3, #0
    2822:	4b06      	ldr	r3, [pc, #24]	; (283c <extint_register_callback+0x2c>)
    2824:	50c8      	str	r0, [r1, r3]
		return STATUS_OK;
    2826:	2300      	movs	r3, #0
    2828:	e005      	b.n	2836 <extint_register_callback+0x26>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    282a:	231d      	movs	r3, #29

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    282c:	1a12      	subs	r2, r2, r0
    282e:	1e50      	subs	r0, r2, #1
    2830:	4182      	sbcs	r2, r0
    2832:	4252      	negs	r2, r2
    2834:	4013      	ands	r3, r2
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    2836:	1c18      	adds	r0, r3, #0
    2838:	4770      	bx	lr
    283a:	46c0      	nop			; (mov r8, r8)
    283c:	20003d44 	.word	0x20003d44

00002840 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2840:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    2842:	2900      	cmp	r1, #0
    2844:	d107      	bne.n	2856 <extint_chan_enable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
    2846:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    2848:	281f      	cmp	r0, #31
    284a:	d800      	bhi.n	284e <extint_chan_enable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    284c:	4b03      	ldr	r3, [pc, #12]	; (285c <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    284e:	2201      	movs	r2, #1
    2850:	4082      	lsls	r2, r0
    2852:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2854:	2300      	movs	r3, #0
}
    2856:	1c18      	adds	r0, r3, #0
    2858:	4770      	bx	lr
    285a:	46c0      	nop			; (mov r8, r8)
    285c:	40001800 	.word	0x40001800

00002860 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    2860:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    2862:	2200      	movs	r2, #0
    2864:	4b16      	ldr	r3, [pc, #88]	; (28c0 <EIC_Handler+0x60>)
    2866:	701a      	strb	r2, [r3, #0]
    2868:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    286a:	261f      	movs	r6, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    286c:	4d15      	ldr	r5, [pc, #84]	; (28c4 <EIC_Handler+0x64>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    286e:	4c14      	ldr	r4, [pc, #80]	; (28c0 <EIC_Handler+0x60>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    2870:	2b1f      	cmp	r3, #31
    2872:	d910      	bls.n	2896 <EIC_Handler+0x36>
    2874:	e019      	b.n	28aa <EIC_Handler+0x4a>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    2876:	4914      	ldr	r1, [pc, #80]	; (28c8 <EIC_Handler+0x68>)
    2878:	e000      	b.n	287c <EIC_Handler+0x1c>
	} else {
		Assert(false);
		return NULL;
    287a:	2100      	movs	r1, #0
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    287c:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    287e:	009b      	lsls	r3, r3, #2
    2880:	595b      	ldr	r3, [r3, r5]
    2882:	2b00      	cmp	r3, #0
    2884:	d000      	beq.n	2888 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    2886:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    2888:	7823      	ldrb	r3, [r4, #0]
    288a:	3301      	adds	r3, #1
    288c:	b2db      	uxtb	r3, r3
    288e:	7023      	strb	r3, [r4, #0]
    2890:	2b0f      	cmp	r3, #15
    2892:	d814      	bhi.n	28be <EIC_Handler+0x5e>
    2894:	e7ec      	b.n	2870 <EIC_Handler+0x10>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    2896:	1c32      	adds	r2, r6, #0
    2898:	401a      	ands	r2, r3
    289a:	2101      	movs	r1, #1
    289c:	4091      	lsls	r1, r2
    289e:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
    28a0:	4909      	ldr	r1, [pc, #36]	; (28c8 <EIC_Handler+0x68>)
    28a2:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    28a4:	4211      	tst	r1, r2
    28a6:	d1e6      	bne.n	2876 <EIC_Handler+0x16>
    28a8:	e7ee      	b.n	2888 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    28aa:	1c32      	adds	r2, r6, #0
    28ac:	401a      	ands	r2, r3
    28ae:	2101      	movs	r1, #1
    28b0:	4091      	lsls	r1, r2
    28b2:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
    28b4:	2100      	movs	r1, #0
    28b6:	6909      	ldr	r1, [r1, #16]
    28b8:	4211      	tst	r1, r2
    28ba:	d1de      	bne.n	287a <EIC_Handler+0x1a>
    28bc:	e7e4      	b.n	2888 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    28be:	bd70      	pop	{r4, r5, r6, pc}
    28c0:	20003da8 	.word	0x20003da8
    28c4:	20003d44 	.word	0x20003d44
    28c8:	40001800 	.word	0x40001800

000028cc <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    28cc:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    28ce:	2000      	movs	r0, #0
    28d0:	4b08      	ldr	r3, [pc, #32]	; (28f4 <delay_init+0x28>)
    28d2:	4798      	blx	r3
	cycles_per_ms /= 1000;
    28d4:	4c08      	ldr	r4, [pc, #32]	; (28f8 <delay_init+0x2c>)
    28d6:	21fa      	movs	r1, #250	; 0xfa
    28d8:	0089      	lsls	r1, r1, #2
    28da:	47a0      	blx	r4
    28dc:	4b07      	ldr	r3, [pc, #28]	; (28fc <delay_init+0x30>)
    28de:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    28e0:	21fa      	movs	r1, #250	; 0xfa
    28e2:	0089      	lsls	r1, r1, #2
    28e4:	47a0      	blx	r4
    28e6:	4b06      	ldr	r3, [pc, #24]	; (2900 <delay_init+0x34>)
    28e8:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    28ea:	2205      	movs	r2, #5
    28ec:	4b05      	ldr	r3, [pc, #20]	; (2904 <delay_init+0x38>)
    28ee:	601a      	str	r2, [r3, #0]
}
    28f0:	bd10      	pop	{r4, pc}
    28f2:	46c0      	nop			; (mov r8, r8)
    28f4:	00002d1d 	.word	0x00002d1d
    28f8:	0000367d 	.word	0x0000367d
    28fc:	2000000c 	.word	0x2000000c
    2900:	20000008 	.word	0x20000008
    2904:	e000e010 	.word	0xe000e010

00002908 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    2908:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    290a:	4b08      	ldr	r3, [pc, #32]	; (292c <delay_cycles_ms+0x24>)
    290c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    290e:	4a08      	ldr	r2, [pc, #32]	; (2930 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    2910:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    2912:	2180      	movs	r1, #128	; 0x80
    2914:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    2916:	e006      	b.n	2926 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    2918:	2c00      	cmp	r4, #0
    291a:	d004      	beq.n	2926 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    291c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    291e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    2920:	6813      	ldr	r3, [r2, #0]
    2922:	420b      	tst	r3, r1
    2924:	d0fc      	beq.n	2920 <delay_cycles_ms+0x18>
    2926:	3801      	subs	r0, #1
    2928:	d2f6      	bcs.n	2918 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    292a:	bd30      	pop	{r4, r5, pc}
    292c:	2000000c 	.word	0x2000000c
    2930:	e000e010 	.word	0xe000e010

00002934 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    2934:	4b0c      	ldr	r3, [pc, #48]	; (2968 <cpu_irq_enter_critical+0x34>)
    2936:	681b      	ldr	r3, [r3, #0]
    2938:	2b00      	cmp	r3, #0
    293a:	d110      	bne.n	295e <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    293c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2940:	2b00      	cmp	r3, #0
    2942:	d109      	bne.n	2958 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    2944:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    2946:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    294a:	2200      	movs	r2, #0
    294c:	4b07      	ldr	r3, [pc, #28]	; (296c <cpu_irq_enter_critical+0x38>)
    294e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2950:	2201      	movs	r2, #1
    2952:	4b07      	ldr	r3, [pc, #28]	; (2970 <cpu_irq_enter_critical+0x3c>)
    2954:	701a      	strb	r2, [r3, #0]
    2956:	e002      	b.n	295e <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    2958:	2200      	movs	r2, #0
    295a:	4b05      	ldr	r3, [pc, #20]	; (2970 <cpu_irq_enter_critical+0x3c>)
    295c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    295e:	4b02      	ldr	r3, [pc, #8]	; (2968 <cpu_irq_enter_critical+0x34>)
    2960:	681a      	ldr	r2, [r3, #0]
    2962:	3201      	adds	r2, #1
    2964:	601a      	str	r2, [r3, #0]
}
    2966:	4770      	bx	lr
    2968:	20003cdc 	.word	0x20003cdc
    296c:	20000010 	.word	0x20000010
    2970:	20003ce0 	.word	0x20003ce0

00002974 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2974:	4b08      	ldr	r3, [pc, #32]	; (2998 <cpu_irq_leave_critical+0x24>)
    2976:	681a      	ldr	r2, [r3, #0]
    2978:	3a01      	subs	r2, #1
    297a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    297c:	681b      	ldr	r3, [r3, #0]
    297e:	2b00      	cmp	r3, #0
    2980:	d109      	bne.n	2996 <cpu_irq_leave_critical+0x22>
    2982:	4b06      	ldr	r3, [pc, #24]	; (299c <cpu_irq_leave_critical+0x28>)
    2984:	781b      	ldrb	r3, [r3, #0]
    2986:	2b00      	cmp	r3, #0
    2988:	d005      	beq.n	2996 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    298a:	2201      	movs	r2, #1
    298c:	4b04      	ldr	r3, [pc, #16]	; (29a0 <cpu_irq_leave_critical+0x2c>)
    298e:	701a      	strb	r2, [r3, #0]
    2990:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    2994:	b662      	cpsie	i
	}
}
    2996:	4770      	bx	lr
    2998:	20003cdc 	.word	0x20003cdc
    299c:	20003ce0 	.word	0x20003ce0
    29a0:	20000010 	.word	0x20000010

000029a4 <system_board_init>:




void system_board_init(void)
{
    29a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    29a6:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    29a8:	ac01      	add	r4, sp, #4
    29aa:	2501      	movs	r5, #1
    29ac:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    29ae:	2700      	movs	r7, #0
    29b0:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    29b2:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    29b4:	2013      	movs	r0, #19
    29b6:	1c21      	adds	r1, r4, #0
    29b8:	4e06      	ldr	r6, [pc, #24]	; (29d4 <system_board_init+0x30>)
    29ba:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    29bc:	2280      	movs	r2, #128	; 0x80
    29be:	0312      	lsls	r2, r2, #12
    29c0:	4b05      	ldr	r3, [pc, #20]	; (29d8 <system_board_init+0x34>)
    29c2:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    29c4:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    29c6:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    29c8:	201c      	movs	r0, #28
    29ca:	1c21      	adds	r1, r4, #0
    29cc:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
    29ce:	b003      	add	sp, #12
    29d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    29d2:	46c0      	nop			; (mov r8, r8)
    29d4:	000029dd 	.word	0x000029dd
    29d8:	41004400 	.word	0x41004400

000029dc <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    29dc:	b500      	push	{lr}
    29de:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    29e0:	ab01      	add	r3, sp, #4
    29e2:	2280      	movs	r2, #128	; 0x80
    29e4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    29e6:	780a      	ldrb	r2, [r1, #0]
    29e8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    29ea:	784a      	ldrb	r2, [r1, #1]
    29ec:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    29ee:	788a      	ldrb	r2, [r1, #2]
    29f0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    29f2:	1c19      	adds	r1, r3, #0
    29f4:	4b01      	ldr	r3, [pc, #4]	; (29fc <port_pin_set_config+0x20>)
    29f6:	4798      	blx	r3
}
    29f8:	b003      	add	sp, #12
    29fa:	bd00      	pop	{pc}
    29fc:	00002f11 	.word	0x00002f11

00002a00 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2a00:	b508      	push	{r3, lr}
	switch (clock_source) {
    2a02:	2808      	cmp	r0, #8
    2a04:	d834      	bhi.n	2a70 <system_clock_source_get_hz+0x70>
    2a06:	0080      	lsls	r0, r0, #2
    2a08:	4b1b      	ldr	r3, [pc, #108]	; (2a78 <system_clock_source_get_hz+0x78>)
    2a0a:	581b      	ldr	r3, [r3, r0]
    2a0c:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2a0e:	2080      	movs	r0, #128	; 0x80
    2a10:	0200      	lsls	r0, r0, #8
    2a12:	e030      	b.n	2a76 <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2a14:	4b19      	ldr	r3, [pc, #100]	; (2a7c <system_clock_source_get_hz+0x7c>)
    2a16:	6918      	ldr	r0, [r3, #16]
    2a18:	e02d      	b.n	2a76 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2a1a:	4b19      	ldr	r3, [pc, #100]	; (2a80 <system_clock_source_get_hz+0x80>)
    2a1c:	6a18      	ldr	r0, [r3, #32]
    2a1e:	0580      	lsls	r0, r0, #22
    2a20:	0f80      	lsrs	r0, r0, #30
    2a22:	4b18      	ldr	r3, [pc, #96]	; (2a84 <system_clock_source_get_hz+0x84>)
    2a24:	40c3      	lsrs	r3, r0
    2a26:	1c18      	adds	r0, r3, #0
    2a28:	e025      	b.n	2a76 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    2a2a:	4b14      	ldr	r3, [pc, #80]	; (2a7c <system_clock_source_get_hz+0x7c>)
    2a2c:	6958      	ldr	r0, [r3, #20]
    2a2e:	e022      	b.n	2a76 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2a30:	4b12      	ldr	r3, [pc, #72]	; (2a7c <system_clock_source_get_hz+0x7c>)
    2a32:	681b      	ldr	r3, [r3, #0]
    2a34:	2002      	movs	r0, #2
    2a36:	4018      	ands	r0, r3
    2a38:	d01d      	beq.n	2a76 <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2a3a:	4911      	ldr	r1, [pc, #68]	; (2a80 <system_clock_source_get_hz+0x80>)
    2a3c:	2210      	movs	r2, #16
    2a3e:	68cb      	ldr	r3, [r1, #12]
    2a40:	421a      	tst	r2, r3
    2a42:	d0fc      	beq.n	2a3e <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2a44:	4b0d      	ldr	r3, [pc, #52]	; (2a7c <system_clock_source_get_hz+0x7c>)
    2a46:	681b      	ldr	r3, [r3, #0]
    2a48:	075a      	lsls	r2, r3, #29
    2a4a:	d513      	bpl.n	2a74 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2a4c:	2000      	movs	r0, #0
    2a4e:	4b0e      	ldr	r3, [pc, #56]	; (2a88 <system_clock_source_get_hz+0x88>)
    2a50:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2a52:	4b0a      	ldr	r3, [pc, #40]	; (2a7c <system_clock_source_get_hz+0x7c>)
    2a54:	689b      	ldr	r3, [r3, #8]
    2a56:	041b      	lsls	r3, r3, #16
    2a58:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2a5a:	4358      	muls	r0, r3
    2a5c:	e00b      	b.n	2a76 <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2a5e:	2350      	movs	r3, #80	; 0x50
    2a60:	4a07      	ldr	r2, [pc, #28]	; (2a80 <system_clock_source_get_hz+0x80>)
    2a62:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2a64:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2a66:	075a      	lsls	r2, r3, #29
    2a68:	d505      	bpl.n	2a76 <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    2a6a:	4b04      	ldr	r3, [pc, #16]	; (2a7c <system_clock_source_get_hz+0x7c>)
    2a6c:	68d8      	ldr	r0, [r3, #12]
    2a6e:	e002      	b.n	2a76 <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    2a70:	2000      	movs	r0, #0
    2a72:	e000      	b.n	2a76 <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    2a74:	4805      	ldr	r0, [pc, #20]	; (2a8c <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    2a76:	bd08      	pop	{r3, pc}
    2a78:	00004864 	.word	0x00004864
    2a7c:	20003ce4 	.word	0x20003ce4
    2a80:	40000800 	.word	0x40000800
    2a84:	007a1200 	.word	0x007a1200
    2a88:	00002e51 	.word	0x00002e51
    2a8c:	02dc6c00 	.word	0x02dc6c00

00002a90 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2a90:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2a92:	4b0c      	ldr	r3, [pc, #48]	; (2ac4 <system_clock_source_osc8m_set_config+0x34>)
    2a94:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2a96:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2a98:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2a9a:	7840      	ldrb	r0, [r0, #1]
    2a9c:	2201      	movs	r2, #1
    2a9e:	4010      	ands	r0, r2
    2aa0:	0180      	lsls	r0, r0, #6
    2aa2:	2640      	movs	r6, #64	; 0x40
    2aa4:	43b4      	bics	r4, r6
    2aa6:	4304      	orrs	r4, r0
    2aa8:	402a      	ands	r2, r5
    2aaa:	01d0      	lsls	r0, r2, #7
    2aac:	2280      	movs	r2, #128	; 0x80
    2aae:	4394      	bics	r4, r2
    2ab0:	1c22      	adds	r2, r4, #0
    2ab2:	4302      	orrs	r2, r0
    2ab4:	2003      	movs	r0, #3
    2ab6:	4001      	ands	r1, r0
    2ab8:	0209      	lsls	r1, r1, #8
    2aba:	4803      	ldr	r0, [pc, #12]	; (2ac8 <system_clock_source_osc8m_set_config+0x38>)
    2abc:	4002      	ands	r2, r0
    2abe:	430a      	orrs	r2, r1
    2ac0:	621a      	str	r2, [r3, #32]
}
    2ac2:	bd70      	pop	{r4, r5, r6, pc}
    2ac4:	40000800 	.word	0x40000800
    2ac8:	fffffcff 	.word	0xfffffcff

00002acc <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2acc:	2808      	cmp	r0, #8
    2ace:	d843      	bhi.n	2b58 <system_clock_source_enable+0x8c>
    2ad0:	0080      	lsls	r0, r0, #2
    2ad2:	4b22      	ldr	r3, [pc, #136]	; (2b5c <system_clock_source_enable+0x90>)
    2ad4:	581b      	ldr	r3, [r3, r0]
    2ad6:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2ad8:	2000      	movs	r0, #0
    2ada:	e03e      	b.n	2b5a <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2adc:	4b20      	ldr	r3, [pc, #128]	; (2b60 <system_clock_source_enable+0x94>)
    2ade:	6a19      	ldr	r1, [r3, #32]
    2ae0:	2202      	movs	r2, #2
    2ae2:	430a      	orrs	r2, r1
    2ae4:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    2ae6:	2000      	movs	r0, #0
    2ae8:	e037      	b.n	2b5a <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2aea:	4b1d      	ldr	r3, [pc, #116]	; (2b60 <system_clock_source_enable+0x94>)
    2aec:	6999      	ldr	r1, [r3, #24]
    2aee:	2202      	movs	r2, #2
    2af0:	430a      	orrs	r2, r1
    2af2:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2af4:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    2af6:	e030      	b.n	2b5a <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2af8:	4b19      	ldr	r3, [pc, #100]	; (2b60 <system_clock_source_enable+0x94>)
    2afa:	8a19      	ldrh	r1, [r3, #16]
    2afc:	2202      	movs	r2, #2
    2afe:	430a      	orrs	r2, r1
    2b00:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2b02:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    2b04:	e029      	b.n	2b5a <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2b06:	4b16      	ldr	r3, [pc, #88]	; (2b60 <system_clock_source_enable+0x94>)
    2b08:	8a99      	ldrh	r1, [r3, #20]
    2b0a:	2202      	movs	r2, #2
    2b0c:	430a      	orrs	r2, r1
    2b0e:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2b10:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    2b12:	e022      	b.n	2b5a <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2b14:	4b13      	ldr	r3, [pc, #76]	; (2b64 <system_clock_source_enable+0x98>)
    2b16:	6819      	ldr	r1, [r3, #0]
    2b18:	2202      	movs	r2, #2
    2b1a:	430a      	orrs	r2, r1
    2b1c:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    2b1e:	681a      	ldr	r2, [r3, #0]
    2b20:	4b11      	ldr	r3, [pc, #68]	; (2b68 <system_clock_source_enable+0x9c>)
    2b22:	401a      	ands	r2, r3
    2b24:	4b0e      	ldr	r3, [pc, #56]	; (2b60 <system_clock_source_enable+0x94>)
    2b26:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2b28:	1c19      	adds	r1, r3, #0
    2b2a:	2210      	movs	r2, #16
    2b2c:	68cb      	ldr	r3, [r1, #12]
    2b2e:	421a      	tst	r2, r3
    2b30:	d0fc      	beq.n	2b2c <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2b32:	4a0c      	ldr	r2, [pc, #48]	; (2b64 <system_clock_source_enable+0x98>)
    2b34:	6891      	ldr	r1, [r2, #8]
    2b36:	4b0a      	ldr	r3, [pc, #40]	; (2b60 <system_clock_source_enable+0x94>)
    2b38:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2b3a:	6851      	ldr	r1, [r2, #4]
    2b3c:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2b3e:	6812      	ldr	r2, [r2, #0]
    2b40:	b292      	uxth	r2, r2
    2b42:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2b44:	2000      	movs	r0, #0
    2b46:	e008      	b.n	2b5a <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2b48:	4a05      	ldr	r2, [pc, #20]	; (2b60 <system_clock_source_enable+0x94>)
    2b4a:	2344      	movs	r3, #68	; 0x44
    2b4c:	5cd0      	ldrb	r0, [r2, r3]
    2b4e:	2102      	movs	r1, #2
    2b50:	4301      	orrs	r1, r0
    2b52:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2b54:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    2b56:	e000      	b.n	2b5a <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2b58:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    2b5a:	4770      	bx	lr
    2b5c:	00004888 	.word	0x00004888
    2b60:	40000800 	.word	0x40000800
    2b64:	20003ce4 	.word	0x20003ce4
    2b68:	0000ff7f 	.word	0x0000ff7f

00002b6c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2b6c:	b530      	push	{r4, r5, lr}
    2b6e:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2b70:	22c2      	movs	r2, #194	; 0xc2
    2b72:	00d2      	lsls	r2, r2, #3
    2b74:	4b19      	ldr	r3, [pc, #100]	; (2bdc <system_clock_init+0x70>)
    2b76:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2b78:	4b19      	ldr	r3, [pc, #100]	; (2be0 <system_clock_init+0x74>)
    2b7a:	685a      	ldr	r2, [r3, #4]
    2b7c:	211e      	movs	r1, #30
    2b7e:	438a      	bics	r2, r1
    2b80:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2b82:	2301      	movs	r3, #1
    2b84:	466a      	mov	r2, sp
    2b86:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2b88:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2b8a:	4d16      	ldr	r5, [pc, #88]	; (2be4 <system_clock_init+0x78>)
    2b8c:	b2e0      	uxtb	r0, r4
    2b8e:	4669      	mov	r1, sp
    2b90:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2b92:	3401      	adds	r4, #1
    2b94:	2c25      	cmp	r4, #37	; 0x25
    2b96:	d1f9      	bne.n	2b8c <system_clock_init+0x20>
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2b98:	a803      	add	r0, sp, #12
    2b9a:	2400      	movs	r4, #0
    2b9c:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    2b9e:	2501      	movs	r5, #1
    2ba0:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2ba2:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2ba4:	4b10      	ldr	r3, [pc, #64]	; (2be8 <system_clock_init+0x7c>)
    2ba6:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2ba8:	2006      	movs	r0, #6
    2baa:	4b10      	ldr	r3, [pc, #64]	; (2bec <system_clock_init+0x80>)
    2bac:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2bae:	4b10      	ldr	r3, [pc, #64]	; (2bf0 <system_clock_init+0x84>)
    2bb0:	4798      	blx	r3
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    2bb2:	4b10      	ldr	r3, [pc, #64]	; (2bf4 <system_clock_init+0x88>)
    2bb4:	721c      	strb	r4, [r3, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    2bb6:	725c      	strb	r4, [r3, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    2bb8:	729c      	strb	r4, [r3, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2bba:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    2bbc:	466b      	mov	r3, sp
    2bbe:	705c      	strb	r4, [r3, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2bc0:	2306      	movs	r3, #6
    2bc2:	466a      	mov	r2, sp
    2bc4:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    2bc6:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    2bc8:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2bca:	2000      	movs	r0, #0
    2bcc:	4669      	mov	r1, sp
    2bce:	4b0a      	ldr	r3, [pc, #40]	; (2bf8 <system_clock_init+0x8c>)
    2bd0:	4798      	blx	r3
    2bd2:	2000      	movs	r0, #0
    2bd4:	4b09      	ldr	r3, [pc, #36]	; (2bfc <system_clock_init+0x90>)
    2bd6:	4798      	blx	r3
#endif
}
    2bd8:	b005      	add	sp, #20
    2bda:	bd30      	pop	{r4, r5, pc}
    2bdc:	40000800 	.word	0x40000800
    2be0:	41004000 	.word	0x41004000
    2be4:	00002e35 	.word	0x00002e35
    2be8:	00002a91 	.word	0x00002a91
    2bec:	00002acd 	.word	0x00002acd
    2bf0:	00002c01 	.word	0x00002c01
    2bf4:	40000400 	.word	0x40000400
    2bf8:	00002c25 	.word	0x00002c25
    2bfc:	00002cd9 	.word	0x00002cd9

00002c00 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2c00:	4b06      	ldr	r3, [pc, #24]	; (2c1c <system_gclk_init+0x1c>)
    2c02:	6999      	ldr	r1, [r3, #24]
    2c04:	2208      	movs	r2, #8
    2c06:	430a      	orrs	r2, r1
    2c08:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2c0a:	2201      	movs	r2, #1
    2c0c:	4b04      	ldr	r3, [pc, #16]	; (2c20 <system_gclk_init+0x20>)
    2c0e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2c10:	1c19      	adds	r1, r3, #0
    2c12:	780b      	ldrb	r3, [r1, #0]
    2c14:	4213      	tst	r3, r2
    2c16:	d1fc      	bne.n	2c12 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2c18:	4770      	bx	lr
    2c1a:	46c0      	nop			; (mov r8, r8)
    2c1c:	40000400 	.word	0x40000400
    2c20:	40000c00 	.word	0x40000c00

00002c24 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2c26:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2c28:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2c2a:	780d      	ldrb	r5, [r1, #0]
    2c2c:	022d      	lsls	r5, r5, #8
    2c2e:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2c30:	784b      	ldrb	r3, [r1, #1]
    2c32:	2b00      	cmp	r3, #0
    2c34:	d002      	beq.n	2c3c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2c36:	2380      	movs	r3, #128	; 0x80
    2c38:	02db      	lsls	r3, r3, #11
    2c3a:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2c3c:	7a4b      	ldrb	r3, [r1, #9]
    2c3e:	2b00      	cmp	r3, #0
    2c40:	d002      	beq.n	2c48 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2c42:	2380      	movs	r3, #128	; 0x80
    2c44:	031b      	lsls	r3, r3, #12
    2c46:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2c48:	684c      	ldr	r4, [r1, #4]
    2c4a:	2c01      	cmp	r4, #1
    2c4c:	d917      	bls.n	2c7e <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2c4e:	1e63      	subs	r3, r4, #1
    2c50:	421c      	tst	r4, r3
    2c52:	d10f      	bne.n	2c74 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2c54:	2c02      	cmp	r4, #2
    2c56:	d906      	bls.n	2c66 <system_gclk_gen_set_config+0x42>
    2c58:	2302      	movs	r3, #2
    2c5a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2c5c:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2c5e:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2c60:	429c      	cmp	r4, r3
    2c62:	d8fb      	bhi.n	2c5c <system_gclk_gen_set_config+0x38>
    2c64:	e000      	b.n	2c68 <system_gclk_gen_set_config+0x44>
    2c66:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2c68:	0217      	lsls	r7, r2, #8
    2c6a:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2c6c:	2380      	movs	r3, #128	; 0x80
    2c6e:	035b      	lsls	r3, r3, #13
    2c70:	431d      	orrs	r5, r3
    2c72:	e004      	b.n	2c7e <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2c74:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    2c76:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2c78:	2380      	movs	r3, #128	; 0x80
    2c7a:	029b      	lsls	r3, r3, #10
    2c7c:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2c7e:	7a0b      	ldrb	r3, [r1, #8]
    2c80:	2b00      	cmp	r3, #0
    2c82:	d002      	beq.n	2c8a <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2c84:	2380      	movs	r3, #128	; 0x80
    2c86:	039b      	lsls	r3, r3, #14
    2c88:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c8a:	4a0f      	ldr	r2, [pc, #60]	; (2cc8 <system_gclk_gen_set_config+0xa4>)
    2c8c:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    2c8e:	b25b      	sxtb	r3, r3
    2c90:	2b00      	cmp	r3, #0
    2c92:	dbfb      	blt.n	2c8c <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2c94:	4b0d      	ldr	r3, [pc, #52]	; (2ccc <system_gclk_gen_set_config+0xa8>)
    2c96:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2c98:	4b0d      	ldr	r3, [pc, #52]	; (2cd0 <system_gclk_gen_set_config+0xac>)
    2c9a:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c9c:	4a0a      	ldr	r2, [pc, #40]	; (2cc8 <system_gclk_gen_set_config+0xa4>)
    2c9e:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2ca0:	b25b      	sxtb	r3, r3
    2ca2:	2b00      	cmp	r3, #0
    2ca4:	dbfb      	blt.n	2c9e <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2ca6:	4b08      	ldr	r3, [pc, #32]	; (2cc8 <system_gclk_gen_set_config+0xa4>)
    2ca8:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2caa:	1c1a      	adds	r2, r3, #0
    2cac:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    2cae:	b25b      	sxtb	r3, r3
    2cb0:	2b00      	cmp	r3, #0
    2cb2:	dbfb      	blt.n	2cac <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2cb4:	4b04      	ldr	r3, [pc, #16]	; (2cc8 <system_gclk_gen_set_config+0xa4>)
    2cb6:	6859      	ldr	r1, [r3, #4]
    2cb8:	2280      	movs	r2, #128	; 0x80
    2cba:	0252      	lsls	r2, r2, #9
    2cbc:	400a      	ands	r2, r1
    2cbe:	4315      	orrs	r5, r2
    2cc0:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2cc2:	4b04      	ldr	r3, [pc, #16]	; (2cd4 <system_gclk_gen_set_config+0xb0>)
    2cc4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2cc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2cc8:	40000c00 	.word	0x40000c00
    2ccc:	00002935 	.word	0x00002935
    2cd0:	40000c08 	.word	0x40000c08
    2cd4:	00002975 	.word	0x00002975

00002cd8 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2cd8:	b510      	push	{r4, lr}
    2cda:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2cdc:	4a0b      	ldr	r2, [pc, #44]	; (2d0c <system_gclk_gen_enable+0x34>)
    2cde:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2ce0:	b25b      	sxtb	r3, r3
    2ce2:	2b00      	cmp	r3, #0
    2ce4:	dbfb      	blt.n	2cde <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2ce6:	4b0a      	ldr	r3, [pc, #40]	; (2d10 <system_gclk_gen_enable+0x38>)
    2ce8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2cea:	4b0a      	ldr	r3, [pc, #40]	; (2d14 <system_gclk_gen_enable+0x3c>)
    2cec:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2cee:	4a07      	ldr	r2, [pc, #28]	; (2d0c <system_gclk_gen_enable+0x34>)
    2cf0:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2cf2:	b25b      	sxtb	r3, r3
    2cf4:	2b00      	cmp	r3, #0
    2cf6:	dbfb      	blt.n	2cf0 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2cf8:	4b04      	ldr	r3, [pc, #16]	; (2d0c <system_gclk_gen_enable+0x34>)
    2cfa:	6859      	ldr	r1, [r3, #4]
    2cfc:	2280      	movs	r2, #128	; 0x80
    2cfe:	0252      	lsls	r2, r2, #9
    2d00:	430a      	orrs	r2, r1
    2d02:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2d04:	4b04      	ldr	r3, [pc, #16]	; (2d18 <system_gclk_gen_enable+0x40>)
    2d06:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2d08:	bd10      	pop	{r4, pc}
    2d0a:	46c0      	nop			; (mov r8, r8)
    2d0c:	40000c00 	.word	0x40000c00
    2d10:	00002935 	.word	0x00002935
    2d14:	40000c04 	.word	0x40000c04
    2d18:	00002975 	.word	0x00002975

00002d1c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2d1c:	b570      	push	{r4, r5, r6, lr}
    2d1e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d20:	4a1a      	ldr	r2, [pc, #104]	; (2d8c <system_gclk_gen_get_hz+0x70>)
    2d22:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2d24:	b25b      	sxtb	r3, r3
    2d26:	2b00      	cmp	r3, #0
    2d28:	dbfb      	blt.n	2d22 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2d2a:	4b19      	ldr	r3, [pc, #100]	; (2d90 <system_gclk_gen_get_hz+0x74>)
    2d2c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2d2e:	4b19      	ldr	r3, [pc, #100]	; (2d94 <system_gclk_gen_get_hz+0x78>)
    2d30:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d32:	4a16      	ldr	r2, [pc, #88]	; (2d8c <system_gclk_gen_get_hz+0x70>)
    2d34:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2d36:	b25b      	sxtb	r3, r3
    2d38:	2b00      	cmp	r3, #0
    2d3a:	dbfb      	blt.n	2d34 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2d3c:	4e13      	ldr	r6, [pc, #76]	; (2d8c <system_gclk_gen_get_hz+0x70>)
    2d3e:	6870      	ldr	r0, [r6, #4]
    2d40:	04c0      	lsls	r0, r0, #19
    2d42:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2d44:	4b14      	ldr	r3, [pc, #80]	; (2d98 <system_gclk_gen_get_hz+0x7c>)
    2d46:	4798      	blx	r3
    2d48:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2d4a:	4b12      	ldr	r3, [pc, #72]	; (2d94 <system_gclk_gen_get_hz+0x78>)
    2d4c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2d4e:	6876      	ldr	r6, [r6, #4]
    2d50:	02f6      	lsls	r6, r6, #11
    2d52:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2d54:	4b11      	ldr	r3, [pc, #68]	; (2d9c <system_gclk_gen_get_hz+0x80>)
    2d56:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d58:	4a0c      	ldr	r2, [pc, #48]	; (2d8c <system_gclk_gen_get_hz+0x70>)
    2d5a:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    2d5c:	b25b      	sxtb	r3, r3
    2d5e:	2b00      	cmp	r3, #0
    2d60:	dbfb      	blt.n	2d5a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2d62:	4b0a      	ldr	r3, [pc, #40]	; (2d8c <system_gclk_gen_get_hz+0x70>)
    2d64:	689c      	ldr	r4, [r3, #8]
    2d66:	0a24      	lsrs	r4, r4, #8
    2d68:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2d6a:	4b0d      	ldr	r3, [pc, #52]	; (2da0 <system_gclk_gen_get_hz+0x84>)
    2d6c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2d6e:	2e00      	cmp	r6, #0
    2d70:	d107      	bne.n	2d82 <system_gclk_gen_get_hz+0x66>
    2d72:	2c01      	cmp	r4, #1
    2d74:	d907      	bls.n	2d86 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2d76:	1c28      	adds	r0, r5, #0
    2d78:	1c21      	adds	r1, r4, #0
    2d7a:	4b0a      	ldr	r3, [pc, #40]	; (2da4 <system_gclk_gen_get_hz+0x88>)
    2d7c:	4798      	blx	r3
    2d7e:	1c05      	adds	r5, r0, #0
    2d80:	e001      	b.n	2d86 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2d82:	3401      	adds	r4, #1
    2d84:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2d86:	1c28      	adds	r0, r5, #0
    2d88:	bd70      	pop	{r4, r5, r6, pc}
    2d8a:	46c0      	nop			; (mov r8, r8)
    2d8c:	40000c00 	.word	0x40000c00
    2d90:	00002935 	.word	0x00002935
    2d94:	40000c04 	.word	0x40000c04
    2d98:	00002a01 	.word	0x00002a01
    2d9c:	40000c08 	.word	0x40000c08
    2da0:	00002975 	.word	0x00002975
    2da4:	0000367d 	.word	0x0000367d

00002da8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2da8:	b510      	push	{r4, lr}
    2daa:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2dac:	4b06      	ldr	r3, [pc, #24]	; (2dc8 <system_gclk_chan_enable+0x20>)
    2dae:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2db0:	4b06      	ldr	r3, [pc, #24]	; (2dcc <system_gclk_chan_enable+0x24>)
    2db2:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2db4:	4b06      	ldr	r3, [pc, #24]	; (2dd0 <system_gclk_chan_enable+0x28>)
    2db6:	8859      	ldrh	r1, [r3, #2]
    2db8:	2280      	movs	r2, #128	; 0x80
    2dba:	01d2      	lsls	r2, r2, #7
    2dbc:	430a      	orrs	r2, r1
    2dbe:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2dc0:	4b04      	ldr	r3, [pc, #16]	; (2dd4 <system_gclk_chan_enable+0x2c>)
    2dc2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2dc4:	bd10      	pop	{r4, pc}
    2dc6:	46c0      	nop			; (mov r8, r8)
    2dc8:	00002935 	.word	0x00002935
    2dcc:	40000c02 	.word	0x40000c02
    2dd0:	40000c00 	.word	0x40000c00
    2dd4:	00002975 	.word	0x00002975

00002dd8 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2dd8:	b510      	push	{r4, lr}
    2dda:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2ddc:	4b0f      	ldr	r3, [pc, #60]	; (2e1c <system_gclk_chan_disable+0x44>)
    2dde:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2de0:	4b0f      	ldr	r3, [pc, #60]	; (2e20 <system_gclk_chan_disable+0x48>)
    2de2:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2de4:	4b0f      	ldr	r3, [pc, #60]	; (2e24 <system_gclk_chan_disable+0x4c>)
    2de6:	8858      	ldrh	r0, [r3, #2]
    2de8:	0500      	lsls	r0, r0, #20
    2dea:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2dec:	8859      	ldrh	r1, [r3, #2]
    2dee:	4a0e      	ldr	r2, [pc, #56]	; (2e28 <system_gclk_chan_disable+0x50>)
    2df0:	400a      	ands	r2, r1
    2df2:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2df4:	8859      	ldrh	r1, [r3, #2]
    2df6:	4a0d      	ldr	r2, [pc, #52]	; (2e2c <system_gclk_chan_disable+0x54>)
    2df8:	400a      	ands	r2, r1
    2dfa:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2dfc:	1c19      	adds	r1, r3, #0
    2dfe:	2280      	movs	r2, #128	; 0x80
    2e00:	01d2      	lsls	r2, r2, #7
    2e02:	884b      	ldrh	r3, [r1, #2]
    2e04:	4213      	tst	r3, r2
    2e06:	d1fc      	bne.n	2e02 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2e08:	4b06      	ldr	r3, [pc, #24]	; (2e24 <system_gclk_chan_disable+0x4c>)
    2e0a:	0201      	lsls	r1, r0, #8
    2e0c:	8858      	ldrh	r0, [r3, #2]
    2e0e:	4a06      	ldr	r2, [pc, #24]	; (2e28 <system_gclk_chan_disable+0x50>)
    2e10:	4002      	ands	r2, r0
    2e12:	430a      	orrs	r2, r1
    2e14:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2e16:	4b06      	ldr	r3, [pc, #24]	; (2e30 <system_gclk_chan_disable+0x58>)
    2e18:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2e1a:	bd10      	pop	{r4, pc}
    2e1c:	00002935 	.word	0x00002935
    2e20:	40000c02 	.word	0x40000c02
    2e24:	40000c00 	.word	0x40000c00
    2e28:	fffff0ff 	.word	0xfffff0ff
    2e2c:	ffffbfff 	.word	0xffffbfff
    2e30:	00002975 	.word	0x00002975

00002e34 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2e34:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2e36:	780c      	ldrb	r4, [r1, #0]
    2e38:	0224      	lsls	r4, r4, #8
    2e3a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2e3c:	4b02      	ldr	r3, [pc, #8]	; (2e48 <system_gclk_chan_set_config+0x14>)
    2e3e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2e40:	b2a4      	uxth	r4, r4
    2e42:	4b02      	ldr	r3, [pc, #8]	; (2e4c <system_gclk_chan_set_config+0x18>)
    2e44:	805c      	strh	r4, [r3, #2]
}
    2e46:	bd10      	pop	{r4, pc}
    2e48:	00002dd9 	.word	0x00002dd9
    2e4c:	40000c00 	.word	0x40000c00

00002e50 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2e50:	b510      	push	{r4, lr}
    2e52:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2e54:	4b06      	ldr	r3, [pc, #24]	; (2e70 <system_gclk_chan_get_hz+0x20>)
    2e56:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2e58:	4b06      	ldr	r3, [pc, #24]	; (2e74 <system_gclk_chan_get_hz+0x24>)
    2e5a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2e5c:	4b06      	ldr	r3, [pc, #24]	; (2e78 <system_gclk_chan_get_hz+0x28>)
    2e5e:	885c      	ldrh	r4, [r3, #2]
    2e60:	0524      	lsls	r4, r4, #20
    2e62:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2e64:	4b05      	ldr	r3, [pc, #20]	; (2e7c <system_gclk_chan_get_hz+0x2c>)
    2e66:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2e68:	1c20      	adds	r0, r4, #0
    2e6a:	4b05      	ldr	r3, [pc, #20]	; (2e80 <system_gclk_chan_get_hz+0x30>)
    2e6c:	4798      	blx	r3
}
    2e6e:	bd10      	pop	{r4, pc}
    2e70:	00002935 	.word	0x00002935
    2e74:	40000c02 	.word	0x40000c02
    2e78:	40000c00 	.word	0x40000c00
    2e7c:	00002975 	.word	0x00002975
    2e80:	00002d1d 	.word	0x00002d1d

00002e84 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2e84:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2e86:	78d3      	ldrb	r3, [r2, #3]
    2e88:	2b00      	cmp	r3, #0
    2e8a:	d11e      	bne.n	2eca <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2e8c:	7813      	ldrb	r3, [r2, #0]
    2e8e:	2b80      	cmp	r3, #128	; 0x80
    2e90:	d004      	beq.n	2e9c <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2e92:	061b      	lsls	r3, r3, #24
    2e94:	2480      	movs	r4, #128	; 0x80
    2e96:	0264      	lsls	r4, r4, #9
    2e98:	4323      	orrs	r3, r4
    2e9a:	e000      	b.n	2e9e <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2e9c:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2e9e:	7854      	ldrb	r4, [r2, #1]
    2ea0:	2502      	movs	r5, #2
    2ea2:	43ac      	bics	r4, r5
    2ea4:	d10a      	bne.n	2ebc <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2ea6:	7894      	ldrb	r4, [r2, #2]
    2ea8:	2c00      	cmp	r4, #0
    2eaa:	d103      	bne.n	2eb4 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2eac:	2480      	movs	r4, #128	; 0x80
    2eae:	02a4      	lsls	r4, r4, #10
    2eb0:	4323      	orrs	r3, r4
    2eb2:	e002      	b.n	2eba <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2eb4:	24c0      	movs	r4, #192	; 0xc0
    2eb6:	02e4      	lsls	r4, r4, #11
    2eb8:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2eba:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2ebc:	7854      	ldrb	r4, [r2, #1]
    2ebe:	3c01      	subs	r4, #1
    2ec0:	2c01      	cmp	r4, #1
    2ec2:	d804      	bhi.n	2ece <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2ec4:	4c11      	ldr	r4, [pc, #68]	; (2f0c <_system_pinmux_config+0x88>)
    2ec6:	4023      	ands	r3, r4
    2ec8:	e001      	b.n	2ece <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    2eca:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2ecc:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2ece:	040d      	lsls	r5, r1, #16
    2ed0:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2ed2:	24a0      	movs	r4, #160	; 0xa0
    2ed4:	05e4      	lsls	r4, r4, #23
    2ed6:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2ed8:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2eda:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2edc:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2ede:	24d0      	movs	r4, #208	; 0xd0
    2ee0:	0624      	lsls	r4, r4, #24
    2ee2:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2ee4:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2ee6:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2ee8:	78d4      	ldrb	r4, [r2, #3]
    2eea:	2c00      	cmp	r4, #0
    2eec:	d10c      	bne.n	2f08 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2eee:	035c      	lsls	r4, r3, #13
    2ef0:	d505      	bpl.n	2efe <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2ef2:	7893      	ldrb	r3, [r2, #2]
    2ef4:	2b01      	cmp	r3, #1
    2ef6:	d101      	bne.n	2efc <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    2ef8:	6181      	str	r1, [r0, #24]
    2efa:	e000      	b.n	2efe <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    2efc:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2efe:	7853      	ldrb	r3, [r2, #1]
    2f00:	3b01      	subs	r3, #1
    2f02:	2b01      	cmp	r3, #1
    2f04:	d800      	bhi.n	2f08 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2f06:	6081      	str	r1, [r0, #8]
		}
	}
}
    2f08:	bd30      	pop	{r4, r5, pc}
    2f0a:	46c0      	nop			; (mov r8, r8)
    2f0c:	fffbffff 	.word	0xfffbffff

00002f10 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2f10:	b508      	push	{r3, lr}
    2f12:	1c03      	adds	r3, r0, #0
    2f14:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2f16:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2f18:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2f1a:	2900      	cmp	r1, #0
    2f1c:	d103      	bne.n	2f26 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2f1e:	0958      	lsrs	r0, r3, #5
    2f20:	01c0      	lsls	r0, r0, #7
    2f22:	4904      	ldr	r1, [pc, #16]	; (2f34 <system_pinmux_pin_set_config+0x24>)
    2f24:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2f26:	211f      	movs	r1, #31
    2f28:	400b      	ands	r3, r1
    2f2a:	2101      	movs	r1, #1
    2f2c:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    2f2e:	4b02      	ldr	r3, [pc, #8]	; (2f38 <system_pinmux_pin_set_config+0x28>)
    2f30:	4798      	blx	r3
}
    2f32:	bd08      	pop	{r3, pc}
    2f34:	41004400 	.word	0x41004400
    2f38:	00002e85 	.word	0x00002e85

00002f3c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2f3c:	4770      	bx	lr
    2f3e:	46c0      	nop			; (mov r8, r8)

00002f40 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2f40:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2f42:	4b04      	ldr	r3, [pc, #16]	; (2f54 <system_init+0x14>)
    2f44:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2f46:	4b04      	ldr	r3, [pc, #16]	; (2f58 <system_init+0x18>)
    2f48:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2f4a:	4b04      	ldr	r3, [pc, #16]	; (2f5c <system_init+0x1c>)
    2f4c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2f4e:	4b04      	ldr	r3, [pc, #16]	; (2f60 <system_init+0x20>)
    2f50:	4798      	blx	r3
}
    2f52:	bd08      	pop	{r3, pc}
    2f54:	00002b6d 	.word	0x00002b6d
    2f58:	000029a5 	.word	0x000029a5
    2f5c:	00002f3d 	.word	0x00002f3d
    2f60:	00000669 	.word	0x00000669

00002f64 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2f64:	e7fe      	b.n	2f64 <Dummy_Handler>
    2f66:	46c0      	nop			; (mov r8, r8)

00002f68 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    2f68:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    2f6a:	4b1c      	ldr	r3, [pc, #112]	; (2fdc <Reset_Handler+0x74>)
    2f6c:	4a1c      	ldr	r2, [pc, #112]	; (2fe0 <Reset_Handler+0x78>)
    2f6e:	429a      	cmp	r2, r3
    2f70:	d003      	beq.n	2f7a <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    2f72:	4b1c      	ldr	r3, [pc, #112]	; (2fe4 <Reset_Handler+0x7c>)
    2f74:	4a19      	ldr	r2, [pc, #100]	; (2fdc <Reset_Handler+0x74>)
    2f76:	429a      	cmp	r2, r3
    2f78:	d304      	bcc.n	2f84 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2f7a:	4b1b      	ldr	r3, [pc, #108]	; (2fe8 <Reset_Handler+0x80>)
    2f7c:	4a1b      	ldr	r2, [pc, #108]	; (2fec <Reset_Handler+0x84>)
    2f7e:	429a      	cmp	r2, r3
    2f80:	d310      	bcc.n	2fa4 <Reset_Handler+0x3c>
    2f82:	e01b      	b.n	2fbc <Reset_Handler+0x54>
    2f84:	4b1a      	ldr	r3, [pc, #104]	; (2ff0 <Reset_Handler+0x88>)
    2f86:	4817      	ldr	r0, [pc, #92]	; (2fe4 <Reset_Handler+0x7c>)
    2f88:	3003      	adds	r0, #3
    2f8a:	1ac0      	subs	r0, r0, r3
    2f8c:	0880      	lsrs	r0, r0, #2
    2f8e:	3001      	adds	r0, #1
    2f90:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2f92:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    2f94:	4911      	ldr	r1, [pc, #68]	; (2fdc <Reset_Handler+0x74>)
    2f96:	4a12      	ldr	r2, [pc, #72]	; (2fe0 <Reset_Handler+0x78>)
    2f98:	58d4      	ldr	r4, [r2, r3]
    2f9a:	50cc      	str	r4, [r1, r3]
    2f9c:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2f9e:	4283      	cmp	r3, r0
    2fa0:	d1fa      	bne.n	2f98 <Reset_Handler+0x30>
    2fa2:	e7ea      	b.n	2f7a <Reset_Handler+0x12>
    2fa4:	4b11      	ldr	r3, [pc, #68]	; (2fec <Reset_Handler+0x84>)
    2fa6:	1d1a      	adds	r2, r3, #4
    2fa8:	490f      	ldr	r1, [pc, #60]	; (2fe8 <Reset_Handler+0x80>)
    2faa:	3103      	adds	r1, #3
    2fac:	1a89      	subs	r1, r1, r2
    2fae:	0889      	lsrs	r1, r1, #2
    2fb0:	0089      	lsls	r1, r1, #2
    2fb2:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    2fb4:	2100      	movs	r1, #0
    2fb6:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2fb8:	4293      	cmp	r3, r2
    2fba:	d1fc      	bne.n	2fb6 <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2fbc:	4b0d      	ldr	r3, [pc, #52]	; (2ff4 <Reset_Handler+0x8c>)
    2fbe:	217f      	movs	r1, #127	; 0x7f
    2fc0:	4a0d      	ldr	r2, [pc, #52]	; (2ff8 <Reset_Handler+0x90>)
    2fc2:	438a      	bics	r2, r1
    2fc4:	609a      	str	r2, [r3, #8]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    2fc6:	4b0d      	ldr	r3, [pc, #52]	; (2ffc <Reset_Handler+0x94>)
    2fc8:	6859      	ldr	r1, [r3, #4]
    2fca:	2280      	movs	r2, #128	; 0x80
    2fcc:	430a      	orrs	r2, r1
    2fce:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    2fd0:	4b0b      	ldr	r3, [pc, #44]	; (3000 <Reset_Handler+0x98>)
    2fd2:	4798      	blx	r3

        /* Branch to main function */
        main();
    2fd4:	4b0b      	ldr	r3, [pc, #44]	; (3004 <Reset_Handler+0x9c>)
    2fd6:	4798      	blx	r3
    2fd8:	e7fe      	b.n	2fd8 <Reset_Handler+0x70>
    2fda:	46c0      	nop			; (mov r8, r8)
    2fdc:	20000000 	.word	0x20000000
    2fe0:	000049e0 	.word	0x000049e0
    2fe4:	20000090 	.word	0x20000090
    2fe8:	20003fb8 	.word	0x20003fb8
    2fec:	20000090 	.word	0x20000090
    2ff0:	20000004 	.word	0x20000004
    2ff4:	e000ed00 	.word	0xe000ed00
    2ff8:	00000000 	.word	0x00000000
    2ffc:	41004000 	.word	0x41004000
    3000:	00003761 	.word	0x00003761
    3004:	00003459 	.word	0x00003459

00003008 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    3008:	4b06      	ldr	r3, [pc, #24]	; (3024 <_sbrk+0x1c>)
    300a:	681b      	ldr	r3, [r3, #0]
    300c:	2b00      	cmp	r3, #0
    300e:	d102      	bne.n	3016 <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    3010:	4a05      	ldr	r2, [pc, #20]	; (3028 <_sbrk+0x20>)
    3012:	4b04      	ldr	r3, [pc, #16]	; (3024 <_sbrk+0x1c>)
    3014:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    3016:	4a03      	ldr	r2, [pc, #12]	; (3024 <_sbrk+0x1c>)
    3018:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    301a:	1818      	adds	r0, r3, r0
    301c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    301e:	1c18      	adds	r0, r3, #0
    3020:	4770      	bx	lr
    3022:	46c0      	nop			; (mov r8, r8)
    3024:	20003cfc 	.word	0x20003cfc
    3028:	20005fb8 	.word	0x20005fb8

0000302c <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    302c:	2001      	movs	r0, #1
}
    302e:	4240      	negs	r0, r0
    3030:	4770      	bx	lr
    3032:	46c0      	nop			; (mov r8, r8)

00003034 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    3034:	2380      	movs	r3, #128	; 0x80
    3036:	019b      	lsls	r3, r3, #6
    3038:	604b      	str	r3, [r1, #4]

	return 0;
}
    303a:	2000      	movs	r0, #0
    303c:	4770      	bx	lr
    303e:	46c0      	nop			; (mov r8, r8)

00003040 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    3040:	2001      	movs	r0, #1
    3042:	4770      	bx	lr

00003044 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    3044:	2000      	movs	r0, #0
    3046:	4770      	bx	lr

00003048 <read_temp_task>:
	}
}


static void read_temp_task(void *params)
{
    3048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

			adc_clear_status(&adc_instance,adc_get_status(&adc_instance));
			adc_start_conversion(&adc_instance);
			avg_temp += far;
		}
		rooms[0].temp = avg_temp/5;
    304a:	4f04      	ldr	r7, [pc, #16]	; (305c <read_temp_task+0x14>)
    304c:	2600      	movs	r6, #0
		avg_temp = 0;

		vTaskDelay(xDelay);
    304e:	25fa      	movs	r5, #250	; 0xfa
    3050:	00ad      	lsls	r5, r5, #2
    3052:	4c03      	ldr	r4, [pc, #12]	; (3060 <read_temp_task+0x18>)

			adc_clear_status(&adc_instance,adc_get_status(&adc_instance));
			adc_start_conversion(&adc_instance);
			avg_temp += far;
		}
		rooms[0].temp = avg_temp/5;
    3054:	60fe      	str	r6, [r7, #12]
		avg_temp = 0;

		vTaskDelay(xDelay);
    3056:	1c28      	adds	r0, r5, #0
    3058:	47a0      	blx	r4
    305a:	e7fb      	b.n	3054 <read_temp_task+0xc>
    305c:	20003dac 	.word	0x20003dac
    3060:	00001a39 	.word	0x00001a39

00003064 <extint_callback>:

/** Callback function for the EXTINT driver, called when an external interrupt
 *  detection occurs.
 */
static void extint_callback(void)
{
    3064:	b508      	push	{r3, lr}
	if(targetTemp > 85){
    3066:	4b0d      	ldr	r3, [pc, #52]	; (309c <extint_callback+0x38>)
    3068:	681b      	ldr	r3, [r3, #0]
    306a:	2b55      	cmp	r3, #85	; 0x55
    306c:	dd11      	ble.n	3092 <extint_callback+0x2e>
		targetTemp = 60;
    306e:	223c      	movs	r2, #60	; 0x3c
    3070:	4b0a      	ldr	r3, [pc, #40]	; (309c <extint_callback+0x38>)
    3072:	601a      	str	r2, [r3, #0]
		if(!strcmp(mode,HEAT))
    3074:	4b0a      	ldr	r3, [pc, #40]	; (30a0 <extint_callback+0x3c>)
    3076:	6818      	ldr	r0, [r3, #0]
    3078:	490a      	ldr	r1, [pc, #40]	; (30a4 <extint_callback+0x40>)
    307a:	4b0b      	ldr	r3, [pc, #44]	; (30a8 <extint_callback+0x44>)
    307c:	4798      	blx	r3
    307e:	2800      	cmp	r0, #0
    3080:	d103      	bne.n	308a <extint_callback+0x26>
			mode = COOL;
    3082:	4a0a      	ldr	r2, [pc, #40]	; (30ac <extint_callback+0x48>)
    3084:	4b06      	ldr	r3, [pc, #24]	; (30a0 <extint_callback+0x3c>)
    3086:	601a      	str	r2, [r3, #0]
    3088:	e006      	b.n	3098 <extint_callback+0x34>
		else
			mode = HEAT;
    308a:	4a06      	ldr	r2, [pc, #24]	; (30a4 <extint_callback+0x40>)
    308c:	4b04      	ldr	r3, [pc, #16]	; (30a0 <extint_callback+0x3c>)
    308e:	601a      	str	r2, [r3, #0]
    3090:	e002      	b.n	3098 <extint_callback+0x34>
	}
	else{
		targetTemp++;
    3092:	3301      	adds	r3, #1
    3094:	4a01      	ldr	r2, [pc, #4]	; (309c <extint_callback+0x38>)
    3096:	6013      	str	r3, [r2, #0]
	}
}
    3098:	bd08      	pop	{r3, pc}
    309a:	46c0      	nop			; (mov r8, r8)
    309c:	20000014 	.word	0x20000014
    30a0:	2000001c 	.word	0x2000001c
    30a4:	000048ac 	.word	0x000048ac
    30a8:	00003925 	.word	0x00003925
    30ac:	000048b4 	.word	0x000048b4

000030b0 <updateDisplay>:


void updateDisplay(void)
{
    30b0:	b510      	push	{r4, lr}
    30b2:	b084      	sub	sp, #16
	//clear the display
	//set cursor to beginning
	putchar(254);
    30b4:	4b36      	ldr	r3, [pc, #216]	; (3190 <updateDisplay+0xe0>)
    30b6:	6818      	ldr	r0, [r3, #0]
    30b8:	6882      	ldr	r2, [r0, #8]
    30ba:	6893      	ldr	r3, [r2, #8]
    30bc:	3b01      	subs	r3, #1
    30be:	6093      	str	r3, [r2, #8]
    30c0:	2b00      	cmp	r3, #0
    30c2:	da19      	bge.n	30f8 <updateDisplay+0x48>
    30c4:	6882      	ldr	r2, [r0, #8]
    30c6:	6891      	ldr	r1, [r2, #8]
    30c8:	6993      	ldr	r3, [r2, #24]
    30ca:	4299      	cmp	r1, r3
    30cc:	db10      	blt.n	30f0 <updateDisplay+0x40>
    30ce:	6813      	ldr	r3, [r2, #0]
    30d0:	22fe      	movs	r2, #254	; 0xfe
    30d2:	701a      	strb	r2, [r3, #0]
    30d4:	4b2e      	ldr	r3, [pc, #184]	; (3190 <updateDisplay+0xe0>)
    30d6:	6818      	ldr	r0, [r3, #0]
    30d8:	6882      	ldr	r2, [r0, #8]
    30da:	6813      	ldr	r3, [r2, #0]
    30dc:	7819      	ldrb	r1, [r3, #0]
    30de:	290a      	cmp	r1, #10
    30e0:	d002      	beq.n	30e8 <updateDisplay+0x38>
    30e2:	3301      	adds	r3, #1
    30e4:	6013      	str	r3, [r2, #0]
    30e6:	e011      	b.n	310c <updateDisplay+0x5c>
    30e8:	210a      	movs	r1, #10
    30ea:	4b2a      	ldr	r3, [pc, #168]	; (3194 <updateDisplay+0xe4>)
    30ec:	4798      	blx	r3
    30ee:	e00d      	b.n	310c <updateDisplay+0x5c>
    30f0:	21fe      	movs	r1, #254	; 0xfe
    30f2:	4b28      	ldr	r3, [pc, #160]	; (3194 <updateDisplay+0xe4>)
    30f4:	4798      	blx	r3
    30f6:	e009      	b.n	310c <updateDisplay+0x5c>
    30f8:	6883      	ldr	r3, [r0, #8]
    30fa:	681b      	ldr	r3, [r3, #0]
    30fc:	22fe      	movs	r2, #254	; 0xfe
    30fe:	701a      	strb	r2, [r3, #0]
    3100:	4b23      	ldr	r3, [pc, #140]	; (3190 <updateDisplay+0xe0>)
    3102:	681b      	ldr	r3, [r3, #0]
    3104:	689b      	ldr	r3, [r3, #8]
    3106:	681a      	ldr	r2, [r3, #0]
    3108:	3201      	adds	r2, #1
    310a:	601a      	str	r2, [r3, #0]
	putchar(128);
    310c:	4b20      	ldr	r3, [pc, #128]	; (3190 <updateDisplay+0xe0>)
    310e:	6818      	ldr	r0, [r3, #0]
    3110:	6882      	ldr	r2, [r0, #8]
    3112:	6893      	ldr	r3, [r2, #8]
    3114:	3b01      	subs	r3, #1
    3116:	6093      	str	r3, [r2, #8]
    3118:	2b00      	cmp	r3, #0
    311a:	da19      	bge.n	3150 <updateDisplay+0xa0>
    311c:	6882      	ldr	r2, [r0, #8]
    311e:	6894      	ldr	r4, [r2, #8]
    3120:	6991      	ldr	r1, [r2, #24]
    3122:	428c      	cmp	r4, r1
    3124:	db10      	blt.n	3148 <updateDisplay+0x98>
    3126:	6813      	ldr	r3, [r2, #0]
    3128:	2280      	movs	r2, #128	; 0x80
    312a:	701a      	strb	r2, [r3, #0]
    312c:	4b18      	ldr	r3, [pc, #96]	; (3190 <updateDisplay+0xe0>)
    312e:	6818      	ldr	r0, [r3, #0]
    3130:	6882      	ldr	r2, [r0, #8]
    3132:	6813      	ldr	r3, [r2, #0]
    3134:	7819      	ldrb	r1, [r3, #0]
    3136:	290a      	cmp	r1, #10
    3138:	d002      	beq.n	3140 <updateDisplay+0x90>
    313a:	3301      	adds	r3, #1
    313c:	6013      	str	r3, [r2, #0]
    313e:	e011      	b.n	3164 <updateDisplay+0xb4>
    3140:	210a      	movs	r1, #10
    3142:	4b14      	ldr	r3, [pc, #80]	; (3194 <updateDisplay+0xe4>)
    3144:	4798      	blx	r3
    3146:	e00d      	b.n	3164 <updateDisplay+0xb4>
    3148:	2180      	movs	r1, #128	; 0x80
    314a:	4b12      	ldr	r3, [pc, #72]	; (3194 <updateDisplay+0xe4>)
    314c:	4798      	blx	r3
    314e:	e009      	b.n	3164 <updateDisplay+0xb4>
    3150:	6883      	ldr	r3, [r0, #8]
    3152:	681b      	ldr	r3, [r3, #0]
    3154:	2280      	movs	r2, #128	; 0x80
    3156:	701a      	strb	r2, [r3, #0]
    3158:	4b0d      	ldr	r3, [pc, #52]	; (3190 <updateDisplay+0xe0>)
    315a:	681b      	ldr	r3, [r3, #0]
    315c:	689b      	ldr	r3, [r3, #8]
    315e:	681a      	ldr	r2, [r3, #0]
    3160:	3201      	adds	r2, #1
    3162:	601a      	str	r2, [r3, #0]
	//update display
	printf("Mode:%s  Rm:%2dTarget:%2d%c %2d%c %c", mode, roomSelection, targetTemp, degree, roomTemp, degree, ventStatus);
    3164:	4b0c      	ldr	r3, [pc, #48]	; (3198 <updateDisplay+0xe8>)
    3166:	7818      	ldrb	r0, [r3, #0]
    3168:	4b0c      	ldr	r3, [pc, #48]	; (319c <updateDisplay+0xec>)
    316a:	6819      	ldr	r1, [r3, #0]
    316c:	4b0c      	ldr	r3, [pc, #48]	; (31a0 <updateDisplay+0xf0>)
    316e:	681a      	ldr	r2, [r3, #0]
    3170:	4b0c      	ldr	r3, [pc, #48]	; (31a4 <updateDisplay+0xf4>)
    3172:	681b      	ldr	r3, [r3, #0]
    3174:	9000      	str	r0, [sp, #0]
    3176:	4c0c      	ldr	r4, [pc, #48]	; (31a8 <updateDisplay+0xf8>)
    3178:	6824      	ldr	r4, [r4, #0]
    317a:	9401      	str	r4, [sp, #4]
    317c:	9002      	str	r0, [sp, #8]
    317e:	480b      	ldr	r0, [pc, #44]	; (31ac <updateDisplay+0xfc>)
    3180:	7800      	ldrb	r0, [r0, #0]
    3182:	9003      	str	r0, [sp, #12]
    3184:	480a      	ldr	r0, [pc, #40]	; (31b0 <updateDisplay+0x100>)
    3186:	4c0b      	ldr	r4, [pc, #44]	; (31b4 <updateDisplay+0x104>)
    3188:	47a0      	blx	r4
}
    318a:	b004      	add	sp, #16
    318c:	bd10      	pop	{r4, pc}
    318e:	46c0      	nop			; (mov r8, r8)
    3190:	2000008c 	.word	0x2000008c
    3194:	00003ead 	.word	0x00003ead
    3198:	20000028 	.word	0x20000028
    319c:	2000001c 	.word	0x2000001c
    31a0:	20000024 	.word	0x20000024
    31a4:	20000014 	.word	0x20000014
    31a8:	20000020 	.word	0x20000020
    31ac:	20000018 	.word	0x20000018
    31b0:	000048bc 	.word	0x000048bc
    31b4:	000037d1 	.word	0x000037d1

000031b8 <cycle_room_task>:
		vTaskDelay(xDelay);
	}
}

static void cycle_room_task(void *params)
{
    31b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//period
	const uint16_t xDelay = 2000;
	
	int i = 0;
    31ba:	2400      	movs	r4, #0
	
	while(1)
	{
		
		roomTemp=rooms[i].temp;
    31bc:	4f0d      	ldr	r7, [pc, #52]	; (31f4 <cycle_room_task+0x3c>)
    31be:	4e0e      	ldr	r6, [pc, #56]	; (31f8 <cycle_room_task+0x40>)
		ventStatus=rooms[i].registerStatus;
    31c0:	4d0e      	ldr	r5, [pc, #56]	; (31fc <cycle_room_task+0x44>)
	int i = 0;
	
	while(1)
	{
		
		roomTemp=rooms[i].temp;
    31c2:	0123      	lsls	r3, r4, #4
    31c4:	18f3      	adds	r3, r6, r3
    31c6:	68da      	ldr	r2, [r3, #12]
    31c8:	603a      	str	r2, [r7, #0]
		ventStatus=rooms[i].registerStatus;
    31ca:	7a1a      	ldrb	r2, [r3, #8]
    31cc:	702a      	strb	r2, [r5, #0]
		roomSelection=rooms[i].roomNumber;
    31ce:	685a      	ldr	r2, [r3, #4]
    31d0:	4b0b      	ldr	r3, [pc, #44]	; (3200 <cycle_room_task+0x48>)
    31d2:	601a      	str	r2, [r3, #0]
	
		if( i < numberOfRooms-1)
    31d4:	4b0b      	ldr	r3, [pc, #44]	; (3204 <cycle_room_task+0x4c>)
    31d6:	681b      	ldr	r3, [r3, #0]
    31d8:	3b01      	subs	r3, #1
    31da:	429c      	cmp	r4, r3
    31dc:	da01      	bge.n	31e2 <cycle_room_task+0x2a>
			i++;
    31de:	3401      	adds	r4, #1
    31e0:	e000      	b.n	31e4 <cycle_room_task+0x2c>
		else
			i = 0;
    31e2:	2400      	movs	r4, #0
		
		updateDisplay();
    31e4:	4b08      	ldr	r3, [pc, #32]	; (3208 <cycle_room_task+0x50>)
    31e6:	4798      	blx	r3
		/* Block for xDelay ms */
		vTaskDelay(xDelay);
    31e8:	20fa      	movs	r0, #250	; 0xfa
    31ea:	00c0      	lsls	r0, r0, #3
    31ec:	4b07      	ldr	r3, [pc, #28]	; (320c <cycle_room_task+0x54>)
    31ee:	4798      	blx	r3
	}
    31f0:	e7e7      	b.n	31c2 <cycle_room_task+0xa>
    31f2:	46c0      	nop			; (mov r8, r8)
    31f4:	20000020 	.word	0x20000020
    31f8:	20003dac 	.word	0x20003dac
    31fc:	20000018 	.word	0x20000018
    3200:	20000024 	.word	0x20000024
    3204:	20003d00 	.word	0x20003d00
    3208:	000030b1 	.word	0x000030b1
    320c:	00001a39 	.word	0x00001a39

00003210 <lcd_task>:
}

//Tasks

static void lcd_task(void *params)
{
    3210:	b538      	push	{r3, r4, r5, lr}
	const uint16_t xDelay = 250;
	while(1)
	{
		updateDisplay();
    3212:	4d03      	ldr	r5, [pc, #12]	; (3220 <lcd_task+0x10>)
		
		vTaskDelay(xDelay);
    3214:	4c03      	ldr	r4, [pc, #12]	; (3224 <lcd_task+0x14>)
static void lcd_task(void *params)
{
	const uint16_t xDelay = 250;
	while(1)
	{
		updateDisplay();
    3216:	47a8      	blx	r5
		
		vTaskDelay(xDelay);
    3218:	20fa      	movs	r0, #250	; 0xfa
    321a:	47a0      	blx	r4
    321c:	e7fb      	b.n	3216 <lcd_task+0x6>
    321e:	46c0      	nop			; (mov r8, r8)
    3220:	000030b1 	.word	0x000030b1
    3224:	00001a39 	.word	0x00001a39

00003228 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    3228:	b570      	push	{r4, r5, r6, lr}
    322a:	b082      	sub	sp, #8
    322c:	1c05      	adds	r5, r0, #0
    322e:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    3230:	2200      	movs	r2, #0
    3232:	466b      	mov	r3, sp
    3234:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    3236:	4c06      	ldr	r4, [pc, #24]	; (3250 <usart_serial_getchar+0x28>)
    3238:	1c28      	adds	r0, r5, #0
    323a:	4669      	mov	r1, sp
    323c:	3106      	adds	r1, #6
    323e:	47a0      	blx	r4
    3240:	2800      	cmp	r0, #0
    3242:	d1f9      	bne.n	3238 <usart_serial_getchar+0x10>

	*c = temp;
    3244:	466b      	mov	r3, sp
    3246:	3306      	adds	r3, #6
    3248:	881b      	ldrh	r3, [r3, #0]
    324a:	7033      	strb	r3, [r6, #0]
}
    324c:	b002      	add	sp, #8
    324e:	bd70      	pop	{r4, r5, r6, pc}
    3250:	00002531 	.word	0x00002531

00003254 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    3254:	b570      	push	{r4, r5, r6, lr}
    3256:	1c06      	adds	r6, r0, #0
    3258:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    325a:	4c03      	ldr	r4, [pc, #12]	; (3268 <usart_serial_putchar+0x14>)
    325c:	1c30      	adds	r0, r6, #0
    325e:	1c29      	adds	r1, r5, #0
    3260:	47a0      	blx	r4
    3262:	2800      	cmp	r0, #0
    3264:	d1fa      	bne.n	325c <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    3266:	bd70      	pop	{r4, r5, r6, pc}
    3268:	00002505 	.word	0x00002505

0000326c <open_register>:


//functions

void open_register(void)
{
    326c:	b570      	push	{r4, r5, r6, lr}
	} else {
		port_base->OUTCLR.reg = pin_mask;
    326e:	4c07      	ldr	r4, [pc, #28]	; (328c <open_register+0x20>)
    3270:	2680      	movs	r6, #128	; 0x80
    3272:	02f6      	lsls	r6, r6, #11
    3274:	6166      	str	r6, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3276:	2580      	movs	r5, #128	; 0x80
    3278:	032d      	lsls	r5, r5, #12
    327a:	61a5      	str	r5, [r4, #24]
	port_pin_set_output_level(GPIO_1, false);
	port_pin_set_output_level(GPIO_2, true);
	delay_ms(300);
    327c:	2096      	movs	r0, #150	; 0x96
    327e:	0040      	lsls	r0, r0, #1
    3280:	4b03      	ldr	r3, [pc, #12]	; (3290 <open_register+0x24>)
    3282:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3284:	6166      	str	r6, [r4, #20]
    3286:	6165      	str	r5, [r4, #20]
	port_pin_set_output_level(GPIO_1, false);
	port_pin_set_output_level(GPIO_2, false);
}
    3288:	bd70      	pop	{r4, r5, r6, pc}
    328a:	46c0      	nop			; (mov r8, r8)
    328c:	41004400 	.word	0x41004400
    3290:	00002909 	.word	0x00002909

00003294 <close_register>:

void close_register(void)
{
    3294:	b570      	push	{r4, r5, r6, lr}
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3296:	4c07      	ldr	r4, [pc, #28]	; (32b4 <close_register+0x20>)
    3298:	2680      	movs	r6, #128	; 0x80
    329a:	02f6      	lsls	r6, r6, #11
    329c:	61a6      	str	r6, [r4, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    329e:	2580      	movs	r5, #128	; 0x80
    32a0:	032d      	lsls	r5, r5, #12
    32a2:	6165      	str	r5, [r4, #20]
	port_pin_set_output_level(GPIO_1, true);
	port_pin_set_output_level(GPIO_2, false);
	delay_ms(300);
    32a4:	2096      	movs	r0, #150	; 0x96
    32a6:	0040      	lsls	r0, r0, #1
    32a8:	4b03      	ldr	r3, [pc, #12]	; (32b8 <close_register+0x24>)
    32aa:	4798      	blx	r3
    32ac:	6166      	str	r6, [r4, #20]
    32ae:	6165      	str	r5, [r4, #20]
	port_pin_set_output_level(GPIO_1, false);
	port_pin_set_output_level(GPIO_2, false);
}
    32b0:	bd70      	pop	{r4, r5, r6, pc}
    32b2:	46c0      	nop			; (mov r8, r8)
    32b4:	41004400 	.word	0x41004400
    32b8:	00002909 	.word	0x00002909

000032bc <update_register_task>:
	}
}


static void update_register_task(void *params)
{
    32bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    32be:	4647      	mov	r7, r8
    32c0:	b480      	push	{r7}
	const uint16_t xDelay = 1500;

	while(1)
	{
		for(int i = 0; i < numberOfRooms-1; i++)
    32c2:	2400      	movs	r4, #0
    32c4:	4e30      	ldr	r6, [pc, #192]	; (3388 <update_register_task+0xcc>)
					close_register();
				}					
			}
		}

		vTaskDelay(xDelay);
    32c6:	4b31      	ldr	r3, [pc, #196]	; (338c <update_register_task+0xd0>)
    32c8:	4698      	mov	r8, r3

	while(1)
	{
		for(int i = 0; i < numberOfRooms-1; i++)
		{
			if(!strcmp(mode,COOL)){
    32ca:	4f31      	ldr	r7, [pc, #196]	; (3390 <update_register_task+0xd4>)
    32cc:	e054      	b.n	3378 <update_register_task+0xbc>
    32ce:	683d      	ldr	r5, [r7, #0]
    32d0:	1c28      	adds	r0, r5, #0
    32d2:	4930      	ldr	r1, [pc, #192]	; (3394 <update_register_task+0xd8>)
    32d4:	4b30      	ldr	r3, [pc, #192]	; (3398 <update_register_task+0xdc>)
    32d6:	4798      	blx	r3
    32d8:	2800      	cmp	r0, #0
    32da:	d123      	bne.n	3324 <update_register_task+0x68>
				if(rooms[i].temp > targetTemp && rooms[i].registerStatus == 'X'){
    32dc:	0123      	lsls	r3, r4, #4
    32de:	4a2f      	ldr	r2, [pc, #188]	; (339c <update_register_task+0xe0>)
    32e0:	18d3      	adds	r3, r2, r3
    32e2:	68da      	ldr	r2, [r3, #12]
    32e4:	4b2e      	ldr	r3, [pc, #184]	; (33a0 <update_register_task+0xe4>)
    32e6:	681b      	ldr	r3, [r3, #0]
    32e8:	429a      	cmp	r2, r3
    32ea:	dd0c      	ble.n	3306 <update_register_task+0x4a>
    32ec:	0121      	lsls	r1, r4, #4
    32ee:	482b      	ldr	r0, [pc, #172]	; (339c <update_register_task+0xe0>)
    32f0:	1841      	adds	r1, r0, r1
    32f2:	7a09      	ldrb	r1, [r1, #8]
    32f4:	2958      	cmp	r1, #88	; 0x58
    32f6:	d106      	bne.n	3306 <update_register_task+0x4a>
					rooms[i].registerStatus = 'O';
    32f8:	0123      	lsls	r3, r4, #4
    32fa:	18c3      	adds	r3, r0, r3
    32fc:	224f      	movs	r2, #79	; 0x4f
    32fe:	721a      	strb	r2, [r3, #8]
					open_register();
    3300:	4b28      	ldr	r3, [pc, #160]	; (33a4 <update_register_task+0xe8>)
    3302:	4798      	blx	r3
    3304:	e037      	b.n	3376 <update_register_task+0xba>
				}else if(rooms[i].temp < targetTemp && rooms[i].registerStatus == 'O'){
    3306:	429a      	cmp	r2, r3
    3308:	da35      	bge.n	3376 <update_register_task+0xba>
    330a:	0123      	lsls	r3, r4, #4
    330c:	4a23      	ldr	r2, [pc, #140]	; (339c <update_register_task+0xe0>)
    330e:	18d3      	adds	r3, r2, r3
    3310:	7a1b      	ldrb	r3, [r3, #8]
    3312:	2b4f      	cmp	r3, #79	; 0x4f
    3314:	d12f      	bne.n	3376 <update_register_task+0xba>
					rooms[i].registerStatus = 'X';
    3316:	0123      	lsls	r3, r4, #4
    3318:	18d3      	adds	r3, r2, r3
    331a:	2258      	movs	r2, #88	; 0x58
    331c:	721a      	strb	r2, [r3, #8]
					close_register();
    331e:	4b22      	ldr	r3, [pc, #136]	; (33a8 <update_register_task+0xec>)
    3320:	4798      	blx	r3
    3322:	e028      	b.n	3376 <update_register_task+0xba>
				}
			}
			else if(!strcmp(mode,HEAT)){
    3324:	1c28      	adds	r0, r5, #0
    3326:	4921      	ldr	r1, [pc, #132]	; (33ac <update_register_task+0xf0>)
    3328:	4b1b      	ldr	r3, [pc, #108]	; (3398 <update_register_task+0xdc>)
    332a:	4798      	blx	r3
    332c:	2800      	cmp	r0, #0
    332e:	d122      	bne.n	3376 <update_register_task+0xba>
				if(rooms[i].temp < targetTemp && rooms[i].registerStatus == 'X'){
    3330:	0123      	lsls	r3, r4, #4
    3332:	4a1a      	ldr	r2, [pc, #104]	; (339c <update_register_task+0xe0>)
    3334:	18d3      	adds	r3, r2, r3
    3336:	68da      	ldr	r2, [r3, #12]
    3338:	4b19      	ldr	r3, [pc, #100]	; (33a0 <update_register_task+0xe4>)
    333a:	681b      	ldr	r3, [r3, #0]
    333c:	429a      	cmp	r2, r3
    333e:	da0c      	bge.n	335a <update_register_task+0x9e>
    3340:	0121      	lsls	r1, r4, #4
    3342:	4816      	ldr	r0, [pc, #88]	; (339c <update_register_task+0xe0>)
    3344:	1841      	adds	r1, r0, r1
    3346:	7a09      	ldrb	r1, [r1, #8]
    3348:	2958      	cmp	r1, #88	; 0x58
    334a:	d106      	bne.n	335a <update_register_task+0x9e>
					rooms[i].registerStatus = 'O';
    334c:	0123      	lsls	r3, r4, #4
    334e:	18c3      	adds	r3, r0, r3
    3350:	224f      	movs	r2, #79	; 0x4f
    3352:	721a      	strb	r2, [r3, #8]
					open_register();
    3354:	4b13      	ldr	r3, [pc, #76]	; (33a4 <update_register_task+0xe8>)
    3356:	4798      	blx	r3
    3358:	e00d      	b.n	3376 <update_register_task+0xba>
				}else if(rooms[i].temp > targetTemp && rooms[i].registerStatus == 'O'){
    335a:	429a      	cmp	r2, r3
    335c:	dd0b      	ble.n	3376 <update_register_task+0xba>
    335e:	0123      	lsls	r3, r4, #4
    3360:	4a0e      	ldr	r2, [pc, #56]	; (339c <update_register_task+0xe0>)
    3362:	18d3      	adds	r3, r2, r3
    3364:	7a1b      	ldrb	r3, [r3, #8]
    3366:	2b4f      	cmp	r3, #79	; 0x4f
    3368:	d105      	bne.n	3376 <update_register_task+0xba>
					rooms[i].registerStatus = 'X';
    336a:	0123      	lsls	r3, r4, #4
    336c:	18d3      	adds	r3, r2, r3
    336e:	2258      	movs	r2, #88	; 0x58
    3370:	721a      	strb	r2, [r3, #8]
					close_register();
    3372:	4b0d      	ldr	r3, [pc, #52]	; (33a8 <update_register_task+0xec>)
    3374:	4798      	blx	r3
{
	const uint16_t xDelay = 1500;

	while(1)
	{
		for(int i = 0; i < numberOfRooms-1; i++)
    3376:	3401      	adds	r4, #1
    3378:	6833      	ldr	r3, [r6, #0]
    337a:	3b01      	subs	r3, #1
    337c:	429c      	cmp	r4, r3
    337e:	dba6      	blt.n	32ce <update_register_task+0x12>
					close_register();
				}					
			}
		}

		vTaskDelay(xDelay);
    3380:	480b      	ldr	r0, [pc, #44]	; (33b0 <update_register_task+0xf4>)
    3382:	47c0      	blx	r8
{
	const uint16_t xDelay = 1500;

	while(1)
	{
		for(int i = 0; i < numberOfRooms-1; i++)
    3384:	2400      	movs	r4, #0
				}					
			}
		}

		vTaskDelay(xDelay);
	}
    3386:	e7f7      	b.n	3378 <update_register_task+0xbc>
    3388:	20003d00 	.word	0x20003d00
    338c:	00001a39 	.word	0x00001a39
    3390:	2000001c 	.word	0x2000001c
    3394:	000048b4 	.word	0x000048b4
    3398:	00003925 	.word	0x00003925
    339c:	20003dac 	.word	0x20003dac
    33a0:	20000014 	.word	0x20000014
    33a4:	0000326d 	.word	0x0000326d
    33a8:	00003295 	.word	0x00003295
    33ac:	000048ac 	.word	0x000048ac
    33b0:	000005dc 	.word	0x000005dc

000033b4 <configure_adc>:
	printf("Mode:%s  Rm:%2dTarget:%2d%c %2d%c %c", mode, roomSelection, targetTemp, degree, roomTemp, degree, ventStatus);
}


void configure_adc(void)
{
    33b4:	b510      	push	{r4, lr}
    33b6:	b08c      	sub	sp, #48	; 0x30
	struct adc_config config_adc;
	//! [setup_config]


	//! [setup_config_defaults]
	adc_get_config_defaults(&config_adc);
    33b8:	4668      	mov	r0, sp
    33ba:	4b13      	ldr	r3, [pc, #76]	; (3408 <configure_adc+0x54>)
    33bc:	4798      	blx	r3
	//! [setup_config_defaults]

	config_adc.reference =  ADC_REFERENCE_INT1V;	//ADC_REFERENCE_INTVCC0;		//reference voltage on pin 9: PA04
    33be:	2300      	movs	r3, #0
    33c0:	466a      	mov	r2, sp
    33c2:	7053      	strb	r3, [r2, #1]
	config_adc.resolution = ADC_RESOLUTION_12BIT;			//12 bit resolution
    33c4:	7113      	strb	r3, [r2, #4]
	config_adc.divide_result = ADC_DIVIDE_RESULT_DISABLE;	//Don't divide result register after accumulation
    33c6:	7453      	strb	r3, [r2, #17]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN10;	//voltage positive input on pin 10: PA05
    33c8:	230a      	movs	r3, #10
    33ca:	7313      	strb	r3, [r2, #12]
	config_adc.negative_input = ADC_NEGATIVE_INPUT_PIN7;	//voltage negative input as internal ground : PA06
    33cc:	23e0      	movs	r3, #224	; 0xe0
    33ce:	00db      	lsls	r3, r3, #3
    33d0:	81d3      	strh	r3, [r2, #14]

	//! [setup_set_config]
	adc_init(&adc_instance, ADC, &config_adc);
    33d2:	4c0e      	ldr	r4, [pc, #56]	; (340c <configure_adc+0x58>)
    33d4:	1c20      	adds	r0, r4, #0
    33d6:	490e      	ldr	r1, [pc, #56]	; (3410 <configure_adc+0x5c>)
    33d8:	4b0e      	ldr	r3, [pc, #56]	; (3414 <configure_adc+0x60>)
    33da:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    33dc:	6823      	ldr	r3, [r4, #0]
    33de:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    33e0:	b252      	sxtb	r2, r2
    33e2:	2a00      	cmp	r2, #0
    33e4:	dbfb      	blt.n	33de <configure_adc+0x2a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    33e6:	2180      	movs	r1, #128	; 0x80
    33e8:	0409      	lsls	r1, r1, #16
    33ea:	4a0b      	ldr	r2, [pc, #44]	; (3418 <configure_adc+0x64>)
    33ec:	6011      	str	r1, [r2, #0]

#if ADC_CALLBACK_MODE == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    33ee:	7819      	ldrb	r1, [r3, #0]
    33f0:	2202      	movs	r2, #2
    33f2:	430a      	orrs	r2, r1
    33f4:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    33f6:	4b05      	ldr	r3, [pc, #20]	; (340c <configure_adc+0x58>)
    33f8:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    33fa:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    33fc:	b25b      	sxtb	r3, r3
    33fe:	2b00      	cmp	r3, #0
    3400:	dbfb      	blt.n	33fa <configure_adc+0x46>


	//! [setup_enable]
	adc_enable(&adc_instance);
	//! [setup_enable]
}
    3402:	b00c      	add	sp, #48	; 0x30
    3404:	bd10      	pop	{r4, pc}
    3406:	46c0      	nop			; (mov r8, r8)
    3408:	00000115 	.word	0x00000115
    340c:	20003f94 	.word	0x20003f94
    3410:	42004000 	.word	0x42004000
    3414:	0000015d 	.word	0x0000015d
    3418:	e000e100 	.word	0xe000e100

0000341c <pin_init>:


void pin_init(void)
{
    341c:	b530      	push	{r4, r5, lr}
    341e:	b083      	sub	sp, #12
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    3420:	ac01      	add	r4, sp, #4
    3422:	2300      	movs	r3, #0
    3424:	70a3      	strb	r3, [r4, #2]
	struct port_config config_port_pin;

	port_get_config_defaults(&config_port_pin);

	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
    3426:	2301      	movs	r3, #1
    3428:	7023      	strb	r3, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
    342a:	2302      	movs	r3, #2
    342c:	7063      	strb	r3, [r4, #1]

	port_pin_set_config(GPIO_1, &config_port_pin);
    342e:	2012      	movs	r0, #18
    3430:	1c21      	adds	r1, r4, #0
    3432:	4d07      	ldr	r5, [pc, #28]	; (3450 <pin_init+0x34>)
    3434:	47a8      	blx	r5

	port_pin_set_config(GPIO_2, &config_port_pin);
    3436:	2013      	movs	r0, #19
    3438:	1c21      	adds	r1, r4, #0
    343a:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    343c:	4b05      	ldr	r3, [pc, #20]	; (3454 <pin_init+0x38>)
    343e:	2280      	movs	r2, #128	; 0x80
    3440:	02d2      	lsls	r2, r2, #11
    3442:	615a      	str	r2, [r3, #20]
    3444:	2280      	movs	r2, #128	; 0x80
    3446:	0312      	lsls	r2, r2, #12
    3448:	615a      	str	r2, [r3, #20]
		
	port_pin_set_output_level(GPIO_1, false);
	port_pin_set_output_level(GPIO_2, false);
}
    344a:	b003      	add	sp, #12
    344c:	bd30      	pop	{r4, r5, pc}
    344e:	46c0      	nop			; (mov r8, r8)
    3450:	000029dd 	.word	0x000029dd
    3454:	41004400 	.word	0x41004400

00003458 <main>:
//void send_packet(struct wireless_packet packet);	//Sends data based on the struct passed in with packet
//static bool appDataInd(NWK_DataInd_t *ind);			//Callback function when a packet is received
//void send_packet_conf(NWK_DataReq_t *req);			//Callback function for a confirmed sent packet

int main (void)
{
    3458:	b5f0      	push	{r4, r5, r6, r7, lr}
    345a:	464f      	mov	r7, r9
    345c:	4646      	mov	r6, r8
    345e:	b4c0      	push	{r6, r7}
    3460:	b095      	sub	sp, #84	; 0x54
	//board_init();
	//wireless_sys_init();
	//SYS_Init();
	//wireless_init();
	irq_initialize_vectors();
	system_init();
    3462:	4b62      	ldr	r3, [pc, #392]	; (35ec <main+0x194>)
    3464:	4798      	blx	r3
	delay_init();
    3466:	4b62      	ldr	r3, [pc, #392]	; (35f0 <main+0x198>)
    3468:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    346a:	aa04      	add	r2, sp, #16
    346c:	2380      	movs	r3, #128	; 0x80
    346e:	05db      	lsls	r3, r3, #23
    3470:	9304      	str	r3, [sp, #16]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    3472:	2300      	movs	r3, #0
    3474:	6053      	str	r3, [r2, #4]
	config->parity           = USART_PARITY_NONE;
    3476:	21ff      	movs	r1, #255	; 0xff
    3478:	8111      	strh	r1, [r2, #8]
	config->stopbits         = USART_STOPBITS_1;
    347a:	2100      	movs	r1, #0
    347c:	7293      	strb	r3, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    347e:	72d3      	strb	r3, [r2, #11]
	config->baudrate         = 9600;
    3480:	2096      	movs	r0, #150	; 0x96
    3482:	0180      	lsls	r0, r0, #6
    3484:	6210      	str	r0, [r2, #32]
	config->receiver_enable  = true;
    3486:	2601      	movs	r6, #1
    3488:	2024      	movs	r0, #36	; 0x24
    348a:	5416      	strb	r6, [r2, r0]
	config->transmitter_enable = true;
    348c:	2025      	movs	r0, #37	; 0x25
    348e:	5416      	strb	r6, [r2, r0]
	config->clock_polarity_inverted = false;
    3490:	2026      	movs	r0, #38	; 0x26
    3492:	5413      	strb	r3, [r2, r0]
	config->use_external_clock = false;
    3494:	2027      	movs	r0, #39	; 0x27
    3496:	5413      	strb	r3, [r2, r0]
	config->ext_clock_freq   = 0;
    3498:	6293      	str	r3, [r2, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    349a:	202c      	movs	r0, #44	; 0x2c
    349c:	5413      	strb	r3, [r2, r0]
	config->generator_source = GCLK_GENERATOR_0;
    349e:	202d      	movs	r0, #45	; 0x2d
    34a0:	5413      	strb	r3, [r2, r0]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    34a2:	6153      	str	r3, [r2, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    34a4:	8213      	strh	r3, [r2, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    34a6:	76d3      	strb	r3, [r2, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    34a8:	7611      	strb	r1, [r2, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    34aa:	7711      	strb	r1, [r2, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    34ac:	7651      	strb	r1, [r2, #25]
	config->receive_pulse_length                        = 19;
    34ae:	2313      	movs	r3, #19
    34b0:	7693      	strb	r3, [r2, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    34b2:	7751      	strb	r1, [r2, #29]
static void configure_console(void)
{
	struct usart_config usart_conf;

	usart_get_config_defaults(&usart_conf);
	usart_conf.mux_setting = HOST_SERCOM_MUX_SETTING;
    34b4:	2380      	movs	r3, #128	; 0x80
    34b6:	035b      	lsls	r3, r3, #13
    34b8:	60d3      	str	r3, [r2, #12]
	usart_conf.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    34ba:	4b4e      	ldr	r3, [pc, #312]	; (35f4 <main+0x19c>)
    34bc:	6313      	str	r3, [r2, #48]	; 0x30
	usart_conf.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    34be:	4b4e      	ldr	r3, [pc, #312]	; (35f8 <main+0x1a0>)
    34c0:	6353      	str	r3, [r2, #52]	; 0x34
	usart_conf.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    34c2:	2301      	movs	r3, #1
    34c4:	425b      	negs	r3, r3
    34c6:	6393      	str	r3, [r2, #56]	; 0x38
	usart_conf.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    34c8:	63d3      	str	r3, [r2, #60]	; 0x3c
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    34ca:	4c4c      	ldr	r4, [pc, #304]	; (35fc <main+0x1a4>)
    34cc:	4b4c      	ldr	r3, [pc, #304]	; (3600 <main+0x1a8>)
    34ce:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    34d0:	494c      	ldr	r1, [pc, #304]	; (3604 <main+0x1ac>)
    34d2:	4b4d      	ldr	r3, [pc, #308]	; (3608 <main+0x1b0>)
    34d4:	6019      	str	r1, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    34d6:	494d      	ldr	r1, [pc, #308]	; (360c <main+0x1b4>)
    34d8:	4b4d      	ldr	r3, [pc, #308]	; (3610 <main+0x1b8>)
    34da:	6019      	str	r1, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    34dc:	1c20      	adds	r0, r4, #0
    34de:	494d      	ldr	r1, [pc, #308]	; (3614 <main+0x1bc>)
    34e0:	4b4d      	ldr	r3, [pc, #308]	; (3618 <main+0x1c0>)
    34e2:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    34e4:	4f4d      	ldr	r7, [pc, #308]	; (361c <main+0x1c4>)
    34e6:	683b      	ldr	r3, [r7, #0]
    34e8:	6898      	ldr	r0, [r3, #8]
    34ea:	2100      	movs	r1, #0
    34ec:	4d4c      	ldr	r5, [pc, #304]	; (3620 <main+0x1c8>)
    34ee:	47a8      	blx	r5
	setbuf(stdin, NULL);
    34f0:	683b      	ldr	r3, [r7, #0]
    34f2:	6858      	ldr	r0, [r3, #4]
    34f4:	2100      	movs	r1, #0
    34f6:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    34f8:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    34fa:	1c28      	adds	r0, r5, #0
    34fc:	4b49      	ldr	r3, [pc, #292]	; (3624 <main+0x1cc>)
    34fe:	4798      	blx	r3
    3500:	231f      	movs	r3, #31
    3502:	4018      	ands	r0, r3
    3504:	4086      	lsls	r6, r0
    3506:	4b48      	ldr	r3, [pc, #288]	; (3628 <main+0x1d0>)
    3508:	601e      	str	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    350a:	6823      	ldr	r3, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    350c:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    350e:	2a00      	cmp	r2, #0
    3510:	d1fc      	bne.n	350c <main+0xb4>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    3512:	682b      	ldr	r3, [r5, #0]
    3514:	2602      	movs	r6, #2
    3516:	4333      	orrs	r3, r6
    3518:	602b      	str	r3, [r5, #0]
 *  button state.
 */
static void configure_extint(void)
{
	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    351a:	ad04      	add	r5, sp, #16
    351c:	1c28      	adds	r0, r5, #0
    351e:	4b43      	ldr	r3, [pc, #268]	; (362c <main+0x1d4>)
    3520:	4798      	blx	r3

	eint_chan_conf.gpio_pin           = BUTTON_0_EIC_PIN;
    3522:	231c      	movs	r3, #28
    3524:	9304      	str	r3, [sp, #16]
	eint_chan_conf.gpio_pin_mux       = BUTTON_0_EIC_MUX;
    3526:	2400      	movs	r4, #0
    3528:	606c      	str	r4, [r5, #4]
	eint_chan_conf.detection_criteria = EXTINT_DETECT_BOTH;
    352a:	2203      	movs	r2, #3
    352c:	4690      	mov	r8, r2
    352e:	72ea      	strb	r2, [r5, #11]
	eint_chan_conf.filter_input_signal = true;
    3530:	2701      	movs	r7, #1
    3532:	72af      	strb	r7, [r5, #10]
	extint_chan_set_config(BUTTON_0_EIC_LINE, &eint_chan_conf);
    3534:	2008      	movs	r0, #8
    3536:	1c29      	adds	r1, r5, #0
    3538:	4b3d      	ldr	r3, [pc, #244]	; (3630 <main+0x1d8>)
    353a:	4798      	blx	r3
/** Configures and registers the External Interrupt callback function with the
 *  driver.
 */
static void configure_eic_callback(void)
{
	extint_register_callback(extint_callback,
    353c:	483d      	ldr	r0, [pc, #244]	; (3634 <main+0x1dc>)
    353e:	2108      	movs	r1, #8
    3540:	2200      	movs	r2, #0
    3542:	4b3d      	ldr	r3, [pc, #244]	; (3638 <main+0x1e0>)
    3544:	4798      	blx	r3
			BUTTON_0_EIC_LINE,
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(BUTTON_0_EIC_LINE,
    3546:	2008      	movs	r0, #8
    3548:	2100      	movs	r1, #0
    354a:	4b3c      	ldr	r3, [pc, #240]	; (363c <main+0x1e4>)
    354c:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    354e:	4b3c      	ldr	r3, [pc, #240]	; (3640 <main+0x1e8>)
    3550:	701f      	strb	r7, [r3, #0]
    3552:	f3bf 8f5f 	dmb	sy
    3556:	b662      	cpsie	i
	configure_console();
	configure_extint();
	configure_eic_callback();
	system_interrupt_enable_global();
	
	taskENABLE_INTERRUPTS();
    3558:	b662      	cpsie	i
	cpu_irq_enable();
    355a:	701f      	strb	r7, [r3, #0]
    355c:	f3bf 8f5f 	dmb	sy
    3560:	b662      	cpsie	i
	port_pin_set_output_level(GPIO_2, false);
}

static void rooms_init(void)
{
	numberOfRooms = 2;
    3562:	4b38      	ldr	r3, [pc, #224]	; (3644 <main+0x1ec>)
    3564:	601e      	str	r6, [r3, #0]
	rooms[0].registerAddress = 3;
    3566:	4b38      	ldr	r3, [pc, #224]	; (3648 <main+0x1f0>)
    3568:	4642      	mov	r2, r8
    356a:	705a      	strb	r2, [r3, #1]
	rooms[0].registerStatus = 'X';
    356c:	2258      	movs	r2, #88	; 0x58
    356e:	721a      	strb	r2, [r3, #8]
	rooms[0].roomNumber = 1;
    3570:	605f      	str	r7, [r3, #4]
	rooms[0].temp = 70;
    3572:	2146      	movs	r1, #70	; 0x46
    3574:	60d9      	str	r1, [r3, #12]
	rooms[0].tempSensorAddress = 2;
    3576:	701e      	strb	r6, [r3, #0]
	rooms[1].registerAddress = 5;
    3578:	2105      	movs	r1, #5
    357a:	7459      	strb	r1, [r3, #17]
	rooms[1].registerStatus = 'X';
    357c:	761a      	strb	r2, [r3, #24]
	rooms[1].roomNumber = 2;
    357e:	615e      	str	r6, [r3, #20]
	rooms[1].temp = 68;
    3580:	2244      	movs	r2, #68	; 0x44
    3582:	61da      	str	r2, [r3, #28]
	rooms[1].tempSensorAddress = 4;
    3584:	2204      	movs	r2, #4
    3586:	4691      	mov	r9, r2
    3588:	741a      	strb	r2, [r3, #16]
	system_interrupt_enable_global();
	
	taskENABLE_INTERRUPTS();
	cpu_irq_enable();
	rooms_init();
	pin_init();
    358a:	4b30      	ldr	r3, [pc, #192]	; (364c <main+0x1f4>)
    358c:	4798      	blx	r3
	configure_adc();
    358e:	4b30      	ldr	r3, [pc, #192]	; (3650 <main+0x1f8>)
    3590:	4798      	blx	r3
	//TEMP_QUEUE = xQueueCreate( 15, sizeof(struct wireless_packet) );
	//REGISTER_QUEUE = xQueueCreate( 15, sizeof(struct wireless_packet) );

	//vTraceStart;
	
	xTaskCreate(lcd_task,
    3592:	9700      	str	r7, [sp, #0]
    3594:	9401      	str	r4, [sp, #4]
    3596:	9402      	str	r4, [sp, #8]
    3598:	9403      	str	r4, [sp, #12]
    359a:	482e      	ldr	r0, [pc, #184]	; (3654 <main+0x1fc>)
    359c:	492e      	ldr	r1, [pc, #184]	; (3658 <main+0x200>)
    359e:	22fa      	movs	r2, #250	; 0xfa
    35a0:	2300      	movs	r3, #0
    35a2:	4d2e      	ldr	r5, [pc, #184]	; (365c <main+0x204>)
    35a4:	47a8      	blx	r5
		250,
		NULL,
		1,
		NULL);

	xTaskCreate(cycle_room_task,
    35a6:	9600      	str	r6, [sp, #0]
    35a8:	9401      	str	r4, [sp, #4]
    35aa:	9402      	str	r4, [sp, #8]
    35ac:	9403      	str	r4, [sp, #12]
    35ae:	482c      	ldr	r0, [pc, #176]	; (3660 <main+0x208>)
    35b0:	492c      	ldr	r1, [pc, #176]	; (3664 <main+0x20c>)
    35b2:	22fa      	movs	r2, #250	; 0xfa
    35b4:	2300      	movs	r3, #0
    35b6:	47a8      	blx	r5
		250,
		NULL,
		2,
		NULL);
		 
	xTaskCreate(update_register_task,
    35b8:	2680      	movs	r6, #128	; 0x80
    35ba:	00b6      	lsls	r6, r6, #2
    35bc:	4643      	mov	r3, r8
    35be:	9300      	str	r3, [sp, #0]
    35c0:	9401      	str	r4, [sp, #4]
    35c2:	9402      	str	r4, [sp, #8]
    35c4:	9403      	str	r4, [sp, #12]
    35c6:	4828      	ldr	r0, [pc, #160]	; (3668 <main+0x210>)
    35c8:	4928      	ldr	r1, [pc, #160]	; (366c <main+0x214>)
    35ca:	1c32      	adds	r2, r6, #0
    35cc:	2300      	movs	r3, #0
    35ce:	47a8      	blx	r5
		NULL,
		3,
		NULL);


	 xTaskCreate(read_temp_task,
    35d0:	464a      	mov	r2, r9
    35d2:	9200      	str	r2, [sp, #0]
    35d4:	9401      	str	r4, [sp, #4]
    35d6:	9402      	str	r4, [sp, #8]
    35d8:	9403      	str	r4, [sp, #12]
    35da:	4825      	ldr	r0, [pc, #148]	; (3670 <main+0x218>)
    35dc:	4925      	ldr	r1, [pc, #148]	; (3674 <main+0x21c>)
    35de:	1c32      	adds	r2, r6, #0
    35e0:	2300      	movs	r3, #0
    35e2:	47a8      	blx	r5
	 	512,
	 	NULL,
	 	4,
	 	NULL);
	
	vTaskStartScheduler();
    35e4:	4b24      	ldr	r3, [pc, #144]	; (3678 <main+0x220>)
    35e6:	4798      	blx	r3
    35e8:	e7fe      	b.n	35e8 <main+0x190>
    35ea:	46c0      	nop			; (mov r8, r8)
    35ec:	00002f41 	.word	0x00002f41
    35f0:	000028cd 	.word	0x000028cd
    35f4:	00040003 	.word	0x00040003
    35f8:	00050003 	.word	0x00050003
    35fc:	20003d04 	.word	0x20003d04
    3600:	20003d8c 	.word	0x20003d8c
    3604:	00003255 	.word	0x00003255
    3608:	20003d88 	.word	0x20003d88
    360c:	00003229 	.word	0x00003229
    3610:	20003d84 	.word	0x20003d84
    3614:	42000800 	.word	0x42000800
    3618:	000021fd 	.word	0x000021fd
    361c:	2000008c 	.word	0x2000008c
    3620:	00003805 	.word	0x00003805
    3624:	00002785 	.word	0x00002785
    3628:	e000e100 	.word	0xe000e100
    362c:	000006d5 	.word	0x000006d5
    3630:	000006e9 	.word	0x000006e9
    3634:	00003065 	.word	0x00003065
    3638:	00002811 	.word	0x00002811
    363c:	00002841 	.word	0x00002841
    3640:	20000010 	.word	0x20000010
    3644:	20003d00 	.word	0x20003d00
    3648:	20003dac 	.word	0x20003dac
    364c:	0000341d 	.word	0x0000341d
    3650:	000033b5 	.word	0x000033b5
    3654:	00003211 	.word	0x00003211
    3658:	000048e4 	.word	0x000048e4
    365c:	00001581 	.word	0x00001581
    3660:	000031b9 	.word	0x000031b9
    3664:	000048e8 	.word	0x000048e8
    3668:	000032bd 	.word	0x000032bd
    366c:	000048f8 	.word	0x000048f8
    3670:	00003049 	.word	0x00003049
    3674:	00004910 	.word	0x00004910
    3678:	00001785 	.word	0x00001785

0000367c <__aeabi_uidiv>:
    367c:	2900      	cmp	r1, #0
    367e:	d034      	beq.n	36ea <.udivsi3_skip_div0_test+0x6a>

00003680 <.udivsi3_skip_div0_test>:
    3680:	2301      	movs	r3, #1
    3682:	2200      	movs	r2, #0
    3684:	b410      	push	{r4}
    3686:	4288      	cmp	r0, r1
    3688:	d32c      	bcc.n	36e4 <.udivsi3_skip_div0_test+0x64>
    368a:	2401      	movs	r4, #1
    368c:	0724      	lsls	r4, r4, #28
    368e:	42a1      	cmp	r1, r4
    3690:	d204      	bcs.n	369c <.udivsi3_skip_div0_test+0x1c>
    3692:	4281      	cmp	r1, r0
    3694:	d202      	bcs.n	369c <.udivsi3_skip_div0_test+0x1c>
    3696:	0109      	lsls	r1, r1, #4
    3698:	011b      	lsls	r3, r3, #4
    369a:	e7f8      	b.n	368e <.udivsi3_skip_div0_test+0xe>
    369c:	00e4      	lsls	r4, r4, #3
    369e:	42a1      	cmp	r1, r4
    36a0:	d204      	bcs.n	36ac <.udivsi3_skip_div0_test+0x2c>
    36a2:	4281      	cmp	r1, r0
    36a4:	d202      	bcs.n	36ac <.udivsi3_skip_div0_test+0x2c>
    36a6:	0049      	lsls	r1, r1, #1
    36a8:	005b      	lsls	r3, r3, #1
    36aa:	e7f8      	b.n	369e <.udivsi3_skip_div0_test+0x1e>
    36ac:	4288      	cmp	r0, r1
    36ae:	d301      	bcc.n	36b4 <.udivsi3_skip_div0_test+0x34>
    36b0:	1a40      	subs	r0, r0, r1
    36b2:	431a      	orrs	r2, r3
    36b4:	084c      	lsrs	r4, r1, #1
    36b6:	42a0      	cmp	r0, r4
    36b8:	d302      	bcc.n	36c0 <.udivsi3_skip_div0_test+0x40>
    36ba:	1b00      	subs	r0, r0, r4
    36bc:	085c      	lsrs	r4, r3, #1
    36be:	4322      	orrs	r2, r4
    36c0:	088c      	lsrs	r4, r1, #2
    36c2:	42a0      	cmp	r0, r4
    36c4:	d302      	bcc.n	36cc <.udivsi3_skip_div0_test+0x4c>
    36c6:	1b00      	subs	r0, r0, r4
    36c8:	089c      	lsrs	r4, r3, #2
    36ca:	4322      	orrs	r2, r4
    36cc:	08cc      	lsrs	r4, r1, #3
    36ce:	42a0      	cmp	r0, r4
    36d0:	d302      	bcc.n	36d8 <.udivsi3_skip_div0_test+0x58>
    36d2:	1b00      	subs	r0, r0, r4
    36d4:	08dc      	lsrs	r4, r3, #3
    36d6:	4322      	orrs	r2, r4
    36d8:	2800      	cmp	r0, #0
    36da:	d003      	beq.n	36e4 <.udivsi3_skip_div0_test+0x64>
    36dc:	091b      	lsrs	r3, r3, #4
    36de:	d001      	beq.n	36e4 <.udivsi3_skip_div0_test+0x64>
    36e0:	0909      	lsrs	r1, r1, #4
    36e2:	e7e3      	b.n	36ac <.udivsi3_skip_div0_test+0x2c>
    36e4:	1c10      	adds	r0, r2, #0
    36e6:	bc10      	pop	{r4}
    36e8:	4770      	bx	lr
    36ea:	2800      	cmp	r0, #0
    36ec:	d001      	beq.n	36f2 <.udivsi3_skip_div0_test+0x72>
    36ee:	2000      	movs	r0, #0
    36f0:	43c0      	mvns	r0, r0
    36f2:	b407      	push	{r0, r1, r2}
    36f4:	4802      	ldr	r0, [pc, #8]	; (3700 <.udivsi3_skip_div0_test+0x80>)
    36f6:	a102      	add	r1, pc, #8	; (adr r1, 3700 <.udivsi3_skip_div0_test+0x80>)
    36f8:	1840      	adds	r0, r0, r1
    36fa:	9002      	str	r0, [sp, #8]
    36fc:	bd03      	pop	{r0, r1, pc}
    36fe:	46c0      	nop			; (mov r8, r8)
    3700:	00000019 	.word	0x00000019

00003704 <__aeabi_uidivmod>:
    3704:	2900      	cmp	r1, #0
    3706:	d0f0      	beq.n	36ea <.udivsi3_skip_div0_test+0x6a>
    3708:	b503      	push	{r0, r1, lr}
    370a:	f7ff ffb9 	bl	3680 <.udivsi3_skip_div0_test>
    370e:	bc0e      	pop	{r1, r2, r3}
    3710:	4342      	muls	r2, r0
    3712:	1a89      	subs	r1, r1, r2
    3714:	4718      	bx	r3
    3716:	46c0      	nop			; (mov r8, r8)

00003718 <__aeabi_idiv0>:
    3718:	4770      	bx	lr
    371a:	46c0      	nop			; (mov r8, r8)

0000371c <__aeabi_lmul>:
    371c:	469c      	mov	ip, r3
    371e:	0403      	lsls	r3, r0, #16
    3720:	b5f0      	push	{r4, r5, r6, r7, lr}
    3722:	0c1b      	lsrs	r3, r3, #16
    3724:	0417      	lsls	r7, r2, #16
    3726:	0c3f      	lsrs	r7, r7, #16
    3728:	0c15      	lsrs	r5, r2, #16
    372a:	1c1e      	adds	r6, r3, #0
    372c:	1c04      	adds	r4, r0, #0
    372e:	0c00      	lsrs	r0, r0, #16
    3730:	437e      	muls	r6, r7
    3732:	436b      	muls	r3, r5
    3734:	4347      	muls	r7, r0
    3736:	4345      	muls	r5, r0
    3738:	18fb      	adds	r3, r7, r3
    373a:	0c30      	lsrs	r0, r6, #16
    373c:	1818      	adds	r0, r3, r0
    373e:	4287      	cmp	r7, r0
    3740:	d902      	bls.n	3748 <__aeabi_lmul+0x2c>
    3742:	2380      	movs	r3, #128	; 0x80
    3744:	025b      	lsls	r3, r3, #9
    3746:	18ed      	adds	r5, r5, r3
    3748:	0c03      	lsrs	r3, r0, #16
    374a:	18ed      	adds	r5, r5, r3
    374c:	4663      	mov	r3, ip
    374e:	435c      	muls	r4, r3
    3750:	434a      	muls	r2, r1
    3752:	0436      	lsls	r6, r6, #16
    3754:	0c36      	lsrs	r6, r6, #16
    3756:	18a1      	adds	r1, r4, r2
    3758:	0400      	lsls	r0, r0, #16
    375a:	1980      	adds	r0, r0, r6
    375c:	1949      	adds	r1, r1, r5
    375e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003760 <__libc_init_array>:
    3760:	b570      	push	{r4, r5, r6, lr}
    3762:	4b0e      	ldr	r3, [pc, #56]	; (379c <__libc_init_array+0x3c>)
    3764:	4d0e      	ldr	r5, [pc, #56]	; (37a0 <__libc_init_array+0x40>)
    3766:	2400      	movs	r4, #0
    3768:	1aed      	subs	r5, r5, r3
    376a:	10ad      	asrs	r5, r5, #2
    376c:	1c1e      	adds	r6, r3, #0
    376e:	42ac      	cmp	r4, r5
    3770:	d004      	beq.n	377c <__libc_init_array+0x1c>
    3772:	00a3      	lsls	r3, r4, #2
    3774:	58f3      	ldr	r3, [r6, r3]
    3776:	4798      	blx	r3
    3778:	3401      	adds	r4, #1
    377a:	e7f8      	b.n	376e <__libc_init_array+0xe>
    377c:	f001 f920 	bl	49c0 <_init>
    3780:	4b08      	ldr	r3, [pc, #32]	; (37a4 <__libc_init_array+0x44>)
    3782:	4d09      	ldr	r5, [pc, #36]	; (37a8 <__libc_init_array+0x48>)
    3784:	2400      	movs	r4, #0
    3786:	1aed      	subs	r5, r5, r3
    3788:	10ad      	asrs	r5, r5, #2
    378a:	1c1e      	adds	r6, r3, #0
    378c:	42ac      	cmp	r4, r5
    378e:	d004      	beq.n	379a <__libc_init_array+0x3a>
    3790:	00a3      	lsls	r3, r4, #2
    3792:	58f3      	ldr	r3, [r6, r3]
    3794:	4798      	blx	r3
    3796:	3401      	adds	r4, #1
    3798:	e7f8      	b.n	378c <__libc_init_array+0x2c>
    379a:	bd70      	pop	{r4, r5, r6, pc}
    379c:	000049cc 	.word	0x000049cc
    37a0:	000049cc 	.word	0x000049cc
    37a4:	000049cc 	.word	0x000049cc
    37a8:	000049d0 	.word	0x000049d0

000037ac <memcpy>:
    37ac:	b510      	push	{r4, lr}
    37ae:	2300      	movs	r3, #0
    37b0:	4293      	cmp	r3, r2
    37b2:	d003      	beq.n	37bc <memcpy+0x10>
    37b4:	5ccc      	ldrb	r4, [r1, r3]
    37b6:	54c4      	strb	r4, [r0, r3]
    37b8:	3301      	adds	r3, #1
    37ba:	e7f9      	b.n	37b0 <memcpy+0x4>
    37bc:	bd10      	pop	{r4, pc}

000037be <memset>:
    37be:	1c03      	adds	r3, r0, #0
    37c0:	1882      	adds	r2, r0, r2
    37c2:	4293      	cmp	r3, r2
    37c4:	d002      	beq.n	37cc <memset+0xe>
    37c6:	7019      	strb	r1, [r3, #0]
    37c8:	3301      	adds	r3, #1
    37ca:	e7fa      	b.n	37c2 <memset+0x4>
    37cc:	4770      	bx	lr
	...

000037d0 <iprintf>:
    37d0:	b40f      	push	{r0, r1, r2, r3}
    37d2:	4b0b      	ldr	r3, [pc, #44]	; (3800 <iprintf+0x30>)
    37d4:	b513      	push	{r0, r1, r4, lr}
    37d6:	681c      	ldr	r4, [r3, #0]
    37d8:	2c00      	cmp	r4, #0
    37da:	d005      	beq.n	37e8 <iprintf+0x18>
    37dc:	69a3      	ldr	r3, [r4, #24]
    37de:	2b00      	cmp	r3, #0
    37e0:	d102      	bne.n	37e8 <iprintf+0x18>
    37e2:	1c20      	adds	r0, r4, #0
    37e4:	f000 fd36 	bl	4254 <__sinit>
    37e8:	ab05      	add	r3, sp, #20
    37ea:	68a1      	ldr	r1, [r4, #8]
    37ec:	1c20      	adds	r0, r4, #0
    37ee:	9a04      	ldr	r2, [sp, #16]
    37f0:	9301      	str	r3, [sp, #4]
    37f2:	f000 f8c9 	bl	3988 <_vfiprintf_r>
    37f6:	bc16      	pop	{r1, r2, r4}
    37f8:	bc08      	pop	{r3}
    37fa:	b004      	add	sp, #16
    37fc:	4718      	bx	r3
    37fe:	46c0      	nop			; (mov r8, r8)
    3800:	2000008c 	.word	0x2000008c

00003804 <setbuf>:
    3804:	b508      	push	{r3, lr}
    3806:	424a      	negs	r2, r1
    3808:	414a      	adcs	r2, r1
    380a:	2380      	movs	r3, #128	; 0x80
    380c:	0052      	lsls	r2, r2, #1
    380e:	00db      	lsls	r3, r3, #3
    3810:	f000 f802 	bl	3818 <setvbuf>
    3814:	bd08      	pop	{r3, pc}
	...

00003818 <setvbuf>:
    3818:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    381a:	1c1e      	adds	r6, r3, #0
    381c:	4b3c      	ldr	r3, [pc, #240]	; (3910 <setvbuf+0xf8>)
    381e:	1c04      	adds	r4, r0, #0
    3820:	681d      	ldr	r5, [r3, #0]
    3822:	1c0f      	adds	r7, r1, #0
    3824:	9201      	str	r2, [sp, #4]
    3826:	2d00      	cmp	r5, #0
    3828:	d005      	beq.n	3836 <setvbuf+0x1e>
    382a:	69aa      	ldr	r2, [r5, #24]
    382c:	2a00      	cmp	r2, #0
    382e:	d102      	bne.n	3836 <setvbuf+0x1e>
    3830:	1c28      	adds	r0, r5, #0
    3832:	f000 fd0f 	bl	4254 <__sinit>
    3836:	4b37      	ldr	r3, [pc, #220]	; (3914 <setvbuf+0xfc>)
    3838:	429c      	cmp	r4, r3
    383a:	d101      	bne.n	3840 <setvbuf+0x28>
    383c:	686c      	ldr	r4, [r5, #4]
    383e:	e008      	b.n	3852 <setvbuf+0x3a>
    3840:	4b35      	ldr	r3, [pc, #212]	; (3918 <setvbuf+0x100>)
    3842:	429c      	cmp	r4, r3
    3844:	d101      	bne.n	384a <setvbuf+0x32>
    3846:	68ac      	ldr	r4, [r5, #8]
    3848:	e003      	b.n	3852 <setvbuf+0x3a>
    384a:	4b34      	ldr	r3, [pc, #208]	; (391c <setvbuf+0x104>)
    384c:	429c      	cmp	r4, r3
    384e:	d100      	bne.n	3852 <setvbuf+0x3a>
    3850:	68ec      	ldr	r4, [r5, #12]
    3852:	9b01      	ldr	r3, [sp, #4]
    3854:	2b02      	cmp	r3, #2
    3856:	d857      	bhi.n	3908 <setvbuf+0xf0>
    3858:	2e00      	cmp	r6, #0
    385a:	db55      	blt.n	3908 <setvbuf+0xf0>
    385c:	1c28      	adds	r0, r5, #0
    385e:	1c21      	adds	r1, r4, #0
    3860:	f000 fc78 	bl	4154 <_fflush_r>
    3864:	2300      	movs	r3, #0
    3866:	6063      	str	r3, [r4, #4]
    3868:	61a3      	str	r3, [r4, #24]
    386a:	89a3      	ldrh	r3, [r4, #12]
    386c:	061a      	lsls	r2, r3, #24
    386e:	d503      	bpl.n	3878 <setvbuf+0x60>
    3870:	1c28      	adds	r0, r5, #0
    3872:	6921      	ldr	r1, [r4, #16]
    3874:	f000 fdc4 	bl	4400 <_free_r>
    3878:	89a3      	ldrh	r3, [r4, #12]
    387a:	2283      	movs	r2, #131	; 0x83
    387c:	4393      	bics	r3, r2
    387e:	81a3      	strh	r3, [r4, #12]
    3880:	9b01      	ldr	r3, [sp, #4]
    3882:	2b02      	cmp	r3, #2
    3884:	d013      	beq.n	38ae <setvbuf+0x96>
    3886:	2f00      	cmp	r7, #0
    3888:	d125      	bne.n	38d6 <setvbuf+0xbe>
    388a:	2e00      	cmp	r6, #0
    388c:	d101      	bne.n	3892 <setvbuf+0x7a>
    388e:	2680      	movs	r6, #128	; 0x80
    3890:	00f6      	lsls	r6, r6, #3
    3892:	1c30      	adds	r0, r6, #0
    3894:	f000 fd9e 	bl	43d4 <malloc>
    3898:	1e07      	subs	r7, r0, #0
    389a:	d118      	bne.n	38ce <setvbuf+0xb6>
    389c:	2080      	movs	r0, #128	; 0x80
    389e:	00c0      	lsls	r0, r0, #3
    38a0:	f000 fd98 	bl	43d4 <malloc>
    38a4:	1e07      	subs	r7, r0, #0
    38a6:	d110      	bne.n	38ca <setvbuf+0xb2>
    38a8:	2001      	movs	r0, #1
    38aa:	4240      	negs	r0, r0
    38ac:	e000      	b.n	38b0 <setvbuf+0x98>
    38ae:	2000      	movs	r0, #0
    38b0:	89a3      	ldrh	r3, [r4, #12]
    38b2:	2202      	movs	r2, #2
    38b4:	4313      	orrs	r3, r2
    38b6:	81a3      	strh	r3, [r4, #12]
    38b8:	2300      	movs	r3, #0
    38ba:	60a3      	str	r3, [r4, #8]
    38bc:	1c23      	adds	r3, r4, #0
    38be:	3347      	adds	r3, #71	; 0x47
    38c0:	6023      	str	r3, [r4, #0]
    38c2:	6123      	str	r3, [r4, #16]
    38c4:	2301      	movs	r3, #1
    38c6:	6163      	str	r3, [r4, #20]
    38c8:	e020      	b.n	390c <setvbuf+0xf4>
    38ca:	2680      	movs	r6, #128	; 0x80
    38cc:	00f6      	lsls	r6, r6, #3
    38ce:	89a3      	ldrh	r3, [r4, #12]
    38d0:	2280      	movs	r2, #128	; 0x80
    38d2:	4313      	orrs	r3, r2
    38d4:	81a3      	strh	r3, [r4, #12]
    38d6:	9a01      	ldr	r2, [sp, #4]
    38d8:	2a01      	cmp	r2, #1
    38da:	d104      	bne.n	38e6 <setvbuf+0xce>
    38dc:	89a3      	ldrh	r3, [r4, #12]
    38de:	4313      	orrs	r3, r2
    38e0:	81a3      	strh	r3, [r4, #12]
    38e2:	4273      	negs	r3, r6
    38e4:	61a3      	str	r3, [r4, #24]
    38e6:	4b0e      	ldr	r3, [pc, #56]	; (3920 <setvbuf+0x108>)
    38e8:	2000      	movs	r0, #0
    38ea:	62ab      	str	r3, [r5, #40]	; 0x28
    38ec:	89a3      	ldrh	r3, [r4, #12]
    38ee:	6027      	str	r7, [r4, #0]
    38f0:	6127      	str	r7, [r4, #16]
    38f2:	6166      	str	r6, [r4, #20]
    38f4:	071a      	lsls	r2, r3, #28
    38f6:	d509      	bpl.n	390c <setvbuf+0xf4>
    38f8:	2203      	movs	r2, #3
    38fa:	4013      	ands	r3, r2
    38fc:	425a      	negs	r2, r3
    38fe:	4153      	adcs	r3, r2
    3900:	425b      	negs	r3, r3
    3902:	401e      	ands	r6, r3
    3904:	60a6      	str	r6, [r4, #8]
    3906:	e001      	b.n	390c <setvbuf+0xf4>
    3908:	2001      	movs	r0, #1
    390a:	4240      	negs	r0, r0
    390c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    390e:	46c0      	nop			; (mov r8, r8)
    3910:	2000008c 	.word	0x2000008c
    3914:	00004960 	.word	0x00004960
    3918:	00004980 	.word	0x00004980
    391c:	000049a0 	.word	0x000049a0
    3920:	000041ad 	.word	0x000041ad

00003924 <strcmp>:
    3924:	7802      	ldrb	r2, [r0, #0]
    3926:	780b      	ldrb	r3, [r1, #0]
    3928:	3001      	adds	r0, #1
    392a:	3101      	adds	r1, #1
    392c:	2a00      	cmp	r2, #0
    392e:	d001      	beq.n	3934 <strcmp+0x10>
    3930:	429a      	cmp	r2, r3
    3932:	d0f7      	beq.n	3924 <strcmp>
    3934:	1ad0      	subs	r0, r2, r3
    3936:	4770      	bx	lr

00003938 <__sfputc_r>:
    3938:	6893      	ldr	r3, [r2, #8]
    393a:	b510      	push	{r4, lr}
    393c:	3b01      	subs	r3, #1
    393e:	6093      	str	r3, [r2, #8]
    3940:	2b00      	cmp	r3, #0
    3942:	da05      	bge.n	3950 <__sfputc_r+0x18>
    3944:	6994      	ldr	r4, [r2, #24]
    3946:	42a3      	cmp	r3, r4
    3948:	db08      	blt.n	395c <__sfputc_r+0x24>
    394a:	b2cb      	uxtb	r3, r1
    394c:	2b0a      	cmp	r3, #10
    394e:	d005      	beq.n	395c <__sfputc_r+0x24>
    3950:	6813      	ldr	r3, [r2, #0]
    3952:	1c58      	adds	r0, r3, #1
    3954:	6010      	str	r0, [r2, #0]
    3956:	7019      	strb	r1, [r3, #0]
    3958:	b2c8      	uxtb	r0, r1
    395a:	e001      	b.n	3960 <__sfputc_r+0x28>
    395c:	f000 faa6 	bl	3eac <__swbuf_r>
    3960:	bd10      	pop	{r4, pc}

00003962 <__sfputs_r>:
    3962:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3964:	1c06      	adds	r6, r0, #0
    3966:	1c0f      	adds	r7, r1, #0
    3968:	1c14      	adds	r4, r2, #0
    396a:	18d5      	adds	r5, r2, r3
    396c:	42ac      	cmp	r4, r5
    396e:	d008      	beq.n	3982 <__sfputs_r+0x20>
    3970:	7821      	ldrb	r1, [r4, #0]
    3972:	1c30      	adds	r0, r6, #0
    3974:	1c3a      	adds	r2, r7, #0
    3976:	f7ff ffdf 	bl	3938 <__sfputc_r>
    397a:	3401      	adds	r4, #1
    397c:	1c43      	adds	r3, r0, #1
    397e:	d1f5      	bne.n	396c <__sfputs_r+0xa>
    3980:	e000      	b.n	3984 <__sfputs_r+0x22>
    3982:	2000      	movs	r0, #0
    3984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00003988 <_vfiprintf_r>:
    3988:	b5f0      	push	{r4, r5, r6, r7, lr}
    398a:	b09f      	sub	sp, #124	; 0x7c
    398c:	1c06      	adds	r6, r0, #0
    398e:	1c0f      	adds	r7, r1, #0
    3990:	9203      	str	r2, [sp, #12]
    3992:	9305      	str	r3, [sp, #20]
    3994:	2800      	cmp	r0, #0
    3996:	d004      	beq.n	39a2 <_vfiprintf_r+0x1a>
    3998:	6981      	ldr	r1, [r0, #24]
    399a:	2900      	cmp	r1, #0
    399c:	d101      	bne.n	39a2 <_vfiprintf_r+0x1a>
    399e:	f000 fc59 	bl	4254 <__sinit>
    39a2:	4b75      	ldr	r3, [pc, #468]	; (3b78 <_vfiprintf_r+0x1f0>)
    39a4:	429f      	cmp	r7, r3
    39a6:	d101      	bne.n	39ac <_vfiprintf_r+0x24>
    39a8:	6877      	ldr	r7, [r6, #4]
    39aa:	e008      	b.n	39be <_vfiprintf_r+0x36>
    39ac:	4b73      	ldr	r3, [pc, #460]	; (3b7c <_vfiprintf_r+0x1f4>)
    39ae:	429f      	cmp	r7, r3
    39b0:	d101      	bne.n	39b6 <_vfiprintf_r+0x2e>
    39b2:	68b7      	ldr	r7, [r6, #8]
    39b4:	e003      	b.n	39be <_vfiprintf_r+0x36>
    39b6:	4b72      	ldr	r3, [pc, #456]	; (3b80 <_vfiprintf_r+0x1f8>)
    39b8:	429f      	cmp	r7, r3
    39ba:	d100      	bne.n	39be <_vfiprintf_r+0x36>
    39bc:	68f7      	ldr	r7, [r6, #12]
    39be:	89bb      	ldrh	r3, [r7, #12]
    39c0:	071a      	lsls	r2, r3, #28
    39c2:	d50a      	bpl.n	39da <_vfiprintf_r+0x52>
    39c4:	693b      	ldr	r3, [r7, #16]
    39c6:	2b00      	cmp	r3, #0
    39c8:	d007      	beq.n	39da <_vfiprintf_r+0x52>
    39ca:	ad06      	add	r5, sp, #24
    39cc:	2300      	movs	r3, #0
    39ce:	616b      	str	r3, [r5, #20]
    39d0:	2320      	movs	r3, #32
    39d2:	766b      	strb	r3, [r5, #25]
    39d4:	2330      	movs	r3, #48	; 0x30
    39d6:	76ab      	strb	r3, [r5, #26]
    39d8:	e03b      	b.n	3a52 <_vfiprintf_r+0xca>
    39da:	1c30      	adds	r0, r6, #0
    39dc:	1c39      	adds	r1, r7, #0
    39de:	f000 fabd 	bl	3f5c <__swsetup_r>
    39e2:	2800      	cmp	r0, #0
    39e4:	d0f1      	beq.n	39ca <_vfiprintf_r+0x42>
    39e6:	2001      	movs	r0, #1
    39e8:	4240      	negs	r0, r0
    39ea:	e0c2      	b.n	3b72 <_vfiprintf_r+0x1ea>
    39ec:	9a05      	ldr	r2, [sp, #20]
    39ee:	1d11      	adds	r1, r2, #4
    39f0:	6812      	ldr	r2, [r2, #0]
    39f2:	9105      	str	r1, [sp, #20]
    39f4:	2a00      	cmp	r2, #0
    39f6:	db76      	blt.n	3ae6 <_vfiprintf_r+0x15e>
    39f8:	9209      	str	r2, [sp, #36]	; 0x24
    39fa:	3401      	adds	r4, #1
    39fc:	7823      	ldrb	r3, [r4, #0]
    39fe:	2b2e      	cmp	r3, #46	; 0x2e
    3a00:	d100      	bne.n	3a04 <_vfiprintf_r+0x7c>
    3a02:	e081      	b.n	3b08 <_vfiprintf_r+0x180>
    3a04:	7821      	ldrb	r1, [r4, #0]
    3a06:	485f      	ldr	r0, [pc, #380]	; (3b84 <_vfiprintf_r+0x1fc>)
    3a08:	2203      	movs	r2, #3
    3a0a:	f000 fced 	bl	43e8 <memchr>
    3a0e:	2800      	cmp	r0, #0
    3a10:	d007      	beq.n	3a22 <_vfiprintf_r+0x9a>
    3a12:	495c      	ldr	r1, [pc, #368]	; (3b84 <_vfiprintf_r+0x1fc>)
    3a14:	682a      	ldr	r2, [r5, #0]
    3a16:	1a43      	subs	r3, r0, r1
    3a18:	2040      	movs	r0, #64	; 0x40
    3a1a:	4098      	lsls	r0, r3
    3a1c:	4310      	orrs	r0, r2
    3a1e:	6028      	str	r0, [r5, #0]
    3a20:	3401      	adds	r4, #1
    3a22:	7821      	ldrb	r1, [r4, #0]
    3a24:	1c63      	adds	r3, r4, #1
    3a26:	4858      	ldr	r0, [pc, #352]	; (3b88 <_vfiprintf_r+0x200>)
    3a28:	2206      	movs	r2, #6
    3a2a:	9303      	str	r3, [sp, #12]
    3a2c:	7629      	strb	r1, [r5, #24]
    3a2e:	f000 fcdb 	bl	43e8 <memchr>
    3a32:	2800      	cmp	r0, #0
    3a34:	d100      	bne.n	3a38 <_vfiprintf_r+0xb0>
    3a36:	e08a      	b.n	3b4e <_vfiprintf_r+0x1c6>
    3a38:	4b54      	ldr	r3, [pc, #336]	; (3b8c <_vfiprintf_r+0x204>)
    3a3a:	2b00      	cmp	r3, #0
    3a3c:	d17e      	bne.n	3b3c <_vfiprintf_r+0x1b4>
    3a3e:	9b05      	ldr	r3, [sp, #20]
    3a40:	2207      	movs	r2, #7
    3a42:	3307      	adds	r3, #7
    3a44:	4393      	bics	r3, r2
    3a46:	3308      	adds	r3, #8
    3a48:	9305      	str	r3, [sp, #20]
    3a4a:	696a      	ldr	r2, [r5, #20]
    3a4c:	9904      	ldr	r1, [sp, #16]
    3a4e:	1853      	adds	r3, r2, r1
    3a50:	616b      	str	r3, [r5, #20]
    3a52:	9c03      	ldr	r4, [sp, #12]
    3a54:	7823      	ldrb	r3, [r4, #0]
    3a56:	2b00      	cmp	r3, #0
    3a58:	d104      	bne.n	3a64 <_vfiprintf_r+0xdc>
    3a5a:	9903      	ldr	r1, [sp, #12]
    3a5c:	1a61      	subs	r1, r4, r1
    3a5e:	9102      	str	r1, [sp, #8]
    3a60:	d010      	beq.n	3a84 <_vfiprintf_r+0xfc>
    3a62:	e003      	b.n	3a6c <_vfiprintf_r+0xe4>
    3a64:	2b25      	cmp	r3, #37	; 0x25
    3a66:	d0f8      	beq.n	3a5a <_vfiprintf_r+0xd2>
    3a68:	3401      	adds	r4, #1
    3a6a:	e7f3      	b.n	3a54 <_vfiprintf_r+0xcc>
    3a6c:	1c30      	adds	r0, r6, #0
    3a6e:	1c39      	adds	r1, r7, #0
    3a70:	9a03      	ldr	r2, [sp, #12]
    3a72:	9b02      	ldr	r3, [sp, #8]
    3a74:	f7ff ff75 	bl	3962 <__sfputs_r>
    3a78:	3001      	adds	r0, #1
    3a7a:	d075      	beq.n	3b68 <_vfiprintf_r+0x1e0>
    3a7c:	696a      	ldr	r2, [r5, #20]
    3a7e:	9902      	ldr	r1, [sp, #8]
    3a80:	1853      	adds	r3, r2, r1
    3a82:	616b      	str	r3, [r5, #20]
    3a84:	7823      	ldrb	r3, [r4, #0]
    3a86:	2b00      	cmp	r3, #0
    3a88:	d06e      	beq.n	3b68 <_vfiprintf_r+0x1e0>
    3a8a:	2201      	movs	r2, #1
    3a8c:	4252      	negs	r2, r2
    3a8e:	606a      	str	r2, [r5, #4]
    3a90:	466a      	mov	r2, sp
    3a92:	2300      	movs	r3, #0
    3a94:	325b      	adds	r2, #91	; 0x5b
    3a96:	3401      	adds	r4, #1
    3a98:	602b      	str	r3, [r5, #0]
    3a9a:	60eb      	str	r3, [r5, #12]
    3a9c:	60ab      	str	r3, [r5, #8]
    3a9e:	7013      	strb	r3, [r2, #0]
    3aa0:	65ab      	str	r3, [r5, #88]	; 0x58
    3aa2:	7821      	ldrb	r1, [r4, #0]
    3aa4:	483a      	ldr	r0, [pc, #232]	; (3b90 <_vfiprintf_r+0x208>)
    3aa6:	2205      	movs	r2, #5
    3aa8:	f000 fc9e 	bl	43e8 <memchr>
    3aac:	2800      	cmp	r0, #0
    3aae:	d008      	beq.n	3ac2 <_vfiprintf_r+0x13a>
    3ab0:	4a37      	ldr	r2, [pc, #220]	; (3b90 <_vfiprintf_r+0x208>)
    3ab2:	3401      	adds	r4, #1
    3ab4:	1a83      	subs	r3, r0, r2
    3ab6:	2001      	movs	r0, #1
    3ab8:	4098      	lsls	r0, r3
    3aba:	682b      	ldr	r3, [r5, #0]
    3abc:	4318      	orrs	r0, r3
    3abe:	6028      	str	r0, [r5, #0]
    3ac0:	e7ef      	b.n	3aa2 <_vfiprintf_r+0x11a>
    3ac2:	682b      	ldr	r3, [r5, #0]
    3ac4:	06d9      	lsls	r1, r3, #27
    3ac6:	d503      	bpl.n	3ad0 <_vfiprintf_r+0x148>
    3ac8:	466a      	mov	r2, sp
    3aca:	2120      	movs	r1, #32
    3acc:	325b      	adds	r2, #91	; 0x5b
    3ace:	7011      	strb	r1, [r2, #0]
    3ad0:	071a      	lsls	r2, r3, #28
    3ad2:	d503      	bpl.n	3adc <_vfiprintf_r+0x154>
    3ad4:	466a      	mov	r2, sp
    3ad6:	212b      	movs	r1, #43	; 0x2b
    3ad8:	325b      	adds	r2, #91	; 0x5b
    3ada:	7011      	strb	r1, [r2, #0]
    3adc:	7822      	ldrb	r2, [r4, #0]
    3ade:	2a2a      	cmp	r2, #42	; 0x2a
    3ae0:	d084      	beq.n	39ec <_vfiprintf_r+0x64>
    3ae2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3ae4:	e005      	b.n	3af2 <_vfiprintf_r+0x16a>
    3ae6:	4252      	negs	r2, r2
    3ae8:	60ea      	str	r2, [r5, #12]
    3aea:	2202      	movs	r2, #2
    3aec:	4313      	orrs	r3, r2
    3aee:	602b      	str	r3, [r5, #0]
    3af0:	e783      	b.n	39fa <_vfiprintf_r+0x72>
    3af2:	7822      	ldrb	r2, [r4, #0]
    3af4:	3a30      	subs	r2, #48	; 0x30
    3af6:	2a09      	cmp	r2, #9
    3af8:	d804      	bhi.n	3b04 <_vfiprintf_r+0x17c>
    3afa:	210a      	movs	r1, #10
    3afc:	434b      	muls	r3, r1
    3afe:	3401      	adds	r4, #1
    3b00:	189b      	adds	r3, r3, r2
    3b02:	e7f6      	b.n	3af2 <_vfiprintf_r+0x16a>
    3b04:	9309      	str	r3, [sp, #36]	; 0x24
    3b06:	e779      	b.n	39fc <_vfiprintf_r+0x74>
    3b08:	7863      	ldrb	r3, [r4, #1]
    3b0a:	2b2a      	cmp	r3, #42	; 0x2a
    3b0c:	d109      	bne.n	3b22 <_vfiprintf_r+0x19a>
    3b0e:	9b05      	ldr	r3, [sp, #20]
    3b10:	3402      	adds	r4, #2
    3b12:	1d1a      	adds	r2, r3, #4
    3b14:	681b      	ldr	r3, [r3, #0]
    3b16:	9205      	str	r2, [sp, #20]
    3b18:	2b00      	cmp	r3, #0
    3b1a:	da0d      	bge.n	3b38 <_vfiprintf_r+0x1b0>
    3b1c:	2301      	movs	r3, #1
    3b1e:	425b      	negs	r3, r3
    3b20:	e00a      	b.n	3b38 <_vfiprintf_r+0x1b0>
    3b22:	3401      	adds	r4, #1
    3b24:	2300      	movs	r3, #0
    3b26:	7822      	ldrb	r2, [r4, #0]
    3b28:	3a30      	subs	r2, #48	; 0x30
    3b2a:	2a09      	cmp	r2, #9
    3b2c:	d804      	bhi.n	3b38 <_vfiprintf_r+0x1b0>
    3b2e:	210a      	movs	r1, #10
    3b30:	434b      	muls	r3, r1
    3b32:	3401      	adds	r4, #1
    3b34:	189b      	adds	r3, r3, r2
    3b36:	e7f6      	b.n	3b26 <_vfiprintf_r+0x19e>
    3b38:	9307      	str	r3, [sp, #28]
    3b3a:	e763      	b.n	3a04 <_vfiprintf_r+0x7c>
    3b3c:	ab05      	add	r3, sp, #20
    3b3e:	9300      	str	r3, [sp, #0]
    3b40:	1c30      	adds	r0, r6, #0
    3b42:	1c29      	adds	r1, r5, #0
    3b44:	1c3a      	adds	r2, r7, #0
    3b46:	4b13      	ldr	r3, [pc, #76]	; (3b94 <_vfiprintf_r+0x20c>)
    3b48:	e000      	b.n	3b4c <_vfiprintf_r+0x1c4>
    3b4a:	bf00      	nop
    3b4c:	e007      	b.n	3b5e <_vfiprintf_r+0x1d6>
    3b4e:	ab05      	add	r3, sp, #20
    3b50:	9300      	str	r3, [sp, #0]
    3b52:	1c30      	adds	r0, r6, #0
    3b54:	1c29      	adds	r1, r5, #0
    3b56:	1c3a      	adds	r2, r7, #0
    3b58:	4b0e      	ldr	r3, [pc, #56]	; (3b94 <_vfiprintf_r+0x20c>)
    3b5a:	f000 f891 	bl	3c80 <_printf_i>
    3b5e:	9004      	str	r0, [sp, #16]
    3b60:	9904      	ldr	r1, [sp, #16]
    3b62:	3101      	adds	r1, #1
    3b64:	d000      	beq.n	3b68 <_vfiprintf_r+0x1e0>
    3b66:	e770      	b.n	3a4a <_vfiprintf_r+0xc2>
    3b68:	89bb      	ldrh	r3, [r7, #12]
    3b6a:	065a      	lsls	r2, r3, #25
    3b6c:	d500      	bpl.n	3b70 <_vfiprintf_r+0x1e8>
    3b6e:	e73a      	b.n	39e6 <_vfiprintf_r+0x5e>
    3b70:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3b72:	b01f      	add	sp, #124	; 0x7c
    3b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b76:	46c0      	nop			; (mov r8, r8)
    3b78:	00004960 	.word	0x00004960
    3b7c:	00004980 	.word	0x00004980
    3b80:	000049a0 	.word	0x000049a0
    3b84:	00004932 	.word	0x00004932
    3b88:	00004936 	.word	0x00004936
    3b8c:	00000000 	.word	0x00000000
    3b90:	0000492c 	.word	0x0000492c
    3b94:	00003963 	.word	0x00003963

00003b98 <_printf_common>:
    3b98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3b9a:	1c15      	adds	r5, r2, #0
    3b9c:	9301      	str	r3, [sp, #4]
    3b9e:	690a      	ldr	r2, [r1, #16]
    3ba0:	688b      	ldr	r3, [r1, #8]
    3ba2:	1c06      	adds	r6, r0, #0
    3ba4:	1c0c      	adds	r4, r1, #0
    3ba6:	4293      	cmp	r3, r2
    3ba8:	da00      	bge.n	3bac <_printf_common+0x14>
    3baa:	1c13      	adds	r3, r2, #0
    3bac:	1c22      	adds	r2, r4, #0
    3bae:	602b      	str	r3, [r5, #0]
    3bb0:	3243      	adds	r2, #67	; 0x43
    3bb2:	7812      	ldrb	r2, [r2, #0]
    3bb4:	2a00      	cmp	r2, #0
    3bb6:	d001      	beq.n	3bbc <_printf_common+0x24>
    3bb8:	3301      	adds	r3, #1
    3bba:	602b      	str	r3, [r5, #0]
    3bbc:	6820      	ldr	r0, [r4, #0]
    3bbe:	0680      	lsls	r0, r0, #26
    3bc0:	d502      	bpl.n	3bc8 <_printf_common+0x30>
    3bc2:	682b      	ldr	r3, [r5, #0]
    3bc4:	3302      	adds	r3, #2
    3bc6:	602b      	str	r3, [r5, #0]
    3bc8:	6821      	ldr	r1, [r4, #0]
    3bca:	2706      	movs	r7, #6
    3bcc:	400f      	ands	r7, r1
    3bce:	d01f      	beq.n	3c10 <_printf_common+0x78>
    3bd0:	1c23      	adds	r3, r4, #0
    3bd2:	3343      	adds	r3, #67	; 0x43
    3bd4:	781b      	ldrb	r3, [r3, #0]
    3bd6:	1e5a      	subs	r2, r3, #1
    3bd8:	4193      	sbcs	r3, r2
    3bda:	6822      	ldr	r2, [r4, #0]
    3bdc:	0692      	lsls	r2, r2, #26
    3bde:	d51f      	bpl.n	3c20 <_printf_common+0x88>
    3be0:	18e1      	adds	r1, r4, r3
    3be2:	3140      	adds	r1, #64	; 0x40
    3be4:	2030      	movs	r0, #48	; 0x30
    3be6:	70c8      	strb	r0, [r1, #3]
    3be8:	1c21      	adds	r1, r4, #0
    3bea:	1c5a      	adds	r2, r3, #1
    3bec:	3145      	adds	r1, #69	; 0x45
    3bee:	7809      	ldrb	r1, [r1, #0]
    3bf0:	18a2      	adds	r2, r4, r2
    3bf2:	3240      	adds	r2, #64	; 0x40
    3bf4:	3302      	adds	r3, #2
    3bf6:	70d1      	strb	r1, [r2, #3]
    3bf8:	e012      	b.n	3c20 <_printf_common+0x88>
    3bfa:	1c22      	adds	r2, r4, #0
    3bfc:	1c30      	adds	r0, r6, #0
    3bfe:	9901      	ldr	r1, [sp, #4]
    3c00:	3219      	adds	r2, #25
    3c02:	2301      	movs	r3, #1
    3c04:	9f08      	ldr	r7, [sp, #32]
    3c06:	47b8      	blx	r7
    3c08:	3001      	adds	r0, #1
    3c0a:	d011      	beq.n	3c30 <_printf_common+0x98>
    3c0c:	9f00      	ldr	r7, [sp, #0]
    3c0e:	3701      	adds	r7, #1
    3c10:	9700      	str	r7, [sp, #0]
    3c12:	68e0      	ldr	r0, [r4, #12]
    3c14:	6829      	ldr	r1, [r5, #0]
    3c16:	9f00      	ldr	r7, [sp, #0]
    3c18:	1a43      	subs	r3, r0, r1
    3c1a:	429f      	cmp	r7, r3
    3c1c:	dbed      	blt.n	3bfa <_printf_common+0x62>
    3c1e:	e7d7      	b.n	3bd0 <_printf_common+0x38>
    3c20:	1c22      	adds	r2, r4, #0
    3c22:	1c30      	adds	r0, r6, #0
    3c24:	9901      	ldr	r1, [sp, #4]
    3c26:	3243      	adds	r2, #67	; 0x43
    3c28:	9f08      	ldr	r7, [sp, #32]
    3c2a:	47b8      	blx	r7
    3c2c:	3001      	adds	r0, #1
    3c2e:	d102      	bne.n	3c36 <_printf_common+0x9e>
    3c30:	2001      	movs	r0, #1
    3c32:	4240      	negs	r0, r0
    3c34:	e023      	b.n	3c7e <_printf_common+0xe6>
    3c36:	6820      	ldr	r0, [r4, #0]
    3c38:	2106      	movs	r1, #6
    3c3a:	682b      	ldr	r3, [r5, #0]
    3c3c:	68e2      	ldr	r2, [r4, #12]
    3c3e:	4001      	ands	r1, r0
    3c40:	2500      	movs	r5, #0
    3c42:	2904      	cmp	r1, #4
    3c44:	d103      	bne.n	3c4e <_printf_common+0xb6>
    3c46:	1ad5      	subs	r5, r2, r3
    3c48:	43eb      	mvns	r3, r5
    3c4a:	17db      	asrs	r3, r3, #31
    3c4c:	401d      	ands	r5, r3
    3c4e:	68a2      	ldr	r2, [r4, #8]
    3c50:	6923      	ldr	r3, [r4, #16]
    3c52:	429a      	cmp	r2, r3
    3c54:	dd01      	ble.n	3c5a <_printf_common+0xc2>
    3c56:	1ad3      	subs	r3, r2, r3
    3c58:	18ed      	adds	r5, r5, r3
    3c5a:	2700      	movs	r7, #0
    3c5c:	9700      	str	r7, [sp, #0]
    3c5e:	9f00      	ldr	r7, [sp, #0]
    3c60:	42af      	cmp	r7, r5
    3c62:	da0b      	bge.n	3c7c <_printf_common+0xe4>
    3c64:	1c22      	adds	r2, r4, #0
    3c66:	1c30      	adds	r0, r6, #0
    3c68:	9901      	ldr	r1, [sp, #4]
    3c6a:	321a      	adds	r2, #26
    3c6c:	2301      	movs	r3, #1
    3c6e:	9f08      	ldr	r7, [sp, #32]
    3c70:	47b8      	blx	r7
    3c72:	3001      	adds	r0, #1
    3c74:	d0dc      	beq.n	3c30 <_printf_common+0x98>
    3c76:	9f00      	ldr	r7, [sp, #0]
    3c78:	3701      	adds	r7, #1
    3c7a:	e7ef      	b.n	3c5c <_printf_common+0xc4>
    3c7c:	2000      	movs	r0, #0
    3c7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00003c80 <_printf_i>:
    3c80:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c82:	1c0d      	adds	r5, r1, #0
    3c84:	b08b      	sub	sp, #44	; 0x2c
    3c86:	3543      	adds	r5, #67	; 0x43
    3c88:	9206      	str	r2, [sp, #24]
    3c8a:	9005      	str	r0, [sp, #20]
    3c8c:	9307      	str	r3, [sp, #28]
    3c8e:	9504      	str	r5, [sp, #16]
    3c90:	7e0b      	ldrb	r3, [r1, #24]
    3c92:	1c0c      	adds	r4, r1, #0
    3c94:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3c96:	2b6e      	cmp	r3, #110	; 0x6e
    3c98:	d100      	bne.n	3c9c <_printf_i+0x1c>
    3c9a:	e0a7      	b.n	3dec <_printf_i+0x16c>
    3c9c:	d811      	bhi.n	3cc2 <_printf_i+0x42>
    3c9e:	2b63      	cmp	r3, #99	; 0x63
    3ca0:	d022      	beq.n	3ce8 <_printf_i+0x68>
    3ca2:	d809      	bhi.n	3cb8 <_printf_i+0x38>
    3ca4:	2b00      	cmp	r3, #0
    3ca6:	d100      	bne.n	3caa <_printf_i+0x2a>
    3ca8:	e0b0      	b.n	3e0c <_printf_i+0x18c>
    3caa:	2b58      	cmp	r3, #88	; 0x58
    3cac:	d000      	beq.n	3cb0 <_printf_i+0x30>
    3cae:	e0c0      	b.n	3e32 <_printf_i+0x1b2>
    3cb0:	3145      	adds	r1, #69	; 0x45
    3cb2:	700b      	strb	r3, [r1, #0]
    3cb4:	4d7b      	ldr	r5, [pc, #492]	; (3ea4 <_printf_i+0x224>)
    3cb6:	e04e      	b.n	3d56 <_printf_i+0xd6>
    3cb8:	2b64      	cmp	r3, #100	; 0x64
    3cba:	d01c      	beq.n	3cf6 <_printf_i+0x76>
    3cbc:	2b69      	cmp	r3, #105	; 0x69
    3cbe:	d01a      	beq.n	3cf6 <_printf_i+0x76>
    3cc0:	e0b7      	b.n	3e32 <_printf_i+0x1b2>
    3cc2:	2b73      	cmp	r3, #115	; 0x73
    3cc4:	d100      	bne.n	3cc8 <_printf_i+0x48>
    3cc6:	e0a5      	b.n	3e14 <_printf_i+0x194>
    3cc8:	d809      	bhi.n	3cde <_printf_i+0x5e>
    3cca:	2b6f      	cmp	r3, #111	; 0x6f
    3ccc:	d029      	beq.n	3d22 <_printf_i+0xa2>
    3cce:	2b70      	cmp	r3, #112	; 0x70
    3cd0:	d000      	beq.n	3cd4 <_printf_i+0x54>
    3cd2:	e0ae      	b.n	3e32 <_printf_i+0x1b2>
    3cd4:	680e      	ldr	r6, [r1, #0]
    3cd6:	2320      	movs	r3, #32
    3cd8:	4333      	orrs	r3, r6
    3cda:	600b      	str	r3, [r1, #0]
    3cdc:	e036      	b.n	3d4c <_printf_i+0xcc>
    3cde:	2b75      	cmp	r3, #117	; 0x75
    3ce0:	d01f      	beq.n	3d22 <_printf_i+0xa2>
    3ce2:	2b78      	cmp	r3, #120	; 0x78
    3ce4:	d032      	beq.n	3d4c <_printf_i+0xcc>
    3ce6:	e0a4      	b.n	3e32 <_printf_i+0x1b2>
    3ce8:	6813      	ldr	r3, [r2, #0]
    3cea:	1c0d      	adds	r5, r1, #0
    3cec:	1d19      	adds	r1, r3, #4
    3cee:	3542      	adds	r5, #66	; 0x42
    3cf0:	6011      	str	r1, [r2, #0]
    3cf2:	681b      	ldr	r3, [r3, #0]
    3cf4:	e09f      	b.n	3e36 <_printf_i+0x1b6>
    3cf6:	6821      	ldr	r1, [r4, #0]
    3cf8:	6813      	ldr	r3, [r2, #0]
    3cfa:	060e      	lsls	r6, r1, #24
    3cfc:	d503      	bpl.n	3d06 <_printf_i+0x86>
    3cfe:	1d19      	adds	r1, r3, #4
    3d00:	6011      	str	r1, [r2, #0]
    3d02:	681e      	ldr	r6, [r3, #0]
    3d04:	e005      	b.n	3d12 <_printf_i+0x92>
    3d06:	0648      	lsls	r0, r1, #25
    3d08:	d5f9      	bpl.n	3cfe <_printf_i+0x7e>
    3d0a:	1d19      	adds	r1, r3, #4
    3d0c:	6011      	str	r1, [r2, #0]
    3d0e:	2100      	movs	r1, #0
    3d10:	5e5e      	ldrsh	r6, [r3, r1]
    3d12:	4b64      	ldr	r3, [pc, #400]	; (3ea4 <_printf_i+0x224>)
    3d14:	2e00      	cmp	r6, #0
    3d16:	da3b      	bge.n	3d90 <_printf_i+0x110>
    3d18:	9d04      	ldr	r5, [sp, #16]
    3d1a:	222d      	movs	r2, #45	; 0x2d
    3d1c:	4276      	negs	r6, r6
    3d1e:	702a      	strb	r2, [r5, #0]
    3d20:	e036      	b.n	3d90 <_printf_i+0x110>
    3d22:	6821      	ldr	r1, [r4, #0]
    3d24:	6813      	ldr	r3, [r2, #0]
    3d26:	060e      	lsls	r6, r1, #24
    3d28:	d503      	bpl.n	3d32 <_printf_i+0xb2>
    3d2a:	1d19      	adds	r1, r3, #4
    3d2c:	6011      	str	r1, [r2, #0]
    3d2e:	681e      	ldr	r6, [r3, #0]
    3d30:	e004      	b.n	3d3c <_printf_i+0xbc>
    3d32:	0648      	lsls	r0, r1, #25
    3d34:	d5f9      	bpl.n	3d2a <_printf_i+0xaa>
    3d36:	1d19      	adds	r1, r3, #4
    3d38:	881e      	ldrh	r6, [r3, #0]
    3d3a:	6011      	str	r1, [r2, #0]
    3d3c:	4b59      	ldr	r3, [pc, #356]	; (3ea4 <_printf_i+0x224>)
    3d3e:	7e22      	ldrb	r2, [r4, #24]
    3d40:	9303      	str	r3, [sp, #12]
    3d42:	2708      	movs	r7, #8
    3d44:	2a6f      	cmp	r2, #111	; 0x6f
    3d46:	d01e      	beq.n	3d86 <_printf_i+0x106>
    3d48:	270a      	movs	r7, #10
    3d4a:	e01c      	b.n	3d86 <_printf_i+0x106>
    3d4c:	1c23      	adds	r3, r4, #0
    3d4e:	2178      	movs	r1, #120	; 0x78
    3d50:	3345      	adds	r3, #69	; 0x45
    3d52:	4d55      	ldr	r5, [pc, #340]	; (3ea8 <_printf_i+0x228>)
    3d54:	7019      	strb	r1, [r3, #0]
    3d56:	6811      	ldr	r1, [r2, #0]
    3d58:	6823      	ldr	r3, [r4, #0]
    3d5a:	1d08      	adds	r0, r1, #4
    3d5c:	9503      	str	r5, [sp, #12]
    3d5e:	6010      	str	r0, [r2, #0]
    3d60:	061e      	lsls	r6, r3, #24
    3d62:	d501      	bpl.n	3d68 <_printf_i+0xe8>
    3d64:	680e      	ldr	r6, [r1, #0]
    3d66:	e002      	b.n	3d6e <_printf_i+0xee>
    3d68:	0658      	lsls	r0, r3, #25
    3d6a:	d5fb      	bpl.n	3d64 <_printf_i+0xe4>
    3d6c:	880e      	ldrh	r6, [r1, #0]
    3d6e:	07d9      	lsls	r1, r3, #31
    3d70:	d502      	bpl.n	3d78 <_printf_i+0xf8>
    3d72:	2220      	movs	r2, #32
    3d74:	4313      	orrs	r3, r2
    3d76:	6023      	str	r3, [r4, #0]
    3d78:	2710      	movs	r7, #16
    3d7a:	2e00      	cmp	r6, #0
    3d7c:	d103      	bne.n	3d86 <_printf_i+0x106>
    3d7e:	6822      	ldr	r2, [r4, #0]
    3d80:	2320      	movs	r3, #32
    3d82:	439a      	bics	r2, r3
    3d84:	6022      	str	r2, [r4, #0]
    3d86:	1c23      	adds	r3, r4, #0
    3d88:	2200      	movs	r2, #0
    3d8a:	3343      	adds	r3, #67	; 0x43
    3d8c:	701a      	strb	r2, [r3, #0]
    3d8e:	e001      	b.n	3d94 <_printf_i+0x114>
    3d90:	9303      	str	r3, [sp, #12]
    3d92:	270a      	movs	r7, #10
    3d94:	6863      	ldr	r3, [r4, #4]
    3d96:	60a3      	str	r3, [r4, #8]
    3d98:	2b00      	cmp	r3, #0
    3d9a:	db03      	blt.n	3da4 <_printf_i+0x124>
    3d9c:	6825      	ldr	r5, [r4, #0]
    3d9e:	2204      	movs	r2, #4
    3da0:	4395      	bics	r5, r2
    3da2:	6025      	str	r5, [r4, #0]
    3da4:	2e00      	cmp	r6, #0
    3da6:	d102      	bne.n	3dae <_printf_i+0x12e>
    3da8:	9d04      	ldr	r5, [sp, #16]
    3daa:	2b00      	cmp	r3, #0
    3dac:	d00e      	beq.n	3dcc <_printf_i+0x14c>
    3dae:	9d04      	ldr	r5, [sp, #16]
    3db0:	1c30      	adds	r0, r6, #0
    3db2:	1c39      	adds	r1, r7, #0
    3db4:	f7ff fca6 	bl	3704 <__aeabi_uidivmod>
    3db8:	9803      	ldr	r0, [sp, #12]
    3dba:	3d01      	subs	r5, #1
    3dbc:	5c43      	ldrb	r3, [r0, r1]
    3dbe:	1c30      	adds	r0, r6, #0
    3dc0:	702b      	strb	r3, [r5, #0]
    3dc2:	1c39      	adds	r1, r7, #0
    3dc4:	f7ff fc5a 	bl	367c <__aeabi_uidiv>
    3dc8:	1e06      	subs	r6, r0, #0
    3dca:	d1f1      	bne.n	3db0 <_printf_i+0x130>
    3dcc:	2f08      	cmp	r7, #8
    3dce:	d109      	bne.n	3de4 <_printf_i+0x164>
    3dd0:	6821      	ldr	r1, [r4, #0]
    3dd2:	07c9      	lsls	r1, r1, #31
    3dd4:	d506      	bpl.n	3de4 <_printf_i+0x164>
    3dd6:	6862      	ldr	r2, [r4, #4]
    3dd8:	6923      	ldr	r3, [r4, #16]
    3dda:	429a      	cmp	r2, r3
    3ddc:	dc02      	bgt.n	3de4 <_printf_i+0x164>
    3dde:	3d01      	subs	r5, #1
    3de0:	2330      	movs	r3, #48	; 0x30
    3de2:	702b      	strb	r3, [r5, #0]
    3de4:	9e04      	ldr	r6, [sp, #16]
    3de6:	1b73      	subs	r3, r6, r5
    3de8:	6123      	str	r3, [r4, #16]
    3dea:	e02a      	b.n	3e42 <_printf_i+0x1c2>
    3dec:	6808      	ldr	r0, [r1, #0]
    3dee:	6813      	ldr	r3, [r2, #0]
    3df0:	6949      	ldr	r1, [r1, #20]
    3df2:	0605      	lsls	r5, r0, #24
    3df4:	d504      	bpl.n	3e00 <_printf_i+0x180>
    3df6:	1d18      	adds	r0, r3, #4
    3df8:	6010      	str	r0, [r2, #0]
    3dfa:	681b      	ldr	r3, [r3, #0]
    3dfc:	6019      	str	r1, [r3, #0]
    3dfe:	e005      	b.n	3e0c <_printf_i+0x18c>
    3e00:	0646      	lsls	r6, r0, #25
    3e02:	d5f8      	bpl.n	3df6 <_printf_i+0x176>
    3e04:	1d18      	adds	r0, r3, #4
    3e06:	6010      	str	r0, [r2, #0]
    3e08:	681b      	ldr	r3, [r3, #0]
    3e0a:	8019      	strh	r1, [r3, #0]
    3e0c:	2300      	movs	r3, #0
    3e0e:	6123      	str	r3, [r4, #16]
    3e10:	9d04      	ldr	r5, [sp, #16]
    3e12:	e016      	b.n	3e42 <_printf_i+0x1c2>
    3e14:	6813      	ldr	r3, [r2, #0]
    3e16:	1d19      	adds	r1, r3, #4
    3e18:	6011      	str	r1, [r2, #0]
    3e1a:	681d      	ldr	r5, [r3, #0]
    3e1c:	1c28      	adds	r0, r5, #0
    3e1e:	f000 fbe9 	bl	45f4 <strlen>
    3e22:	6863      	ldr	r3, [r4, #4]
    3e24:	6120      	str	r0, [r4, #16]
    3e26:	4298      	cmp	r0, r3
    3e28:	d900      	bls.n	3e2c <_printf_i+0x1ac>
    3e2a:	6123      	str	r3, [r4, #16]
    3e2c:	6920      	ldr	r0, [r4, #16]
    3e2e:	6060      	str	r0, [r4, #4]
    3e30:	e004      	b.n	3e3c <_printf_i+0x1bc>
    3e32:	1c25      	adds	r5, r4, #0
    3e34:	3542      	adds	r5, #66	; 0x42
    3e36:	702b      	strb	r3, [r5, #0]
    3e38:	2301      	movs	r3, #1
    3e3a:	6123      	str	r3, [r4, #16]
    3e3c:	9e04      	ldr	r6, [sp, #16]
    3e3e:	2300      	movs	r3, #0
    3e40:	7033      	strb	r3, [r6, #0]
    3e42:	9e07      	ldr	r6, [sp, #28]
    3e44:	9805      	ldr	r0, [sp, #20]
    3e46:	9600      	str	r6, [sp, #0]
    3e48:	1c21      	adds	r1, r4, #0
    3e4a:	aa09      	add	r2, sp, #36	; 0x24
    3e4c:	9b06      	ldr	r3, [sp, #24]
    3e4e:	f7ff fea3 	bl	3b98 <_printf_common>
    3e52:	3001      	adds	r0, #1
    3e54:	d102      	bne.n	3e5c <_printf_i+0x1dc>
    3e56:	2001      	movs	r0, #1
    3e58:	4240      	negs	r0, r0
    3e5a:	e021      	b.n	3ea0 <_printf_i+0x220>
    3e5c:	1c2a      	adds	r2, r5, #0
    3e5e:	9805      	ldr	r0, [sp, #20]
    3e60:	9906      	ldr	r1, [sp, #24]
    3e62:	6923      	ldr	r3, [r4, #16]
    3e64:	9d07      	ldr	r5, [sp, #28]
    3e66:	47a8      	blx	r5
    3e68:	3001      	adds	r0, #1
    3e6a:	d0f4      	beq.n	3e56 <_printf_i+0x1d6>
    3e6c:	6826      	ldr	r6, [r4, #0]
    3e6e:	07b6      	lsls	r6, r6, #30
    3e70:	d405      	bmi.n	3e7e <_printf_i+0x1fe>
    3e72:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3e74:	68e0      	ldr	r0, [r4, #12]
    3e76:	4298      	cmp	r0, r3
    3e78:	da12      	bge.n	3ea0 <_printf_i+0x220>
    3e7a:	1c18      	adds	r0, r3, #0
    3e7c:	e010      	b.n	3ea0 <_printf_i+0x220>
    3e7e:	2500      	movs	r5, #0
    3e80:	68e0      	ldr	r0, [r4, #12]
    3e82:	9909      	ldr	r1, [sp, #36]	; 0x24
    3e84:	1a43      	subs	r3, r0, r1
    3e86:	429d      	cmp	r5, r3
    3e88:	daf3      	bge.n	3e72 <_printf_i+0x1f2>
    3e8a:	1c22      	adds	r2, r4, #0
    3e8c:	9805      	ldr	r0, [sp, #20]
    3e8e:	9906      	ldr	r1, [sp, #24]
    3e90:	3219      	adds	r2, #25
    3e92:	2301      	movs	r3, #1
    3e94:	9e07      	ldr	r6, [sp, #28]
    3e96:	47b0      	blx	r6
    3e98:	3001      	adds	r0, #1
    3e9a:	d0dc      	beq.n	3e56 <_printf_i+0x1d6>
    3e9c:	3501      	adds	r5, #1
    3e9e:	e7ef      	b.n	3e80 <_printf_i+0x200>
    3ea0:	b00b      	add	sp, #44	; 0x2c
    3ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ea4:	0000493d 	.word	0x0000493d
    3ea8:	0000494e 	.word	0x0000494e

00003eac <__swbuf_r>:
    3eac:	b570      	push	{r4, r5, r6, lr}
    3eae:	1c05      	adds	r5, r0, #0
    3eb0:	1c0e      	adds	r6, r1, #0
    3eb2:	1c14      	adds	r4, r2, #0
    3eb4:	2800      	cmp	r0, #0
    3eb6:	d004      	beq.n	3ec2 <__swbuf_r+0x16>
    3eb8:	6982      	ldr	r2, [r0, #24]
    3eba:	2a00      	cmp	r2, #0
    3ebc:	d101      	bne.n	3ec2 <__swbuf_r+0x16>
    3ebe:	f000 f9c9 	bl	4254 <__sinit>
    3ec2:	4b23      	ldr	r3, [pc, #140]	; (3f50 <__swbuf_r+0xa4>)
    3ec4:	429c      	cmp	r4, r3
    3ec6:	d101      	bne.n	3ecc <__swbuf_r+0x20>
    3ec8:	686c      	ldr	r4, [r5, #4]
    3eca:	e008      	b.n	3ede <__swbuf_r+0x32>
    3ecc:	4b21      	ldr	r3, [pc, #132]	; (3f54 <__swbuf_r+0xa8>)
    3ece:	429c      	cmp	r4, r3
    3ed0:	d101      	bne.n	3ed6 <__swbuf_r+0x2a>
    3ed2:	68ac      	ldr	r4, [r5, #8]
    3ed4:	e003      	b.n	3ede <__swbuf_r+0x32>
    3ed6:	4b20      	ldr	r3, [pc, #128]	; (3f58 <__swbuf_r+0xac>)
    3ed8:	429c      	cmp	r4, r3
    3eda:	d100      	bne.n	3ede <__swbuf_r+0x32>
    3edc:	68ec      	ldr	r4, [r5, #12]
    3ede:	69a3      	ldr	r3, [r4, #24]
    3ee0:	60a3      	str	r3, [r4, #8]
    3ee2:	89a3      	ldrh	r3, [r4, #12]
    3ee4:	071a      	lsls	r2, r3, #28
    3ee6:	d50a      	bpl.n	3efe <__swbuf_r+0x52>
    3ee8:	6923      	ldr	r3, [r4, #16]
    3eea:	2b00      	cmp	r3, #0
    3eec:	d007      	beq.n	3efe <__swbuf_r+0x52>
    3eee:	6822      	ldr	r2, [r4, #0]
    3ef0:	6923      	ldr	r3, [r4, #16]
    3ef2:	b2f6      	uxtb	r6, r6
    3ef4:	1ad0      	subs	r0, r2, r3
    3ef6:	6962      	ldr	r2, [r4, #20]
    3ef8:	4290      	cmp	r0, r2
    3efa:	db0f      	blt.n	3f1c <__swbuf_r+0x70>
    3efc:	e008      	b.n	3f10 <__swbuf_r+0x64>
    3efe:	1c28      	adds	r0, r5, #0
    3f00:	1c21      	adds	r1, r4, #0
    3f02:	f000 f82b 	bl	3f5c <__swsetup_r>
    3f06:	2800      	cmp	r0, #0
    3f08:	d0f1      	beq.n	3eee <__swbuf_r+0x42>
    3f0a:	2001      	movs	r0, #1
    3f0c:	4240      	negs	r0, r0
    3f0e:	e01d      	b.n	3f4c <__swbuf_r+0xa0>
    3f10:	1c28      	adds	r0, r5, #0
    3f12:	1c21      	adds	r1, r4, #0
    3f14:	f000 f91e 	bl	4154 <_fflush_r>
    3f18:	2800      	cmp	r0, #0
    3f1a:	d1f6      	bne.n	3f0a <__swbuf_r+0x5e>
    3f1c:	68a3      	ldr	r3, [r4, #8]
    3f1e:	3001      	adds	r0, #1
    3f20:	3b01      	subs	r3, #1
    3f22:	60a3      	str	r3, [r4, #8]
    3f24:	6823      	ldr	r3, [r4, #0]
    3f26:	1c5a      	adds	r2, r3, #1
    3f28:	6022      	str	r2, [r4, #0]
    3f2a:	701e      	strb	r6, [r3, #0]
    3f2c:	6963      	ldr	r3, [r4, #20]
    3f2e:	4298      	cmp	r0, r3
    3f30:	d005      	beq.n	3f3e <__swbuf_r+0x92>
    3f32:	89a3      	ldrh	r3, [r4, #12]
    3f34:	1c30      	adds	r0, r6, #0
    3f36:	07da      	lsls	r2, r3, #31
    3f38:	d508      	bpl.n	3f4c <__swbuf_r+0xa0>
    3f3a:	2e0a      	cmp	r6, #10
    3f3c:	d106      	bne.n	3f4c <__swbuf_r+0xa0>
    3f3e:	1c28      	adds	r0, r5, #0
    3f40:	1c21      	adds	r1, r4, #0
    3f42:	f000 f907 	bl	4154 <_fflush_r>
    3f46:	2800      	cmp	r0, #0
    3f48:	d1df      	bne.n	3f0a <__swbuf_r+0x5e>
    3f4a:	1c30      	adds	r0, r6, #0
    3f4c:	bd70      	pop	{r4, r5, r6, pc}
    3f4e:	46c0      	nop			; (mov r8, r8)
    3f50:	00004960 	.word	0x00004960
    3f54:	00004980 	.word	0x00004980
    3f58:	000049a0 	.word	0x000049a0

00003f5c <__swsetup_r>:
    3f5c:	4b34      	ldr	r3, [pc, #208]	; (4030 <__swsetup_r+0xd4>)
    3f5e:	b570      	push	{r4, r5, r6, lr}
    3f60:	681d      	ldr	r5, [r3, #0]
    3f62:	1c06      	adds	r6, r0, #0
    3f64:	1c0c      	adds	r4, r1, #0
    3f66:	2d00      	cmp	r5, #0
    3f68:	d005      	beq.n	3f76 <__swsetup_r+0x1a>
    3f6a:	69a9      	ldr	r1, [r5, #24]
    3f6c:	2900      	cmp	r1, #0
    3f6e:	d102      	bne.n	3f76 <__swsetup_r+0x1a>
    3f70:	1c28      	adds	r0, r5, #0
    3f72:	f000 f96f 	bl	4254 <__sinit>
    3f76:	4b2f      	ldr	r3, [pc, #188]	; (4034 <__swsetup_r+0xd8>)
    3f78:	429c      	cmp	r4, r3
    3f7a:	d101      	bne.n	3f80 <__swsetup_r+0x24>
    3f7c:	686c      	ldr	r4, [r5, #4]
    3f7e:	e008      	b.n	3f92 <__swsetup_r+0x36>
    3f80:	4b2d      	ldr	r3, [pc, #180]	; (4038 <__swsetup_r+0xdc>)
    3f82:	429c      	cmp	r4, r3
    3f84:	d101      	bne.n	3f8a <__swsetup_r+0x2e>
    3f86:	68ac      	ldr	r4, [r5, #8]
    3f88:	e003      	b.n	3f92 <__swsetup_r+0x36>
    3f8a:	4b2c      	ldr	r3, [pc, #176]	; (403c <__swsetup_r+0xe0>)
    3f8c:	429c      	cmp	r4, r3
    3f8e:	d100      	bne.n	3f92 <__swsetup_r+0x36>
    3f90:	68ec      	ldr	r4, [r5, #12]
    3f92:	89a2      	ldrh	r2, [r4, #12]
    3f94:	b293      	uxth	r3, r2
    3f96:	0719      	lsls	r1, r3, #28
    3f98:	d421      	bmi.n	3fde <__swsetup_r+0x82>
    3f9a:	06d9      	lsls	r1, r3, #27
    3f9c:	d405      	bmi.n	3faa <__swsetup_r+0x4e>
    3f9e:	2309      	movs	r3, #9
    3fa0:	6033      	str	r3, [r6, #0]
    3fa2:	2340      	movs	r3, #64	; 0x40
    3fa4:	431a      	orrs	r2, r3
    3fa6:	81a2      	strh	r2, [r4, #12]
    3fa8:	e03f      	b.n	402a <__swsetup_r+0xce>
    3faa:	075a      	lsls	r2, r3, #29
    3fac:	d513      	bpl.n	3fd6 <__swsetup_r+0x7a>
    3fae:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3fb0:	2900      	cmp	r1, #0
    3fb2:	d008      	beq.n	3fc6 <__swsetup_r+0x6a>
    3fb4:	1c23      	adds	r3, r4, #0
    3fb6:	3344      	adds	r3, #68	; 0x44
    3fb8:	4299      	cmp	r1, r3
    3fba:	d002      	beq.n	3fc2 <__swsetup_r+0x66>
    3fbc:	1c30      	adds	r0, r6, #0
    3fbe:	f000 fa1f 	bl	4400 <_free_r>
    3fc2:	2300      	movs	r3, #0
    3fc4:	6363      	str	r3, [r4, #52]	; 0x34
    3fc6:	89a3      	ldrh	r3, [r4, #12]
    3fc8:	2224      	movs	r2, #36	; 0x24
    3fca:	4393      	bics	r3, r2
    3fcc:	81a3      	strh	r3, [r4, #12]
    3fce:	2300      	movs	r3, #0
    3fd0:	6063      	str	r3, [r4, #4]
    3fd2:	6923      	ldr	r3, [r4, #16]
    3fd4:	6023      	str	r3, [r4, #0]
    3fd6:	89a3      	ldrh	r3, [r4, #12]
    3fd8:	2208      	movs	r2, #8
    3fda:	4313      	orrs	r3, r2
    3fdc:	81a3      	strh	r3, [r4, #12]
    3fde:	6921      	ldr	r1, [r4, #16]
    3fe0:	2900      	cmp	r1, #0
    3fe2:	d10b      	bne.n	3ffc <__swsetup_r+0xa0>
    3fe4:	89a3      	ldrh	r3, [r4, #12]
    3fe6:	22a0      	movs	r2, #160	; 0xa0
    3fe8:	0092      	lsls	r2, r2, #2
    3fea:	401a      	ands	r2, r3
    3fec:	2380      	movs	r3, #128	; 0x80
    3fee:	009b      	lsls	r3, r3, #2
    3ff0:	429a      	cmp	r2, r3
    3ff2:	d003      	beq.n	3ffc <__swsetup_r+0xa0>
    3ff4:	1c30      	adds	r0, r6, #0
    3ff6:	1c21      	adds	r1, r4, #0
    3ff8:	f000 f99c 	bl	4334 <__smakebuf_r>
    3ffc:	89a3      	ldrh	r3, [r4, #12]
    3ffe:	2201      	movs	r2, #1
    4000:	401a      	ands	r2, r3
    4002:	d005      	beq.n	4010 <__swsetup_r+0xb4>
    4004:	6961      	ldr	r1, [r4, #20]
    4006:	2200      	movs	r2, #0
    4008:	60a2      	str	r2, [r4, #8]
    400a:	424a      	negs	r2, r1
    400c:	61a2      	str	r2, [r4, #24]
    400e:	e003      	b.n	4018 <__swsetup_r+0xbc>
    4010:	0799      	lsls	r1, r3, #30
    4012:	d400      	bmi.n	4016 <__swsetup_r+0xba>
    4014:	6962      	ldr	r2, [r4, #20]
    4016:	60a2      	str	r2, [r4, #8]
    4018:	6922      	ldr	r2, [r4, #16]
    401a:	2000      	movs	r0, #0
    401c:	4282      	cmp	r2, r0
    401e:	d106      	bne.n	402e <__swsetup_r+0xd2>
    4020:	0619      	lsls	r1, r3, #24
    4022:	d504      	bpl.n	402e <__swsetup_r+0xd2>
    4024:	2240      	movs	r2, #64	; 0x40
    4026:	4313      	orrs	r3, r2
    4028:	81a3      	strh	r3, [r4, #12]
    402a:	2001      	movs	r0, #1
    402c:	4240      	negs	r0, r0
    402e:	bd70      	pop	{r4, r5, r6, pc}
    4030:	2000008c 	.word	0x2000008c
    4034:	00004960 	.word	0x00004960
    4038:	00004980 	.word	0x00004980
    403c:	000049a0 	.word	0x000049a0

00004040 <__sflush_r>:
    4040:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4042:	898b      	ldrh	r3, [r1, #12]
    4044:	1c05      	adds	r5, r0, #0
    4046:	1c0c      	adds	r4, r1, #0
    4048:	0719      	lsls	r1, r3, #28
    404a:	d45e      	bmi.n	410a <__sflush_r+0xca>
    404c:	6862      	ldr	r2, [r4, #4]
    404e:	2a00      	cmp	r2, #0
    4050:	dc02      	bgt.n	4058 <__sflush_r+0x18>
    4052:	6c27      	ldr	r7, [r4, #64]	; 0x40
    4054:	2f00      	cmp	r7, #0
    4056:	dd1a      	ble.n	408e <__sflush_r+0x4e>
    4058:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    405a:	2f00      	cmp	r7, #0
    405c:	d017      	beq.n	408e <__sflush_r+0x4e>
    405e:	2200      	movs	r2, #0
    4060:	682e      	ldr	r6, [r5, #0]
    4062:	602a      	str	r2, [r5, #0]
    4064:	2280      	movs	r2, #128	; 0x80
    4066:	0152      	lsls	r2, r2, #5
    4068:	401a      	ands	r2, r3
    406a:	d001      	beq.n	4070 <__sflush_r+0x30>
    406c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    406e:	e015      	b.n	409c <__sflush_r+0x5c>
    4070:	1c28      	adds	r0, r5, #0
    4072:	6a21      	ldr	r1, [r4, #32]
    4074:	2301      	movs	r3, #1
    4076:	47b8      	blx	r7
    4078:	1c02      	adds	r2, r0, #0
    407a:	1c41      	adds	r1, r0, #1
    407c:	d10e      	bne.n	409c <__sflush_r+0x5c>
    407e:	682b      	ldr	r3, [r5, #0]
    4080:	2b00      	cmp	r3, #0
    4082:	d00b      	beq.n	409c <__sflush_r+0x5c>
    4084:	2b1d      	cmp	r3, #29
    4086:	d001      	beq.n	408c <__sflush_r+0x4c>
    4088:	2b16      	cmp	r3, #22
    408a:	d102      	bne.n	4092 <__sflush_r+0x52>
    408c:	602e      	str	r6, [r5, #0]
    408e:	2000      	movs	r0, #0
    4090:	e05e      	b.n	4150 <__sflush_r+0x110>
    4092:	89a3      	ldrh	r3, [r4, #12]
    4094:	2140      	movs	r1, #64	; 0x40
    4096:	430b      	orrs	r3, r1
    4098:	81a3      	strh	r3, [r4, #12]
    409a:	e059      	b.n	4150 <__sflush_r+0x110>
    409c:	89a3      	ldrh	r3, [r4, #12]
    409e:	075f      	lsls	r7, r3, #29
    40a0:	d506      	bpl.n	40b0 <__sflush_r+0x70>
    40a2:	6861      	ldr	r1, [r4, #4]
    40a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    40a6:	1a52      	subs	r2, r2, r1
    40a8:	2b00      	cmp	r3, #0
    40aa:	d001      	beq.n	40b0 <__sflush_r+0x70>
    40ac:	6c27      	ldr	r7, [r4, #64]	; 0x40
    40ae:	1bd2      	subs	r2, r2, r7
    40b0:	1c28      	adds	r0, r5, #0
    40b2:	6a21      	ldr	r1, [r4, #32]
    40b4:	2300      	movs	r3, #0
    40b6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    40b8:	47b8      	blx	r7
    40ba:	89a2      	ldrh	r2, [r4, #12]
    40bc:	1c41      	adds	r1, r0, #1
    40be:	d106      	bne.n	40ce <__sflush_r+0x8e>
    40c0:	682b      	ldr	r3, [r5, #0]
    40c2:	2b00      	cmp	r3, #0
    40c4:	d003      	beq.n	40ce <__sflush_r+0x8e>
    40c6:	2b1d      	cmp	r3, #29
    40c8:	d001      	beq.n	40ce <__sflush_r+0x8e>
    40ca:	2b16      	cmp	r3, #22
    40cc:	d119      	bne.n	4102 <__sflush_r+0xc2>
    40ce:	2300      	movs	r3, #0
    40d0:	6063      	str	r3, [r4, #4]
    40d2:	6923      	ldr	r3, [r4, #16]
    40d4:	6023      	str	r3, [r4, #0]
    40d6:	04d7      	lsls	r7, r2, #19
    40d8:	d505      	bpl.n	40e6 <__sflush_r+0xa6>
    40da:	1c41      	adds	r1, r0, #1
    40dc:	d102      	bne.n	40e4 <__sflush_r+0xa4>
    40de:	682a      	ldr	r2, [r5, #0]
    40e0:	2a00      	cmp	r2, #0
    40e2:	d100      	bne.n	40e6 <__sflush_r+0xa6>
    40e4:	6560      	str	r0, [r4, #84]	; 0x54
    40e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    40e8:	602e      	str	r6, [r5, #0]
    40ea:	2900      	cmp	r1, #0
    40ec:	d0cf      	beq.n	408e <__sflush_r+0x4e>
    40ee:	1c23      	adds	r3, r4, #0
    40f0:	3344      	adds	r3, #68	; 0x44
    40f2:	4299      	cmp	r1, r3
    40f4:	d002      	beq.n	40fc <__sflush_r+0xbc>
    40f6:	1c28      	adds	r0, r5, #0
    40f8:	f000 f982 	bl	4400 <_free_r>
    40fc:	2000      	movs	r0, #0
    40fe:	6360      	str	r0, [r4, #52]	; 0x34
    4100:	e026      	b.n	4150 <__sflush_r+0x110>
    4102:	2340      	movs	r3, #64	; 0x40
    4104:	431a      	orrs	r2, r3
    4106:	81a2      	strh	r2, [r4, #12]
    4108:	e022      	b.n	4150 <__sflush_r+0x110>
    410a:	6926      	ldr	r6, [r4, #16]
    410c:	2e00      	cmp	r6, #0
    410e:	d0be      	beq.n	408e <__sflush_r+0x4e>
    4110:	6827      	ldr	r7, [r4, #0]
    4112:	2200      	movs	r2, #0
    4114:	1bbf      	subs	r7, r7, r6
    4116:	9701      	str	r7, [sp, #4]
    4118:	6026      	str	r6, [r4, #0]
    411a:	0799      	lsls	r1, r3, #30
    411c:	d100      	bne.n	4120 <__sflush_r+0xe0>
    411e:	6962      	ldr	r2, [r4, #20]
    4120:	60a2      	str	r2, [r4, #8]
    4122:	9f01      	ldr	r7, [sp, #4]
    4124:	2f00      	cmp	r7, #0
    4126:	ddb2      	ble.n	408e <__sflush_r+0x4e>
    4128:	1c28      	adds	r0, r5, #0
    412a:	6a21      	ldr	r1, [r4, #32]
    412c:	1c32      	adds	r2, r6, #0
    412e:	9b01      	ldr	r3, [sp, #4]
    4130:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    4132:	47b8      	blx	r7
    4134:	2800      	cmp	r0, #0
    4136:	dc06      	bgt.n	4146 <__sflush_r+0x106>
    4138:	89a3      	ldrh	r3, [r4, #12]
    413a:	2240      	movs	r2, #64	; 0x40
    413c:	4313      	orrs	r3, r2
    413e:	2001      	movs	r0, #1
    4140:	81a3      	strh	r3, [r4, #12]
    4142:	4240      	negs	r0, r0
    4144:	e004      	b.n	4150 <__sflush_r+0x110>
    4146:	9f01      	ldr	r7, [sp, #4]
    4148:	1836      	adds	r6, r6, r0
    414a:	1a3f      	subs	r7, r7, r0
    414c:	9701      	str	r7, [sp, #4]
    414e:	e7e8      	b.n	4122 <__sflush_r+0xe2>
    4150:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00004154 <_fflush_r>:
    4154:	690a      	ldr	r2, [r1, #16]
    4156:	b538      	push	{r3, r4, r5, lr}
    4158:	1c05      	adds	r5, r0, #0
    415a:	1c0c      	adds	r4, r1, #0
    415c:	2a00      	cmp	r2, #0
    415e:	d101      	bne.n	4164 <_fflush_r+0x10>
    4160:	2000      	movs	r0, #0
    4162:	e01c      	b.n	419e <_fflush_r+0x4a>
    4164:	2800      	cmp	r0, #0
    4166:	d004      	beq.n	4172 <_fflush_r+0x1e>
    4168:	6983      	ldr	r3, [r0, #24]
    416a:	2b00      	cmp	r3, #0
    416c:	d101      	bne.n	4172 <_fflush_r+0x1e>
    416e:	f000 f871 	bl	4254 <__sinit>
    4172:	4b0b      	ldr	r3, [pc, #44]	; (41a0 <_fflush_r+0x4c>)
    4174:	429c      	cmp	r4, r3
    4176:	d101      	bne.n	417c <_fflush_r+0x28>
    4178:	686c      	ldr	r4, [r5, #4]
    417a:	e008      	b.n	418e <_fflush_r+0x3a>
    417c:	4b09      	ldr	r3, [pc, #36]	; (41a4 <_fflush_r+0x50>)
    417e:	429c      	cmp	r4, r3
    4180:	d101      	bne.n	4186 <_fflush_r+0x32>
    4182:	68ac      	ldr	r4, [r5, #8]
    4184:	e003      	b.n	418e <_fflush_r+0x3a>
    4186:	4b08      	ldr	r3, [pc, #32]	; (41a8 <_fflush_r+0x54>)
    4188:	429c      	cmp	r4, r3
    418a:	d100      	bne.n	418e <_fflush_r+0x3a>
    418c:	68ec      	ldr	r4, [r5, #12]
    418e:	220c      	movs	r2, #12
    4190:	5ea3      	ldrsh	r3, [r4, r2]
    4192:	2b00      	cmp	r3, #0
    4194:	d0e4      	beq.n	4160 <_fflush_r+0xc>
    4196:	1c28      	adds	r0, r5, #0
    4198:	1c21      	adds	r1, r4, #0
    419a:	f7ff ff51 	bl	4040 <__sflush_r>
    419e:	bd38      	pop	{r3, r4, r5, pc}
    41a0:	00004960 	.word	0x00004960
    41a4:	00004980 	.word	0x00004980
    41a8:	000049a0 	.word	0x000049a0

000041ac <_cleanup_r>:
    41ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    41ae:	1c04      	adds	r4, r0, #0
    41b0:	1c07      	adds	r7, r0, #0
    41b2:	3448      	adds	r4, #72	; 0x48
    41b4:	2c00      	cmp	r4, #0
    41b6:	d012      	beq.n	41de <_cleanup_r+0x32>
    41b8:	68a5      	ldr	r5, [r4, #8]
    41ba:	6866      	ldr	r6, [r4, #4]
    41bc:	3e01      	subs	r6, #1
    41be:	d40c      	bmi.n	41da <_cleanup_r+0x2e>
    41c0:	89ab      	ldrh	r3, [r5, #12]
    41c2:	2b01      	cmp	r3, #1
    41c4:	d907      	bls.n	41d6 <_cleanup_r+0x2a>
    41c6:	220e      	movs	r2, #14
    41c8:	5eab      	ldrsh	r3, [r5, r2]
    41ca:	3301      	adds	r3, #1
    41cc:	d003      	beq.n	41d6 <_cleanup_r+0x2a>
    41ce:	1c38      	adds	r0, r7, #0
    41d0:	1c29      	adds	r1, r5, #0
    41d2:	f7ff ffbf 	bl	4154 <_fflush_r>
    41d6:	3568      	adds	r5, #104	; 0x68
    41d8:	e7f0      	b.n	41bc <_cleanup_r+0x10>
    41da:	6824      	ldr	r4, [r4, #0]
    41dc:	e7ea      	b.n	41b4 <_cleanup_r+0x8>
    41de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000041e0 <std.isra.0>:
    41e0:	2300      	movs	r3, #0
    41e2:	b510      	push	{r4, lr}
    41e4:	1c04      	adds	r4, r0, #0
    41e6:	6003      	str	r3, [r0, #0]
    41e8:	6043      	str	r3, [r0, #4]
    41ea:	6083      	str	r3, [r0, #8]
    41ec:	8181      	strh	r1, [r0, #12]
    41ee:	6643      	str	r3, [r0, #100]	; 0x64
    41f0:	81c2      	strh	r2, [r0, #14]
    41f2:	6103      	str	r3, [r0, #16]
    41f4:	6143      	str	r3, [r0, #20]
    41f6:	6183      	str	r3, [r0, #24]
    41f8:	1c19      	adds	r1, r3, #0
    41fa:	2208      	movs	r2, #8
    41fc:	305c      	adds	r0, #92	; 0x5c
    41fe:	f7ff fade 	bl	37be <memset>
    4202:	4b05      	ldr	r3, [pc, #20]	; (4218 <std.isra.0+0x38>)
    4204:	6224      	str	r4, [r4, #32]
    4206:	6263      	str	r3, [r4, #36]	; 0x24
    4208:	4b04      	ldr	r3, [pc, #16]	; (421c <std.isra.0+0x3c>)
    420a:	62a3      	str	r3, [r4, #40]	; 0x28
    420c:	4b04      	ldr	r3, [pc, #16]	; (4220 <std.isra.0+0x40>)
    420e:	62e3      	str	r3, [r4, #44]	; 0x2c
    4210:	4b04      	ldr	r3, [pc, #16]	; (4224 <std.isra.0+0x44>)
    4212:	6323      	str	r3, [r4, #48]	; 0x30
    4214:	bd10      	pop	{r4, pc}
    4216:	46c0      	nop			; (mov r8, r8)
    4218:	0000455d 	.word	0x0000455d
    421c:	00004585 	.word	0x00004585
    4220:	000045bd 	.word	0x000045bd
    4224:	000045e9 	.word	0x000045e9

00004228 <__sfmoreglue>:
    4228:	b570      	push	{r4, r5, r6, lr}
    422a:	1e4b      	subs	r3, r1, #1
    422c:	2568      	movs	r5, #104	; 0x68
    422e:	435d      	muls	r5, r3
    4230:	1c0e      	adds	r6, r1, #0
    4232:	1c29      	adds	r1, r5, #0
    4234:	3174      	adds	r1, #116	; 0x74
    4236:	f000 f92b 	bl	4490 <_malloc_r>
    423a:	1e04      	subs	r4, r0, #0
    423c:	d008      	beq.n	4250 <__sfmoreglue+0x28>
    423e:	2100      	movs	r1, #0
    4240:	6001      	str	r1, [r0, #0]
    4242:	6046      	str	r6, [r0, #4]
    4244:	1c2a      	adds	r2, r5, #0
    4246:	300c      	adds	r0, #12
    4248:	60a0      	str	r0, [r4, #8]
    424a:	3268      	adds	r2, #104	; 0x68
    424c:	f7ff fab7 	bl	37be <memset>
    4250:	1c20      	adds	r0, r4, #0
    4252:	bd70      	pop	{r4, r5, r6, pc}

00004254 <__sinit>:
    4254:	6983      	ldr	r3, [r0, #24]
    4256:	b513      	push	{r0, r1, r4, lr}
    4258:	1c04      	adds	r4, r0, #0
    425a:	2b00      	cmp	r3, #0
    425c:	d127      	bne.n	42ae <__sinit+0x5a>
    425e:	6483      	str	r3, [r0, #72]	; 0x48
    4260:	64c3      	str	r3, [r0, #76]	; 0x4c
    4262:	6503      	str	r3, [r0, #80]	; 0x50
    4264:	4b12      	ldr	r3, [pc, #72]	; (42b0 <__sinit+0x5c>)
    4266:	4a13      	ldr	r2, [pc, #76]	; (42b4 <__sinit+0x60>)
    4268:	681b      	ldr	r3, [r3, #0]
    426a:	6282      	str	r2, [r0, #40]	; 0x28
    426c:	4298      	cmp	r0, r3
    426e:	d101      	bne.n	4274 <__sinit+0x20>
    4270:	2301      	movs	r3, #1
    4272:	6183      	str	r3, [r0, #24]
    4274:	1c20      	adds	r0, r4, #0
    4276:	f000 f81f 	bl	42b8 <__sfp>
    427a:	6060      	str	r0, [r4, #4]
    427c:	1c20      	adds	r0, r4, #0
    427e:	f000 f81b 	bl	42b8 <__sfp>
    4282:	60a0      	str	r0, [r4, #8]
    4284:	1c20      	adds	r0, r4, #0
    4286:	f000 f817 	bl	42b8 <__sfp>
    428a:	2104      	movs	r1, #4
    428c:	60e0      	str	r0, [r4, #12]
    428e:	2200      	movs	r2, #0
    4290:	6860      	ldr	r0, [r4, #4]
    4292:	f7ff ffa5 	bl	41e0 <std.isra.0>
    4296:	68a0      	ldr	r0, [r4, #8]
    4298:	2109      	movs	r1, #9
    429a:	2201      	movs	r2, #1
    429c:	f7ff ffa0 	bl	41e0 <std.isra.0>
    42a0:	68e0      	ldr	r0, [r4, #12]
    42a2:	2112      	movs	r1, #18
    42a4:	2202      	movs	r2, #2
    42a6:	f7ff ff9b 	bl	41e0 <std.isra.0>
    42aa:	2301      	movs	r3, #1
    42ac:	61a3      	str	r3, [r4, #24]
    42ae:	bd13      	pop	{r0, r1, r4, pc}
    42b0:	00004928 	.word	0x00004928
    42b4:	000041ad 	.word	0x000041ad

000042b8 <__sfp>:
    42b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    42ba:	4b1d      	ldr	r3, [pc, #116]	; (4330 <__sfp+0x78>)
    42bc:	1c07      	adds	r7, r0, #0
    42be:	681e      	ldr	r6, [r3, #0]
    42c0:	69b2      	ldr	r2, [r6, #24]
    42c2:	2a00      	cmp	r2, #0
    42c4:	d102      	bne.n	42cc <__sfp+0x14>
    42c6:	1c30      	adds	r0, r6, #0
    42c8:	f7ff ffc4 	bl	4254 <__sinit>
    42cc:	3648      	adds	r6, #72	; 0x48
    42ce:	68b4      	ldr	r4, [r6, #8]
    42d0:	6873      	ldr	r3, [r6, #4]
    42d2:	3b01      	subs	r3, #1
    42d4:	d405      	bmi.n	42e2 <__sfp+0x2a>
    42d6:	220c      	movs	r2, #12
    42d8:	5ea5      	ldrsh	r5, [r4, r2]
    42da:	2d00      	cmp	r5, #0
    42dc:	d010      	beq.n	4300 <__sfp+0x48>
    42de:	3468      	adds	r4, #104	; 0x68
    42e0:	e7f7      	b.n	42d2 <__sfp+0x1a>
    42e2:	6833      	ldr	r3, [r6, #0]
    42e4:	2b00      	cmp	r3, #0
    42e6:	d106      	bne.n	42f6 <__sfp+0x3e>
    42e8:	1c38      	adds	r0, r7, #0
    42ea:	2104      	movs	r1, #4
    42ec:	f7ff ff9c 	bl	4228 <__sfmoreglue>
    42f0:	6030      	str	r0, [r6, #0]
    42f2:	2800      	cmp	r0, #0
    42f4:	d001      	beq.n	42fa <__sfp+0x42>
    42f6:	6836      	ldr	r6, [r6, #0]
    42f8:	e7e9      	b.n	42ce <__sfp+0x16>
    42fa:	230c      	movs	r3, #12
    42fc:	603b      	str	r3, [r7, #0]
    42fe:	e016      	b.n	432e <__sfp+0x76>
    4300:	2301      	movs	r3, #1
    4302:	425b      	negs	r3, r3
    4304:	81e3      	strh	r3, [r4, #14]
    4306:	1c20      	adds	r0, r4, #0
    4308:	2301      	movs	r3, #1
    430a:	81a3      	strh	r3, [r4, #12]
    430c:	6665      	str	r5, [r4, #100]	; 0x64
    430e:	6025      	str	r5, [r4, #0]
    4310:	60a5      	str	r5, [r4, #8]
    4312:	6065      	str	r5, [r4, #4]
    4314:	6125      	str	r5, [r4, #16]
    4316:	6165      	str	r5, [r4, #20]
    4318:	61a5      	str	r5, [r4, #24]
    431a:	305c      	adds	r0, #92	; 0x5c
    431c:	1c29      	adds	r1, r5, #0
    431e:	2208      	movs	r2, #8
    4320:	f7ff fa4d 	bl	37be <memset>
    4324:	6365      	str	r5, [r4, #52]	; 0x34
    4326:	63a5      	str	r5, [r4, #56]	; 0x38
    4328:	64a5      	str	r5, [r4, #72]	; 0x48
    432a:	64e5      	str	r5, [r4, #76]	; 0x4c
    432c:	1c20      	adds	r0, r4, #0
    432e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4330:	00004928 	.word	0x00004928

00004334 <__smakebuf_r>:
    4334:	b5f0      	push	{r4, r5, r6, r7, lr}
    4336:	898b      	ldrh	r3, [r1, #12]
    4338:	b091      	sub	sp, #68	; 0x44
    433a:	1c05      	adds	r5, r0, #0
    433c:	1c0c      	adds	r4, r1, #0
    433e:	079a      	lsls	r2, r3, #30
    4340:	d425      	bmi.n	438e <__smakebuf_r+0x5a>
    4342:	230e      	movs	r3, #14
    4344:	5ec9      	ldrsh	r1, [r1, r3]
    4346:	2900      	cmp	r1, #0
    4348:	da06      	bge.n	4358 <__smakebuf_r+0x24>
    434a:	89a7      	ldrh	r7, [r4, #12]
    434c:	2380      	movs	r3, #128	; 0x80
    434e:	401f      	ands	r7, r3
    4350:	d00f      	beq.n	4372 <__smakebuf_r+0x3e>
    4352:	2700      	movs	r7, #0
    4354:	2640      	movs	r6, #64	; 0x40
    4356:	e00e      	b.n	4376 <__smakebuf_r+0x42>
    4358:	aa01      	add	r2, sp, #4
    435a:	f000 f979 	bl	4650 <_fstat_r>
    435e:	2800      	cmp	r0, #0
    4360:	dbf3      	blt.n	434a <__smakebuf_r+0x16>
    4362:	9b02      	ldr	r3, [sp, #8]
    4364:	27f0      	movs	r7, #240	; 0xf0
    4366:	023f      	lsls	r7, r7, #8
    4368:	4a18      	ldr	r2, [pc, #96]	; (43cc <__smakebuf_r+0x98>)
    436a:	401f      	ands	r7, r3
    436c:	18bf      	adds	r7, r7, r2
    436e:	427b      	negs	r3, r7
    4370:	415f      	adcs	r7, r3
    4372:	2680      	movs	r6, #128	; 0x80
    4374:	00f6      	lsls	r6, r6, #3
    4376:	1c28      	adds	r0, r5, #0
    4378:	1c31      	adds	r1, r6, #0
    437a:	f000 f889 	bl	4490 <_malloc_r>
    437e:	2800      	cmp	r0, #0
    4380:	d10c      	bne.n	439c <__smakebuf_r+0x68>
    4382:	89a3      	ldrh	r3, [r4, #12]
    4384:	059a      	lsls	r2, r3, #22
    4386:	d41f      	bmi.n	43c8 <__smakebuf_r+0x94>
    4388:	2202      	movs	r2, #2
    438a:	4313      	orrs	r3, r2
    438c:	81a3      	strh	r3, [r4, #12]
    438e:	1c23      	adds	r3, r4, #0
    4390:	3347      	adds	r3, #71	; 0x47
    4392:	6023      	str	r3, [r4, #0]
    4394:	6123      	str	r3, [r4, #16]
    4396:	2301      	movs	r3, #1
    4398:	6163      	str	r3, [r4, #20]
    439a:	e015      	b.n	43c8 <__smakebuf_r+0x94>
    439c:	4b0c      	ldr	r3, [pc, #48]	; (43d0 <__smakebuf_r+0x9c>)
    439e:	2280      	movs	r2, #128	; 0x80
    43a0:	62ab      	str	r3, [r5, #40]	; 0x28
    43a2:	89a3      	ldrh	r3, [r4, #12]
    43a4:	6020      	str	r0, [r4, #0]
    43a6:	4313      	orrs	r3, r2
    43a8:	81a3      	strh	r3, [r4, #12]
    43aa:	6120      	str	r0, [r4, #16]
    43ac:	6166      	str	r6, [r4, #20]
    43ae:	2f00      	cmp	r7, #0
    43b0:	d00a      	beq.n	43c8 <__smakebuf_r+0x94>
    43b2:	230e      	movs	r3, #14
    43b4:	5ee1      	ldrsh	r1, [r4, r3]
    43b6:	1c28      	adds	r0, r5, #0
    43b8:	f000 f95c 	bl	4674 <_isatty_r>
    43bc:	2800      	cmp	r0, #0
    43be:	d003      	beq.n	43c8 <__smakebuf_r+0x94>
    43c0:	89a3      	ldrh	r3, [r4, #12]
    43c2:	2201      	movs	r2, #1
    43c4:	4313      	orrs	r3, r2
    43c6:	81a3      	strh	r3, [r4, #12]
    43c8:	b011      	add	sp, #68	; 0x44
    43ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    43cc:	ffffe000 	.word	0xffffe000
    43d0:	000041ad 	.word	0x000041ad

000043d4 <malloc>:
    43d4:	b508      	push	{r3, lr}
    43d6:	4b03      	ldr	r3, [pc, #12]	; (43e4 <malloc+0x10>)
    43d8:	1c01      	adds	r1, r0, #0
    43da:	6818      	ldr	r0, [r3, #0]
    43dc:	f000 f858 	bl	4490 <_malloc_r>
    43e0:	bd08      	pop	{r3, pc}
    43e2:	46c0      	nop			; (mov r8, r8)
    43e4:	2000008c 	.word	0x2000008c

000043e8 <memchr>:
    43e8:	b2c9      	uxtb	r1, r1
    43ea:	1882      	adds	r2, r0, r2
    43ec:	4290      	cmp	r0, r2
    43ee:	d004      	beq.n	43fa <memchr+0x12>
    43f0:	7803      	ldrb	r3, [r0, #0]
    43f2:	428b      	cmp	r3, r1
    43f4:	d002      	beq.n	43fc <memchr+0x14>
    43f6:	3001      	adds	r0, #1
    43f8:	e7f8      	b.n	43ec <memchr+0x4>
    43fa:	2000      	movs	r0, #0
    43fc:	4770      	bx	lr
	...

00004400 <_free_r>:
    4400:	b530      	push	{r4, r5, lr}
    4402:	2900      	cmp	r1, #0
    4404:	d040      	beq.n	4488 <_free_r+0x88>
    4406:	3904      	subs	r1, #4
    4408:	680b      	ldr	r3, [r1, #0]
    440a:	2b00      	cmp	r3, #0
    440c:	da00      	bge.n	4410 <_free_r+0x10>
    440e:	18c9      	adds	r1, r1, r3
    4410:	4a1e      	ldr	r2, [pc, #120]	; (448c <_free_r+0x8c>)
    4412:	6813      	ldr	r3, [r2, #0]
    4414:	1c14      	adds	r4, r2, #0
    4416:	2b00      	cmp	r3, #0
    4418:	d102      	bne.n	4420 <_free_r+0x20>
    441a:	604b      	str	r3, [r1, #4]
    441c:	6011      	str	r1, [r2, #0]
    441e:	e033      	b.n	4488 <_free_r+0x88>
    4420:	4299      	cmp	r1, r3
    4422:	d20f      	bcs.n	4444 <_free_r+0x44>
    4424:	6808      	ldr	r0, [r1, #0]
    4426:	180a      	adds	r2, r1, r0
    4428:	429a      	cmp	r2, r3
    442a:	d105      	bne.n	4438 <_free_r+0x38>
    442c:	6813      	ldr	r3, [r2, #0]
    442e:	6852      	ldr	r2, [r2, #4]
    4430:	18c0      	adds	r0, r0, r3
    4432:	6008      	str	r0, [r1, #0]
    4434:	604a      	str	r2, [r1, #4]
    4436:	e000      	b.n	443a <_free_r+0x3a>
    4438:	604b      	str	r3, [r1, #4]
    443a:	6021      	str	r1, [r4, #0]
    443c:	e024      	b.n	4488 <_free_r+0x88>
    443e:	428a      	cmp	r2, r1
    4440:	d803      	bhi.n	444a <_free_r+0x4a>
    4442:	1c13      	adds	r3, r2, #0
    4444:	685a      	ldr	r2, [r3, #4]
    4446:	2a00      	cmp	r2, #0
    4448:	d1f9      	bne.n	443e <_free_r+0x3e>
    444a:	681d      	ldr	r5, [r3, #0]
    444c:	195c      	adds	r4, r3, r5
    444e:	428c      	cmp	r4, r1
    4450:	d10b      	bne.n	446a <_free_r+0x6a>
    4452:	6809      	ldr	r1, [r1, #0]
    4454:	1869      	adds	r1, r5, r1
    4456:	1858      	adds	r0, r3, r1
    4458:	6019      	str	r1, [r3, #0]
    445a:	4290      	cmp	r0, r2
    445c:	d114      	bne.n	4488 <_free_r+0x88>
    445e:	6814      	ldr	r4, [r2, #0]
    4460:	6852      	ldr	r2, [r2, #4]
    4462:	1909      	adds	r1, r1, r4
    4464:	6019      	str	r1, [r3, #0]
    4466:	605a      	str	r2, [r3, #4]
    4468:	e00e      	b.n	4488 <_free_r+0x88>
    446a:	428c      	cmp	r4, r1
    446c:	d902      	bls.n	4474 <_free_r+0x74>
    446e:	230c      	movs	r3, #12
    4470:	6003      	str	r3, [r0, #0]
    4472:	e009      	b.n	4488 <_free_r+0x88>
    4474:	6808      	ldr	r0, [r1, #0]
    4476:	180c      	adds	r4, r1, r0
    4478:	4294      	cmp	r4, r2
    447a:	d103      	bne.n	4484 <_free_r+0x84>
    447c:	6814      	ldr	r4, [r2, #0]
    447e:	6852      	ldr	r2, [r2, #4]
    4480:	1900      	adds	r0, r0, r4
    4482:	6008      	str	r0, [r1, #0]
    4484:	604a      	str	r2, [r1, #4]
    4486:	6059      	str	r1, [r3, #4]
    4488:	bd30      	pop	{r4, r5, pc}
    448a:	46c0      	nop			; (mov r8, r8)
    448c:	20003d3c 	.word	0x20003d3c

00004490 <_malloc_r>:
    4490:	b570      	push	{r4, r5, r6, lr}
    4492:	2303      	movs	r3, #3
    4494:	1ccd      	adds	r5, r1, #3
    4496:	439d      	bics	r5, r3
    4498:	3508      	adds	r5, #8
    449a:	1c06      	adds	r6, r0, #0
    449c:	2d0c      	cmp	r5, #12
    449e:	d201      	bcs.n	44a4 <_malloc_r+0x14>
    44a0:	250c      	movs	r5, #12
    44a2:	e001      	b.n	44a8 <_malloc_r+0x18>
    44a4:	2d00      	cmp	r5, #0
    44a6:	db3f      	blt.n	4528 <_malloc_r+0x98>
    44a8:	428d      	cmp	r5, r1
    44aa:	d33d      	bcc.n	4528 <_malloc_r+0x98>
    44ac:	4b20      	ldr	r3, [pc, #128]	; (4530 <_malloc_r+0xa0>)
    44ae:	681c      	ldr	r4, [r3, #0]
    44b0:	1c1a      	adds	r2, r3, #0
    44b2:	1c21      	adds	r1, r4, #0
    44b4:	2900      	cmp	r1, #0
    44b6:	d013      	beq.n	44e0 <_malloc_r+0x50>
    44b8:	6808      	ldr	r0, [r1, #0]
    44ba:	1b43      	subs	r3, r0, r5
    44bc:	d40d      	bmi.n	44da <_malloc_r+0x4a>
    44be:	2b0b      	cmp	r3, #11
    44c0:	d902      	bls.n	44c8 <_malloc_r+0x38>
    44c2:	600b      	str	r3, [r1, #0]
    44c4:	18cc      	adds	r4, r1, r3
    44c6:	e01e      	b.n	4506 <_malloc_r+0x76>
    44c8:	428c      	cmp	r4, r1
    44ca:	d102      	bne.n	44d2 <_malloc_r+0x42>
    44cc:	6863      	ldr	r3, [r4, #4]
    44ce:	6013      	str	r3, [r2, #0]
    44d0:	e01a      	b.n	4508 <_malloc_r+0x78>
    44d2:	6848      	ldr	r0, [r1, #4]
    44d4:	6060      	str	r0, [r4, #4]
    44d6:	1c0c      	adds	r4, r1, #0
    44d8:	e016      	b.n	4508 <_malloc_r+0x78>
    44da:	1c0c      	adds	r4, r1, #0
    44dc:	6849      	ldr	r1, [r1, #4]
    44de:	e7e9      	b.n	44b4 <_malloc_r+0x24>
    44e0:	4c14      	ldr	r4, [pc, #80]	; (4534 <_malloc_r+0xa4>)
    44e2:	6820      	ldr	r0, [r4, #0]
    44e4:	2800      	cmp	r0, #0
    44e6:	d103      	bne.n	44f0 <_malloc_r+0x60>
    44e8:	1c30      	adds	r0, r6, #0
    44ea:	f000 f825 	bl	4538 <_sbrk_r>
    44ee:	6020      	str	r0, [r4, #0]
    44f0:	1c30      	adds	r0, r6, #0
    44f2:	1c29      	adds	r1, r5, #0
    44f4:	f000 f820 	bl	4538 <_sbrk_r>
    44f8:	1c43      	adds	r3, r0, #1
    44fa:	d015      	beq.n	4528 <_malloc_r+0x98>
    44fc:	1cc4      	adds	r4, r0, #3
    44fe:	2303      	movs	r3, #3
    4500:	439c      	bics	r4, r3
    4502:	4284      	cmp	r4, r0
    4504:	d10a      	bne.n	451c <_malloc_r+0x8c>
    4506:	6025      	str	r5, [r4, #0]
    4508:	1c20      	adds	r0, r4, #0
    450a:	300b      	adds	r0, #11
    450c:	2207      	movs	r2, #7
    450e:	1d23      	adds	r3, r4, #4
    4510:	4390      	bics	r0, r2
    4512:	1ac3      	subs	r3, r0, r3
    4514:	d00b      	beq.n	452e <_malloc_r+0x9e>
    4516:	425a      	negs	r2, r3
    4518:	50e2      	str	r2, [r4, r3]
    451a:	e008      	b.n	452e <_malloc_r+0x9e>
    451c:	1a21      	subs	r1, r4, r0
    451e:	1c30      	adds	r0, r6, #0
    4520:	f000 f80a 	bl	4538 <_sbrk_r>
    4524:	3001      	adds	r0, #1
    4526:	d1ee      	bne.n	4506 <_malloc_r+0x76>
    4528:	230c      	movs	r3, #12
    452a:	6033      	str	r3, [r6, #0]
    452c:	2000      	movs	r0, #0
    452e:	bd70      	pop	{r4, r5, r6, pc}
    4530:	20003d3c 	.word	0x20003d3c
    4534:	20003d38 	.word	0x20003d38

00004538 <_sbrk_r>:
    4538:	b538      	push	{r3, r4, r5, lr}
    453a:	4c07      	ldr	r4, [pc, #28]	; (4558 <_sbrk_r+0x20>)
    453c:	2300      	movs	r3, #0
    453e:	1c05      	adds	r5, r0, #0
    4540:	1c08      	adds	r0, r1, #0
    4542:	6023      	str	r3, [r4, #0]
    4544:	f7fe fd60 	bl	3008 <_sbrk>
    4548:	1c43      	adds	r3, r0, #1
    454a:	d103      	bne.n	4554 <_sbrk_r+0x1c>
    454c:	6823      	ldr	r3, [r4, #0]
    454e:	2b00      	cmp	r3, #0
    4550:	d000      	beq.n	4554 <_sbrk_r+0x1c>
    4552:	602b      	str	r3, [r5, #0]
    4554:	bd38      	pop	{r3, r4, r5, pc}
    4556:	46c0      	nop			; (mov r8, r8)
    4558:	20003fb4 	.word	0x20003fb4

0000455c <__sread>:
    455c:	b538      	push	{r3, r4, r5, lr}
    455e:	1c0c      	adds	r4, r1, #0
    4560:	250e      	movs	r5, #14
    4562:	5f49      	ldrsh	r1, [r1, r5]
    4564:	f000 f8ac 	bl	46c0 <_read_r>
    4568:	2800      	cmp	r0, #0
    456a:	db03      	blt.n	4574 <__sread+0x18>
    456c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    456e:	1813      	adds	r3, r2, r0
    4570:	6563      	str	r3, [r4, #84]	; 0x54
    4572:	e003      	b.n	457c <__sread+0x20>
    4574:	89a2      	ldrh	r2, [r4, #12]
    4576:	4b02      	ldr	r3, [pc, #8]	; (4580 <__sread+0x24>)
    4578:	4013      	ands	r3, r2
    457a:	81a3      	strh	r3, [r4, #12]
    457c:	bd38      	pop	{r3, r4, r5, pc}
    457e:	46c0      	nop			; (mov r8, r8)
    4580:	ffffefff 	.word	0xffffefff

00004584 <__swrite>:
    4584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4586:	1c1e      	adds	r6, r3, #0
    4588:	898b      	ldrh	r3, [r1, #12]
    458a:	1c05      	adds	r5, r0, #0
    458c:	1c0c      	adds	r4, r1, #0
    458e:	1c17      	adds	r7, r2, #0
    4590:	05da      	lsls	r2, r3, #23
    4592:	d505      	bpl.n	45a0 <__swrite+0x1c>
    4594:	230e      	movs	r3, #14
    4596:	5ec9      	ldrsh	r1, [r1, r3]
    4598:	2200      	movs	r2, #0
    459a:	2302      	movs	r3, #2
    459c:	f000 f87c 	bl	4698 <_lseek_r>
    45a0:	89a2      	ldrh	r2, [r4, #12]
    45a2:	4b05      	ldr	r3, [pc, #20]	; (45b8 <__swrite+0x34>)
    45a4:	1c28      	adds	r0, r5, #0
    45a6:	4013      	ands	r3, r2
    45a8:	81a3      	strh	r3, [r4, #12]
    45aa:	220e      	movs	r2, #14
    45ac:	5ea1      	ldrsh	r1, [r4, r2]
    45ae:	1c33      	adds	r3, r6, #0
    45b0:	1c3a      	adds	r2, r7, #0
    45b2:	f000 f827 	bl	4604 <_write_r>
    45b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    45b8:	ffffefff 	.word	0xffffefff

000045bc <__sseek>:
    45bc:	b538      	push	{r3, r4, r5, lr}
    45be:	1c0c      	adds	r4, r1, #0
    45c0:	250e      	movs	r5, #14
    45c2:	5f49      	ldrsh	r1, [r1, r5]
    45c4:	f000 f868 	bl	4698 <_lseek_r>
    45c8:	89a3      	ldrh	r3, [r4, #12]
    45ca:	1c42      	adds	r2, r0, #1
    45cc:	d103      	bne.n	45d6 <__sseek+0x1a>
    45ce:	4a05      	ldr	r2, [pc, #20]	; (45e4 <__sseek+0x28>)
    45d0:	4013      	ands	r3, r2
    45d2:	81a3      	strh	r3, [r4, #12]
    45d4:	e004      	b.n	45e0 <__sseek+0x24>
    45d6:	2280      	movs	r2, #128	; 0x80
    45d8:	0152      	lsls	r2, r2, #5
    45da:	4313      	orrs	r3, r2
    45dc:	81a3      	strh	r3, [r4, #12]
    45de:	6560      	str	r0, [r4, #84]	; 0x54
    45e0:	bd38      	pop	{r3, r4, r5, pc}
    45e2:	46c0      	nop			; (mov r8, r8)
    45e4:	ffffefff 	.word	0xffffefff

000045e8 <__sclose>:
    45e8:	b508      	push	{r3, lr}
    45ea:	230e      	movs	r3, #14
    45ec:	5ec9      	ldrsh	r1, [r1, r3]
    45ee:	f000 f81d 	bl	462c <_close_r>
    45f2:	bd08      	pop	{r3, pc}

000045f4 <strlen>:
    45f4:	2300      	movs	r3, #0
    45f6:	5cc2      	ldrb	r2, [r0, r3]
    45f8:	3301      	adds	r3, #1
    45fa:	2a00      	cmp	r2, #0
    45fc:	d1fb      	bne.n	45f6 <strlen+0x2>
    45fe:	1e58      	subs	r0, r3, #1
    4600:	4770      	bx	lr
	...

00004604 <_write_r>:
    4604:	b538      	push	{r3, r4, r5, lr}
    4606:	4c08      	ldr	r4, [pc, #32]	; (4628 <_write_r+0x24>)
    4608:	1c05      	adds	r5, r0, #0
    460a:	2000      	movs	r0, #0
    460c:	6020      	str	r0, [r4, #0]
    460e:	1c08      	adds	r0, r1, #0
    4610:	1c11      	adds	r1, r2, #0
    4612:	1c1a      	adds	r2, r3, #0
    4614:	f7fc fabc 	bl	b90 <_write>
    4618:	1c43      	adds	r3, r0, #1
    461a:	d103      	bne.n	4624 <_write_r+0x20>
    461c:	6823      	ldr	r3, [r4, #0]
    461e:	2b00      	cmp	r3, #0
    4620:	d000      	beq.n	4624 <_write_r+0x20>
    4622:	602b      	str	r3, [r5, #0]
    4624:	bd38      	pop	{r3, r4, r5, pc}
    4626:	46c0      	nop			; (mov r8, r8)
    4628:	20003fb4 	.word	0x20003fb4

0000462c <_close_r>:
    462c:	b538      	push	{r3, r4, r5, lr}
    462e:	4c07      	ldr	r4, [pc, #28]	; (464c <_close_r+0x20>)
    4630:	2300      	movs	r3, #0
    4632:	1c05      	adds	r5, r0, #0
    4634:	1c08      	adds	r0, r1, #0
    4636:	6023      	str	r3, [r4, #0]
    4638:	f7fe fcf8 	bl	302c <_close>
    463c:	1c43      	adds	r3, r0, #1
    463e:	d103      	bne.n	4648 <_close_r+0x1c>
    4640:	6823      	ldr	r3, [r4, #0]
    4642:	2b00      	cmp	r3, #0
    4644:	d000      	beq.n	4648 <_close_r+0x1c>
    4646:	602b      	str	r3, [r5, #0]
    4648:	bd38      	pop	{r3, r4, r5, pc}
    464a:	46c0      	nop			; (mov r8, r8)
    464c:	20003fb4 	.word	0x20003fb4

00004650 <_fstat_r>:
    4650:	b538      	push	{r3, r4, r5, lr}
    4652:	4c07      	ldr	r4, [pc, #28]	; (4670 <_fstat_r+0x20>)
    4654:	2300      	movs	r3, #0
    4656:	1c05      	adds	r5, r0, #0
    4658:	1c08      	adds	r0, r1, #0
    465a:	1c11      	adds	r1, r2, #0
    465c:	6023      	str	r3, [r4, #0]
    465e:	f7fe fce9 	bl	3034 <_fstat>
    4662:	1c43      	adds	r3, r0, #1
    4664:	d103      	bne.n	466e <_fstat_r+0x1e>
    4666:	6823      	ldr	r3, [r4, #0]
    4668:	2b00      	cmp	r3, #0
    466a:	d000      	beq.n	466e <_fstat_r+0x1e>
    466c:	602b      	str	r3, [r5, #0]
    466e:	bd38      	pop	{r3, r4, r5, pc}
    4670:	20003fb4 	.word	0x20003fb4

00004674 <_isatty_r>:
    4674:	b538      	push	{r3, r4, r5, lr}
    4676:	4c07      	ldr	r4, [pc, #28]	; (4694 <_isatty_r+0x20>)
    4678:	2300      	movs	r3, #0
    467a:	1c05      	adds	r5, r0, #0
    467c:	1c08      	adds	r0, r1, #0
    467e:	6023      	str	r3, [r4, #0]
    4680:	f7fe fcde 	bl	3040 <_isatty>
    4684:	1c43      	adds	r3, r0, #1
    4686:	d103      	bne.n	4690 <_isatty_r+0x1c>
    4688:	6823      	ldr	r3, [r4, #0]
    468a:	2b00      	cmp	r3, #0
    468c:	d000      	beq.n	4690 <_isatty_r+0x1c>
    468e:	602b      	str	r3, [r5, #0]
    4690:	bd38      	pop	{r3, r4, r5, pc}
    4692:	46c0      	nop			; (mov r8, r8)
    4694:	20003fb4 	.word	0x20003fb4

00004698 <_lseek_r>:
    4698:	b538      	push	{r3, r4, r5, lr}
    469a:	4c08      	ldr	r4, [pc, #32]	; (46bc <_lseek_r+0x24>)
    469c:	1c05      	adds	r5, r0, #0
    469e:	2000      	movs	r0, #0
    46a0:	6020      	str	r0, [r4, #0]
    46a2:	1c08      	adds	r0, r1, #0
    46a4:	1c11      	adds	r1, r2, #0
    46a6:	1c1a      	adds	r2, r3, #0
    46a8:	f7fe fccc 	bl	3044 <_lseek>
    46ac:	1c43      	adds	r3, r0, #1
    46ae:	d103      	bne.n	46b8 <_lseek_r+0x20>
    46b0:	6823      	ldr	r3, [r4, #0]
    46b2:	2b00      	cmp	r3, #0
    46b4:	d000      	beq.n	46b8 <_lseek_r+0x20>
    46b6:	602b      	str	r3, [r5, #0]
    46b8:	bd38      	pop	{r3, r4, r5, pc}
    46ba:	46c0      	nop			; (mov r8, r8)
    46bc:	20003fb4 	.word	0x20003fb4

000046c0 <_read_r>:
    46c0:	b538      	push	{r3, r4, r5, lr}
    46c2:	4c08      	ldr	r4, [pc, #32]	; (46e4 <_read_r+0x24>)
    46c4:	1c05      	adds	r5, r0, #0
    46c6:	2000      	movs	r0, #0
    46c8:	6020      	str	r0, [r4, #0]
    46ca:	1c08      	adds	r0, r1, #0
    46cc:	1c11      	adds	r1, r2, #0
    46ce:	1c1a      	adds	r2, r3, #0
    46d0:	f7fc fa3c 	bl	b4c <_read>
    46d4:	1c43      	adds	r3, r0, #1
    46d6:	d103      	bne.n	46e0 <_read_r+0x20>
    46d8:	6823      	ldr	r3, [r4, #0]
    46da:	2b00      	cmp	r3, #0
    46dc:	d000      	beq.n	46e0 <_read_r+0x20>
    46de:	602b      	str	r3, [r5, #0]
    46e0:	bd38      	pop	{r3, r4, r5, pc}
    46e2:	46c0      	nop			; (mov r8, r8)
    46e4:	20003fb4 	.word	0x20003fb4
    46e8:	00000306 	.word	0x00000306
    46ec:	0000054c 	.word	0x0000054c
    46f0:	0000054c 	.word	0x0000054c
    46f4:	0000054c 	.word	0x0000054c
    46f8:	0000054c 	.word	0x0000054c
    46fc:	0000054c 	.word	0x0000054c
    4700:	0000054c 	.word	0x0000054c
    4704:	0000054c 	.word	0x0000054c
    4708:	0000054c 	.word	0x0000054c
    470c:	0000054c 	.word	0x0000054c
    4710:	0000054c 	.word	0x0000054c
    4714:	0000054c 	.word	0x0000054c
    4718:	0000054c 	.word	0x0000054c
    471c:	0000054c 	.word	0x0000054c
    4720:	0000054c 	.word	0x0000054c
    4724:	0000054c 	.word	0x0000054c
    4728:	000002ee 	.word	0x000002ee
    472c:	0000054c 	.word	0x0000054c
    4730:	0000054c 	.word	0x0000054c
    4734:	0000054c 	.word	0x0000054c
    4738:	0000054c 	.word	0x0000054c
    473c:	0000054c 	.word	0x0000054c
    4740:	0000054c 	.word	0x0000054c
    4744:	0000054c 	.word	0x0000054c
    4748:	0000054c 	.word	0x0000054c
    474c:	0000054c 	.word	0x0000054c
    4750:	0000054c 	.word	0x0000054c
    4754:	0000054c 	.word	0x0000054c
    4758:	0000054c 	.word	0x0000054c
    475c:	0000054c 	.word	0x0000054c
    4760:	0000054c 	.word	0x0000054c
    4764:	0000054c 	.word	0x0000054c
    4768:	000002fe 	.word	0x000002fe
    476c:	0000054c 	.word	0x0000054c
    4770:	0000054c 	.word	0x0000054c
    4774:	0000054c 	.word	0x0000054c
    4778:	0000054c 	.word	0x0000054c
    477c:	0000054c 	.word	0x0000054c
    4780:	0000054c 	.word	0x0000054c
    4784:	0000054c 	.word	0x0000054c
    4788:	0000054c 	.word	0x0000054c
    478c:	0000054c 	.word	0x0000054c
    4790:	0000054c 	.word	0x0000054c
    4794:	0000054c 	.word	0x0000054c
    4798:	0000054c 	.word	0x0000054c
    479c:	0000054c 	.word	0x0000054c
    47a0:	0000054c 	.word	0x0000054c
    47a4:	0000054c 	.word	0x0000054c
    47a8:	000002f6 	.word	0x000002f6
    47ac:	000002d6 	.word	0x000002d6
    47b0:	0000030e 	.word	0x0000030e
    47b4:	000002e6 	.word	0x000002e6
    47b8:	000002de 	.word	0x000002de
    47bc:	0000ffff 	.word	0x0000ffff
    47c0:	0000ffff 	.word	0x0000ffff
    47c4:	0000ffff 	.word	0x0000ffff
    47c8:	0000ffff 	.word	0x0000ffff
    47cc:	00000004 	.word	0x00000004
    47d0:	00000005 	.word	0x00000005
    47d4:	00000006 	.word	0x00000006
    47d8:	00000007 	.word	0x00000007
    47dc:	0000ffff 	.word	0x0000ffff
    47e0:	0000ffff 	.word	0x0000ffff
    47e4:	00000022 	.word	0x00000022
    47e8:	00000023 	.word	0x00000023
    47ec:	0000ffff 	.word	0x0000ffff
    47f0:	0000ffff 	.word	0x0000ffff
    47f4:	0000ffff 	.word	0x0000ffff
    47f8:	0000ffff 	.word	0x0000ffff
    47fc:	00000008 	.word	0x00000008
    4800:	00000009 	.word	0x00000009
    4804:	0000ffff 	.word	0x0000ffff
    4808:	0000ffff 	.word	0x0000ffff
    480c:	42000800 	.word	0x42000800
    4810:	42000c00 	.word	0x42000c00
    4814:	42001000 	.word	0x42001000
    4818:	42001400 	.word	0x42001400
    481c:	42001800 	.word	0x42001800
    4820:	42001c00 	.word	0x42001c00
    4824:	454c4449 	.word	0x454c4449
    4828:	00000000 	.word	0x00000000
    482c:	0000214a 	.word	0x0000214a
    4830:	0000214a 	.word	0x0000214a
    4834:	0000214a 	.word	0x0000214a
    4838:	000021a2 	.word	0x000021a2
    483c:	00002184 	.word	0x00002184
    4840:	0000219c 	.word	0x0000219c
    4844:	0000214a 	.word	0x0000214a
    4848:	0000214a 	.word	0x0000214a
    484c:	000021a2 	.word	0x000021a2
    4850:	00002184 	.word	0x00002184
    4854:	20726d54 	.word	0x20726d54
    4858:	00637653 	.word	0x00637653
    485c:	0c0b0a09 	.word	0x0c0b0a09
    4860:	00000e0d 	.word	0x00000e0d
    4864:	00002a14 	.word	0x00002a14
    4868:	00002a70 	.word	0x00002a70
    486c:	00002a70 	.word	0x00002a70
    4870:	00002a0e 	.word	0x00002a0e
    4874:	00002a0e 	.word	0x00002a0e
    4878:	00002a2a 	.word	0x00002a2a
    487c:	00002a1a 	.word	0x00002a1a
    4880:	00002a30 	.word	0x00002a30
    4884:	00002a5e 	.word	0x00002a5e
    4888:	00002af8 	.word	0x00002af8
    488c:	00002b58 	.word	0x00002b58
    4890:	00002b58 	.word	0x00002b58
    4894:	00002ad8 	.word	0x00002ad8
    4898:	00002aea 	.word	0x00002aea
    489c:	00002b06 	.word	0x00002b06
    48a0:	00002adc 	.word	0x00002adc
    48a4:	00002b14 	.word	0x00002b14
    48a8:	00002b48 	.word	0x00002b48
    48ac:	74616568 	.word	0x74616568
    48b0:	00000000 	.word	0x00000000
    48b4:	6c6f6f63 	.word	0x6c6f6f63
    48b8:	00000000 	.word	0x00000000
    48bc:	65646f4d 	.word	0x65646f4d
    48c0:	2073253a 	.word	0x2073253a
    48c4:	3a6d5220 	.word	0x3a6d5220
    48c8:	54643225 	.word	0x54643225
    48cc:	65677261 	.word	0x65677261
    48d0:	32253a74 	.word	0x32253a74
    48d4:	20632564 	.word	0x20632564
    48d8:	25643225 	.word	0x25643225
    48dc:	63252063 	.word	0x63252063
    48e0:	00000000 	.word	0x00000000
    48e4:	0044434c 	.word	0x0044434c
    48e8:	6c637943 	.word	0x6c637943
    48ec:	6f522065 	.word	0x6f522065
    48f0:	54206d6f 	.word	0x54206d6f
    48f4:	006b7361 	.word	0x006b7361
    48f8:	61647055 	.word	0x61647055
    48fc:	52206574 	.word	0x52206574
    4900:	73696765 	.word	0x73696765
    4904:	20726574 	.word	0x20726574
    4908:	6b736154 	.word	0x6b736154
    490c:	00000000 	.word	0x00000000
    4910:	64616552 	.word	0x64616552
    4914:	6d655420 	.word	0x6d655420
    4918:	61726570 	.word	0x61726570
    491c:	65727574 	.word	0x65727574
    4920:	00000000 	.word	0x00000000
    4924:	00000043 	.word	0x00000043

00004928 <_global_impure_ptr>:
    4928:	2000002c 2b302d23 6c680020 6665004c     ,.. #-0+ .hlL.ef
    4938:	47464567 32313000 36353433 41393837     gEFG.0123456789A
    4948:	45444342 31300046 35343332 39383736     BCDEF.0123456789
    4958:	64636261 00006665                       abcdef..

00004960 <__sf_fake_stdin>:
	...

00004980 <__sf_fake_stdout>:
	...

000049a0 <__sf_fake_stderr>:
	...

000049c0 <_init>:
    49c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    49c2:	46c0      	nop			; (mov r8, r8)
    49c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    49c6:	bc08      	pop	{r3}
    49c8:	469e      	mov	lr, r3
    49ca:	4770      	bx	lr

000049cc <__init_array_start>:
    49cc:	000000dd 	.word	0x000000dd

000049d0 <_fini>:
    49d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    49d2:	46c0      	nop			; (mov r8, r8)
    49d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    49d6:	bc08      	pop	{r3}
    49d8:	469e      	mov	lr, r3
    49da:	4770      	bx	lr

000049dc <__fini_array_start>:
    49dc:	000000b5 	.word	0x000000b5
