#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Aug 14 21:40:17 2024
# Process ID: 6004
# Current directory: C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.runs/synth_1
# Command line: vivado.exe -log audiocontrol.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source audiocontrol.tcl
# Log file: C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.runs/synth_1/audiocontrol.vds
# Journal file: C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.runs/synth_1\vivado.jou
# Running On        :DESKTOP-TENJFGE
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 5 5600X 6-Core Processor             
# CPU Frequency     :3700 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :34282 MB
# Swap memory       :5100 MB
# Total Virtual     :39382 MB
# Available Virtual :14625 MB
#-----------------------------------------------------------
source audiocontrol.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 612.465 ; gain = 200.488
Command: read_checkpoint -auto_incremental -incremental C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/utils_1/imports/synth_1/audiocontrol.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/utils_1/imports/synth_1/audiocontrol.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top audiocontrol -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3836
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1471.895 ; gain = 447.254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'audiocontrol' [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/new/audiocontrol.v:3]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.runs/synth_1/.Xil/Vivado-6004-DESKTOP-TENJFGE/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (0#1) [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.runs/synth_1/.Xil/Vivado-6004-DESKTOP-TENJFGE/realtime/xadc_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'drdy_out' of module 'xadc_wiz_0' is unconnected for instance 'xadcinst' [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/new/audiocontrol.v:8]
WARNING: [Synth 8-7023] instance 'xadcinst' of module 'xadc_wiz_0' has 14 connections declared, but only 13 given [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/new/audiocontrol.v:8]
INFO: [Synth 8-6157] synthesizing module 'minimum_treble_filter' [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/imports/Filters/minimum_treble_filter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'minimum_treble_filter' (0#1) [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/imports/Filters/minimum_treble_filter.v:1]
INFO: [Synth 8-6157] synthesizing module 'maximum_treble_filter' [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/imports/Filters/maximum_treble_filter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maximum_treble_filter' (0#1) [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/imports/Filters/maximum_treble_filter.v:1]
INFO: [Synth 8-6157] synthesizing module 'unmodulated_treble_filter' [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/new/unmodulated_treble_filter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'unmodulated_treble_filter' (0#1) [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/new/unmodulated_treble_filter.v:2]
INFO: [Synth 8-6157] synthesizing module 'minimum_bass_filter' [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/imports/Filters/minimum_bass_filter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'minimum_bass_filter' (0#1) [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/imports/Filters/minimum_bass_filter.v:1]
INFO: [Synth 8-6157] synthesizing module 'maximum_bass_filter' [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/imports/Filters/maximum_bass_filter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maximum_bass_filter' (0#1) [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/imports/Filters/maximum_bass_filter.v:1]
INFO: [Synth 8-6157] synthesizing module 'unmodulated_bass_filter' [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/new/unmodulated_bass_filter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'unmodulated_bass_filter' (0#1) [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/new/unmodulated_bass_filter.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/new/audiocontrol.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/new/audiocontrol.v:108]
INFO: [Synth 8-6155] done synthesizing module 'audiocontrol' (0#1) [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/new/audiocontrol.v:3]
WARNING: [Synth 8-6014] Unused sequential element middle_signal_reg was removed.  [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/sources_1/new/audiocontrol.v:119]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1588.746 ; gain = 564.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1588.746 ; gain = 564.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1588.746 ; gain = 564.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1588.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadcinst'
Finished Parsing XDC File [c:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadcinst'
Parsing XDC File [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/constrs_1/new/audiocontrol.xdc]
Finished Parsing XDC File [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/constrs_1/new/audiocontrol.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.srcs/constrs_1/new/audiocontrol.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/audiocontrol_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/audiocontrol_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1694.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1694.973 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1694.973 ; gain = 670.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1694.973 ; gain = 670.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for xadcinst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1694.973 ; gain = 670.332
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'bass_present_state_reg' in module 'audiocontrol'
INFO: [Synth 8-802] inferred FSM for state register 'treble_present_state_reg' in module 'audiocontrol'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       L |                               00 |                               00
                       H |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bass_present_state_reg' using encoding 'sequential' in module 'audiocontrol'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       L |                               00 |                               00
                       H |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'treble_present_state_reg' using encoding 'sequential' in module 'audiocontrol'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1694.973 ; gain = 670.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   6 Input   16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 309   
+---Muxes : 
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP filter3/y5, operation Mode is: A''*(B:0x57).
DSP Report: register filter0/x_reg[49] is absorbed into DSP filter3/y5.
DSP Report: register filter0/x_reg[50] is absorbed into DSP filter3/y5.
DSP Report: operator filter3/y5 is absorbed into DSP filter3/y5.
DSP Report: Generating DSP filter3/y2, operation Mode is: ACIN2*(B:0x57)+CarryIn.
DSP Report: register filter0/x_reg[50] is absorbed into DSP filter3/y2.
DSP Report: operator filter3/y3 is absorbed into DSP filter3/y2.
DSP Report: operator filter3/y5 is absorbed into DSP filter3/y2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1694.973 ; gain = 670.332
---------------------------------------------------------------------------------
 Sort Area is  filter3/y5_0 : 0 0 : 449 974 : Used 1 time 0
 Sort Area is  filter3/y5_0 : 0 1 : 525 974 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|minimum_treble_filter | A''*(B:0x57)           | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|minimum_treble_filter | ACIN2*(B:0x57)+CarryIn | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1694.973 ; gain = 670.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1694.973 ; gain = 670.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1694.973 ; gain = 670.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.973 ; gain = 670.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.973 ; gain = 670.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.973 ; gain = 670.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.973 ; gain = 670.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.973 ; gain = 670.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.973 ; gain = 670.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|audiocontrol | filter0/x_reg[48][15] | 49     | 16    | NO           | NO                 | YES               | 0      | 32      | 
+-------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|minimum_treble_filter | A''*B        | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|minimum_treble_filter | A'*B+CARRYIN | 0      | 7      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |xadc_wiz |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |    63|
|4     |DSP48E1  |     2|
|6     |LUT1     |     3|
|7     |LUT2     |   157|
|8     |LUT3     |    44|
|9     |LUT4     |    61|
|10    |LUT5     |    20|
|11    |LUT6     |    18|
|12    |SRLC32E  |    32|
|13    |FDCE     |     2|
|14    |FDPE     |     2|
|15    |FDRE     |   340|
|16    |IBUF     |     8|
|17    |OBUF     |    16|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.973 ; gain = 670.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1694.973 ; gain = 564.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.973 ; gain = 670.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1694.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1694.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a455f8e1
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1694.973 ; gain = 1067.766
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1694.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/onyek/baxandall_tonecontroller/baxandall_tonecontroller.runs/synth_1/audiocontrol.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file audiocontrol_utilization_synth.rpt -pb audiocontrol_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 14 21:40:57 2024...
