cellMap,*sar8,*sar8,*SAR,*schematic
netMap,*sar8,*vdd3!,*vdd3!
netMap,*sar8,*gnd!,*0
netMap,*sar8,*vdd!,*vdd!
instMap,*sar8,*SA,*SA
instMaster,*sar8,*SA,*SAR_switch_schematic,*switch
instMap,*sar8,*V1,*V1
instMaster,*sar8,*V1,*analogLib_vdc_spectre,*vsource
instMap,*sar8,*V3,*V3
instMaster,*sar8,*V3,*analogLib_vdc_spectre,*vsource
instMap,*sar8,*C0,*C0
instMaster,*sar8,*C0,*analogLib_cap_spectre,*capacitor
instMap,*sar8,*C3,*C3
instMaster,*sar8,*C3,*analogLib_cap_spectre,*capacitor
instMap,*sar8,*C2,*C2
instMaster,*sar8,*C2,*analogLib_cap_spectre,*capacitor
instMap,*sar8,*C1,*C1
instMaster,*sar8,*C1,*analogLib_cap_spectre,*capacitor
instMap,*sar8,*C4,*C4
instMaster,*sar8,*C4,*analogLib_cap_spectre,*capacitor
instMap,*sar8,*C5,*C5
instMaster,*sar8,*C5,*analogLib_cap_spectre,*capacitor
instMap,*sar8,*C6,*C6
instMaster,*sar8,*C6,*analogLib_cap_spectre,*capacitor
instMap,*sar8,*C7,*C7
instMaster,*sar8,*C7,*analogLib_cap_spectre,*capacitor
instMap,*sar8,*C8,*C8
instMaster,*sar8,*C8,*analogLib_cap_spectre,*capacitor
instMap,*sar8,*I34,*I34
instMaster,*sar8,*I34,*SAR_switch2_schematic,*switch2
instMap,*sar8,*SB,*SB
instMaster,*sar8,*SB,*SAR_switch2_schematic,*switch2
instMap,*sar8,*I35,*I35
instMaster,*sar8,*I35,*SAR_switch2_schematic,*switch2
instMap,*sar8,*I37,*I37
instMaster,*sar8,*I37,*SAR_switch2_schematic,*switch2
instMap,*sar8,*I36,*I36
instMaster,*sar8,*I36,*SAR_switch2_schematic,*switch2
instMap,*sar8,*I38,*I38
instMaster,*sar8,*I38,*SAR_switch2_schematic,*switch2
instMap,*sar8,*I39,*I39
instMaster,*sar8,*I39,*SAR_switch2_schematic,*switch2
instMap,*sar8,*I40,*I40
instMaster,*sar8,*I40,*SAR_switch2_schematic,*switch2
instMap,*sar8,*S0,*S0
instMaster,*sar8,*S0,*SAR_switch2_schematic,*switch2
instMap,*sar8,*I42,*I42
instMaster,*sar8,*I42,*SAR_switch2_schematic,*switch2
instMap,*sar8,*E0,*E0
instMaster,*sar8,*E0,*analogLib_vcvs_spectre,*vcvs
netMap,*sar8,*Sp<8>,*Sp_8
netMap,*sar8,*Sp<7>,*Sp_7
netMap,*sar8,*Sp<6>,*Sp_6
netMap,*sar8,*Sp<5>,*Sp_5
netMap,*sar8,*Sp<4>,*Sp_4
netMap,*sar8,*Sp<3>,*Sp_3
netMap,*sar8,*Sp<2>,*Sp_2
netMap,*sar8,*Sp<1>,*Sp_1
netMap,*sar8,*Sp<0>,*Sp_0
netMap,*sar8,*Sm<0>,*Sm_0
netMap,*sar8,*Sm<1>,*Sm_1
netMap,*sar8,*Sm<2>,*Sm_2
netMap,*sar8,*Sm<3>,*Sm_3
netMap,*sar8,*Sm<4>,*Sm_4
netMap,*sar8,*Sm<5>,*Sm_5
netMap,*sar8,*Sm<6>,*Sm_6
netMap,*sar8,*Sm<7>,*Sm_7
netMap,*sar8,*Sm<8>,*Sm_8
netMap,*sar8,*result<7>,*result_7
netMap,*sar8,*result<6>,*result_6
netMap,*sar8,*result<5>,*result_5
netMap,*sar8,*result<4>,*result_4
netMap,*sar8,*result<3>,*result_3
netMap,*sar8,*result<2>,*result_2
netMap,*sar8,*result<1>,*result_1
netMap,*sar8,*result<0>,*result_0
portMap,*sar8,*Analog_in,*Analog_in
portMap,*sar8,*clock,*clock
portMap,*sar8,*reset,*reset
portMap,*sar8,*result<7>,*result_7
portMap,*sar8,*result<6>,*result_6
portMap,*sar8,*result<5>,*result_5
portMap,*sar8,*result<4>,*result_4
portMap,*sar8,*result<3>,*result_3
portMap,*sar8,*result<2>,*result_2
portMap,*sar8,*result<1>,*result_1
portMap,*sar8,*result<0>,*result_0
portMap,*sar8,*start,*start
