// Seed: 3992605686
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input uwire id_3
    , id_9,
    input tri0 id_4,
    output tri id_5,
    input tri id_6,
    output supply0 id_7
);
  always @* begin : LABEL_0
    id_9 <= id_3;
  end
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    inout supply1 id_1,
    input wire id_2,
    input uwire id_3,
    output tri id_4,
    output tri1 id_5
);
  assign id_5 = 1 < 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_3,
      id_4
  );
endmodule : SymbolIdentifier
