FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$MICROZEDCONNECTION$I10$SPKR";
2"UN$1$CLOCKS$I15$DEFAULTSELECT";
3"UN$1$CNTRLREGISTER$I2$ECALSETUP";
4"EXT_PED_IN\I";
5"LOCKOUT*\I";
6"CLOCK100_OUTL\I";
7"UN$1$3MERGE$I8$A";
8"UN$1$3MERGE$I8$C";
9"CLOCK100_OUTH\I";
10"UN$1$3MERGE$I8$B";
11"TUNE_ANPULSE\I";
12"FAST_ANPULSE\I";
13"ASYNC_DELAY_OUT\I";
14"EXT_PED_OUT\I";
15"CLOCK200_OUTH\I";
16"TUB_CLK_IN\I";
17"CLOCK200_OUTL\I";
18"GND\G";
19"UN$1$3MERGE$I6$C";
20"ASYNC_PULSE_OUT\I";
21"TUNE_COMP_OUTH\I";
22"TUNE_COMP_OUTL\I";
23"FAST_COMP_OUTL\I";
24"VCC\G";
25"GND\G";
26"UN$1$GENERICUTILITIES$I11$LEASYNCDELAY";
27"SYNC24L_LVDS\I";
28"SYNC24H_LVDS\I";
29"SYNCL_LVDS\I";
30"SYNCH_LVDS\I";
31"SYNC24H_ECL\I";
32"SYNCL_ECL\I";
33"SCOPE_OUT<7..0>\I";
34"CAEN_OUT<7..0>\I";
35"SYNCH_ECL\I";
36"TUBII_RT_OUT\I";
37"SYNC_DELAY_OUT\I";
38"UN$1$CLOCKS$I15$MISSEDCLOCK";
39"TELLIE_DELAY_OUT\I";
40"UN$1$GENERICUTILITIES$I11$LATCHDISPLAY";
41"UN$1$GENERICUTILITIES$I11$PULSE";
42"UN$1$GENERICUTILITIES$I11$CLRCNT";
43"RAWTRIGS<3..0>\I";
44"SYNC24_TTL\I";
45"SYNC_TTL\I";
46"UN$1$COMPARATORS$I13$DATARDY";
47"FAST_COMP_OUTH\I";
48"SMELLIE_DELAY_OUT\I";
49"ASYNC_DELAY_IN\I";
50"SYNC_DELAY_IN\I";
51"SYNC_PULSE_OUT\I";
52"EXTTRIG<15..0>\I";
53"UN$1$GENERICUTILITIES$I11$ASYNCDELAYIN";
54"UN$1$GENERICUTILITIES$I11$ASYNCPULSEIN";
55"UN$1$GENERICUTILITIES$I11$LEASYNCPULSE";
56"CAEN_ANPULSE<11..0>\I";
57"SYNC24L_ECL\I";
58"TELLIE_DELAY_IN\I";
59"GTRIG_TTL\I";
60"UN$1$3MERGE$I6$A";
61"UN$1$3MERGE$I6$B";
62"UN$1$CAEN$I3$DATARDY";
63"UN$1$CAEN$I3$LE";
64"UN$1$CNTRLREGISTER$I2$DATAOUT";
65"UN$1$CNTRLREGISTER$I2$DATARDY";
66"UN$1$CNTRLREGISTER$I2$LE";
67"SMELLIE_DELAY_IN\I";
68"UN$1$CNTRLREGISTER$I2$READENABLE";
69"UN$1$GTDELAYS$I4$TTLLOCKOUT";
70"GTRIGH_ECL\I";
71"UN$1$GTDELAYS$I4$LEDGT";
72"LOCKOUT\I";
73"DGTL\I";
74"DGTH\I";
75"MTCD_LO*\I";
76"UN$1$GTDELAYS$I4$DGTTTL";
77"UN$1$CAEN$I3$CLK";
78"UN$1$CAEN$I3$DATA";
79"UN$1$COMPARATORS$I13$LETUNE";
80"GTRIGL_ECL\I";
81"UN$1$CNTRLREGISTER$I2$LOSELECT";
82"ADDR<0..2>";
83"UN$1$CLOCKS$I15$CLOCK100";
84"UN$1$CLOCKS$I15$LE";
85"UN$1$CLOCKS$I15$FOX200MHZ";
86"UN$1$CLOCKS$I15$DATARDY";
87"TELLIE_PULSE_OUT\I";
88"SCALER<0..2>";
89"SMELLIE_PULSE_OUT\I";
%"BASE_MON"
"1","(3550,3125)","0","tubii_lib","I1";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
%"MICROZEDCONNECTION"
"1","(1075,1400)","0","tubii_lib","I10";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"69;
"DGT"76;
"CAEN_RDY"62;
"TUBII_RT_OUT"36;
"100MHZ_CLK_IN"83;
"SYNC_PULSE_OUT"51;
"SMELLIE_DELAY_OUT"48;
"SMELLIE_DELAY_IN"67;
"SMELLIE_PULSE_OUT"89;
"ASYNC_DELAY_IN"49;
"ASYNC_DELAY_OUT"53;
"SYNC_DELAY_OUT"37;
"SYNC_DELAY_IN"50;
"ASYNC_PULSE_OUT"54;
"TELLIE_DELAY_IN"58;
"TELLIE_PULSE_OUT"87;
"SPKR"1;
"TUBIITIME_DATA_RDY"86;
"FOX_200MHZ_IN"85;
"USING_BCKP"38;
"EXTTRIG<0..15>"52;
"LOAD_ENABLE<0..2>"82;
"COMP_RDY"46;
"TELLIE_DELAY_OUT"39;
"DATA"78;
"CLK"77;
"LATCH_DISPLAY"40;
"CNT_PULSE"41;
"CLR_CNT"42;
"RAWTRIGS_IN<3..0>"43;
"CNTRL_REGISTER_CHK"64;
"CNTRL_RDY"65;
"GTRIG"59;
"SYNC24"44;
"SYNC"45;
%"GENERIC_UTILITIES"
"1","(975,-550)","0","tubii_lib","I11";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"ASYNC_PULSE_OUT"20;
"ASYNC_DELAY_OUT"13;
"LE_ASYNC_DELAY"26;
"LE_ASYNC_PULSE"55;
"DATA"78;
"CLK"77;
"ASYNC_DELAY_IN"53;
"ASYNC_PULSE_IN"54;
"PULSE"41;
"LATCH_DISPLAY"40;
"ALLOW_COUNT"7;
"TEST_DISPLAY"10;
"DISPLAY_ZEROES"8;
"CLR_CNT"42;
%"COMPARATORS"
"1","(-1675,-225)","0","tubii_lib","I13";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"5;
"DGTH"74;
"GTRIG"70;
"TUNE_PULSE"11;
"FAST_PULSE"12;
"DATA"78;
"CLK"77;
"DATA_RDY"46;
"LE_TUNE"79;
"FAST_COMP_OUTH"47;
"FAST_COMP_OUTL"23;
"TUNE_COMP_OUTH"22;
"TUNE_COMP_OUTL"21;
%"POWERS"
"1","(4275,-550)","0","tubii_lib","I14";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
%"CLOCKS"
"1","(-50,3000)","0","tubii_lib","I15";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DEFAULT_SELECT"
VHDL_MODE"OUT"2;
"CLOCK100"83;
"FOX200MHZ"
VHDL_MODE"OUT"85;
"CLOCK200_OUTH"15;
"CLOCK200_OUTL"17;
"CLK100_OUTL"
VHDL_MODE"OUT"6;
"CLK100_OUTH"
VHDL_MODE"OUT"9;
"MISSEDCLOCK"
VHDL_MODE"OUT"38;
"SR_CLK"
VHDL_MODE"IN"77;
"DATA"
VHDL_MODE"IN"78;
"TUB_CLK_IN"16;
"LE"
VHDL_MODE"IN"84;
"DATA_RDY"
VHDL_MODE"IN"86;
%"CNTRL_REGISTER"
"1","(2300,2875)","0","tubii_lib","I2";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"READ_ENABLE"68;
"DATA_OUT"64;
"ECAL_SETUP"3;
"LO_SELECT"81;
"DEFAULT_CLK_SELECT"2;
"DATA_RDY"65;
"LE"66;
"CLK"77;
"DATA"78;
"DISPLAY<2..0>"88;
%"CAEN"
"1","(3525,2000)","0","tubii_lib","I3";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"DATA_RDY"
VHDL_MODE"IN"62;
"DATA"
VHDL_MODE"IN"78;
"LE"
VHDL_MODE"IN"63;
"CLK"
VHDL_MODE"IN"77;
"SYNC24L_LVDS"27;
"SYNC24H_LVDS"28;
"SYNCL_LVDS"29;
"SYNCH_LVDS"30;
"SYNC24L_ECL"57;
"SYNC24H_ECL"31;
"SYNCL_ECL"32;
"AN_PULSE_IN<11..0>"56;
"SCOPE_OUT<7..0>"33;
"CAEN_OUT<7..0>"34;
"GTRIGH_ECL"70;
"GTRIGL_ECL"80;
"SYNCH_ECL"35;
%"GT_DELAYS"
"1","(3250,875)","0","tubii_lib","I4";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"TTL_LOCKOUT* \B"69;
"GTRIGL"80;
"GTRIGH"70;
"LE_DGT"71;
"DATA"78;
"CLK"77;
"SELECT_LO_SRC"81;
"LOCKOUT"72;
"LOCKOUT* \B"5;
"DGTL"73;
"DGTH"74;
"MTCD_LO* \B"75;
"DGT_TTL"76;
%"HCT238"
"1","(2125,1350)","0","ttl","I5";
;
$LOCATION"U2"
CDS_LOCATION"U2"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"TSSOP"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
CDS_LIB"ttl";
"A2"
$PN"3"19;
"A1"
$PN"2"61;
"A0"
$PN"1"60;
"E3"
$PN"6"24;
"E2 \B"
$PN"5"18;
"E1 \B"
$PN"4"25;
"Y7"
$PN"7"55;
"Y6"
$PN"9"26;
"Y5"
$PN"10"84;
"Y4"
$PN"11"79;
"Y3"
$PN"12"68;
"Y2"
$PN"13"66;
"Y1"
$PN"14"71;
"Y0"
$PN"15"63;
%"3 MERGE"
"1","(1700,1275)","2","standard","I6";
;
CDS_LIB"standard"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING";
"A\NWC\NAC"60;
"B\NWC\NAC"61;
"C\NWC\NAC"19;
"Y\NWC\NAC"82;
%"ECAL_CONTROL"
"1","(3100,-125)","0","tubii_lib","I7";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"EXT_PED_IN"4;
"EXT_PED_OUT"14;
"GTRIG"70;
"ECAL_ACTIVE"3;
%"3 MERGE"
"1","(2000,-200)","0","standard","I8";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE";
"A\NWC\NAC"7;
"B\NWC\NAC"10;
"C\NWC\NAC"8;
"Y\NWC\NAC"88;
%"TUBII_SPKR"
"1","(-1725,2000)","2","tubii_lib","I9";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SPKR_SIGNAL"1;
END.
