<!--
	- I/O mapping
	- Version: 
	- Date: Wed Feb  7 19:23:08 2024
-->

<io_mapping>
	<io name="gfpga_pad_QL_PREIO_A2F[792:792]" net="clock1" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[793:793]" net="rce_a" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[794:794]" net="addr_a[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[795:795]" net="addr_a[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[796:796]" net="addr_a[2]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[797:797]" net="addr_a[3]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[798:798]" net="addr_a[4]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[799:799]" net="addr_a[5]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[800:800]" net="addr_a[6]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[801:801]" net="addr_a[7]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[802:802]" net="addr_a[8]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[803:803]" net="addr_a[9]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[804:804]" net="addr_a[10]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[805:805]" net="addr_a[11]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[806:806]" net="wce_a" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[807:807]" net="wd_a[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[864:864]" net="wd_a[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[865:865]" net="wd_a[2]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[866:866]" net="wd_a[3]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[867:867]" net="wd_a[4]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[868:868]" net="wd_a[5]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[869:869]" net="wd_a[6]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[870:870]" net="wd_a[7]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[871:871]" net="clock0" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[872:872]" net="rce_b" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[873:873]" net="addr_b[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[874:874]" net="addr_b[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[875:875]" net="addr_b[2]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[876:876]" net="addr_b[3]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[877:877]" net="addr_b[4]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[878:878]" net="addr_b[5]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[879:879]" net="addr_b[6]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[1008:1008]" net="addr_b[7]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[1009:1009]" net="addr_b[8]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[1010:1010]" net="addr_b[9]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[1011:1011]" net="addr_b[10]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[1012:1012]" net="addr_b[11]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[1013:1013]" net="wce_b" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[1014:1014]" net="wd_b[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[1015:1015]" net="wd_b[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[78:78]" net="wd_b[2]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[144:144]" net="wd_b[3]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[155:155]" net="wd_b[4]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[222:222]" net="wd_b[5]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[288:288]" net="wd_b[6]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[299:299]" net="wd_b[7]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[1590:1590]" net="id[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_F2A[608:608]" net="rq_a[0]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[609:609]" net="rq_a[1]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[610:610]" net="rq_a[2]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[611:611]" net="rq_a[3]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[612:612]" net="rq_a[4]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[613:613]" net="rq_a[5]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[614:614]" net="rq_a[6]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[615:615]" net="rq_a[7]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[616:616]" net="rq_b[0]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[617:617]" net="rq_b[1]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[618:618]" net="rq_b[2]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[619:619]" net="rq_b[3]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[620:620]" net="rq_b[4]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[621:621]" net="rq_b[5]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[622:622]" net="rq_b[6]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[623:623]" net="rq_b[7]" dir="output"/>
</io_mapping>
