# 1 "arch/arm/boot/dts/qcom-ipq807x-hk01.c4.dts"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/qcom-ipq807x-hk01.c4.dts"
# 16 "arch/arm/boot/dts/qcom-ipq807x-hk01.c4.dts"
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-hk01.c4.dts" 1
/dts-v1/;
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-hk01.c4.dts"
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-soc.dtsi" 1
# 16 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-soc.dtsi"
# 1 "./arch/arm/boot/dts/include/dt-bindings/clock/qcom,gcc-ipq807x.h" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-soc.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/reset/qcom,gcc-ipq807x.h" 1
# 18 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-soc.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 19 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-soc.dtsi" 2

# 1 "./arch/arm/boot/dts/include/dt-bindings/clock/qca,apss-ipq807x.h" 1
# 21 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-soc.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/input/input.h" 1
# 12 "./arch/arm/boot/dts/include/dt-bindings/input/input.h"
# 1 "./arch/arm/boot/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./arch/arm/boot/dts/include/dt-bindings/input/input.h" 2
# 22 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-soc.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 23 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-soc.dtsi" 2
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-mhi.dtsi" 1
# 18 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-mhi.dtsi"
/ {
 aliases {
  mhi1 = &mhi_wlan;
 };

 soc {
  wifi3: wifi3@f00000 {
   compatible = "qcom,cnss-qca6290";
   qcom,mhi = <&mhi_wlan>;
   qcom,wlan-ramdump-dynamic = <0x400000>;
   status = "ok";
  };

  mhi: qcom,mhi {
   compatible = "qcom,mhi";
  };

  mhi_wlan: qcom,mhi@1 {
   compatible = "qcom,mhi";
   qcom,pci-dev_id = <0x1100>;
   qcom,pci-domain = <0>;
   qcom,pci-bus = <1>;
   qcom,pci-slot = <0>;
   qcom,mhi-address-window = <0x0 0x40000000 0x1 0xFFFFFFFF>;


   qcom,mhi-ready-timeout = <600000>;
   qcom,bhi-poll-timeout = <600000>;
   qcom,bhi-alignment = <0x40000>;


   qcom,mhi-manage-boot;
   qcom,mhi-fw-image = "QCA6290/amss.bin";
   qcom,mhi-max-sbl = <0x40000>;
   qcom,mhi-sg-size = <0x80000>;


   mhi-chan-cfg-0 = <0x0 0x80 0x1 0x92>;
   mhi-chan-cfg-1 = <0x1 0x80 0x1 0xa2>;
   mhi-chan-cfg-4 = <0x4 0x80 0x1 0x92>;
   mhi-chan-cfg-5 = <0x5 0x80 0x1 0xa2>;
   mhi-chan-cfg-16 = <0x10 0x40 0x1 0x92>;
   mhi-chan-cfg-17 = <0x11 0x40 0x1 0xa2>;
   mhi-event-rings = <2>;
   mhi-event-cfg-0 = <0xa 0x0 0x1 0 1 0x31>;
   mhi-event-cfg-1 = <0x80 0x1 0x1 0 1 0x31>;
  };

  qcom,ipc_router_external_wlan_xprt {
   compatible = "qcom,ipc_router_mhi_xprt";
   qcom,mhi = <&mhi_wlan>;
   qcom,out-chan-id = <16>;
   qcom,in-chan-id = <17>;
   qcom,xprt-remote = "external-wlan";
   qcom,xprt-linkid = <1>;
   qcom,xprt-version = <3>;
  };

  qcom,diag@0 {
   compatible = "qcom,diag";
   qcom,mhi = <&mhi_wlan>;
   status = "ok";
  };
 };
};
# 24 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-soc.dtsi" 2
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-memory.dtsi" 1
# 18 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-memory.dtsi"
/ {






 memory {
  device_type = "memory";
  reg = <0x0 0x40000000 0x0 0x20000000>;
 };
# 266 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-memory.dtsi"
 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  nss@40000000 {
   no-map;
   reg = <0x0 0x40000000 0x0 0x01000000>;
  };

  uboot@4a600000 {
   no-map;
   reg = <0x0 0x4a600000 0x0 0x00400000>;
  };

  sbl@4aa00000 {
   no-map;
   reg = <0x0 0x4aa00000 0x0 0x00100000>;
  };

  smem_region:smem@4ab00000 {
   no-map;
   reg = <0x0 0x4ab00000 0x0 0x00100000>;
  };

  tz@4ac00000 {
   no-map;
   reg = <0x0 0x4ac00000 0x0 0x00400000>;
  };

  q6_region: wcnss@4b000000 {
   no-map;
   reg = <0x0 0x4b000000 0x0 0x05f00000>;
  };

  tzapp:tzapp@4a400000 {
   no-map;
   reg = <0x0 0x4a400000 0x0 0x00200000>;
  };

  q6_etr_region:q6_etr_dump@50f00000 {
   no-map;
   reg = <0x0 0x50f00000 0x0 0x100000>;
  };


  wifi_dump@51000000 {
   no-map;
   reg = <0x0 0x51000000 0x0 0x600000>;
  };

  wigig_dump@51200000 {
   no-map;
   reg = <0x0 0x51200000 0x0 0x400000>;
  };
 };

};
# 25 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-soc.dtsi" 2

/ {
 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
  status = "ok";
 };

 cpus: cpus {
  #address-cells = <0x1>;
  #size-cells = <0x0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   clocks = <&apss_clk 3>;
   clock-names = "cpu";
   enable-method = "psci";
   qcom,acc = <&acc0>;
   next-level-cache = <&L2_0>;
   cpu-idle-states = <>;

   L2_0: l2-cache {
    compatible = "arm,arch-cache";
    cache-level = <0x2>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x1>;
   clocks = <&apss_clk 3>;
   clock-names = "cpu";
   qcom,acc = <&acc1>;
   next-level-cache = <&L2_0>;
   cpu-idle-states = <&cpu_hotplug>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x2>;
   clocks = <&apss_clk 3>;
   clock-names = "cpu";
   qcom,acc = <&acc2>;
   next-level-cache = <&L2_0>;
   cpu-idle-states = <&cpu_hotplug>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x3>;
   clocks = <&apss_clk 3>;
   clock-names = "cpu";
   qcom,acc = <&acc3>;
   next-level-cache = <&L2_0>;
   cpu-idle-states = <&cpu_hotplug>;
  };

  idle-states {
   entry-method = "psci";

   cpu_hotplug: cpu-hotplug {
    compatible = "arm,idle-state";
    local-timer-stop;
    entry-latency-us = <100>;
    exit-latency-us = <700>;
    min-residency-us = <2000>;
    arm,psci-suspend-param = <0x0010000>;
    status = "disabled";
   };
  };

 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 ((((1 << (4)) - 1) << 8) |
      4)>;
 };

 firmware {
  scm {
   compatible = "qcom,scm-ipq807x";
  };
  qfprom {
   compatible = "qcom,qfprom-sec";




   img-addr = <0x4A400000>;
   img-size = <0x00700000>;

  };
 };



 qseecom {
  compatible = "ipq807x-qseecom";
  mem-start = <0x4a400000>;
  mem-size = <0x200000>;
 };


 soc: soc {
  #address-cells = <0x1>;
  #size-cells = <0x1>;
  ranges = <0x0 0x0 0x0 0xffffffff>;
  compatible = "simple-bus";

  dcc: dcc@b3000 {
   compatible = "qca,dcc";
   status = "ok";
   reg = <0xb3000 0x1000>,
    <0xb4000 0x800>,
    <0x004A2000 0x8>;
   reg-names = "dcc-base", "dcc-ram-base", "gcnt_lo_hi";

   clocks = <&gcc 243>;
   clock-names = "dcc_clk";

   no_xpu_support;
   qca,save-reg;
  };

  acc0:clock-controller@b188000 {
   compatible = "qcom,arm-cortex-acc";
   reg = <0x0b188000 0x1000>;
  };

  acc1:clock-controller@b198000 {
   compatible = "qcom,arm-cortex-acc";
   reg = <0x0b198000 0x1000>;
  };

  acc2:clock-controller@b1a8000 {
   compatible = "qcom,arm-cortex-acc";
   reg = <0x0b1a8000 0x1000>;
  };

  acc3:clock-controller@b1b8000 {
   compatible = "qcom,arm-cortex-acc";
   reg = <0x0b1b8000 0x1000>;
  };

  tlmm: pinctrl@1000000 {
   compatible = "qcom,ipq807x-pinctrl";
   reg = <0x1000000 0x300000>;
   interrupts = <0x0 0xd0 0x0>;
   gpio-controller;
   #gpio-cells = <0x2>;
   interrupt-controller;
   #interrupt-cells = <0x2>;
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <0x3>;
   reg = <0xb000000 0x1000>,
   <0xb002000 0x1000>;
  };

  timer {
   compatible = "arm,armv8-timer";
   interrupts = <0x1 0x2 0xff08>,
         <0x1 0x3 0xff08>,
         <0x1 0x4 0xff08>,
         <0x1 0x1 0xff08>;
   clock-frequency = <0x124f800>;
   always-on;
  };

  gcc: qcom,gcc@1800000 {
   compatible = "qcom,gcc-ipq807x";
   reg = <0x1800000 0x80000>;
   #clock-cells = <0x1>;
   #reset-cells = <1>;
  };

  apss_clk: qcom,apss_clk@b111000 {
   compatible = "qcom,apss-ipq807x";
   reg = <0xb111000 0x6000>;
   #clock-cells = <0x1>;
   #reset-cells = <1>;
  };

  blsp_dma: dma@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x2b000>;
   interrupts = <0 238 0>;
   clocks = <&gcc 84>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
  };

  serial_blsp0: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78af000 0x200>;
   interrupts = <0x0 0x6b 0x0>;
   clocks = <&gcc 97>,
     <&gcc 84>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  serial_blsp4: serial@78B3000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78B3000 0x200>;
   interrupts = <0x0 308 0x0>;
   clocks = <&gcc 101>,
     <&gcc 84>;
   clock-names = "core", "iface";
   status = "disabled";
   tx-watermark = <0>;
  };

  serial_blsp2: serial@78B1000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78B1000 0x200>;
   interrupts = <0x0 306 0x0>;
   clocks = <&gcc 99>,
    <&gcc 84>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 4>,
    <&blsp_dma 5>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  spi_0: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x78b5000 0x600>;
   interrupts = <0 95 0>;
   spi-max-frequency = <50000000>;
   clocks = <&gcc 86>,
    <&gcc 84>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 12>, <&blsp_dma 13>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  spi_4: spi@78b8000 {
   compatible = "qcom,spi-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x78b8000 0x600>;
   interrupts = <0 98 0>;
   spi-max-frequency = <50000000>;
   clocks = <&gcc 92>,
    <&gcc 84>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 18>, <&blsp_dma 19>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  q6v5_wcss: q6v5_wcss@CD00000 {
   compatible = "qca,q6v5-wcss-rproc-ipq807x";
   firmware = "IPQ8074/q6_fw.mdt";
   reg = <0xCD00000 0x4040>,
    <0x194f000 0x10>,
    <0x1952000 0x10>,
    <0x4ab000 0x20>,
    <0x1818000 0x110>,
    <0x1859000 0x10>,
    <0x1945000 0x10>;
   reg-names = "wcss-base",
     "tcsr-q6-base",
     "tcsr-base",
     "mpm-base",
     "gcc-wcss-bcr-base",
     "gcc-wcss-misc-base",
     "tcsr-global";
   qca,auto-restart;
   qca,extended-intc;
   qca,dump-q6-reg;
   qca,secure;
   memory-region = <&q6_region>, <&q6_etr_region>;
   interrupts-extended = <&intc 0 325 1>,
     <&wcss_smp2p_in 0 0>,
     <&wcss_smp2p_in 1 0>,
     <&wcss_smp2p_in 3 0>;
   interrupt-names = "wdog",
       "qcom,gpio-err-fatal",
       "qcom,gpio-err-ready",
       "qcom,gpio-stop-ack";
   qcom,smem-states = <&wcss_smp2p_out 0>,
        <&wcss_smp2p_out 1>;
   qcom,smem-state-names = "shutdown",
      "stop";
  };

  q6v5_m3: q6v5_m3 {
   compatible = "qca,q6v5-m3-rproc";
   firmware = "IPQ8074/m3_fw.mdt";
   qca,auto-restart;
   qcom,restart-group = <&q6v5_m3 &q6v5_wcss>;
  };

  qcom_rng: qrng@e1000 {
   compatible = "qcom,prng-ipq807x";
   reg = <0xe3000 0x1000>;
   clocks = <&gcc 170>;
   clock-names = "core";
   status = "ok";
  };

  qca,scm_restart_reason {
   compatible = "qca,scm_restart_reason";
   dload_status = <0>;
   dload_warm_reset = <0>;
  };

  qcom,rpm-log@29fc00 {
   compatible = "qcom,rpm-log";
   reg = <0x29fc00 0x4000>;
   qcom,rpm-addr-phys = <0x200000>;
   qcom,offset-version = <4>;
   qcom,offset-page-buffer-addr = <36>;
   qcom,offset-log-len = <40>;
   qcom,offset-log-len-mask = <44>;
   qcom,offset-page-indices = <56>;
  };

  tlmm_csr: syscon@1100000 {
   compatible = "syscon";
   reg = <0x1100000 0xAFFF>;
  };

  sdcc1_ice: sdcc1ice@7803000 {
   compatible = "qcom,ice";
   reg = <0x7803000 0x2000>;
   interrupts = <0 312 0>;
   qcom,msm-bus,vectors-KBps =
    <78 512 0 0>,
    <78 512 1000 0>;
   qcom,bus-vector-names = "MIN", "MAX";
   qcom,instance-type = "sdcc";
  };

  sdhc_1: sdhci@7824900 {
   compatible = "qcom,sdhci-msm";
   reg = <0x7824900 0x500>, <0x7824000 0x800>;
   reg-names = "hc_mem", "core_mem";

   interrupts = <0 123 0>, <0 138 0>;
   interrupt-names = "hc_irq", "pwr_irq";

   qcom,bus-width = <8>;
   qcom,max_clk = <384000000>;
   sdhc-msm-crypto = <&sdcc1_ice>;

   syscon = <&tlmm_csr 0xA000 0x0019E5B>;

   qcom,dedicated-io = <1>;


   qcom,vdd-voltage-level = <2900000 2900000>;
   qcom,vdd-current-level = <200 570000>;


   qcom,vdd-io-lpm-sup;
   qcom,vdd-io-voltage-level = <1800000 1800000>;
   qcom,vdd-io-current-level = <200 325000>;
   qcom,vdd-io-always-on;

   qcom,cpu-dma-latency-us = <701>;
   qcom,msm-bus,name = "sdhc1";
   qcom,msm-bus,num-cases = <9>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps = <78 512 0 0>,
    <78 512 1046 3200>,
    <78 512 52286 160000>,
    <78 512 65360 200000>,
    <78 512 130718 400000>,
    <78 512 261438 800000>,
    <78 512 261438 800000>,
    <78 512 261438 800000>,
    <78 512 1338562 4096000>;
   qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000 100000000 200000000 400000000 4294967295>;



   clocks = <&gcc 173>,
     <&gcc 174>,
     <&gcc 242>;
   clock-names = "iface_clk", "core_clk", "ice_core_clk";
   qcom,ice-clk-rates = <160000000 308570000>;
   qcom,large-address-bus;
   qcom,disable-aggressive-pm;

   status = "disabled";
  };

  qcom,diag@0 {
   compatible = "qcom,diag";
   status = "ok";
  };

  sdhc_2: sdhci@7864900 {
   compatible = "qcom,sdhci-msm";
   reg = <0x7864900 0x500>, <0x7864000 0x800>;
   reg-names = "hc_mem", "core_mem";

   interrupts = <0 125 0>, <0 221 0>;
   interrupt-names = "hc_irq", "pwr_irq";

   qcom,bus-width = <4>;
   qcom,dedicated-io = <1>;
   qcom,max_clk = <192000000>;

   qcom,vdd-voltage-level = <2950000 2950000>;
   qcom,vdd-current-level = <15000 400000>;


   qcom,vdd-io-lpm-sup;
   qcom,vdd-io-voltage-level = <1800000 2950000>;
   qcom,vdd-io-current-level = <200 22000>;
   qcom,vdd-io-always-on;

   qcom,cpu-dma-latency-us = <701>;
   qcom,msm-bus,name = "sdhc2";
   qcom,msm-bus,num-cases = <8>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps = <81 512 0 0>,
    <81 512 1046 3200>,
    <81 512 52286 160000>,
    <81 512 65360 200000>,
    <81 512 130718 400000>,
    <81 512 261438 800000>,
    <81 512 261438 800000>,
    <81 512 1338562 4096000>;
   qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000 100000000 200000000 4294967295>;



   clocks = <&gcc 175>,
     <&gcc 176>;
   clock-names = "iface_clk", "core_clk";
   qcom,large-address-bus;
   qcom,disable-aggressive-pm;

   status = "disabled";
  };

  apcs: syscon@b111000 {
   compatible = "syscon";
   reg = <0x0B111000 0x1000>;
  };

  wcss: smp2p-wcss {
   compatible = "qcom,smp2p";
   qcom,smem = <435>, <428>;

   interrupt-parent = <&intc>;
   interrupts = <0 322 1>;

   qcom,ipc = <&apcs 8 9>;

   qcom,local-pid = <0>;
   qcom,remote-pid = <1>;

   wcss_smp2p_out: master-kernel {
    qcom,entry-name = "master-kernel";
    qcom,smp2p-feature-ssr-ack;
    #qcom,smem-state-cells = <1>;
   };

   wcss_smp2p_in: slave-kernel {
    qcom,entry-name = "slave-kernel";

    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  smem: qcom,smem@4AB00000 {
   compatible = "qcom,smem";
   memory-region = <&smem_region>;
   hwlocks = <&tcsr_mutex 0>;
  };

  tzlog: qca,tzlog {
   compatible = "qca,tz64-hv-log";
   interrupts = <0 244 1>;
   qca,tzbsp-diag-buf-size = <0x2000>;
   qca,hyp-enabled;
  };

  tcsr_mutex_block: syscon@1905000 {
   compatible = "syscon";
   reg = <0x1905000 0x8000>;
  };

  tcsr_mutex: hwlock@1905000 {
   compatible = "qcom,tcsr-mutex";
   syscon = <&tcsr_mutex_block 0 0x80>;
   #hwlock-cells = <1>;
  };

  tcsr_q6_block: syscon@1945000 {
   compatible = "syscon";
   reg = <0x1945000 0xE000>;
  };

  apcs_glb: mailbox@b111000 {
   compatible = "qcom,msm8996-apcs-hmss-global";
   qcom,ipc = <&apcs 8 8>;

   #mbox-cells = <1>;
  };

  mdio@90000 {
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "qcom,ipq40xx-mdio";
   reg = <0x90000 0x64>;
  };

  qcom_q6v5_wcss: qcom_q6v5_wcss@CD00000 {
   compatible = "qcom,ipq8074-wcss-pil";
   reg = <0xCD00000 0x4040>,
    <0x4ab000 0x20>;
   reg-names = "qdsp6",
    "rmb";
   qca,auto-restart;
   qca,extended-intc;
   interrupts-extended = <&intc 0 325 1>,
     <&wcss_smp2p_in 0 0>,
     <&wcss_smp2p_in 1 0>,
     <&wcss_smp2p_in 2 0>,
     <&wcss_smp2p_in 3 0>;
   interrupt-names = "wdog",
     "fatal",
     "ready",
     "handover",
     "stop-ack";

   resets = <&gcc 89>,
    <&gcc 22>,
    <&gcc 23>;

   reset-names = "wcss_aon_reset",
    "wcss_reset",
    "wcss_q6_reset";

   qcom,halt-regs = <&tcsr_q6_block 0xA000 0xD000 0x0>;

   qcom,smem-states = <&wcss_smp2p_out 0>,
     <&wcss_smp2p_out 1>;
   qcom,smem-state-names = "shutdown",
      "stop";

   memory-region = <&q6_region>;

   glink-edge {
    interrupts = <0 321 1>;
    qcom,remote-pid = <1>;
    mboxes = <&apcs_glb 8>;

    rpm_requests {
     qcom,glink-channels = "IPCRTR";
    };
   };
  };

  ess-switch@3a000000 {
   compatible = "qcom,ess-switch-ipq807x";
   reg = <0x3a000000 0x1000000>;
   switch_access_mode = "local bus";
   switch_cpu_bmp = <0x1>;
   switch_inner_bmp = <0x80>;
   clocks = <&gcc 227>,
     <&gcc 228>,
     <&gcc 177>,
     <&gcc 188>,
     <&gcc 189>,
     <&gcc 192>,
     <&gcc 193>,
     <&gcc 196>,
     <&gcc 146>,
     <&gcc 147>,
     <&gcc 148>,
     <&gcc 149>,
     <&gcc 150>,
     <&gcc 151>,
     <&gcc 134>,
     <&gcc 133>,
     <&gcc 141>,
     <&gcc 140>,
     <&gcc 117>,
     <&gcc 116>,
     <&gcc 135>,
     <&gcc 132>,
     <&gcc 109>,
     <&gcc 119>,
     <&gcc 217>,
     <&gcc 106>,
     <&gcc 114>,
     <&gcc 118>,
     <&gcc 136>,
     <&gcc 120>,
     <&gcc 121>,
     <&gcc 122>,
     <&gcc 123>,
     <&gcc 124>,
     <&gcc 125>,
     <&gcc 126>,
     <&gcc 127>,
     <&gcc 128>,
     <&gcc 129>,
     <&gcc 130>,
     <&gcc 131>,
     <&gcc 178>,
     <&gcc 179>,
     <&gcc 180>,
     <&gcc 181>,
     <&gcc 182>,
     <&gcc 183>,
     <&gcc 184>,
     <&gcc 185>,
     <&gcc 186>,
     <&gcc 187>,
     <&gcc 190>,
     <&gcc 191>,
     <&gcc 194>,
     <&gcc 195>,
     <&gcc 14>,
     <&gcc 15>;
   clock-names = "cmn_ahb_clk", "cmn_sys_clk",
     "uniphy0_ahb_clk", "uniphy0_sys_clk",
     "uniphy1_ahb_clk", "uniphy1_sys_clk",
     "uniphy2_ahb_clk", "uniphy2_sys_clk",
     "port1_mac_clk", "port2_mac_clk",
     "port3_mac_clk", "port4_mac_clk",
     "port5_mac_clk", "port6_mac_clk",
     "nss_ppe_clk", "nss_ppe_cfg_clk",
     "nssnoc_ppe_clk", "nssnoc_ppe_cfg_clk",
     "nss_edma_clk", "nss_edma_cfg_clk",
     "nss_ppe_ipe_clk", "nss_ppe_btq_clk",
     "gcc_mdio_ahb_clk", "gcc_nss_noc_clk",
     "gcc_nssnoc_snoc_clk",
     "gcc_mem_noc_nss_axi_clk",
     "gcc_nss_crypto_clk",
     "gcc_nss_imem_clk",
     "gcc_nss_ptp_ref_clk",
     "nss_port1_rx_clk", "nss_port1_tx_clk",
     "nss_port2_rx_clk", "nss_port2_tx_clk",
     "nss_port3_rx_clk", "nss_port3_tx_clk",
     "nss_port4_rx_clk", "nss_port4_tx_clk",
     "nss_port5_rx_clk", "nss_port5_tx_clk",
     "nss_port6_rx_clk", "nss_port6_tx_clk",
     "uniphy0_port1_rx_clk",
     "uniphy0_port1_tx_clk",
     "uniphy0_port2_rx_clk",
     "uniphy0_port2_tx_clk",
     "uniphy0_port3_rx_clk",
     "uniphy0_port3_tx_clk",
     "uniphy0_port4_rx_clk",
     "uniphy0_port4_tx_clk",
     "uniphy0_port5_rx_clk",
     "uniphy0_port5_tx_clk",
     "uniphy1_port5_rx_clk",
     "uniphy1_port5_tx_clk",
     "uniphy2_port6_rx_clk",
     "uniphy2_port6_tx_clk",
     "nss_port5_rx_clk_src",
     "nss_port5_tx_clk_src";
   resets = <&gcc 131>,
     <&gcc 132>,
     <&gcc 133>,
     <&gcc 134>,
     <&gcc 135>,
     <&gcc 136>,
     <&gcc 137>,
     <&gcc 139>,
     <&gcc 140>,
     <&gcc 141>,
     <&gcc 142>,
     <&gcc 143>,
     <&gcc 144>;
   reset-names = "ppe_rst", "uniphy0_soft_rst",
     "uniphy0_xpcs_rst", "uniphy1_soft_rst",
     "uniphy1_xpcs_rst", "uniphy2_soft_rst",
     "uniphy2_xpcs_rst", "nss_port1_rst",
     "nss_port2_rst", "nss_port3_rst",
     "nss_port4_rst", "nss_port5_rst",
     "nss_port6_rst";
  };

  ess-uniphy@7a00000 {
   compatible = "qcom,ess-uniphy";
   reg = <0x7a00000 0x30000>;
   uniphy_access_mode = "local bus";
  };

  edma@3ab00000 {
   compatible = "qcom,edma";
   reg = <0x3ab00000 0x76900>;
   reg-names = "edma-reg-base";
   qcom,txdesc-ring-start = <23>;
   qcom,txdesc-rings = <1>;
   qcom,txcmpl-ring-start = <7>;
   qcom,txcmpl-rings = <1>;
   qcom,rxfill-ring-start = <7>;
   qcom,rxfill-rings = <1>;
   qcom,rxdesc-ring-start = <15>;
   qcom,rxdesc-rings = <1>;
   interrupts = <0 345 4>,
       <0 353 4>,
       <0 361 4>,
       <0 344 4>;
   resets = <&gcc 138>;
   reset-names = "edma_rst";
  };

  nss-common {
   compatible = "qcom,nss-common";
   reg = <0x01868010 0x1000>;
   reg-names = "nss-misc-reset";
  };

  nss0: nss@40000000 {
   compatible = "qcom,nss";
   interrupts = <0 377 0x1>, <0 378 0x1>, <0 379 0x1>,
         <0 380 0x1>, <0 381 0x1>, <0 382 0x1>,
         <0 383 0x1>, <0 384 0x1>, <0 385 0x1>;
   reg = <0x39000000 0x1000>, <0x38000000 0x30000>,
         <0x0b111000 0x1000>;
   reg-names = "nphys", "vphys", "qgic-phys";
   clocks = <&gcc 119>,
     <&gcc 136>,
     <&gcc 115>, <&gcc 113>,
     <&gcc 118>,
     <&gcc 142>,
     <&gcc 106>,
     <&gcc 217>,
     <&gcc 143>,
     <&gcc 112>,
     <&gcc 111>,
     <&gcc 138>,
     <&gcc 137>,
     <&gcc 144>,
     <&gcc 154>,
     <&gcc 152>,
     <&gcc 153>,
     <&gcc 155>,
     <&gcc 218>;
   clock-names = "nss-noc-clk", "nss-ptp-ref-clk",
          "nss-csr-clk", "nss-cfg-clk",
          "nss-imem-clk",
          "nss-nssnoc-qosgen-ref-clk",
          "nss-mem-noc-nss-axi-clk",
          "nss-nssnoc-snoc-clk",
          "nss-nssnoc-timeout-ref-clk",
          "nss-ce-axi-clk", "nss-ce-apb-clk",
          "nss-nssnoc-ce-axi-clk",
          "nss-nssnoc-ce-apb-clk",
          "nss-nssnoc-ahb-clk",
          "nss-core-clk", "nss-ahb-clk",
          "nss-axi-clk", "nss-mpt-clk",
          "nss-nc-axi-clk";
   qcom,id = <0>;
   qcom,num-queue = <4>;
   qcom,num-irq = <9>;
   qcom,num-pri = <4>;
   qcom,load-addr = <0x40000000>;
   qcom,low-frequency = <748800000>;
   qcom,mid-frequency = <1497600000>;
   qcom,max-frequency = <1689600000>;
   qcom,bridge-enabled;
   qcom,ipv4-enabled;
   qcom,ipv4-reasm-enabled;
   qcom,ipv6-enabled;
   qcom,ipv6-reasm-enabled;
   qcom,wlanredirect-enabled;
   qcom,tun6rd-enabled;
   qcom,l2tpv2-enabled;
   qcom,gre-enabled;
   qcom,gre-redir-enabled;
   qcom,gre-redir-mark-enabled;
   qcom,map-t-enabled;
   qcom,portid-enabled;
   qcom,ppe-enabled;
   qcom,pppoe-enabled;
   qcom,pptp-enabled;
   qcom,tunipip6-enabled;
   qcom,shaping-enabled;
   qcom,wlan-dataplane-offload-enabled;
   qcom,vlan-enabled;
   qcom,igs-enabled;
   npu-supply = <&npu_vreg>;
   mx-supply = <&ipq807x_s5_corner>;
  };


  nss1: nss@40800000 {
   compatible = "qcom,nss";
   interrupts = <0 390 0x1>, <0 391 0x1>, <0 392 0x1>,
         <0 393 0x1>, <0 394 0x1>, <0 395 0x1>,
         <0 396 0x1>, <0 397 0x1>, <0 398 0x1>;
   reg = <0x39400000 0x1000>, <0x38030000 0x30000>,
    <0x0b111000 0x1000>;
   reg-names = "nphys", "vphys", "qgic-phys";
   clocks = <&gcc 119>,
     <&gcc 136>,
     <&gcc 115>, <&gcc 113>,
     <&gcc 118>,
     <&gcc 142>,
     <&gcc 106>,
     <&gcc 217>,
     <&gcc 143>,
     <&gcc 112>,
     <&gcc 111>,
     <&gcc 138>,
     <&gcc 137>,
     <&gcc 145>,
     <&gcc 158>,
     <&gcc 156>,
     <&gcc 157>,
     <&gcc 159>,
     <&gcc 219>;
   clock-names = "nss-noc-clk", "nss-ptp-ref-clk",
          "nss-csr-clk", "nss-cfg-clk",
          "nss-imem-clk",
          "nss-nssnoc-qosgen-ref-clk",
          "nss-mem-noc-nss-axi-clk",
          "nss-nssnoc-snoc-clk",
          "nss-nssnoc-timeout-ref-clk",
          "nss-ce-axi-clk", "nss-ce-apb-clk",
          "nss-nssnoc-ce-axi-clk",
          "nss-nssnoc-ce-apb-clk",
          "nss-nssnoc-ahb-clk",
          "nss-core-clk", "nss-ahb-clk",
          "nss-axi-clk", "nss-mpt-clk",
          "nss-nc-axi-clk";
   qcom,id = <1>;
   qcom,num-queue = <4>;
   qcom,num-irq = <9>;
   qcom,num-pri = <4>;
   qcom,load-addr = <0x40800000>;
   qcom,capwap-enabled;
   qcom,dtls-enabled;
   qcom,crypto-enabled;
   qcom,ipsec-enabled;
   qcom,qvpn-enabled;
   qcom,pvxlan-enabled;
   qcom,clmap-enabled;
  };

  nss_crypto: qcom,nss_crypto {
   compatible = "qcom,nss-crypto";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,max-contexts = <64>;
   qcom,max-context-size = <32>;
   status = "ok";
   ranges;

   eip197_node {
    compatible = "qcom,eip197";
    reg-names = "crypto_pbase";
    reg = <0x39800000 0x7ffff>;
    clocks = <&gcc 114>,
     <&gcc 139>,
     <&gcc 110>;
    clock-names = "crypto_clk", "crypto_nocclk",
      "crypto_ppeclk";
    clock-frequency = /bits/ 64 <600000000 600000000 300000000>;
    qcom,dma-mask = <0xff>;
    qcom,transform-enabled;
    qcom,aes128-cbc;
    qcom,aes192-cbc;
    qcom,aes256-cbc;
    qcom,aes128-ctr;
    qcom,aes192-ctr;
    qcom,aes256-ctr;
    qcom,aes128-ecb;
    qcom,aes192-ecb;
    qcom,aes256-ecb;
    qcom,3des-cbc;
    qcom,md5-hash;
    qcom,sha160-hash;
    qcom,sha224-hash;
    qcom,sha384-hash;
    qcom,sha512-hash;
    qcom,sha256-hash;
    qcom,md5-hmac;
    qcom,sha160-hmac;
    qcom,sha256-hmac;
    qcom,sha384-hmac;
    qcom,sha512-hmac;
    qcom,aes128-gcm-gmac;
    qcom,aes192-gcm-gmac;
    qcom,aes256-gcm-gmac;
    qcom,aes128-cbc-md5-hmac;
    qcom,aes128-cbc-sha160-hmac;
    qcom,aes192-cbc-md5-hmac;
    qcom,aes192-cbc-sha160-hmac;
    qcom,aes256-cbc-md5-hmac;
    qcom,aes256-cbc-sha160-hmac;
    qcom,aes128-ctr-sha160-hmac;
    qcom,aes192-ctr-sha160-hmac;
    qcom,aes256-ctr-sha160-hmac;
    qcom,aes128-ctr-md5-hmac;
    qcom,aes192-ctr-md5-hmac;
    qcom,aes256-ctr-md5-hmac;
    qcom,3des-cbc-md5-hmac;
    qcom,3des-cbc-sha160-hmac;
    qcom,aes128-cbc-sha256-hmac;
    qcom,aes192-cbc-sha256-hmac;
    qcom,aes256-cbc-sha256-hmac;
    qcom,aes128-ctr-sha256-hmac;
    qcom,aes192-ctr-sha256-hmac;
    qcom,aes256-ctr-sha256-hmac;
    qcom,3des-cbc-sha256-hmac;
    qcom,aes128-cbc-sha384-hmac;
    qcom,aes192-cbc-sha384-hmac;
    qcom,aes256-cbc-sha384-hmac;
    qcom,aes128-ctr-sha384-hmac;
    qcom,aes192-ctr-sha384-hmac;
    qcom,aes256-ctr-sha384-hmac;
    qcom,aes128-cbc-sha512-hmac;
    qcom,aes192-cbc-sha512-hmac;
    qcom,aes256-cbc-sha512-hmac;
    qcom,aes128-ctr-sha512-hmac;
    qcom,aes192-ctr-sha512-hmac;
    qcom,aes256-ctr-sha512-hmac;

    engine0 {
     reg_offset = <0x80000>;
     qcom,ifpp-enabled;
     qcom,ipue-enabled;
     qcom,ofpp-enabled;
     qcom,opue-enabled;
    };
   };
  };


  watchdog: watchdog@b017000 {
   compatible = "qcom,kpss-wdt-ipq807x";
   reg = <0xb017000 0x1000>;
   reg-names = "kpss_wdt";
   interrupt-names = "bark_irq";
   interrupts = <0 3 0>;
   clocks = <&sleep_clk>;
   timeout-sec = <10>;
   wdt-max-timeout = <32>;
  };

  glink_mpss_ssr: qcom,glink-ssr-modem {
   compatible = "qcom,glink_ssr";
   label = "q6v5-wcss";
   qcom,edge = "mpss";
   qca,no-notify-edges;
   qcom,xprt = "smem";
  };

  glink_modem: qcom,glink-smem-native-xprt-modem@4AB00000 {
   compatible = "qcom,glink-smem-native-xprt";
   reg = <0x4AB00000 0x100000>, <0x0b111008 0x4>;
   reg-names = "smem", "irq-reg-base";
   qcom,irq-mask = <0x100>;
   interrupts = <0 321 1>;
   label = "mpss";
   qcom,subsys-id = <1>;
   smem-entry = <478>, <479>, <480>;
   smem-entry-names = "ch", "tx_fifo", "rx_fifo";
  };

  glink_rpm: qcom,glink-rpm-native-xprt@60000 {
   compatible = "qcom,glink-rpm-native-xprt";
   reg = <0x60000 0x6000>, <0x0b111008 0x4>;
   reg-names = "msgram", "irq-reg-base";
   qcom,irq-mask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,subsys-id = <6>;
   status = "disabled";
  };

  rpm_bus: qcom,rpm-glink {
   compatible = "qcom,rpm-glink";
   qcom,glink-edge = "rpm";
   rpm-channel-name = "rpm_requests";
   qcom,rpm-channel-type = <15>;
   status = "ok";
  };

  ipc_router: qcom,ipc_router {
   compatible = "qcom,ipc_router";
   qcom,node-id = <1>;
  };

  ipc_router_modem: qcom,ipc_router_modem_xprt {
   compatible = "qcom,ipc_router_glink_xprt";
   qcom,ch-name = "IPCRTR";
   qcom,xprt-remote = "mpss";
   qcom,glink-xprt = "smem";
   qcom,xprt-linkid = <1>;
   qcom,xprt-version = <1>;
   qcom,fragmented-data;
  };

  msm_imem: qcom,msm-imem@8600000 {
   compatible = "qcom,msm-imem";
   reg = <0x08600000 0x1000>;
   ranges = <0x0 0x08600000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;

   mem_dump_table@10 {
    compatible = "qcom,msm-imem-mem_dump_table";
    reg = <0x10 8>;
   };
  };

  cryptobam: dma@704000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x00704000 0x20000>;
   interrupts = <0 207 0>;
   clocks = <&gcc 103>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <1>;
   qcom,controlled-remotely = <1>;
  };

  crypto: crypto@73a000 {
   compatible = "qcom,crypto-v5.1";
   reg = <0x0073a000 0x6000>;
   clocks = <&gcc 103>,
    <&gcc 104>,
    <&gcc 105>;
   clock-names = "iface", "bus", "core";
   dmas = <&cryptobam 2>, <&cryptobam 3>;
   dma-names = "rx", "tx";
  };

  i2c_0: i2c@78b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x78b6000 0x600>;
   interrupts = <0 96 0x4>;
   clocks = <&gcc 84>,
    <&gcc 87>;
   clock-names = "iface", "core";
   clock-frequency = <400000>;
   dmas = <&blsp_dma 15>, <&blsp_dma 14>;
   dma-names = "rx", "tx";
  };

  qpic_bam: dma@7984000{
   compatible = "qcom,bam-v1.7.0";
   reg = <0x7984000 0x1a000>;
   interrupts = <0 146 0>;
   clocks = <&gcc 171>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   status = "disabled";
  };

  qcom,sps {
   compatible = "qcom,msm_sps_4k";
   qcom,pipe-attr-ee;
  };

  nand: qpic-nand@79b0000 {
   compatible = "qcom,ebi2-nandc-bam-v1.5.0";
   reg = <0x79b0000 0x10000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&gcc 172>,
    <&gcc 171>;
   clock-names = "core", "aon";

   dmas = <&qpic_bam 0>,
    <&qpic_bam 1>,
    <&qpic_bam 2>;
   dma-names = "tx", "rx", "cmd";
   status = "disabled";

   nandcs@0 {
    compatible = "qcom,nandcs";
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <1>;

    nand-ecc-strength = <4>;
    nand-ecc-step-size = <512>;
    nand-bus-width = <8>;
   };
  };

  qpic_lcd: qcom_mdss_qpic@7980000 {
   compatible = "qcom,mdss_qpic";
   reg = <0x7980000 0x24000>;
   interrupts = <0 151 0>;
   clocks = <&gcc 172>,
    <&gcc 171>;
   clock-names = "core", "aon";
   dmas = <&qpic_bam 6>;
   dma-names = "chan";
   status = "disabled";
  };

  qpic_lcd_panel: qcom_mdss_qpic_panel {
   compatible = "qcom,mdss-qpic-panel";
   label = "qpic lcd panel";
   qcom,mdss-pan-res = <800 480>;
   qcom,mdss-pan-bpp = <18>;
   qcom,refresh_rate = <60>;
   status = "disabled";
  };

  ssphy_0: ssphy@78000 {
   compatible = "qcom,usb-ssphy-qmp";
   reg = <0x78000 0x45c>,
    <0x0193f244 0x4>,
    <0x08af8800 0x100>,
    <0x7e000 0x18>;
   reg-names = "qmp_phy_base",
        "vls_clamp_reg",
        "qscratch_base",
        "ahb2phy_base";
   qcom,qmp-phy-init-seq = <0xac 0x14 0x1a 0x00
      0x34 0x08 0x08 0x00
      0x174 0x30 0x30 0x00
      0x3c 0x06 0x06 0x00
      0xb4 0x00 0x00 0x00
      0xb8 0x08 0x08 0x00
      0x194 0x06 0x06 0x3e8
      0x19c 0x01 0x01 0x00
      0x178 0x00 0x00 0x00
      0xd0 0x82 0x82 0x00
      0xdc 0x55 0x55 0x00
      0xe0 0x55 0x55 0x00
      0xe4 0x03 0x03 0x00
      0x78 0x0b 0x0b 0x00
      0x84 0x16 0x16 0x00
      0x90 0x28 0x28 0x00
      0x108 0x80 0x80 0x00
      0x10c 0x00 0x00 0x00
      0x184 0x0a 0x0a 0x00
      0x4c 0x15 0x15 0x00
      0x50 0x34 0x34 0x00
      0x54 0x00 0x00 0x00
      0xc8 0x00 0x00 0x00
      0x18c 0x00 0x00 0x00
      0xcc 0x00 0x00 0x00
      0x128 0x00 0x00 0x00
      0x0c 0x0a 0x0a 0x00
      0x10 0x01 0x01 0x00
      0x1c 0x31 0x31 0x00
      0x20 0x01 0x01 0x00
      0x14 0x00 0x00 0x00
      0x18 0x00 0x00 0x00
      0x24 0xde 0xde 0x00
      0x28 0x07 0x07 0x00
      0x48 0x0f 0x0f 0x00
      0x70 0x0f 0x0f 0x00
      0x100 0x80 0x80 0x00
      0x440 0x0b 0x0b 0x00
      0x4d8 0x02 0x02 0x00
      0x4dc 0x6c 0x6c 0x00
      0x4e0 0xbb 0xb8 0x00
      0x508 0x77 0x77 0x00
      0x50c 0x80 0x80 0x00
      0x514 0x03 0x03 0x00
      0x51c 0x16 0x16 0x00
      0x448 0x75 0x75 0x00
      0x454 0x00 0x00 0x00
      0x40c 0x0a 0x0a 0x00
      0x41c 0x06 0x06 0x00
      0x510 0x00 0x00 0x00
      0x268 0x45 0x45 0x00
      0x2ac 0x12 0x12 0x00
      0x294 0x06 0x06 0x00
      0x254 0x00 0x00 0x00
      0x8c8 0x83 0x83 0x00
      0x8c4 0x02 0x02 0x00
      0x8cc 0x09 0x09 0x00
      0x8d0 0xa2 0xa2 0x00
      0x8d4 0x85 0x85 0x00
      0x880 0xd1 0xd1 0x00
      0x884 0x1f 0x1f 0x00
      0x888 0x47 0x47 0x00
      0x80c 0x9f 0x9f 0x00
      0x824 0x17 0x17 0x00
      0x828 0x0f 0x0f 0x00
      0x8b8 0x75 0x75 0x00
      0x8bc 0x13 0x13 0x00
      0x8b0 0x86 0x86 0x00
      0x8a0 0x04 0x04 0x00
      0x88c 0x44 0x44 0x00
      0x870 0xe7 0xe7 0x00
      0x874 0x03 0x03 0x00
      0x878 0x40 0x40 0x00
      0x87c 0x00 0x00 0x00
      0x9d8 0x88 0x88 0x00
      0xffffffff 0xffffffff 0x00 0x00>;
   qcom,qmp-phy-reg-offset = <0x988 0x98c 0x990 0x994
      0x974 0x8d8 0x8dc 0x804 0x800
      0x808>;

   clocks = <&gcc 197>,
     <&gcc 201>;

   clock-names = "aux_clk", "pipe_clk";

   resets = <&gcc 41>,
     <&gcc 42>;
   reset-names = "usb3_phy_reset",
          "usb3phy_phy_reset";

   status = "disabled";
  };

  ssphy_1: ssphy@58000 {
   compatible = "qcom,usb-ssphy-qmp";
   reg = <0x58000 0x45c>,
    <0x08cf8800 0x100>,
    <0x5e000 0x18>;
   reg-names = "qmp_phy_base",
        "qscratch_base",
        "ahb2phy_base";
   qcom,qmp-phy-init-seq = <0xac 0x14 0x1a 0x00
      0x34 0x08 0x08 0x00
      0x174 0x30 0x30 0x00
      0x3c 0x06 0x06 0x00
      0xb4 0x00 0x00 0x00
      0xb8 0x08 0x08 0x00
      0x194 0x06 0x06 0x3e8
      0x19c 0x01 0x01 0x00
      0x178 0x00 0x00 0x00
      0xd0 0x82 0x82 0x00
      0xdc 0x55 0x55 0x00
      0xe0 0x55 0x55 0x00
      0xe4 0x03 0x03 0x00
      0x78 0x0b 0x0b 0x00
      0x84 0x16 0x16 0x00
      0x90 0x28 0x28 0x00
      0x108 0x80 0x80 0x00
      0x10c 0x00 0x00 0x00
      0x184 0x0a 0x0a 0x00
      0x4c 0x15 0x15 0x00
      0x50 0x34 0x34 0x00
      0x54 0x00 0x00 0x00
      0xc8 0x00 0x00 0x00
      0x18c 0x00 0x00 0x00
      0xcc 0x00 0x00 0x00
      0x128 0x00 0x00 0x00
      0x0c 0x0a 0x0a 0x00
      0x10 0x01 0x01 0x00
      0x1c 0x31 0x31 0x00
      0x20 0x01 0x01 0x00
      0x14 0x00 0x00 0x00
      0x18 0x00 0x00 0x00
      0x24 0xde 0xde 0x00
      0x28 0x07 0x07 0x00
      0x48 0x0f 0x0f 0x00
      0x70 0x0f 0x0f 0x00
      0x100 0x80 0x80 0x00
      0x440 0x0b 0x0b 0x00
      0x4d8 0x02 0x02 0x00
      0x4dc 0x6c 0x6c 0x00
      0x4e0 0xbb 0xb8 0x00
      0x508 0x77 0x77 0x00
      0x50c 0x80 0x80 0x00
      0x514 0x03 0x03 0x00
      0x51c 0x16 0x16 0x00
      0x448 0x75 0x75 0x00
      0x454 0x00 0x00 0x00
      0x40c 0x0a 0x0a 0x00
      0x41c 0x06 0x06 0x00
      0x510 0x00 0x00 0x00
      0x268 0x45 0x45 0x00
      0x2ac 0x12 0x12 0x00
      0x294 0x06 0x06 0x00
      0x254 0x00 0x00 0x00
      0x8c8 0x83 0x83 0x00
      0x8c4 0x02 0x02 0x00
      0x8cc 0x09 0x09 0x00
      0x8d0 0xa2 0xa2 0x00
      0x8d4 0x85 0x85 0x00
      0x880 0xd1 0xd1 0x00
      0x884 0x1f 0x1f 0x00
      0x888 0x47 0x47 0x00
      0x80c 0x9f 0x9f 0x00
      0x824 0x17 0x17 0x00
      0x828 0x0f 0x0f 0x00
      0x8b8 0x75 0x75 0x00
      0x8bc 0x13 0x13 0x00
      0x8b0 0x86 0x86 0x00
      0x8a0 0x04 0x04 0x00
      0x88c 0x44 0x44 0x00
      0x870 0xe7 0xe7 0x00
      0x874 0x03 0x03 0x00
      0x878 0x40 0x40 0x00
      0x87c 0x00 0x00 0x00
      0x9d8 0x88 0x88 0x00
      0xffffffff 0xffffffff 0x00 0x00>;
   qcom,qmp-phy-reg-offset = <0x988 0x98c 0x990 0x994
      0x974 0x8d8 0x8dc 0x804 0x800
      0x808>;

   clocks = <&gcc 203>,
     <&gcc 207>;

   clock-names = "aux_clk", "pipe_clk";

   resets = <&gcc 44>,
     <&gcc 45>;
   reset-names = "usb3_phy_reset",
          "usb3phy_phy_reset";

   status = "disabled";
  };

  qusb_phy_0: qusb@79000 {
     compatible = "qcom,qusb2phy";
     reg = <0x079000 0x180>,
    <0x08af8800 0x400>,
    <0x01841030 0x4>;
     reg-names = "qusb_phy_base",
      "qscratch_base",
      "ref_clk_addr";

     qcom,qusb-phy-init-seq = <0xF8 0x80
      0x83 0x84
      0x83 0x88
      0xC0 0x8C
      0x30 0x08
      0x79 0x0C
      0x21 0x10
      0x14 0x9C
      0x80 0x04
      0x9F 0x1C>;
     phy_type= "utmi";

   resets = <&gcc 47>;
   reset-names = "usb2_phy_reset";

   status = "disabled";
  };

  qusb_phy_1: qusb@59000 {
     compatible = "qcom,qusb2phy";
     reg = <0x059000 0x180>,
    <0x08cf8800 0x400>,
    <0x01841030 0x4>;
     reg-names = "qusb_phy_base",
      "qscratch_base",
      "ref_clk_addr";
     qcom,qusb-phy-init-seq = <0xF8 0x80
      0x83 0x84
      0x83 0x88
      0xC0 0x8C
      0x30 0x08
      0x79 0x0C
      0x21 0x10
      0x14 0x9C
      0x80 0x04
      0x9F 0x1C>;

     phy_type= "utmi";

   resets = <&gcc 48>;
   reset-names = "usb2_phy_reset";

   status = "disabled";
  };

  dbm_1p5: dbm@0x8AF8000 {
   compatible = "qcom,usb-dbm-1p5";
   reg = <0x8AF8000 0x300>;
   qcom,reset-ep-after-lpm-resume;
  };

  usb3_0: usb3@8A00000 {
   compatible = "qcom,dwc3";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   reg = <0x8AF8800 0x100>,
    <0x8A00000 0xcd00>;
   reg-names = "qscratch_base", "dwc3_base";
   clocks = <&gcc 229>,
    <&gcc 230>,
    <&gcc 198>,
    <&gcc 202>,
    <&gcc 199>,
    <&gcc 200>,
    <&gcc 197>,
    <&gcc 201>;
   clock-names = "snoc_bus_timeout2",
    "sys_noc_axi",
    "master",
    "sleep",
    "mock_utmi",
    "cfg_ahb_clk",
    "aux_clk",
    "pipe_clk";
   assigned-clocks = <&gcc 230>,
       <&gcc 198>,
       <&gcc 199>;
   assigned-clock-rates = <133330000>,
            <133330000>,
            <20000000>;
   qca,host = <1>;
   qcom,usb-dbm = <&dbm_1p5>;
   status = "disabled";

   dwc_0: dwc3@8A00000 {
    compatible = "snps,dwc3";
    reg = <0x8A00000 0xcd00>;
    interrupts = <0 140 0>;
    usb-phy = <&qusb_phy_0>, <&ssphy_0>;
    tx-fifo-resize;
    snps,usb3-u1u2-disable;
    snps,nominal-elastic-buffer;
    snps,is-utmi-l1-suspend;
    snps,hird-threshold = /bits/ 8 <0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_u3_susphy_quirk;
    snps,quirk-ref-clock-period = <0x32>;
    usb2-susphy-quirk;
    qcom,emulation = <1>;
    dr_mode = "host";
   };

  };

                qcom,usbbam@8B04000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0x8B04000 0x17000>;
   interrupt-parent = <&intc>;
   interrupts = <0 135 0>;

   qcom,bam-type = <0>;
   qcom,usb-bam-fifo-baseaddr = <0x4A600000>;
   qcom,usb-bam-num-pipes = <4>;
   qcom,ignore-core-reset-ack;
   qcom,disable-clk-gating;
   qcom,usb-bam-override-threshold = <0x4001>;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,usb-bam-max-mbps-superspeed = <3600>;
   qcom,reset-bam-on-connect;

   qcom,pipe0 {
    label = "ssusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x6044000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0xe00>;
    qcom,descriptor-fifo-offset = <0xe00>;
    qcom,descriptor-fifo-size = <0x200>;
   };
  };

  usb3_1: usb3@8C00000 {
   compatible = "qcom,dwc3";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   reg = <0x8CF8800 0x100>,
    <0x8C00000 0xcd00>;
   reg-names = "qscratch_base", "dwc3_base";
   clocks = <&gcc 231>,
    <&gcc 232>,
    <&gcc 204>,
    <&gcc 208>,
    <&gcc 205>,
     <&gcc 206>,
     <&gcc 203>,
     <&gcc 207>;
   clock-names = "snoc_bus_timeout3",
    "sys_noc_axi",
    "master",
    "sleep",
    "mock_utmi",
    "cfg_ahb_clk",
    "aux_clk",
    "pipe_clk";

   assigned-clocks = <&gcc 232>,
       <&gcc 204>,
       <&gcc 205>;
   assigned-clock-rates = <133330000>,
            <133330000>,
            <20000000>;
   qca,host = <1>;
   status = "disabled";

   dwc_1: dwc3@8C00000 {
    compatible = "snps,dwc3";
    reg = <0x8C00000 0xcd00>;
    interrupts = <0 99 0>;
    usb-phy = <&qusb_phy_1>, <&ssphy_1>;
    tx-fifo-resize;
    snps,usb3-u1u2-disable;
    snps,nominal-elastic-buffer;
    snps,is-utmi-l1-suspend;
    snps,hird-threshold = /bits/ 8 <0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_u3_susphy_quirk;
    snps,quirk-ref-clock-period = <0x32>;
    usb2-susphy-quirk;
    qcom,emulation = <1>;
    dr_mode = "host";
   };
  };

  pcie_phy0: phy@86000 {
   compatible = "qca,pcie-qmp-phy-gen2";
   reg = <0x86000 0x1000>;
   #phy-cells = <0>;
   clocks = <&gcc 164>;
   clock-names = "pipe_clk";

   resets = <&gcc 78>,
    <&gcc 79>;
   reset-names = "phy",
          "phy_phy";
  };

  pcie_phy2: phy@84000 {
   compatible = "qca,pcie-qmp-phy-gen3";
   reg = <0x84000 0x1000>;
   #phy-cells = <0>;
   clocks = <&gcc 164>;
   clock-names = "pipe_clk";

   resets = <&gcc 78>,
    <&gcc 79>;
   reset-names = "phy",
          "phy_phy";
  };

  pcie0: pci@20000000 {
   compatible = "qcom,pcie-ipq807x";
   reg = <0x20000000 0xf1d
    0x20000F20 0xa8
    0x20001000 0x1000
    0x80000 0x2000
    0x20100000 0x1000>;
   reg-names = "dbi", "elbi", "dm_iatu", "parf", "config";
   device_type = "pci";
   linux,pci-domain = <0>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   phys = <&pcie_phy0>, <&pcie_phy2>;
   phy-names = "pciephy-gen2", "pciephy-gen3";

   ranges = <0x81000000 0 0x20200000 0x20200000
      0 0x0010000
      0x82000000 0 0x20220000 0x20220000
      0 0x0fde0000>;

   interrupts = <0 52 0>, <0 416 0>, <0 417 0>,
     <0 418 0>, <0 419 0>, <0 420 0>,
     <0 421 0>, <0 422 0>, <0 423 0>,
     <0 424 0>, <0 425 0>, <0 426 0>,
     <0 427 0>, <0 428 0>, <0 429 0>,
     <0 430 0>, <0 431 0>;

   interrupt-names = "msi", "msi_0", "msi_1",
     "msi_2", "msi_3", "msi_4",
     "msi_5", "msi_6", "msi_7",
     "msi_8", "msi_9", "msi_10",
     "msi_11", "msi_12", "msi_13",
     "msi_14", "msi_15";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 75
      4>,
     <0 0 0 2 &intc 0 78
      4>,
     <0 0 0 3 &intc 0 79
      4>,
     <0 0 0 4 &intc 0 83
      4>;

   clocks = <&gcc 233>,
     <&gcc 162>,
     <&gcc 163>,
     <&gcc 160>,
     <&gcc 161>,
     <&gcc 245>,
     <&gcc 246>;

   clock-names = "sys_noc",
          "axi_m",
          "axi_s",
          "ahb",
          "aux",
          "axi_bridge",
          "rchng";
   resets = <&gcc 117>,
     <&gcc 118>,
     <&gcc 119>,
     <&gcc 120>,
     <&gcc 121>,
     <&gcc 122>,
     <&gcc 123>,
     <&gcc 123>;
   reset-names = "pipe",
          "sleep",
          "sticky",
          "axi_m",
          "axi_s",
          "ahb",
          "axi_m_sticky",
          "axi_s_sticky";

   perst-gpio = <&tlmm 58 1>;

   qcom,msi-gicm-addr = <0x0B00A040>;
   qcom,msi-gicm-base = <0x1c0>;

   status = "ok";

   pcie0_rp: pcie0_rp {
    reg = <0 0 0 0 0>;
   };
  };

  pcie_phy1: phy@8e000 {
   compatible = "qca,pcie-qmp-phy";
   reg = <0x8e000 0x1000>;
   #phy-cells = <0>;
   clocks = <&gcc 169>;
   clock-names = "pipe_clk";

   resets = <&gcc 82>,
    <&gcc 83>;
   reset-names = "phy",
          "phy_phy";
  };

  pcie1: pci@10000000 {
   compatible = "qcom,pcie-ipq807x";
   reg = <0x10000000 0xf1d
    0x10000F20 0xa8
    0x88000 0x2000
    0x10100000 0x1000>;
   reg-names = "dbi", "elbi", "parf", "config";
   device_type = "pci";
   linux,pci-domain = <1>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   phys = <&pcie_phy1>;
   phy-names = "pciephy";

   ranges = <0x81000000 0 0x10200000 0x10200000
      0 0x00010000
      0x82000000 0 0x10220000 0x10220000
      0 0x0fde0000>;

   interrupts = <0 85 0>, <0 432 0>, <0 433 0>,
     <0 434 0>, <0 435 0>, <0 436 0>,
     <0 437 0>, <0 438 0>, <0 439 0>,
     <0 440 0>, <0 441 0>, <0 442 0>,
     <0 443 0>, <0 444 0>, <0 445 0>,
     <0 446 0>, <0 447 0>;

   interrupt-names = "msi", "msi_0", "msi_1",
     "msi_2", "msi_3", "msi_4",
     "msi_5", "msi_6", "msi_7",
     "msi_8", "msi_9", "msi_10",
     "msi_11", "msi_12", "msi_13",
     "msi_14", "msi_15";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 142
      4>,
     <0 0 0 2 &intc 0 143
      4>,
     <0 0 0 3 &intc 0 144
      4>,
     <0 0 0 4 &intc 0 145
      4>;

   clocks = <&gcc 234>,
     <&gcc 167>,
     <&gcc 168>,
     <&gcc 165>,
     <&gcc 166>;
   clock-names = "sys_noc",
          "axi_m",
          "axi_s",
          "ahb",
          "aux";
   resets = <&gcc 124>,
     <&gcc 125>,
     <&gcc 126>,
     <&gcc 127>,
     <&gcc 128>,
     <&gcc 129>,
     <&gcc 130>;
   reset-names = "pipe",
          "sleep",
          "sticky",
          "axi_m",
          "axi_s",
          "ahb",
          "axi_m_sticky";

   perst-gpio = <&tlmm 61 1>;
   qcom,msi-gicm-addr = <0x0B00A040>;
   qcom,msi-gicm-base = <0x1d0>;

   status = "ok";
  };

  ledc: ledc@191E000 {
   compatible = "qca,ledc";
   reg = <0x191E000 0x20070>;
   reg-names = "ledc_base_addr";
   qcom,tcsr_ledc_values = <0x0320193 0x00000000 0x00000000 0x00000000 0x00000000 0xFFFFFFFF 0x00000000 0xFFFFFFFF 0x007D0820 0x00000000 0x10482094 0x03FFFFE1>;





   qcom,ledc_blink_indices_cnt = <13>;
   qcom,ledc_blink_indices = <5 6 7 14 13 1 9 10 2 11 12 3 4>;
   qcom,ledc_blink_idx_src_pair = <3 20>, <4 21>, <5 22>;
   status = "disabled";
  };

  wifi0: wifi@c0000000 {
   compatible = "qcom,cnss-qca8074";
   reg = <0xc000000 0x2000000>;
   qcom,hw-mode-id = <1>;





   qcom,tgt-mem-mode = <0>;

   qcom,bdf-addr = <0x4B0C0000 0x4B0C0000 0x4B0C0000>;
   qcom,caldb-addr = <0x4BA00000 0x4BA00000 0x0>;
   interrupts = <0 320 1>,
    <0 319 1>,
    <0 318 1>,
    <0 317 1>,
    <0 316 1>,
    <0 315 1>,
    <0 314 1>,
    <0 311 1>,
    <0 310 1>,
    <0 411 1>,
    <0 410 1>,
    <0 40 1>,
    <0 39 1>,
    <0 302 1>,
    <0 301 1>,
    <0 37 1>,
    <0 36 1>,
    <0 296 1>,
    <0 295 1>,
    <0 294 1>,
    <0 293 1>,
    <0 292 1>,
    <0 291 1>,
    <0 290 1>,
    <0 289 1>,
    <0 288 1>,

    <0 239 1>,
    <0 236 1>,
    <0 235 1>,
    <0 234 1>,
    <0 233 1>,
    <0 232 1>,
    <0 231 1>,
    <0 230 1>,
    <0 229 1>,
    <0 228 1>,
    <0 224 1>,
    <0 223 1>,

    <0 203 1>,

    <0 183 1>,
    <0 180 1>,
    <0 179 1>,
    <0 178 1>,
    <0 177 1>,
    <0 176 1>,

    <0 163 1>,
    <0 162 1>,
    <0 160 1>,
    <0 159 1>,
    <0 158 1>,
    <0 157 1>,
    <0 156 1>;

   interrupt-names = "misc-pulse1",
    "misc-latch",
    "sw-exception",
    "watchdog",
    "ce0",
    "ce1",
    "ce2",
    "ce3",
    "ce4",
    "ce5",
    "ce6",
    "ce7",
    "ce8",
    "ce9",
    "ce10",
    "ce11",
    "host2wbm-desc-feed",
    "host2reo-re-injection",
    "host2reo-command",
    "host2rxdma-monitor-ring3",
    "host2rxdma-monitor-ring2",
    "host2rxdma-monitor-ring1",
    "reo2ost-exception",
    "wbm2host-rx-release",
    "reo2host-status",
    "reo2host-destination-ring4",
    "reo2host-destination-ring3",
    "reo2host-destination-ring2",
    "reo2host-destination-ring1",
    "rxdma2host-monitor-destination-mac3",
    "rxdma2host-monitor-destination-mac2",
    "rxdma2host-monitor-destination-mac1",
    "ppdu-end-interrupts-mac3",
    "ppdu-end-interrupts-mac2",
    "ppdu-end-interrupts-mac1",
    "rxdma2host-monitor-status-ring-mac3",
    "rxdma2host-monitor-status-ring-mac2",
    "rxdma2host-monitor-status-ring-mac1",
    "host2rxdma-host-buf-ring-mac3",
    "host2rxdma-host-buf-ring-mac2",
    "host2rxdma-host-buf-ring-mac1",
    "rxdma2host-destination-ring-mac3",
    "rxdma2host-destination-ring-mac2",
    "rxdma2host-destination-ring-mac1",
    "host2tcl-input-ring4",
    "host2tcl-input-ring3",
    "host2tcl-input-ring2",
    "host2tcl-input-ring1",
    "wbm2host-tx-completions-ring3",
    "wbm2host-tx-completions-ring2",
    "wbm2host-tx-completions-ring1",
    "tcl2host-status-ring";
   status = "ok";
  };

  wifi1: wifi1@c0000000 {
   compatible = "qcom,cnss-qca8074v2", "qcom,ipq8074-wifi";
   reg = <0xc000000 0x2000000>;
   qcom,hw-mode-id = <1>;





   qcom,tgt-mem-mode = <0>;

   qcom,rproc = <&qcom_q6v5_wcss>;
   qcom,bdf-addr = <0x4B0C0000 0x4B0C0000 0x4B0C0000>;
   qcom,caldb-addr = <0x4BA00000 0x4BA00000 0x0>;
   interrupts = <0 320 1>,
    <0 319 1>,
    <0 318 1>,
    <0 317 1>,
    <0 316 1>,
    <0 315 1>,
    <0 314 1>,
    <0 311 1>,
    <0 310 1>,
    <0 411 1>,
    <0 410 1>,
    <0 40 1>,
    <0 39 1>,
    <0 302 1>,
    <0 301 1>,
    <0 37 1>,
    <0 36 1>,
    <0 296 1>,
    <0 295 1>,
    <0 294 1>,
    <0 293 1>,
    <0 292 1>,
    <0 291 1>,
    <0 290 1>,
    <0 289 1>,
    <0 288 1>,

    <0 239 1>,
    <0 236 1>,
    <0 235 1>,
    <0 234 1>,
    <0 233 1>,
    <0 232 1>,
    <0 231 1>,
    <0 230 1>,
    <0 229 1>,
    <0 228 1>,
    <0 224 1>,
    <0 223 1>,

    <0 203 1>,

    <0 183 1>,
    <0 180 1>,
    <0 179 1>,
    <0 178 1>,
    <0 177 1>,
    <0 176 1>,

    <0 163 1>,
    <0 162 1>,
    <0 160 1>,
    <0 159 1>,
    <0 158 1>,
    <0 157 1>,
    <0 156 1>;

   interrupt-names = "misc-pulse1",
    "misc-latch",
    "sw-exception",
    "watchdog",
    "ce0",
    "ce1",
    "ce2",
    "ce3",
    "ce4",
    "ce5",
    "ce6",
    "ce7",
    "ce8",
    "ce9",
    "ce10",
    "ce11",
    "host2wbm-desc-feed",
    "host2reo-re-injection",
    "host2reo-command",
    "host2rxdma-monitor-ring3",
    "host2rxdma-monitor-ring2",
    "host2rxdma-monitor-ring1",
    "reo2ost-exception",
    "wbm2host-rx-release",
    "reo2host-status",
    "reo2host-destination-ring4",
    "reo2host-destination-ring3",
    "reo2host-destination-ring2",
    "reo2host-destination-ring1",
    "rxdma2host-monitor-destination-mac3",
    "rxdma2host-monitor-destination-mac2",
    "rxdma2host-monitor-destination-mac1",
    "ppdu-end-interrupts-mac3",
    "ppdu-end-interrupts-mac2",
    "ppdu-end-interrupts-mac1",
    "rxdma2host-monitor-status-ring-mac3",
    "rxdma2host-monitor-status-ring-mac2",
    "rxdma2host-monitor-status-ring-mac1",
    "host2rxdma-host-buf-ring-mac3",
    "host2rxdma-host-buf-ring-mac2",
    "host2rxdma-host-buf-ring-mac1",
    "rxdma2host-destination-ring-mac3",
    "rxdma2host-destination-ring-mac2",
    "rxdma2host-destination-ring-mac1",
    "host2tcl-input-ring4",
    "host2tcl-input-ring3",
    "host2tcl-input-ring2",
    "host2tcl-input-ring1",
    "wbm2host-tx-completions-ring3",
    "wbm2host-tx-completions-ring2",
    "wbm2host-tx-completions-ring1",
    "tcl2host-status-ring";
   status = "ok";
   qcom,pta-num = <0>;
   qcom,coex-mode = <0x2>;
   qcom,bt-active-time = <0x12>;
   qcom,bt-priority-time = <0x0c>;
   qcom,coex-algo = <0x1>;
   qcom,pta-priority = <0x80800505>;
  };
  wifi3: wifi3@f00000 {
   compatible = "qcom,cnss-qca6290";
   status = "ok";
  };

  spmi_bus: qcom,spmi@200f000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x200f000 0x1000>,
    <0x2400000 0x800000>,
    <0x2c00000 0x800000>,
    <0x3800000 0x200000>,
    <0x200a000 0x000700>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 190 0>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
   cell-index = <0>;
  };

  i2c_1: i2c@78b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x78b7000 0x600>;
   interrupts = <0 97 0x4>;
   clocks = <&gcc 84>,
    <&gcc 89>;
   clock-names = "iface", "core";
   clock-frequency = <100000>;
   dmas = <&blsp_dma 17>, <&blsp_dma 16>;
   dma-names = "rx", "tx";
  };
  pwm {
   compatible = "qca,ipq4019-pwm";
   clocks = <&gcc 240>;
   clock-names = "core";
   pwm-base-index = <0>;
   used-pwm-indices = <1>, <1>, <1>, <1>;
   status = "disabled";
  };
 };

 clocks: clocks {
  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   #clock-cells = <0>;
  };

  xo: xo {
   compatible = "fixed-clock";
   clock-frequency = <19200000>;
   #clock-cells = <0>;
  };

  bias_pll_cc_clk {
   compatible = "fixed-clock";
   clock-frequency = <300000000>;
   #clock-cells = <0>;
  };

  bias_pll_nss_noc_clk {
   compatible = "fixed-clock";
   clock-frequency = <416500000>;
   #clock-cells = <0>;
  };

  pcie20_phy1_pipe_clk {
   compatible = "fixed-clock";
   clock-frequency = <125000000>;
   #clock-cells = <0>;
  };

  usb3phy_0_cc_pipe_clk {
   compatible = "fixed-clock";
   clock-frequency = <125000000>;
   #clock-cells = <0>;
  };

  usb3phy_1_cc_pipe_clk {
   compatible = "fixed-clock";
   clock-frequency = <125000000>;
   #clock-cells = <0>;
  };
 };
};

# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-coresight.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-coresight.dtsi"
&soc {
 tmc_etr: tmc@6028000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6028000 0x1000>,
        <0x6044000 0x15000>;
  reg-names = "tmc-base", "bam-base";
  memory_region = <&q6_etr_region>;

  interrupts = <0 166 0>;
  interrupt-names = "byte-cntr-irq";

  arm,buffer-size = <0x100000>;
  arm,sg-enable;

  coresight-ctis = <&cti0 &cti8>;
  coresight-name = "coresight-tmc-etr";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   tmc_etr_in_replicator: endpoint {
    slave-mode;
    remote-endpoint = <&replicator_out_tmc_etr>;
   };
  };
 };

 replicator: replicator@6026000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b909>;

  reg = <0x6026000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "apb_pclk", "core_a_clk";

  ports{
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    replicator_out_tmc_etr:endpoint {
     remote-endpoint =
      <&tmc_etr_in_replicator>;
    };
   };
   port@1 {
    reg = <0>;
    replicator_in_tmc_etf:endpoint {
     slave-mode;
     remote-endpoint =
      <&tmc_etf_out_replicator>;
    };
   };
  };
 };

 tmc_etf: tmc@6027000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6027000 0x1000>;
  reg-names = "tmc-base";

  coresight-ctis = <&cti0 &cti8>;
  coresight-name = "coresight-tmc-etf";
  arm,default-sink;

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "apb_pclk", "core_a_clk";

  ports{
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    tmc_etf_out_replicator:endpoint {
     remote-endpoint =
      <&replicator_in_tmc_etf>;
    };
   };
   port@1 {
    reg = <0>;
    tmc_etf_in_funnel_in0:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in0_out_tmc_etf>;
    };
   };
  };
 };

 funnel_in0: funnel@6021000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6021000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in0";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in0_out_tmc_etf:endpoint {
     remote-endpoint =
      <&tmc_etf_in_funnel_in0>;
    };
   };
   port@1 {
    reg = <3>;
    funnel_in0_in_funnel_center:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_center_out_funnel_in0>;
    };
   };
   port@2 {
    reg = <4>;
    funnel_in0_in_funnel_right:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_right_out_funnel_in0>;
    };
   };
   port@3 {
    reg = <5>;
    funnel_in0_in_funnel_mm:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_mm_out_funnel_in0>;
    };
   };
   port@4 {
    reg = <6>;
    funnel_in0_in_tpda:endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_out_funnel_in0>;
    };
   };
   port@5 {
    reg = <7>;
    funnel_in0_in_stm:endpoint {
     slave-mode;
     remote-endpoint =
      <&stm_out_funnel_in0>;
    };
   };
   port@6 {
    reg = <0>;
    funnel_in0_in_rpm_etm0:endpoint {
     slave-mode;
     remote-endpoint =
      <&rpm_etm0_out_funnel_in0>;
    };
   };
  };
 };

 funnel_center: funnel@6100000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6100000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-center";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_center_out_funnel_in0:endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_center>;
    };
   };
   port@1 {
    reg = <2>;
    funnel_center_in_dbgui:endpoint {
     slave-mode;
     remote-endpoint =
      <&dbgui_out_funnel_center>;
    };
   };
  };
 };

 funnel_right: funnel@6120000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6120000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-right";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_right_out_funnel_in0:endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_right>;
    };
   };
   port@1 {
    reg = <3>;
    funnel_right_in_funnel_apss0:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_apss0_out_funnel_right>;
    };
   };
  };

 };

 funnel_mm: funnel@6130000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6130000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-mm";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_mm_out_funnel_in0:endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_mm>;
    };
   };

   port@1 {
    reg = <6>;
    funnel_mm_in_atb:endpoint {
     slave-mode;
    };
   };
  };
 };

 funnel_apss0: funnel@61a1000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x61a1000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss0";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_apss0_out_funnel_right:endpoint {
     remote-endpoint =
      <&funnel_right_in_funnel_apss0>;
    };
   };
   port@1 {
    reg = <0>;
    funnel_apss0_in_etm0:endpoint {
     slave-mode;
     remote-endpoint =
      <&etm0_out_funnel_apss0>;
    };
   };
   port@2 {
    reg = <1>;
    funnel_apss0_in_etm1:endpoint {
     slave-mode;
     remote-endpoint =
      <&etm1_out_funnel_apss0>;
    };
   };
   port@3 {
    reg = <2>;
    funnel_apss0_in_etm2:endpoint {
     slave-mode;
     remote-endpoint =
      <&etm2_out_funnel_apss0>;
    };
   };
   port@4 {
    reg = <3>;
    funnel_apss0_in_etm3:endpoint {
     slave-mode;
     remote-endpoint =
      <&etm3_out_funnel_apss0>;
    };
   };
  };
 };

 etm0: etm@619c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x619c000 0x1000>;

  coresight-name = "coresight-etm0";
  cpu = <&CPU0>;

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm0_out_funnel_apss0:endpoint {
    remote-endpoint = <&funnel_apss0_in_etm0>;
   };
  };
 };

 etm1: etm@619d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x619d000 0x1000>;

  coresight-name = "coresight-etm1";
  cpu = <&CPU1>;

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm1_out_funnel_apss0:endpoint {
    remote-endpoint = <&funnel_apss0_in_etm1>;
   };
  };
 };

 etm2: etm@619e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x619e000 0x1000>;

  coresight-name = "coresight-etm2";
  cpu = <&CPU2>;

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm2_out_funnel_apss0:endpoint {
    remote-endpoint = <&funnel_apss0_in_etm2>;
   };
  };
 };

 etm3: etm@619f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x619f000 0x1000>;

  coresight-name = "coresight-etm3";
  cpu = <&CPU3>;

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm3_out_funnel_apss0:endpoint {
    remote-endpoint = <&funnel_apss0_in_etm3>;
   };
  };
 };

 rpm_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-rpm-etm0";
  qcom,inst-id = <4>;

  port{
   rpm_etm0_out_funnel_in0: endpoint {
    remote-endpoint = <&funnel_in0_in_rpm_etm0>;
   };
  };
 };

 stm: stm@6002000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b962>;

  reg = <0x6002000 0x1000>,
     <0x9280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-name = "coresight-stm";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   stm_out_funnel_in0:endpoint {
    remote-endpoint = <&funnel_in0_in_stm>;
   };
  };
 };

 cti0: cti@6010000 {
  compatible = "arm,coresight-cti";
  reg = <0x6010000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti0";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@6011000 {
  compatible = "arm,coresight-cti";
  reg = <0x6011000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti1";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@6012000 {
  compatible = "arm,coresight-cti";
  reg = <0x6012000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti2";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti3: cti@6013000 {
  compatible = "arm,coresight-cti";
  reg = <0x6013000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti3";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@6014000 {
  compatible = "arm,coresight-cti";
  reg = <0x6014000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti4";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@6015000 {
  compatible = "arm,coresight-cti";
  reg = <0x6015000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti5";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@6016000 {
  compatible = "arm,coresight-cti";
  reg = <0x6016000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti6";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti7: cti@6017000 {
  compatible = "arm,coresight-cti";
  reg = <0x6017000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti7";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@6018000 {
  compatible = "arm,coresight-cti";
  reg = <0x6018000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti8";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti9: cti@6019000 {
  compatible = "arm,coresight-cti";
  reg = <0x6019000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti9";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti10: cti@601a000 {
  compatible = "arm,coresight-cti";
  reg = <0x601a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti10";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti11: cti@601b000 {
  compatible = "arm,coresight-cti";
  reg = <0x601b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti11";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti12: cti@601c000 {
  compatible = "arm,coresight-cti";
  reg = <0x601c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti12";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti13: cti@601d000 {
  compatible = "arm,coresight-cti";
  reg = <0x601d000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti13";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti14: cti@601e000 {
  compatible = "arm,coresight-cti";
  reg = <0x601e000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti14";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti15: cti@601f000 {
  compatible = "arm,coresight-cti";
  reg = <0x601f000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti15";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu0: cti@6198000{
  compatible = "arm,coresight-cti";
  reg = <0x6198000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu0";
  cpu = <&CPU0>;

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu1: cti@6199000{
  compatible = "arm,coresight-cti";
  reg = <0x6199000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu1";
  cpu = <&CPU1>;

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu2: cti@619a000{
  compatible = "arm,coresight-cti";
  reg = <0x619a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu2";
  cpu = <&CPU2>;

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu3: cti@619b000{
  compatible = "arm,coresight-cti";
  reg = <0x619b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu3";
  cpu = <&CPU3>;

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_rpm_cpu0: cti@610c000 {
  compatible = "arm,coresight-cti";
  reg = <0x610c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-rpm-cpu0";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 csr: csr@6001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6001000 0x1000>;
  reg-names = "csr-base";

  coresight-name = "coresight-csr";
  qcom,blk-size = <1>;

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };

 dbgui: dbgui@6108000 {
  compatible = "qcom,coresight-dbgui";
  reg = <0x6108000 0x1000>;
  reg-names = "dbgui-base";

  coresight-name = "coresight-dbgui";

  qcom,dbgui-addr-offset = <0x30>;
  qcom,dbgui-data-offset = <0x130>;
  qcom,dbgui-size = <64>;

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";

  port{
   dbgui_out_funnel_center:endpoint {
    remote-endpoint = <&funnel_center_in_dbgui>;
   };
  };
 };

 tpda: tpda@6003000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x6003000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda";

  qcom,tpda-atid = <64>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg=<0>;
    tpda_out_funnel_in0:endpoint {
        remote-endpoint = <&funnel_in0_in_tpda>;
    };
   };
   port@1 {
    reg=<0>;
    tpda_in_tpdm_dcc: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_dcc_out_tpda>;
    };
   };
  };
 };

 tpdm_dcc: tpdm@6110000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x6110000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dcc";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_dcc_out_tpda:endpoint {
    remote-endpoint = <&tpda_in_tpdm_dcc>;
   };
  };
 };

 hwevent: hwevent@6101000 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x6101000 0x148>,
        <0x6101fb0 0x4>,
        <0x6121000 0x148>,
        <0x6121fb0 0x4>,
        <0x6131000 0x148>,
        <0x6131fb0 0x4>,
        <0x6130fb0 0x4>,
        <0x6130000 0x148>,
        <0x6021fb0 0x4>,
        <0x6021000 0x148>;
  reg-names = "center-wrapper-mux", "center-wrapper-lockaccess",
       "right-wrapper-mux", "right-wrapper-lockaccess",
       "mm-wrapper-mux", "mm-wrapper-lockaccess",
       "mm-fun-lockaccess", "mm-fun", "in-fun-lockaccess",
       "in-fun";

  coresight-name = "coresight-hwevent";

  clocks = <&gcc 238>,
    <&gcc 237>;
  clock-names = "core_clk", "core_a_clk";
 };
};
# 2134 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-soc.dtsi" 2
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-spmi-regulator.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-spmi-regulator.dtsi"
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-regulator.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-regulator.dtsi"
/ {
 e_smps1_reg: fixed-regulator@0 {
  compatible = "regulator-fixed";
  regulator-name = "e-smps1-reg";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
  regulator-boot-on;
 };
};
# 18 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-spmi-regulator.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/spmi/spmi.h" 1
# 19 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-spmi-regulator.dtsi" 2

# 1 "./arch/arm/boot/dts/include/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 21 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-spmi-regulator.dtsi" 2

&spmi_bus {
 pmic@0 {
  compatible ="qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmp8074_vadc: vadc@3100 {
   compatible = "qcom,pmp8074-spmi-vadc";
   reg = <0x3100 0x100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   pa_therm1 {
    reg = <0x0d>;
    qcom,vadc-thermal-node;
   };
   pa_therm2 {
    reg = <0x0e>;
    qcom,vadc-thermal-node;
   };
   pa_therm3 {
    reg = <0x0f>;
    qcom,vadc-thermal-node;
   };
   die_temp {
    reg = <0x06>;
   };
  };
 };

 pmic@1 {
  compatible ="qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  regulators {
   compatible = "qcom,pmd9655-regulators";
   vdd_s3-supply = <&e_smps1_reg>;
   vdd_s4-supply = <&e_smps1_reg>;
   vdd_ldo11-supply = <&e_smps1_reg>;

   s3: s3 {
    regulator-name = "pmd9655_s3";
    regulator-min-microvolt = <592000>;
    regulator-max-microvolt = <1064000>;
    regulator-always-on;
    regulator-boot-on;
   };

   s4: s4 {
    regulator-name = "pmd9655_s4";
    regulator-min-microvolt = <712000>;
    regulator-max-microvolt = <992000>;
    regulator-always-on;
    regulator-boot-on;
   };

   ldo11: ldo11 {
    regulator-name = "pmd9655_ldo11";
    regulator-min-microvolt = <1104000>;
    regulator-max-microvolt = <3300000>;
   };
  };
 };
};
# 2135 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-soc.dtsi" 2
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-rpm-regulator.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  ipq807x_s1_corner: regulator-s1 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_s1";
   qcom,set = <3>;
   regulator-min-microvolt = <670000>;
   regulator-max-microvolt = <990000>;
   qcom,always-send-voltage;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  ipq807x_s2_corner: regulator-s2 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  ipq807x_s3_corner: regulator-s3 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_s3";
   regulator-min-microvolt = <592000>;
   regulator-max-microvolt = <1064000>;
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  ipq807x_s4_corner: regulator-s4 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_s4";
   regulator-min-microvolt = <712000>;
   regulator-max-microvolt = <992000>;
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa5 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  ipq807x_s5_corner: regulator-s5 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_s5";
   regulator-min-microvolt = <0>;
   regulator-max-microvolt = <9>;
   qcom,use-voltage-corner;
   qcom,set = <1>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  ipq807x_l1_corner: regulator-l1 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  ipq807x_l2_corner: regulator-l2 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  ipq807x_l3_corner: regulator-l3 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  ipq807x_l4_corner: regulator-l4 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  ipq807x_l5_corner: regulator-l5 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  ipq807x_l6_corner: regulator-l6 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  ipq807x_l7_corner: regulator-l7 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  ipq807x_l8_corner: regulator-l8 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  ipq807x_l9_corner: regulator-l9 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  ipq807x_l10_corner: regulator-l10 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  ipq807x_l11_corner: regulator-l11 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_l11";
   regulator-min-microvolt = <1104000>;
   regulator-max-microvolt = <3300000>;
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  ipq807x_l12_corner: regulator-l12 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  ipq807x_l13_corner: regulator-l13 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq807x_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 2136 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-soc.dtsi" 2
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-thermal.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-thermal.dtsi"
/ {
 thermal-zones {
  tsens_tz_sensor4 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 4>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor5 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 5>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor6 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 6>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor7 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 7>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor8 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 8>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor9 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 9>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor10 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 10>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor11 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 11>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor12 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 12>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor13 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 13>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor14 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 14>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor15 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 15>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };
 };
};

&soc {
 tsens: thermal-sensor@4a8000 {
  compatible = "qcom,ipq807x-tsens";
  reg = <0x4a8000 0x2000>;
  interrupts = <0 184 0>;
  #thermal-sensor-cells = <1>;
  status = "ok";
 };
};
# 2137 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-soc.dtsi" 2
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-cpr-regulator.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-cpr-regulator.dtsi"
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-spmi-regulator.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-spmi-regulator.dtsi"
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-regulator.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-regulator.dtsi"
/ {
 e_smps1_reg: fixed-regulator@0 {
  compatible = "regulator-fixed";
  regulator-name = "e-smps1-reg";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
  regulator-boot-on;
 };
};
# 18 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-spmi-regulator.dtsi" 2




&spmi_bus {
 pmic@0 {
  compatible ="qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmp8074_vadc: vadc@3100 {
   compatible = "qcom,pmp8074-spmi-vadc";
   reg = <0x3100 0x100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   pa_therm1 {
    reg = <0x0d>;
    qcom,vadc-thermal-node;
   };
   pa_therm2 {
    reg = <0x0e>;
    qcom,vadc-thermal-node;
   };
   pa_therm3 {
    reg = <0x0f>;
    qcom,vadc-thermal-node;
   };
   die_temp {
    reg = <0x06>;
   };
  };
 };

 pmic@1 {
  compatible ="qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  regulators {
   compatible = "qcom,pmd9655-regulators";
   vdd_s3-supply = <&e_smps1_reg>;
   vdd_s4-supply = <&e_smps1_reg>;
   vdd_ldo11-supply = <&e_smps1_reg>;

   s3: s3 {
    regulator-name = "pmd9655_s3";
    regulator-min-microvolt = <592000>;
    regulator-max-microvolt = <1064000>;
    regulator-always-on;
    regulator-boot-on;
   };

   s4: s4 {
    regulator-name = "pmd9655_s4";
    regulator-min-microvolt = <712000>;
    regulator-max-microvolt = <992000>;
    regulator-always-on;
    regulator-boot-on;
   };

   ldo11: ldo11 {
    regulator-name = "pmd9655_ldo11";
    regulator-min-microvolt = <1104000>;
    regulator-max-microvolt = <3300000>;
   };
  };
 };
};
# 18 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-cpr-regulator.dtsi" 2

&soc {
 apc_apm: apm@b111000 {
  compatible = "qcom,ipq807x-apm";
  reg = <0xb111000 0x1000>;
  reg-names = "pm-apcc-glb";
  qcom,apm-post-halt-delay = <0x2>;
  qcom,apm-halt-clk-delay = <0x11>;
  qcom,apm-resume-clk-delay = <0x10>;
  qcom,apm-sel-switch-delay = <0x01>;
 };

 apc_cpr: cpr4-ctrl@b018000 {
  compatible = "qcom,cpr4-ipq807x-apss-regulator";
  reg = <0xb018000 0x4000>, <0xa4000 0x1000>, <0x0193d008 0x4>;
  reg-names = "cpr_ctrl", "fuse_base", "cpr_tcsr_reg";
  interrupts = <0 15 1>;
  interrupt-names = "cpr";
  qcom,cpr-ctrl-name = "apc";
  qcom,cpr-sensor-time = <1000>;
  qcom,cpr-loop-time = <5000000>;
  qcom,cpr-idle-cycles = <15>;
  qcom,cpr-step-quot-init-min = <12>;
  qcom,cpr-step-quot-init-max = <14>;
  qcom,cpr-count-mode = <0>;
  qcom,cpr-count-repeat = <14>;
  qcom,cpr-down-error-step-limit = <1>;
  qcom,cpr-up-error-step-limit = <1>;
  qcom,apm-ctrl = <&apc_apm>;
  qcom,apm-threshold-voltage = <848000>;
  vdd-supply = <&s3>;
  qcom,voltage-step = <8000>;

  thread@0 {
   qcom,cpr-thread-id = <0>;
   qcom,cpr-consecutive-up = <0>;
   qcom,cpr-consecutive-down = <0>;
   qcom,cpr-up-threshold = <4>;
   qcom,cpr-down-threshold = <1>;

   apc_vreg: regulator {
    regulator-name = "apc_corner";
    regulator-min-microvolt = <1>;
    regulator-max-microvolt = <6>;
    qcom,cpr-part-types = <2>;
    qcom,cpr-parts-voltage = <1048000>;
    qcom,cpr-parts-voltage-v2 = <992000>;
    qcom,cpr-fuse-corners = <4>;
    qcom,cpr-fuse-combos = <8>;
    qcom,cpr-corners = <6>;
    qcom,cpr-speed-bins = <1>;
    qcom,cpr-speed-bin-corners = <6>;
    qcom,cpr-corner-fmax-map = <1 3 5 6>;
    qcom,allow-voltage-interpolation;
    qcom,allow-quotient-interpolation;
    qcom,cpr-scaled-open-loop-voltage-as-ceiling;
    qcom,cpr-voltage-ceiling =
     <840000 904000 944000
      984000 992000 1064000>;
    qcom,cpr-voltage-floor =
     <592000 648000 712000
      744000 784000 848000>;
    qcom,corner-frequencies =
     <1017600000 1382400000 1651200000
     1843200000 1920000000 2208000000>;


    qcom,cpr-open-loop-voltage-fuse-adjustment-0 =

     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 12000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>;


    qcom,cpr-open-loop-voltage-fuse-adjustment-1 =

     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 20000 26000 0 20000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>;


    qcom,cpr-open-loop-voltage-fuse-adjustment-v2-0 =

     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>;


    qcom,cpr-open-loop-voltage-fuse-adjustment-v2-1 =

     < 0 0 0 0>,
     < 0 7000 36000 4000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>;


    qcom,cpr-closed-loop-voltage-adjustment-v2-0 =

     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>;


    qcom,cpr-closed-loop-voltage-adjustment-v2-1 =

     < 0 0 0 0>,
     < 0 0 19000 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>;

    qcom,cpr-ro-scaling-factor =
     < 3970 4150 0 2280 2520 2470 2250 2280
       2390 2330 2530 2500 850 2900 2510 2170 >,
     < 3970 4150 0 2280 2520 2470 2250 2280
       2390 2330 2530 2500 850 2900 2510 2170 >,
     < 3970 4150 0 2280 2520 2470 2250 2280
       2390 2330 2530 2500 850 2900 2510 2170 >,
     < 3970 4150 0 2280 2520 2470 2250 2280
       2390 2330 2530 2500 850 2900 2510 2170 >;

    qcom,cpr-floor-to-ceiling-max-range =
     < 40000 40000 40000 40000 40000 40000>,
     < 40000 40000 40000 40000 40000 40000>,
     < 40000 40000 40000 40000 40000 40000>,
     < 40000 40000 40000 40000 40000 40000>,
     < 40000 40000 40000 40000 40000 40000>,
     < 40000 40000 40000 40000 40000 40000>,
     < 40000 40000 40000 40000 40000 40000>,
     < 40000 40000 40000 40000 40000 40000>;
   };
  };
 };

 npu_cpr: npu-cpr {
  compatible = "qcom,cpr3-ipq807x-npu-regulator";
  reg = <0xa4000 0x1000>, <0x0193d008 0x4>;
  reg-names = "fuse_base", "cpr_tcsr_reg";
  qcom,cpr-ctrl-name = "npu";
  vdd-supply = <&s4>;
  qcom,voltage-step = <8000>;
  thread@0 {
   qcom,cpr-thread-id = <0>;
   qcom,cpr-consecutive-up = <0>;
   qcom,cpr-consecutive-down = <2>;
   qcom,cpr-up-threshold = <2>;
   qcom,cpr-down-threshold = <1>;

   npu_vreg: regulator {
    regulator-name = "npu_corner";
    regulator-min-microvolt = <1>;
    regulator-max-microvolt = <3>;
    qcom,cpr-part-types = <2>;
    qcom,cpr-parts-voltage = <968000>;
    qcom,cpr-parts-voltage-v2 = <832001>;
    qcom,cpr-cold-temp-threshold-v2 = <30>;
    qcom,cpr-fuse-corners = <2>;
    qcom,cpr-fuse-combos = <1>;
    qcom,cpr-corners = <2>;
    qcom,cpr-speed-bins = <1>;
    qcom,cpr-speed-bin-corners = <2>;
    qcom,allow-voltage-interpolation;
    qcom,cpr-corner-fmax-map = <1 2>;
    qcom,cpr-voltage-ceiling =
     <912000 992000>;
    qcom,cpr-voltage-floor =
     <752000 792000>;
    qcom,corner-frequencies =
     <1497600000 1689600000>;


    qcom,cpr-open-loop-voltage-fuse-adjustment-0 =
     < 40000 40000>;


    qcom,cpr-open-loop-voltage-fuse-adjustment-1 =
     < 24000 24000>;


    qcom,cpr-open-loop-voltage-fuse-adjustment-v2-0=
     <40000 40000>;


    qcom,cpr-open-loop-voltage-fuse-adjustment-v2-1=
     <40000 40000>;


    qcom,cpr-cold-temp-voltage-adjustment-v2-0 =
     <0 0>;


    qcom,cpr-cold-temp-voltage-adjustment-v2-1 =
     <35000 27000>;
   };
  };
 };
};
# 2137 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-soc.dtsi" 2
# 18 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-hk01.c4.dts" 2
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-spmi-regulator.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-spmi-regulator.dtsi"
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-regulator.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-regulator.dtsi"
/ {
 e_smps1_reg: fixed-regulator@0 {
  compatible = "regulator-fixed";
  regulator-name = "e-smps1-reg";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
  regulator-boot-on;
 };
};
# 18 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-spmi-regulator.dtsi" 2




&spmi_bus {
 pmic@0 {
  compatible ="qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmp8074_vadc: vadc@3100 {
   compatible = "qcom,pmp8074-spmi-vadc";
   reg = <0x3100 0x100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   pa_therm1 {
    reg = <0x0d>;
    qcom,vadc-thermal-node;
   };
   pa_therm2 {
    reg = <0x0e>;
    qcom,vadc-thermal-node;
   };
   pa_therm3 {
    reg = <0x0f>;
    qcom,vadc-thermal-node;
   };
   die_temp {
    reg = <0x06>;
   };
  };
 };

 pmic@1 {
  compatible ="qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  regulators {
   compatible = "qcom,pmd9655-regulators";
   vdd_s3-supply = <&e_smps1_reg>;
   vdd_s4-supply = <&e_smps1_reg>;
   vdd_ldo11-supply = <&e_smps1_reg>;

   s3: s3 {
    regulator-name = "pmd9655_s3";
    regulator-min-microvolt = <592000>;
    regulator-max-microvolt = <1064000>;
    regulator-always-on;
    regulator-boot-on;
   };

   s4: s4 {
    regulator-name = "pmd9655_s4";
    regulator-min-microvolt = <712000>;
    regulator-max-microvolt = <992000>;
    regulator-always-on;
    regulator-boot-on;
   };

   ldo11: ldo11 {
    regulator-name = "pmd9655_ldo11";
    regulator-min-microvolt = <1104000>;
    regulator-max-microvolt = <3300000>;
   };
  };
 };
};
# 19 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-hk01.c4.dts" 2
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-audio.dtsi" 1
# 16 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-audio.dtsi"
# 1 "./arch/arm/boot/dts/include/dt-bindings/sound/ipq8074-audio.h" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-audio.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/clock/qca,adss-ipq807x.h" 1
# 18 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-audio.dtsi" 2

&tlmm {
 audio_gpio_pins: audio_gpio_pinmux {
  mux_1 {
   pins = "gpio25";
   function = "gpio";
   drive-strength = <8>;
   bias-pull-up;
   output-high;
  };

  mux_2 {
   pins = "gpio26";
   function = "gpio";
   drive-strength = <8>;
   bias-pull-up;
   output-high;
  };

  mux_3 {
   pins = "gpio27";
   function = "gpio";
   drive-strength = <8>;
   bias-pull-up;
   output-high;
  };

  mux_4 {
   pins = "gpio28";
   function = "gpio";
   drive-strength = <8>;
   bias-pull-up;
   output-high;
  };

  mux_5 {
   pins = "gpio29";
   function = "gpio";
   drive-strength = <8>;
   bias-pull-up;
   output-high;
  };

  mux_6 {
   pins = "gpio30";
   function = "gpio";
   drive-strength = <8>;
   bias-pull-up;
   output-high;
  };

  mux_7 {
   pins = "gpio31";
   function = "gpio";
   drive-strength = <8>;
   bias-pull-up;
   output-high;
  };

  mux_8 {
   pins = "gpio32";
   function = "gpio";
   drive-strength = <8>;
   bias-pull-up;
   output-high;
  };
 };

 audio_pins: audio_pinmux {
  mux_1 {
   pins = "gpio26";
   function = "audio_txbclk";
   drive-strength = <8>;
   bias-pull-up;
  };

  mux_2 {
   pins = "gpio27";
   function = "audio_txfsync";
   drive-strength = <8>;
   bias-pull-up;
  };

  mux_3 {
   pins = "gpio28";
   function = "audio_txd";
   drive-strength = <8>;
   bias-pull-up;
  };

  mux_4 {
   pins = "gpio30";
   function = "audio_rxbclk";
   drive-strength = <8>;
   bias-pull-up;
  };

  mux_5 {
   pins = "gpio31";
   function = "audio_rxfsync";
   drive-strength = <8>;
   bias-pull-up;
  };

  mux_6 {
   pins = "gpio32";
   function = "audio_rxd";
   drive-strength = <8>;
   bias-pull-up;
  };
 };

 audio_pins_master: audio_pinmux_master {
  mux_1 {
   pins = "gpio25";
   function = "audio_txmclk";
   drive-strength = <8>;
   bias-pull-up;
  };

  mux_2 {
   pins = "gpio29";
   function = "audio_rxmclk";
   drive-strength = <8>;
   bias-pull-up;
  };
 };

 audio_pins_slave: audio_pinmux_slave {
  mux_1 {
   pins = "gpio25";
   function = "audio_txmclk";
   drive-strength = <2>;
   bias-pull-up;
  };

  mux_2 {
   pins = "gpio29";
   function = "audio_rxmclk";
   drive-strength = <2>;
   bias-pull-up;
  };
 };

 voip_pins: voip_pinmux {
  mux_1 {
   pins = "gpio33";
   function = "pcm_drx";
   drive-strength = <8>;
   bias-pull-up;
  };

  mux_2 {
   pins = "gpio34";
   function = "pcm_dtx";
   drive-strength = <8>;
   bias-pull-up;
  };

  mux_3 {
   pins = "gpio35";
   function = "pcm_fsync";
   drive-strength = <8>;
   bias-pull-up;
  };

  mux_4 {
   pins = "gpio36";
   function = "pcm_pclk";
   drive-strength = <8>;
   bias-pull-up;
  };
 };
};

&soc {
 adss_clk: qcom,adss_clk@7700000 {
  compatible = "qcom,adss-ipq807x";
  reg = <0x7700100 0x200>;
  #clock-cells = <0x1>;
 };

 audio: audio@7700000 {
  compatible = "qca,ipq8074-audio-adss";
  reg = <0x7700000 0x34>;
  resets = <&gcc 26>;
  reset-names = "blk_rst";
 };

 mbox0: mbox@7708000 {
  dma-index = <0>;
  compatible = "qca,ipq8074-mbox";
  reg = <0x7708000 0x1000>;
  interrupts = <0 24 0>;
  tx-channel = <0>;
  rx-channel = <1>;
 };

 mbox3: mbox@770e000 {
  dma-index = <3>;
  compatible = "qca,ipq8074-mbox";
  reg = <0x770E000 0x1000>;
  interrupts = <0 25 0>;
  tx-channel = <6>;
  rx-channel = <7>;
 };

 stereo0: stereo@7709000 {
  stereo-index = <0>;
  compatible = "qca,ipq8074-stereo";
  reg = <0x7709000 0x1000>;
 };

 stereo3: stereo@770f000 {
  stereo-index = <3>;
  compatible = "qca,ipq8074-stereo";
  reg = <0x770F000 0x1000>;
 };

 i2splatform: qca-pcm-i2s@7709000 {
  compatible = "qca,ipq8074-pcm-i2s";
  reg = <0x7709000 0x1000>;
 };

 i2s: ipq8074-pcm-i2s@0 {
  compatible = "qca,ipq8074-i2s";
  dma-tx-channel = <0>;
  stereo-tx-port = <0>;
  dma-rx-channel = <7>;
  stereo-rx-port = <3>;
  clocks = <&adss_clk 9>,
   <&adss_clk 7>,
   <&adss_clk 4>,
   <&adss_clk 2>;
  clock-names = "audio_tx_bclk",
   "audio_tx_mclk",
   "audio_rx_bclk",
   "audio_rx_mclk";
 };

 tdmplatform: qca-pcm-tdm@7709000 {
  compatible = "qca,ipq8074-pcm-tdm";
  reg = <0x7709000 0x1000>;
 };

 tdm: tdm@0 {
  compatible = "qca,ipq8074-tdm";
  dma-tx-channel = <0>;
  dma-rx-channel = <7>;
  stereo-tx-port = <0>;
  stereo-rx-port = <3>;
  clocks = <&adss_clk 9>,
   <&adss_clk 7>,
   <&adss_clk 4>,
   <&adss_clk 2>;
  clock-names = "audio_tx_bclk",
   "audio_tx_mclk",
   "audio_rx_bclk",
   "audio_rx_mclk";
 };

 sound: sound@0 {
  compatible = "qca,ipq8074-audio";
  pinctrl-0 = <&audio_gpio_pins>;
  pinctrl-1 = <&audio_pins &audio_pins_master>;
  pinctrl-2 = <&audio_pins &audio_pins_slave>;
  pinctrl-names = "default",
   "audio",
   "audio_slave";
 };

 pcm: pcm@7704000 {
  compatible = "qca,ipq8074-pcm";
  reg = <0x7704000 0x2000>;
  dma-tx-channel = <6>;
  dma-rx-channel = <1>;
  stereo-tx-port = <3>;
  stereo-rx-port = <0>;
  clocks = <&adss_clk 12>;
  clock-names = "audio_pcm_clk";
 };

 pcm_lb: pcm_lb@0 {
  compatible = "qca,ipq8074-pcm-lb";
  pinctrl-0 = <&voip_pins>;
  pinctrl-names = "default";
 };

 i2c_0: i2c@78b6000 {
  qca_codec: qca_codec@12 {
   compatible = "qca,ipq8074-codec";
   reg = <0x12>;
  };
 };
};

&clocks {
 audio_rxbpad_clk {
  compatible = "fixed-clock";
  clock-frequency = <254>;
  #clock-cells = <0>;
 };

 audio_txbpad_clk {
  compatible = "fixed-clock";
  clock-frequency = <254>;
  #clock-cells = <0>;
 };

 audio_rxmpad_clk {
  compatible = "fixed-clock";
  clock-frequency = <252>;
  #clock-cells = <0>;
 };

 audio_txmpad_clk {
  compatible = "fixed-clock";
  clock-frequency = <252>;
  #clock-cells = <0>;
 };
};
# 20 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-hk01.c4.dts" 2
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-thermal.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-thermal.dtsi"
/ {
 thermal-zones {
  tsens_tz_sensor4 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 4>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor5 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 5>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor6 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 6>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor7 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 7>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor8 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 8>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor9 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 9>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor10 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 10>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor11 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 11>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor12 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 12>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor13 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 13>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor14 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 14>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor15 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 15>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };
 };
};

&soc {
 tsens: thermal-sensor@4a8000 {
  compatible = "qcom,ipq807x-tsens";
  reg = <0x4a8000 0x2000>;
  interrupts = <0 184 0>;
  #thermal-sensor-cells = <1>;
  status = "ok";
 };
};
# 21 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-hk01.c4.dts" 2
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-hk-cpu.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-hk-cpu.dtsi"
&CPU0 {
 operating-points-v2 = <&cpu0_opp_table>;
 voltage-tolerance = <1>;
 cpu0-supply = <&apc_vreg>;
 enable-cpu-regulator;
};

&CPU1 {
 operating-points-v2 = <&cpu0_opp_table>;
 voltage-tolerance = <1>;
 cpu-supply = <&apc_vreg>;
};

&CPU2 {
 operating-points-v2 = <&cpu0_opp_table>;
 voltage-tolerance = <1>;
 cpu-supply = <&apc_vreg>;
};

&CPU3 {
 operating-points-v2 = <&cpu0_opp_table>;
 voltage-tolerance = <1>;
 cpu-supply = <&apc_vreg>;
};

&cpus {
 cpu0_opp_table: opp_table0 {
  compatible = "operating-points-v2";
  opp-shared;

  opp00 {
   opp-hz = /bits/ 64 <0>;
   opp-microvolt = <0>;
   clock-latency-ns = <200000>;
  };
  opp01 {
   opp-hz = /bits/ 64 <1017600000>;
   opp-microvolt = <1>;
   clock-latency-ns = <200000>;
  };
  opp02 {
   opp-hz = /bits/ 64 <1382400000>;
   opp-microvolt = <2>;
   clock-latency-ns = <200000>;
  };
  opp03 {
   opp-hz = /bits/ 64 <1651200000>;
   opp-microvolt = <3>;
   clock-latency-ns = <200000>;
  };
  opp04 {
   opp-hz = /bits/ 64 <1843200000>;
   opp-microvolt = <4>;
   clock-latency-ns = <200000>;
  };
  opp05 {
   opp-hz = /bits/ 64 <1920000000>;
   opp-microvolt = <5>;
   clock-latency-ns = <200000>;
  };
  opp06 {
   opp-hz = /bits/ 64 <2208000000>;
   opp-microvolt = <6>;
   clock-latency-ns = <200000>;
  };
 };
};
# 22 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq807x-hk01.c4.dts" 2

/ {
 #address-cells = <0x2>;
 #size-cells = <0x2>;
 model = "Qualcomm Technologies, Inc. IPQ807x/AP-HK01-C4";
 compatible = "qcom,ipq807x-hk01", "qcom,ipq807x";
 qcom,msm-id = <0x143 0x0>;
 interrupt-parent = <&intc>;
 qcom,board-id = <0x8 0x0>;
 qcom,pmic-id = <0x0 0x0 0x0 0x0>;

 aliases {
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;




  ethernet0 = "/soc/dp1";
  ethernet1 = "/soc/dp2";
  ethernet2 = "/soc/dp3";
  ethernet3 = "/soc/dp4";
  ethernet4 = "/soc/dp5";
  ethernet5 = "/soc/dp6";
 };

 chosen {
  bootargs = "console=ttyMSM0,115200,n8 root=/dev/ram0 rw 			init=/init";




   bootargs-append = " swiotlb=1 coherent_pool=2M";

 };
};

&tlmm {
 pinctrl-0 = <&btcoex_pins>;
 pinctrl-names = "default";

 btcoex_pins: btcoex_pins {
  mux_0 {
   pins = "gpio64";
   function = "pta1_1";
   drive-strength = <6>;
   bias-pull-down;
  };
  mux_1 {
   pins = "gpio65";
   function = "pta1_2";
   drive-strength = <6>;
   bias-pull-down;
  };
  mux_2 {
   pins = "gpio66";
   function = "pta1_0";
   drive-strength = <6>;
   bias-pull-down;
  };
  mux_3 {
   pins = "gpio54";
   function = "pta2_0";
   drive-strength = <6>;
   bias-pull-down;
  };
   mux_4 {
   pins = "gpio55";
   function = "pta2_1";
   drive-strength = <6>;
   bias-pull-down;
  };
   mux_5 {
   pins = "gpio56";
   function = "pta2_2";
   drive-strength = <6>;
   bias-pull-down;
  };
 };

 mdio_pins: mdio_pinmux {
  mux_0 {
   pins = "gpio68";
   function = "mdc";
   drive-strength = <8>;
   bias-pull-up;
  };
  mux_1 {
   pins = "gpio69";
   function = "mdio";
   drive-strength = <8>;
   bias-pull-up;
  };
 };

 uart_pins: uart_pins {
  mux {
   pins = "gpio23", "gpio24";
   function = "blsp4_uart1";
   drive-strength = <8>;
   bias-disable;
  };
 };

 i2c_0_pins: i2c_0_pinmux {
  mux {
   pins = "gpio42", "gpio43";
   function = "blsp1_i2c";
   drive-strength = <8>;
   bias-disable;
  };
 };

 spi_0_pins: spi_0_pins {
  mux {
   pins = "gpio38", "gpio39", "gpio40", "gpio41";
   function = "blsp0_spi";
   drive-strength = <8>;
   bias-disable;
  };
 };

 qpic_pins: qpic_pins {
  data_0 {
   pins = "gpio15";
   function = "qpic_pad0";
   drive-strength = <8>;
   bias-disable;
  };
  data_1 {
   pins = "gpio12";
   function = "qpic_pad1";
   drive-strength = <8>;
   bias-disable;
  };
  data_2 {
   pins = "gpio13";
   function = "qpic_pad2";
   drive-strength = <8>;
   bias-disable;
  };
  data_3 {
   pins = "gpio14";
   function = "qpic_pad3";
   drive-strength = <8>;
   bias-disable;
  };
  data_4 {
   pins = "gpio5";
   function = "qpic_pad4";
   drive-strength = <8>;
   bias-disable;
  };
  data_5 {
   pins = "gpio6";
   function = "qpic_pad5";
   drive-strength = <8>;
   bias-disable;
  };
  data_6 {
   pins = "gpio7";
   function = "qpic_pad6";
   drive-strength = <8>;
   bias-disable;
  };
  data_7 {
   pins = "gpio8";
   function = "qpic_pad7";
   drive-strength = <8>;
   bias-disable;
  };
  data_8 {
   pins = "gpio16";
   function = "qpic_pad8";
   drive-strength = <8>;
   bias-disable;
  };
  qpic_pad {
   pins = "gpio0", "gpio1", "gpio2", "gpio3", "gpio4",
          "gpio9", "gpio10", "gpio11", "gpio17";
   function = "qpic_pad";
   drive-strength = <8>;
   bias-disable;
  };
 };

 sd_pins: sd_pins {
  mux {
   pins = "gpio63";
   function = "sd_card";
   drive-strength = <8>;
   bias-pull-up;
  };
 };

 hsuart_pins: hsuart_pins {
  mux {
   pins = "gpio46", "gpio47", "gpio48", "gpio49";
   function = "blsp2_uart";
   drive-strength = <8>;
   bias-disable;
  };
 };

 ledc_pins: ledc_pinmux {
  led_clk {
   pins = "gpio18";
   function = "led0";
   drive-strength = <8>;
   bias-pull-down;
  };
  led_data {
   pins = "gpio19";
   function = "led1";
   drive-strength = <8>;
   bias-pull-down;
  };
  led_clr {
   pins = "gpio20";
   function = "led2";
   drive-strength = <8>;
   bias-pull-up;
  };
 };

 button_pins: button_pins {
  wps_button {
   pins = "gpio57";
   function = "gpio";
   drive-strength = <8>;
   bias-pull-up;
  };
 };

 uniphy_pins: uniphy_pinmux {
  mux {
   pins = "gpio60";
   function = "rx2";
   bias-disable;
  };

  sfp_tx {
   pins = "gpio59";
   function = "gpio";
   drive-strength = <8>;
   bias-pull-down;
   output-low;
  };
 };
};

&soc {
 gpio_keys {
  compatible = "gpio-keys";
  pinctrl-0 = <&button_pins>;
  pinctrl-names = "default";

  button@1 {
   label = "wps";
   linux,code = <0x211>;
   gpios = <&tlmm 57 1>;
   linux,input-type = <1>;
   debounce-interval = <60>;
  };
 };

 mdio@90000 {
  pinctrl-0 = <&mdio_pins>;
  pinctrl-names = "default";
  phy-reset-gpio = <&tlmm 37 0>;
  phy0: ethernet-phy@0 {
   reg = <0>;
  };
  phy1: ethernet-phy@1 {
   reg = <1>;
  };
  phy2: ethernet-phy@2 {
   reg = <2>;
  };
  phy3: ethernet-phy@3 {
   reg = <3>;
  };
  phy4: ethernet-phy@4 {
   reg = <30>;
  };
  phy5: ethernet-phy@5 {
   compatible ="ethernet-phy-ieee802.3-c45";
   reg = <7>;
  };
 };

 ess-switch@3a000000 {
  pinctrl-0 = <&uniphy_pins>;
  pinctrl-names = "default";
  switch_cpu_bmp = <0x1>;
  switch_lan_bmp = <0x3e>;
  switch_wan_bmp = <0x40>;
  switch_mac_mode = <0xb>;
  switch_mac_mode1 = <0xf>;
  switch_mac_mode2 = <0xd>;
  bm_tick_mode = <0>;
  tm_tick_mode = <0>;
  qcom,port_phyinfo {
    port@0 {
     port_id = <1>;
     phy_address = <0>;
    };
    port@1 {
     port_id = <2>;
     phy_address = <1>;
    };
    port@2 {
     port_id = <3>;
     phy_address = <2>;
    };
    port@3 {
     port_id = <4>;
     phy_address = <3>;
    };
    port@4 {
     port_id = <5>;
     phy_i2c_address = <0x7c>;
     phy_address = <30>;
     port_mac_sel = "QGMAC_PORT";
     phy-i2c-mode;
    };
    port@5 {
     port_id = <6>;
     phy_address = <7>;
     ethernet-phy-ieee802.3-c45;
    };
  };
  port_scheduler_resource {
   port@0 {
    port_id = <0>;
    ucast_queue = <0 143>;
    mcast_queue = <256 271>;
    l0sp = <0 35>;
    l0cdrr = <0 47>;
    l0edrr = <0 47>;
    l1cdrr = <0 7>;
    l1edrr = <0 7>;
   };
   port@1 {
    port_id = <1>;
    ucast_queue = <144 159>;
    mcast_queue = <272 275>;
    l0sp = <36 39>;
    l0cdrr = <48 63>;
    l0edrr = <48 63>;
    l1cdrr = <8 11>;
    l1edrr = <8 11>;
   };
   port@2 {
    port_id = <2>;
    ucast_queue = <160 175>;
    mcast_queue = <276 279>;
    l0sp = <40 43>;
    l0cdrr = <64 79>;
    l0edrr = <64 79>;
    l1cdrr = <12 15>;
    l1edrr = <12 15>;
   };
   port@3 {
    port_id = <3>;
    ucast_queue = <176 191>;
    mcast_queue = <280 283>;
    l0sp = <44 47>;
    l0cdrr = <80 95>;
    l0edrr = <80 95>;
    l1cdrr = <16 19>;
    l1edrr = <16 19>;
   };
   port@4 {
    port_id = <4>;
    ucast_queue = <192 207>;
    mcast_queue = <284 287>;
    l0sp = <48 51>;
    l0cdrr = <96 111>;
    l0edrr = <96 111>;
    l1cdrr = <20 23>;
    l1edrr = <20 23>;
   };
   port@5 {
    port_id = <5>;
    ucast_queue = <208 223>;
    mcast_queue = <288 291>;
    l0sp = <52 55>;
    l0cdrr = <112 127>;
    l0edrr = <112 127>;
    l1cdrr = <24 27>;
    l1edrr = <24 27>;
   };
   port@6 {
    port_id = <6>;
    ucast_queue = <224 239>;
    mcast_queue = <292 295>;
    l0sp = <56 59>;
    l0cdrr = <128 143>;
    l0edrr = <128 143>;
    l1cdrr = <28 31>;
    l1edrr = <28 31>;
   };
   port@7 {
    port_id = <7>;
    ucast_queue = <240 255>;
    mcast_queue = <296 299>;
    l0sp = <60 63>;
    l0cdrr = <144 159>;
    l0edrr = <144 159>;
    l1cdrr = <32 35>;
    l1edrr = <32 35>;
   };
  };
  port_scheduler_config {
   port@0 {
    port_id = <0>;
    l1scheduler {
     group@0 {
      sp = <0 1>;

      cfg = <0 0 0 0>;
     };
    };
    l0scheduler {
     group@0 {

      ucast_queue = <0 4 8>;

      mcast_queue = <256 260>;

      cfg = <0 0 0 0 0>;
     };
     group@1 {
      ucast_queue = <1 5 9>;
      mcast_queue = <257 261>;
      cfg = <0 1 1 1 1>;
     };
     group@2 {
      ucast_queue = <2 6 10>;
      mcast_queue = <258 262>;
      cfg = <0 2 2 2 2>;
     };
     group@3 {
      ucast_queue = <3 7 11>;
      mcast_queue = <259 263>;
      cfg = <0 3 3 3 3>;
     };
    };
   };
   port@1 {
    port_id = <1>;
    l1scheduler {
     group@0 {
      sp = <36>;
      cfg = <0 8 0 8>;
     };
     group@1 {
      sp = <37>;
      cfg = <1 9 1 9>;
     };
    };
    l0scheduler {
     group@0 {
      ucast_queue = <144>;
      ucast_loop_pri = <16>;
      mcast_queue = <272>;
      mcast_loop_pri = <4>;
      cfg = <36 0 48 0 48>;
     };
    };
   };
   port@2 {
    port_id = <2>;
    l1scheduler {
     group@0 {
      sp = <40>;
      cfg = <0 12 0 12>;
     };
     group@1 {
      sp = <41>;
      cfg = <1 13 1 13>;
     };
    };
    l0scheduler {
     group@0 {
      ucast_queue = <160>;
      ucast_loop_pri = <16>;
      mcast_queue = <276>;
      mcast_loop_pri = <4>;
      cfg = <40 0 64 0 64>;
     };
    };
   };
   port@3 {
    port_id = <3>;
    l1scheduler {
     group@0 {
      sp = <44>;
      cfg = <0 16 0 16>;
     };
     group@1 {
      sp = <45>;
      cfg = <1 17 1 17>;
     };
    };
    l0scheduler {
     group@0 {
      ucast_queue = <176>;
      ucast_loop_pri = <16>;
      mcast_queue = <280>;
      mcast_loop_pri = <4>;
      cfg = <44 0 80 0 80>;
     };
    };
   };
   port@4 {
    port_id = <4>;
    l1scheduler {
     group@0 {
      sp = <48>;
      cfg = <0 20 0 20>;
     };
     group@1 {
      sp = <49>;
      cfg = <1 21 1 21>;
     };
    };
    l0scheduler {
     group@0 {
      ucast_queue = <192>;
      ucast_loop_pri = <16>;
      mcast_queue = <284>;
      mcast_loop_pri = <4>;
      cfg = <48 0 96 0 96>;
     };
    };
   };
   port@5 {
    port_id = <5>;
    l1scheduler {
     group@0 {
      sp = <52>;
      cfg = <0 24 0 24>;
     };
     group@1 {
      sp = <53>;
      cfg = <1 25 1 25>;
     };
    };
    l0scheduler {
     group@0 {
      ucast_queue = <208>;
      ucast_loop_pri = <16>;
      mcast_queue = <288>;
      mcast_loop_pri = <4>;
      cfg = <52 0 112 0 112>;
     };
    };
   };
   port@6 {
    port_id = <6>;
    l1scheduler {
     group@0 {
      sp = <56>;
      cfg = <0 28 0 28>;
     };
     group@1 {
      sp = <57>;
      cfg = <1 29 1 29>;
     };
    };
    l0scheduler {
     group@0 {
      ucast_queue = <224>;
      ucast_loop_pri = <16>;
      mcast_queue = <292>;
      mcast_loop_pri = <4>;
      cfg = <56 0 128 0 128>;
     };
    };
   };
   port@7 {
    port_id = <7>;
    l1scheduler {
     group@0 {
      sp = <60>;
      cfg = <0 32 0 32>;
     };
     group@1 {
      sp = <61>;
      cfg = <1 33 1 33>;
     };
    };
    l0scheduler {
     group@0 {
      ucast_queue = <240>;
      ucast_loop_pri = <16>;
      mcast_queue = <296>;
      cfg = <60 0 144 0 144>;
     };
    };
   };
  };
 };

 dp1 {
  device_type = "network";
  compatible = "qcom,nss-dp";
  qcom,id = <1>;
  reg = <0x3a001000 0x200>;
  qcom,mactype = <0>;
  local-mac-address = [000000000000];
  qcom,link-poll = <1>;
  qcom,phy-mdio-addr = <0>;
  phy-mode = "sgmii";
 };

 dp2 {
  device_type = "network";
  compatible = "qcom,nss-dp";
  qcom,id = <2>;
  reg = <0x3a001200 0x200>;
  qcom,mactype = <0>;
  local-mac-address = [000000000000];
  qcom,link-poll = <1>;
  qcom,phy-mdio-addr = <1>;
  phy-mode = "sgmii";
 };

 dp3 {
  device_type = "network";
  compatible = "qcom,nss-dp";
  qcom,id = <3>;
  reg = <0x3a001400 0x200>;
  qcom,mactype = <0>;
  local-mac-address = [000000000000];
  qcom,link-poll = <1>;
  qcom,phy-mdio-addr = <2>;
  phy-mode = "sgmii";
 };

 dp4 {
  device_type = "network";
  compatible = "qcom,nss-dp";
  qcom,id = <4>;
  reg = <0x3a001600 0x200>;
  qcom,mactype = <0>;
  local-mac-address = [000000000000];
  qcom,link-poll = <1>;
  qcom,phy-mdio-addr = <3>;
  phy-mode = "sgmii";
 };

 dp5 {
  device_type = "network";
  compatible = "qcom,nss-dp";
  qcom,id = <5>;
  reg = <0x3a003000 0x3fff>;
  qcom,mactype = <1>;
  local-mac-address = [000000000000];
  qcom,link-poll = <1>;
  qcom,phy-mdio-addr = <30>;
  phy-mode = "sgmii";
 };

 dp6 {
  device_type = "network";
  compatible = "qcom,nss-dp";
  qcom,id = <6>;
  reg = <0x3a007000 0x3fff>;
  qcom,mactype = <1>;
  local-mac-address = [000000000000];
  qcom,link-poll = <1>;
  qcom,phy-mdio-addr = <7>;
  phy-mode = "sgmii";
 };
};

&serial_blsp4 {
 pinctrl-0 = <&uart_pins>;
 pinctrl-names = "default";
 status = "ok";
};

&spi_0 {
 pinctrl-0 = <&spi_0_pins>;
 pinctrl-names = "default";
 status = "ok";

 m25p80@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0>;
  compatible = "n25q128a11";
  linux,modalias = "m25p80", "n25q128a11";
  spi-max-frequency = <50000000>;
  use-default-sizes;
 };
};

&serial_blsp2 {
 pinctrl-0 = <&hsuart_pins>;
 pinctrl-names = "default";
 status = "ok";
};

&msm_imem {
 status = "disabled";
};

&ssphy_0 {
 status = "ok";
};

&qusb_phy_0 {
 status = "ok";
};

&ssphy_1 {
 status = "ok";
};

&qusb_phy_1 {
 status = "ok";
};

&usb3_0 {
 status = "ok";
};

&usb3_1 {
 status = "ok";
};

&cryptobam {
 status = "ok";
};

&crypto {
 status = "ok";
};

&i2c_0 {
 pinctrl-0 = <&i2c_0_pins>;
 pinctrl-names = "default";
 status = "ok";
};

&i2c_1 {
 status = "disabled";
};

&sdhc_1 {
 qcom,clk-rates = <400000 25000000 50000000 100000000 192000000 384000000>;

 qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";
 qcom,nonremovable;
 status = "ok";
};

&qpic_bam {
 status = "ok";
};

&nand {
 pinctrl-0 = <&qpic_pins>;
 pinctrl-names = "default";
 status = "ok";
};

&sdhc_2 {
 qcom,clk-rates = <400000 25000000 50000000 100000000 192000000>;

 qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";
 pinctrl-0 = <&sd_pins>;
 pinctrl-names = "default";
 cd-gpios = <&tlmm 63 1>;
 sd-ldo-gpios = <&tlmm 21 0>;
 vqmmc-supply = <&ldo11>;
 status = "ok";
};

&qpic_lcd {
 status = "ok";
};

&qpic_lcd_panel {
 status = "ok";
};

&ledc {
 pinctrl-0 = <&ledc_pins>;
 pinctrl-names = "default";
 status = "ok";
};
# 17 "arch/arm/boot/dts/qcom-ipq807x-hk01.c4.dts" 2

/ {
 soc {
  pmu {
   compatible = "arm,cortex-a7-pmu";
   interrupts = <1 7 ((((1 << (4)) - 1) << 8) |
     4)>;
  };
 };
};
