Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 17 18:11:22 2018
| Host         : DESKTOP-65OAGH3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file controller_fpga_timing_summary_routed.rpt -pb controller_fpga_timing_summary_routed.pb -rpx controller_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : controller_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: Clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: DispClk_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controller_uut/FSM_onehot_State_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controller_uut/FSM_onehot_State_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controller_uut/FSM_onehot_State_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controller_uut/FSM_onehot_State_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controller_uut/FSM_onehot_State_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controller_uut/FSM_onehot_State_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.724        0.000                      0                   20        0.190        0.000                      0                   20        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.724        0.000                      0                   20        0.190        0.000                      0                   20        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.724ns  (required time - arrival time)
  Source:                 DispClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.705     5.308    SysClk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  DispClk_reg[1]/Q
                         net (fo=1, routed)           0.480     6.244    DispClk_reg_n_0_[1]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.918 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    DispClk_reg[0]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    DispClk_reg[4]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  DispClk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    DispClk_reg[8]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  DispClk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.260    DispClk_reg[12]_i_1_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.594 r  DispClk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.594    DispClk_reg[16]_i_1_n_6
    SLICE_X3Y79          FDRE                                         r  DispClk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.594    15.017    SysClk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  DispClk_reg[17]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.062    15.318    DispClk_reg[17]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                  7.724    

Slack (MET) :             7.819ns  (required time - arrival time)
  Source:                 DispClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.705     5.308    SysClk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  DispClk_reg[1]/Q
                         net (fo=1, routed)           0.480     6.244    DispClk_reg_n_0_[1]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.918 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    DispClk_reg[0]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    DispClk_reg[4]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  DispClk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    DispClk_reg[8]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  DispClk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.260    DispClk_reg[12]_i_1_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.499 r  DispClk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.499    DispClk_reg[16]_i_1_n_5
    SLICE_X3Y79          FDRE                                         r  DispClk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.594    15.017    SysClk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  DispClk_reg[18]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.062    15.318    DispClk_reg[18]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  7.819    

Slack (MET) :             7.835ns  (required time - arrival time)
  Source:                 DispClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.705     5.308    SysClk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  DispClk_reg[1]/Q
                         net (fo=1, routed)           0.480     6.244    DispClk_reg_n_0_[1]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.918 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    DispClk_reg[0]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    DispClk_reg[4]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  DispClk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    DispClk_reg[8]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  DispClk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.260    DispClk_reg[12]_i_1_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.483 r  DispClk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.483    DispClk_reg[16]_i_1_n_7
    SLICE_X3Y79          FDRE                                         r  DispClk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.594    15.017    SysClk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  DispClk_reg[16]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.062    15.318    DispClk_reg[16]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  7.835    

Slack (MET) :             7.837ns  (required time - arrival time)
  Source:                 DispClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.705     5.308    SysClk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  DispClk_reg[1]/Q
                         net (fo=1, routed)           0.480     6.244    DispClk_reg_n_0_[1]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.918 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    DispClk_reg[0]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    DispClk_reg[4]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  DispClk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    DispClk_reg[8]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.480 r  DispClk_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.480    DispClk_reg[12]_i_1_n_6
    SLICE_X3Y78          FDRE                                         r  DispClk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.593    15.016    SysClk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  DispClk_reg[13]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.062    15.317    DispClk_reg[13]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  7.837    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 DispClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.705     5.308    SysClk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  DispClk_reg[1]/Q
                         net (fo=1, routed)           0.480     6.244    DispClk_reg_n_0_[1]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.918 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    DispClk_reg[0]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    DispClk_reg[4]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  DispClk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    DispClk_reg[8]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.459 r  DispClk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.459    DispClk_reg[12]_i_1_n_4
    SLICE_X3Y78          FDRE                                         r  DispClk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.593    15.016    SysClk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  DispClk_reg[15]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.062    15.317    DispClk_reg[15]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  7.858    

Slack (MET) :             7.932ns  (required time - arrival time)
  Source:                 DispClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.705     5.308    SysClk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  DispClk_reg[1]/Q
                         net (fo=1, routed)           0.480     6.244    DispClk_reg_n_0_[1]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.918 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    DispClk_reg[0]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    DispClk_reg[4]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  DispClk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    DispClk_reg[8]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.385 r  DispClk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.385    DispClk_reg[12]_i_1_n_5
    SLICE_X3Y78          FDRE                                         r  DispClk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.593    15.016    SysClk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  DispClk_reg[14]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.062    15.317    DispClk_reg[14]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 DispClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.705     5.308    SysClk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  DispClk_reg[1]/Q
                         net (fo=1, routed)           0.480     6.244    DispClk_reg_n_0_[1]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.918 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    DispClk_reg[0]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    DispClk_reg[4]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  DispClk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    DispClk_reg[8]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.369 r  DispClk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.369    DispClk_reg[12]_i_1_n_7
    SLICE_X3Y78          FDRE                                         r  DispClk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.593    15.016    SysClk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  DispClk_reg[12]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.062    15.317    DispClk_reg[12]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             7.949ns  (required time - arrival time)
  Source:                 DispClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.705     5.308    SysClk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  DispClk_reg[1]/Q
                         net (fo=1, routed)           0.480     6.244    DispClk_reg_n_0_[1]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.918 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    DispClk_reg[0]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    DispClk_reg[4]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.366 r  DispClk_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.366    DispClk_reg[8]_i_1_n_6
    SLICE_X3Y77          FDRE                                         r  DispClk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.591    15.014    SysClk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  DispClk_reg[9]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y77          FDRE (Setup_fdre_C_D)        0.062    15.315    DispClk_reg[9]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  7.949    

Slack (MET) :             7.970ns  (required time - arrival time)
  Source:                 DispClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.705     5.308    SysClk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  DispClk_reg[1]/Q
                         net (fo=1, routed)           0.480     6.244    DispClk_reg_n_0_[1]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.918 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    DispClk_reg[0]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    DispClk_reg[4]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.345 r  DispClk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.345    DispClk_reg[8]_i_1_n_4
    SLICE_X3Y77          FDRE                                         r  DispClk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.591    15.014    SysClk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  DispClk_reg[11]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y77          FDRE (Setup_fdre_C_D)        0.062    15.315    DispClk_reg[11]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                  7.970    

Slack (MET) :             8.044ns  (required time - arrival time)
  Source:                 DispClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.705     5.308    SysClk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  DispClk_reg[1]/Q
                         net (fo=1, routed)           0.480     6.244    DispClk_reg_n_0_[1]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.918 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    DispClk_reg[0]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    DispClk_reg[4]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.271 r  DispClk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.271    DispClk_reg[8]_i_1_n_5
    SLICE_X3Y77          FDRE                                         r  DispClk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.591    15.014    SysClk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  DispClk_reg[10]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y77          FDRE (Setup_fdre_C_D)        0.062    15.315    DispClk_reg[10]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  8.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Clk_Btn_buf_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    SysClk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  Clk_Btn_buf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.128     1.641 f  Clk_Btn_buf_reg/Q
                         net (fo=1, routed)           0.054     1.696    Clk_Btn_buf
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.099     1.795 r  Clk_i_1/O
                         net (fo=1, routed)           0.000     1.795    Clk_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.865     2.030    SysClk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  Clk_reg/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.091     1.604    Clk_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DispClk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    SysClk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  DispClk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DispClk_reg[11]/Q
                         net (fo=1, routed)           0.108     1.763    DispClk_reg_n_0_[11]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  DispClk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    DispClk_reg[8]_i_1_n_4
    SLICE_X3Y77          FDRE                                         r  DispClk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     2.029    SysClk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  DispClk_reg[11]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    DispClk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DispClk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.591     1.510    SysClk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  DispClk_reg[3]/Q
                         net (fo=1, routed)           0.108     1.760    DispClk_reg_n_0_[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  DispClk_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    DispClk_reg[0]_i_1_n_4
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     2.026    SysClk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[3]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    DispClk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DispClk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.511    SysClk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  DispClk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  DispClk_reg[7]/Q
                         net (fo=1, routed)           0.108     1.761    DispClk_reg_n_0_[7]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  DispClk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    DispClk_reg[4]_i_1_n_4
    SLICE_X3Y76          FDRE                                         r  DispClk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.862     2.027    SysClk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  DispClk_reg[7]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    DispClk_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DispClk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    SysClk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  DispClk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DispClk_reg[12]/Q
                         net (fo=1, routed)           0.105     1.760    DispClk_reg_n_0_[12]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  DispClk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    DispClk_reg[12]_i_1_n_7
    SLICE_X3Y78          FDRE                                         r  DispClk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.865     2.030    SysClk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  DispClk_reg[12]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    DispClk_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DispClk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    SysClk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  DispClk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DispClk_reg[8]/Q
                         net (fo=1, routed)           0.105     1.760    DispClk_reg_n_0_[8]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  DispClk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    DispClk_reg[8]_i_1_n_7
    SLICE_X3Y77          FDRE                                         r  DispClk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     2.029    SysClk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  DispClk_reg[8]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    DispClk_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DispClk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.511    SysClk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  DispClk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  DispClk_reg[4]/Q
                         net (fo=1, routed)           0.105     1.758    DispClk_reg_n_0_[4]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.873 r  DispClk_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    DispClk_reg[4]_i_1_n_7
    SLICE_X3Y76          FDRE                                         r  DispClk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.862     2.027    SysClk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  DispClk_reg[4]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    DispClk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DispClk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    SysClk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  DispClk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DispClk_reg[14]/Q
                         net (fo=1, routed)           0.109     1.764    DispClk_reg_n_0_[14]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.875 r  DispClk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    DispClk_reg[12]_i_1_n_5
    SLICE_X3Y78          FDRE                                         r  DispClk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.865     2.030    SysClk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  DispClk_reg[14]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    DispClk_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DispClk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    SysClk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  DispClk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DispClk_reg[10]/Q
                         net (fo=1, routed)           0.109     1.764    DispClk_reg_n_0_[10]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.875 r  DispClk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    DispClk_reg[8]_i_1_n_5
    SLICE_X3Y77          FDRE                                         r  DispClk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     2.029    SysClk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  DispClk_reg[10]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    DispClk_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DispClk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.591     1.510    SysClk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  DispClk_reg[2]/Q
                         net (fo=1, routed)           0.109     1.761    DispClk_reg_n_0_[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.872 r  DispClk_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    DispClk_reg[0]_i_1_n_5
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     2.026    SysClk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  DispClk_reg[2]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    DispClk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SysClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SysClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     Clk_Btn_buf_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     Clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y75     DispClk_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y77     DispClk_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y77     DispClk_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     DispClk_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     DispClk_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     DispClk_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     DispClk_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DispClk_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     DispClk_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     DispClk_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DispClk_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DispClk_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DispClk_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     DispClk_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     DispClk_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     DispClk_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     DispClk_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     Clk_Btn_buf_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     Clk_Btn_buf_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     Clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     Clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DispClk_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     DispClk_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     DispClk_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     DispClk_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     DispClk_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     DispClk_reg[12]/C



