strict digraph "compose( ,  )" {
	node [label="\N"];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd607126290>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd6071a07d0>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:CA" -> "24:IF"	[cond="[]",
		lineno=None];
	"20:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd608ca8ad0>",
		clk_sens=False,
		fillcolor=gold,
		label="20:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd607126150>",
		fillcolor=turquoise,
		label="21:BL
next_state = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd607126950>]",
		style=filled,
		typ=Block];
	"20:AL" -> "21:BL"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd607123ed0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd607131450>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd6070ce4d0>",
		fillcolor=firebrick,
		label="16:NS
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd6070ce4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_13:AL"	[def_var="['present_state']",
		label="Leaf_13:AL"];
	"16:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd606d98cd0>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd606d98810>",
		fillcolor=cadetblue,
		label="31:BS
next_state = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd606d98810>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:IF" -> "31:BS"	[cond="['in']",
		label="!(in)",
		lineno=28];
	"29:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd606d98d10>",
		fillcolor=cadetblue,
		label="29:BS
next_state = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd606d98d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:IF" -> "29:BS"	[cond="['in']",
		label=in,
		lineno=28];
	"27:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd6071a0e50>",
		fillcolor=cadetblue,
		label="27:BS
next_state = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd6071a0e50>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_20:AL"	[def_var="['next_state']",
		label="Leaf_20:AL"];
	"27:BS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"Leaf_13:AL" -> "20:AL";
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fd6070d6bd0>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="12:AS
out = present_state & in;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in']"];
	"Leaf_13:AL" -> "12:AS";
	"24:IF" -> "27:BS"	[cond="['in']",
		label="!(in)",
		lineno=24];
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd6071a0450>",
		fillcolor=cadetblue,
		label="25:BS
next_state = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd6071a0450>]",
		style=filled,
		typ=BlockingSubstitution];
	"24:IF" -> "25:BS"	[cond="['in']",
		label=in,
		lineno=24];
	"23:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fd60b285d10>",
		fillcolor=linen,
		label="23:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"21:BL" -> "23:CS"	[cond="[]",
		lineno=None];
	"31:BS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"23:CS" -> "24:CA"	[cond="['present_state']",
		label=present_state,
		lineno=23];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd607146510>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=23];
	"29:BS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd607123890>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"25:BS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd607131050>",
		fillcolor=firebrick,
		label="18:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd607131050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"15:IF" -> "16:NS"	[cond="['reset']",
		label=reset,
		lineno=15];
	"15:IF" -> "18:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"Leaf_20:AL" -> "13:AL";
	"28:CA" -> "28:IF"	[cond="[]",
		lineno=None];
}
