

================================================================
== Vitis HLS Report for 'B_IO_L2_in_boundary_x0'
================================================================
* Date:           Thu Sep 15 03:08:14 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.963 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+----------+-----------+--------+-----------+---------+
    |   Latency (cycles)  |  Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max    |    min   |    max    |   min  |    max    |   Type  |
    +---------+-----------+----------+-----------+--------+-----------+---------+
    |   157888|  255379648|  0.526 ms|  0.851 sec|  157888|  255379648|     none|
    +---------+-----------+----------+-----------+--------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+-----------+-----------------+-----------+-----------+------+----------+
        |                                               |   Latency (cycles)  |    Iteration    |  Initiation Interval  | Trip |          |
        |                   Loop Name                   |   min   |    max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------+---------+-----------+-----------------+-----------+-----------+------+----------+
        |- B_IO_L2_in_boundary_x0_loop_1                |     9272|  255231032|  2318 ~ 63807758|          -|          -|     4|        no|
        | + B_IO_L2_in_boundary_x0_loop_2               |     2316|   63807756|   386 ~ 10634626|          -|          -|     6|        no|
        |  ++ B_IO_L2_in_boundary_x0_loop_3             |      384|   10634624|        3 ~ 83083|          -|          -|   128|        no|
        |   +++ B_IO_L2_in_boundary_x0_loop_5           |        2|          2|                1|          -|          -|     2|        no|
        |   +++ B_IO_L2_in_boundary_x0_loop_6           |    83078|      83078|            41539|          -|          -|     2|        no|
        |    ++++ B_IO_L2_in_boundary_x0_loop_7         |    41536|      41536|             1298|          -|          -|    32|        no|
        |     +++++ B_IO_L2_in_boundary_x0_loop_8       |     1296|       1296|              162|          -|          -|     8|        no|
        |      ++++++ B_IO_L2_in_boundary_x0_loop_9     |      160|        160|               10|          -|          -|    16|        no|
        |       +++++++ B_IO_L2_in_boundary_x0_loop_10  |        8|          8|                1|          -|          -|     8|        no|
        |   +++ B_IO_L2_in_boundary_x0_loop_12          |        2|          2|                1|          -|          -|     2|        no|
        |   +++ B_IO_L2_in_boundary_x0_loop_13          |    83078|      83078|            41539|          -|          -|     2|        no|
        |    ++++ B_IO_L2_in_boundary_x0_loop_14        |    41536|      41536|             1298|          -|          -|    32|        no|
        |     +++++ B_IO_L2_in_boundary_x0_loop_15      |     1296|       1296|              162|          -|          -|     8|        no|
        |      ++++++ B_IO_L2_in_boundary_x0_loop_16    |      160|        160|               10|          -|          -|    16|        no|
        |       +++++++ B_IO_L2_in_boundary_x0_loop_17  |        8|          8|                1|          -|          -|     8|        no|
        |- B_IO_L2_in_boundary_x0_loop_18               |   148614|     148614|            74307|          -|          -|     2|        no|
        | + B_IO_L2_in_boundary_x0_loop_19              |    74304|      74304|             2322|          -|          -|    32|        no|
        |  ++ B_IO_L2_in_boundary_x0_loop_20            |     2320|       2320|              290|          -|          -|     8|        no|
        |   +++ B_IO_L2_in_boundary_x0_loop_21          |      288|        288|               18|          -|          -|    16|        no|
        |    ++++ B_IO_L2_in_boundary_x0_loop_22        |       16|         16|                2|          -|          -|     8|        no|
        +-----------------------------------------------+---------+-----------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 18 
3 --> 4 2 
4 --> 5 12 3 
5 --> 5 6 
6 --> 7 13 4 
7 --> 8 
8 --> 9 6 
9 --> 10 8 
10 --> 11 9 
11 --> 11 10 
12 --> 12 6 
13 --> 14 
14 --> 15 6 
15 --> 16 14 
16 --> 17 15 
17 --> 17 16 
18 --> 19 
19 --> 20 
20 --> 21 18 
21 --> 22 20 
22 --> 23 21 
23 --> 24 22 
24 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_split_V_7 = alloca i32 1"   --->   Operation 25 'alloca' 'data_split_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_split_V_7_27 = alloca i32 1"   --->   Operation 26 'alloca' 'data_split_V_7_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_split_V_7_28 = alloca i32 1"   --->   Operation 27 'alloca' 'data_split_V_7_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_split_V_7_29 = alloca i32 1"   --->   Operation 28 'alloca' 'data_split_V_7_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_split_V_7_30 = alloca i32 1"   --->   Operation 29 'alloca' 'data_split_V_7_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_split_V_7_31 = alloca i32 1"   --->   Operation 30 'alloca' 'data_split_V_7_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_split_V_7_32 = alloca i32 1"   --->   Operation 31 'alloca' 'data_split_V_7_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_split_V_7_33 = alloca i32 1"   --->   Operation 32 'alloca' 'data_split_V_7_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_split_V_7_34 = alloca i32 1"   --->   Operation 33 'alloca' 'data_split_V_7_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_split_V_7_35 = alloca i32 1"   --->   Operation 34 'alloca' 'data_split_V_7_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_split_V_7_36 = alloca i32 1"   --->   Operation 35 'alloca' 'data_split_V_7_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_split_V_7_37 = alloca i32 1"   --->   Operation 36 'alloca' 'data_split_V_7_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_split_V_7_38 = alloca i32 1"   --->   Operation 37 'alloca' 'data_split_V_7_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_split_V_7_39 = alloca i32 1"   --->   Operation 38 'alloca' 'data_split_V_7_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_split_V_7_40 = alloca i32 1"   --->   Operation 39 'alloca' 'data_split_V_7_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_split_V_7_41 = alloca i32 1"   --->   Operation 40 'alloca' 'data_split_V_7_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_7_x096, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_7_x016, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_7_x096, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_7_x016, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%local_B_ping_V_0 = alloca i64 1" [./dut.cpp:2778]   --->   Operation 45 'alloca' 'local_B_ping_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%local_B_pong_V_0 = alloca i64 1" [./dut.cpp:2779]   --->   Operation 46 'alloca' 'local_B_pong_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln2789 = br void" [./dut.cpp:2789]   --->   Operation 47 'br' 'br_ln2789' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%c0_V = phi i3 0, void, i3 %add_ln691, void"   --->   Operation 48 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void"   --->   Operation 49 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 50 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 51 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln2789 = br i1 %icmp_ln890, void %.split54, void %.preheader67.preheader" [./dut.cpp:2789]   --->   Operation 53 'br' 'br_ln2789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln2789 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2330" [./dut.cpp:2789]   --->   Operation 54 'specloopname' 'specloopname_ln2789' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln2790 = br void" [./dut.cpp:2790]   --->   Operation 55 'br' 'br_ln2790' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%data_split_V_7_42 = alloca i32 1"   --->   Operation 56 'alloca' 'data_split_V_7_42' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%data_split_V_7_43 = alloca i32 1"   --->   Operation 57 'alloca' 'data_split_V_7_43' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%data_split_V_7_44 = alloca i32 1"   --->   Operation 58 'alloca' 'data_split_V_7_44' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%data_split_V_7_45 = alloca i32 1"   --->   Operation 59 'alloca' 'data_split_V_7_45' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%data_split_V_7_46 = alloca i32 1"   --->   Operation 60 'alloca' 'data_split_V_7_46' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%data_split_V_7_47 = alloca i32 1"   --->   Operation 61 'alloca' 'data_split_V_7_47' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%data_split_V_7_48 = alloca i32 1"   --->   Operation 62 'alloca' 'data_split_V_7_48' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%data_split_V_7_032 = alloca i32 1"   --->   Operation 63 'alloca' 'data_split_V_7_032' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader67"   --->   Operation 64 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.32>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split54, i3 %add_ln691_1997, void"   --->   Operation 65 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%intra_trans_en_19 = phi i1 %intra_trans_en, void %.split54, i1 1, void"   --->   Operation 66 'phi' 'intra_trans_en_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.57ns)   --->   "%add_ln691_1997 = add i3 %c1_V, i3 1"   --->   Operation 67 'add' 'add_ln691_1997' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.49ns)   --->   "%icmp_ln890_1725 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 68 'icmp' 'icmp_ln890_1725' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln2790 = br i1 %icmp_ln890_1725, void %.split52, void" [./dut.cpp:2790]   --->   Operation 70 'br' 'br_ln2790' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln2790 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2429" [./dut.cpp:2790]   --->   Operation 71 'specloopname' 'specloopname_ln2790' <Predicate = (!icmp_ln890_1725)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 72 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890_1725)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.70ns)   --->   "%add_i_i579_cast = sub i6 41, i6 %p_shl"   --->   Operation 73 'sub' 'add_i_i579_cast' <Predicate = (!icmp_ln890_1725)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.61ns)   --->   "%cmp_i_i565 = icmp_ult  i6 %add_i_i579_cast, i6 7"   --->   Operation 74 'icmp' 'cmp_i_i565' <Predicate = (!icmp_ln890_1725)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.38ns)   --->   "%br_ln2791 = br void" [./dut.cpp:2791]   --->   Operation 75 'br' 'br_ln2791' <Predicate = (!icmp_ln890_1725)> <Delay = 0.38>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = (icmp_ln890_1725)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%intra_trans_en_20 = phi i1 %intra_trans_en_19, void %.split52, i1 1, void %.loopexit949"   --->   Operation 77 'phi' 'intra_trans_en_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%arb_18 = phi i1 0, void %.split52, i1 %arb, void %.loopexit949"   --->   Operation 78 'phi' 'arb_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void %.split52, i8 %c2_V_180, void %.loopexit949"   --->   Operation 79 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.70ns)   --->   "%c2_V_180 = add i8 %c2_V, i8 1"   --->   Operation 80 'add' 'c2_V_180' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.58ns)   --->   "%icmp_ln2791 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:2791]   --->   Operation 81 'icmp' 'icmp_ln2791' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln2791 = br i1 %icmp_ln2791, void %.split49, void" [./dut.cpp:2791]   --->   Operation 83 'br' 'br_ln2791' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln2791 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2428" [./dut.cpp:2791]   --->   Operation 84 'specloopname' 'specloopname_ln2791' <Predicate = (!icmp_ln2791)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln2795 = br i1 %arb_18, void, void" [./dut.cpp:2795]   --->   Operation 85 'br' 'br_ln2795' <Predicate = (!icmp_ln2791)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln2799 = br i1 %cmp_i_i565, void %.preheader4.preheader, void %.loopexit" [./dut.cpp:2799]   --->   Operation 86 'br' 'br_ln2799' <Predicate = (!icmp_ln2791 & !arb_18)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader4"   --->   Operation 87 'br' 'br_ln890' <Predicate = (!icmp_ln2791 & !arb_18 & !cmp_i_i565)> <Delay = 0.38>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln2855 = br i1 %cmp_i_i565, void %.preheader1.preheader, void %.loopexit882" [./dut.cpp:2855]   --->   Operation 88 'br' 'br_ln2855' <Predicate = (!icmp_ln2791 & arb_18)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 89 'br' 'br_ln890' <Predicate = (!icmp_ln2791 & arb_18 & !cmp_i_i565)> <Delay = 0.38>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 90 'br' 'br_ln0' <Predicate = (icmp_ln2791)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.96>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%c4_V_60 = phi i2 %add_ln691_2001, void %.split37, i2 0, void %.preheader4.preheader"   --->   Operation 91 'phi' 'c4_V_60' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.43ns)   --->   "%add_ln691_2001 = add i2 %c4_V_60, i2 1"   --->   Operation 92 'add' 'add_ln691_2001' <Predicate = (!cmp_i_i565)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln890_70 = zext i2 %c4_V_60"   --->   Operation 93 'zext' 'zext_ln890_70' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.34ns)   --->   "%icmp_ln890_1730 = icmp_eq  i2 %c4_V_60, i2 2"   --->   Operation 94 'icmp' 'icmp_ln890_1730' <Predicate = (!cmp_i_i565)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln2803 = br i1 %icmp_ln890_1730, void %.split37, void %.loopexit.loopexit" [./dut.cpp:2803]   --->   Operation 96 'br' 'br_ln2803' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln2803 = specloopname void @_ssdm_op_SpecLoopName, void @empty_345" [./dut.cpp:2803]   --->   Operation 97 'specloopname' 'specloopname_ln2803' <Predicate = (!cmp_i_i565 & !icmp_ln890_1730)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_7_x016" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 98 'read' 'tmp' <Predicate = (!cmp_i_i565 & !icmp_ln890_1730)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%local_B_pong_V_0_addr = getelementptr i256 %local_B_pong_V_0, i64 0, i64 %zext_ln890_70" [./dut.cpp:2811]   --->   Operation 99 'getelementptr' 'local_B_pong_V_0_addr' <Predicate = (!cmp_i_i565 & !icmp_ln890_1730)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.74ns)   --->   "%store_ln2811 = store i256 %tmp, i1 %local_B_pong_V_0_addr" [./dut.cpp:2811]   --->   Operation 100 'store' 'store_ln2811' <Predicate = (!cmp_i_i565 & !icmp_ln890_1730)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!cmp_i_i565 & !icmp_ln890_1730)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!cmp_i_i565 & icmp_ln890_1730)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln2821 = br i1 %intra_trans_en_20, void %.loopexit949, void %.preheader2.preheader" [./dut.cpp:2821]   --->   Operation 103 'br' 'br_ln2821' <Predicate = (icmp_ln890_1730) | (cmp_i_i565)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 104 'br' 'br_ln890' <Predicate = (icmp_ln890_1730 & intra_trans_en_20) | (cmp_i_i565 & intra_trans_en_20)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 0.74>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%c5_V_158 = phi i2 %add_ln691_2006, void, i2 0, void %.preheader2.preheader"   --->   Operation 105 'phi' 'c5_V_158' <Predicate = (!arb_18 & intra_trans_en_20)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.43ns)   --->   "%add_ln691_2006 = add i2 %c5_V_158, i2 1"   --->   Operation 106 'add' 'add_ln691_2006' <Predicate = (!arb_18 & intra_trans_en_20)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln890_72 = zext i2 %c5_V_158"   --->   Operation 107 'zext' 'zext_ln890_72' <Predicate = (!arb_18 & intra_trans_en_20)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.34ns)   --->   "%icmp_ln890_1732 = icmp_eq  i2 %c5_V_158, i2 2"   --->   Operation 108 'icmp' 'icmp_ln890_1732' <Predicate = (!arb_18 & intra_trans_en_20)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!arb_18 & intra_trans_en_20)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln2822 = br i1 %icmp_ln890_1732, void %.split47, void %.loopexit949.loopexit33" [./dut.cpp:2822]   --->   Operation 110 'br' 'br_ln2822' <Predicate = (!arb_18 & intra_trans_en_20)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%local_B_ping_V_0_addr_4 = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890_72"   --->   Operation 111 'getelementptr' 'local_B_ping_V_0_addr_4' <Predicate = (!arb_18 & intra_trans_en_20 & !icmp_ln890_1732)> <Delay = 0.00>
ST_6 : Operation 112 [2/2] (0.74ns)   --->   "%in_data_V_140 = load i1 %local_B_ping_V_0_addr_4"   --->   Operation 112 'load' 'in_data_V_140' <Predicate = (!arb_18 & intra_trans_en_20 & !icmp_ln890_1732)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit949"   --->   Operation 113 'br' 'br_ln0' <Predicate = (!arb_18 & intra_trans_en_20 & icmp_ln890_1732)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%c5_V_157 = phi i2 %add_ln691_2005, void, i2 0, void %.preheader.preheader"   --->   Operation 114 'phi' 'c5_V_157' <Predicate = (arb_18 & intra_trans_en_20)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.43ns)   --->   "%add_ln691_2005 = add i2 %c5_V_157, i2 1"   --->   Operation 115 'add' 'add_ln691_2005' <Predicate = (arb_18 & intra_trans_en_20)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln890_71 = zext i2 %c5_V_157"   --->   Operation 116 'zext' 'zext_ln890_71' <Predicate = (arb_18 & intra_trans_en_20)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.34ns)   --->   "%icmp_ln890_1731 = icmp_eq  i2 %c5_V_157, i2 2"   --->   Operation 117 'icmp' 'icmp_ln890_1731' <Predicate = (arb_18 & intra_trans_en_20)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (arb_18 & intra_trans_en_20)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln2878 = br i1 %icmp_ln890_1731, void %.split35, void %.loopexit949.loopexit" [./dut.cpp:2878]   --->   Operation 119 'br' 'br_ln2878' <Predicate = (arb_18 & intra_trans_en_20)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%local_B_pong_V_0_addr_2 = getelementptr i256 %local_B_pong_V_0, i64 0, i64 %zext_ln890_71"   --->   Operation 120 'getelementptr' 'local_B_pong_V_0_addr_2' <Predicate = (arb_18 & intra_trans_en_20 & !icmp_ln890_1731)> <Delay = 0.00>
ST_6 : Operation 121 [2/2] (0.74ns)   --->   "%in_data_V_139 = load i1 %local_B_pong_V_0_addr_2"   --->   Operation 121 'load' 'in_data_V_139' <Predicate = (arb_18 & intra_trans_en_20 & !icmp_ln890_1731)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit949"   --->   Operation 122 'br' 'br_ln0' <Predicate = (arb_18 & intra_trans_en_20 & icmp_ln890_1731)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_18, i1 1" [./dut.cpp:2909]   --->   Operation 123 'xor' 'arb' <Predicate = (!intra_trans_en_20) | (arb_18 & icmp_ln890_1731) | (!arb_18 & icmp_ln890_1732)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!intra_trans_en_20) | (arb_18 & icmp_ln890_1731) | (!arb_18 & icmp_ln890_1732)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.74>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln2822 = specloopname void @_ssdm_op_SpecLoopName, void @empty_344" [./dut.cpp:2822]   --->   Operation 125 'specloopname' 'specloopname_ln2822' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/2] (0.74ns)   --->   "%in_data_V_140 = load i1 %local_B_ping_V_0_addr_4"   --->   Operation 126 'load' 'in_data_V_140' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_7 : Operation 127 [1/1] (0.38ns)   --->   "%br_ln2823 = br void" [./dut.cpp:2823]   --->   Operation 127 'br' 'br_ln2823' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 0.70>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%c6_V_162 = phi i6 0, void %.split47, i6 %add_ln691_2008, void"   --->   Operation 128 'phi' 'c6_V_162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln691_2008 = add i6 %c6_V_162, i6 1"   --->   Operation 129 'add' 'add_ln691_2008' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.61ns)   --->   "%icmp_ln890_1734 = icmp_eq  i6 %c6_V_162, i6 32"   --->   Operation 130 'icmp' 'icmp_ln890_1734' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 131 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln2823 = br i1 %icmp_ln890_1734, void %.split45, void" [./dut.cpp:2823]   --->   Operation 132 'br' 'br_ln2823' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln2823 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2420" [./dut.cpp:2823]   --->   Operation 133 'specloopname' 'specloopname_ln2823' <Predicate = (!icmp_ln890_1734)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.38ns)   --->   "%br_ln2825 = br void" [./dut.cpp:2825]   --->   Operation 134 'br' 'br_ln2825' <Predicate = (!icmp_ln890_1734)> <Delay = 0.38>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 135 'br' 'br_ln0' <Predicate = (icmp_ln890_1734)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.70>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%c7_V_100 = phi i4 0, void %.split45, i4 %add_ln691_2010, void"   --->   Operation 136 'phi' 'c7_V_100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.70ns)   --->   "%add_ln691_2010 = add i4 %c7_V_100, i4 1"   --->   Operation 137 'add' 'add_ln691_2010' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.65ns)   --->   "%icmp_ln890_1736 = icmp_eq  i4 %c7_V_100, i4 8"   --->   Operation 138 'icmp' 'icmp_ln890_1736' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 139 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln2825 = br i1 %icmp_ln890_1736, void %.split43, void" [./dut.cpp:2825]   --->   Operation 140 'br' 'br_ln2825' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln2825 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2415" [./dut.cpp:2825]   --->   Operation 141 'specloopname' 'specloopname_ln2825' <Predicate = (!icmp_ln890_1736)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V_100"   --->   Operation 142 'trunc' 'empty' <Predicate = (!icmp_ln890_1736)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.38ns)   --->   "%br_ln2827 = br void" [./dut.cpp:2827]   --->   Operation 143 'br' 'br_ln2827' <Predicate = (!icmp_ln890_1736)> <Delay = 0.38>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 144 'br' 'br_ln0' <Predicate = (icmp_ln890_1736)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.70>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%c8_V_36 = phi i5 0, void %.split43, i5 %add_ln691_2013, void"   --->   Operation 145 'phi' 'c8_V_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.70ns)   --->   "%add_ln691_2013 = add i5 %c8_V_36, i5 1"   --->   Operation 146 'add' 'add_ln691_2013' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.63ns)   --->   "%icmp_ln890_1738 = icmp_eq  i5 %c8_V_36, i5 16"   --->   Operation 147 'icmp' 'icmp_ln890_1738' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 148 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln2827 = br i1 %icmp_ln890_1738, void %.split41, void" [./dut.cpp:2827]   --->   Operation 149 'br' 'br_ln2827' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln2827 = specloopname void @_ssdm_op_SpecLoopName, void @empty_658" [./dut.cpp:2827]   --->   Operation 150 'specloopname' 'specloopname_ln2827' <Predicate = (!icmp_ln890_1738)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.38ns)   --->   "%br_ln2834 = br void" [./dut.cpp:2834]   --->   Operation 151 'br' 'br_ln2834' <Predicate = (!icmp_ln890_1738)> <Delay = 0.38>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 152 'br' 'br_ln0' <Predicate = (icmp_ln890_1738)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.87>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%n_V_100 = phi i4 0, void %.split41, i4 %add_ln691_2014, void %.split3917"   --->   Operation 153 'phi' 'n_V_100' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i256 %in_data_V_140, void %.split41, i256 %zext_ln1497_100, void %.split3917"   --->   Operation 154 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.70ns)   --->   "%add_ln691_2014 = add i4 %n_V_100, i4 1"   --->   Operation 155 'add' 'add_ln691_2014' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.65ns)   --->   "%icmp_ln878_103 = icmp_eq  i4 %n_V_100, i4 8"   --->   Operation 156 'icmp' 'icmp_ln878_103' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 157 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln2834 = br i1 %icmp_ln878_103, void %.split39, void" [./dut.cpp:2834]   --->   Operation 158 'br' 'br_ln2834' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2531"   --->   Operation 159 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_103)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i256 %p_Val2_s"   --->   Operation 160 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln878_103)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln2835 = trunc i4 %n_V_100" [./dut.cpp:2835]   --->   Operation 161 'trunc' 'trunc_ln2835' <Predicate = (!icmp_ln878_103)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.63ns)   --->   "%switch_ln2835 = switch i3 %trunc_ln2835, void %branch7, i3 0, void %.split39..split3917_crit_edge, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4, i3 5, void %branch5, i3 6, void %branch6" [./dut.cpp:2835]   --->   Operation 162 'switch' 'switch_ln2835' <Predicate = (!icmp_ln878_103)> <Delay = 0.63>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7_32" [./dut.cpp:2835]   --->   Operation 163 'store' 'store_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 6)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln2835 = br void %.split3917" [./dut.cpp:2835]   --->   Operation 164 'br' 'br_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 6)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7_31" [./dut.cpp:2835]   --->   Operation 165 'store' 'store_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 5)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln2835 = br void %.split3917" [./dut.cpp:2835]   --->   Operation 166 'br' 'br_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 5)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7_30" [./dut.cpp:2835]   --->   Operation 167 'store' 'store_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 4)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln2835 = br void %.split3917" [./dut.cpp:2835]   --->   Operation 168 'br' 'br_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 4)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7_29" [./dut.cpp:2835]   --->   Operation 169 'store' 'store_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 3)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln2835 = br void %.split3917" [./dut.cpp:2835]   --->   Operation 170 'br' 'br_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 3)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7_28" [./dut.cpp:2835]   --->   Operation 171 'store' 'store_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 2)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln2835 = br void %.split3917" [./dut.cpp:2835]   --->   Operation 172 'br' 'br_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 2)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7_27" [./dut.cpp:2835]   --->   Operation 173 'store' 'store_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 1)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln2835 = br void %.split3917" [./dut.cpp:2835]   --->   Operation 174 'br' 'br_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 1)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7" [./dut.cpp:2835]   --->   Operation 175 'store' 'store_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 0)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln2835 = br void %.split3917" [./dut.cpp:2835]   --->   Operation 176 'br' 'br_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 0)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln2835 = store i32 %data_split_V_0, i32 %data_split_V_7_33" [./dut.cpp:2835]   --->   Operation 177 'store' 'store_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 7)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln2835 = br void %.split3917" [./dut.cpp:2835]   --->   Operation 178 'br' 'br_ln2835' <Predicate = (!icmp_ln878_103 & trunc_ln2835 == 7)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%r = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 255"   --->   Operation 179 'partselect' 'r' <Predicate = (!icmp_ln878_103)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln1497_100 = zext i224 %r"   --->   Operation 180 'zext' 'zext_ln1497_100' <Predicate = (!icmp_ln878_103)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 181 'br' 'br_ln0' <Predicate = (!icmp_ln878_103)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%data_split_V_7_load = load i32 %data_split_V_7"   --->   Operation 182 'load' 'data_split_V_7_load' <Predicate = (icmp_ln878_103)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%data_split_V_7_27_load = load i32 %data_split_V_7_27"   --->   Operation 183 'load' 'data_split_V_7_27_load' <Predicate = (icmp_ln878_103)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%data_split_V_7_28_load = load i32 %data_split_V_7_28"   --->   Operation 184 'load' 'data_split_V_7_28_load' <Predicate = (icmp_ln878_103)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%data_split_V_7_29_load = load i32 %data_split_V_7_29"   --->   Operation 185 'load' 'data_split_V_7_29_load' <Predicate = (icmp_ln878_103)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%data_split_V_7_30_load = load i32 %data_split_V_7_30"   --->   Operation 186 'load' 'data_split_V_7_30_load' <Predicate = (icmp_ln878_103)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%data_split_V_7_31_load = load i32 %data_split_V_7_31"   --->   Operation 187 'load' 'data_split_V_7_31_load' <Predicate = (icmp_ln878_103)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%data_split_V_7_32_load = load i32 %data_split_V_7_32"   --->   Operation 188 'load' 'data_split_V_7_32_load' <Predicate = (icmp_ln878_103)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%data_split_V_7_33_load = load i32 %data_split_V_7_33"   --->   Operation 189 'load' 'data_split_V_7_33_load' <Predicate = (icmp_ln878_103)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.58ns)   --->   "%u = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %data_split_V_7_load, i32 %data_split_V_7_27_load, i32 %data_split_V_7_28_load, i32 %data_split_V_7_29_load, i32 %data_split_V_7_30_load, i32 %data_split_V_7_31_load, i32 %data_split_V_7_32_load, i32 %data_split_V_7_33_load, i3 %empty"   --->   Operation 190 'mux' 'u' <Predicate = (icmp_ln878_103)> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_7_x096, i32 %u" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 191 'write' 'write_ln174' <Predicate = (icmp_ln878_103)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 192 'br' 'br_ln0' <Predicate = (icmp_ln878_103)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.96>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%c4_V = phi i2 %add_ln691_2000, void %.split25, i2 0, void %.preheader1.preheader"   --->   Operation 193 'phi' 'c4_V' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.43ns)   --->   "%add_ln691_2000 = add i2 %c4_V, i2 1"   --->   Operation 194 'add' 'add_ln691_2000' <Predicate = (!cmp_i_i565)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln890_69 = zext i2 %c4_V"   --->   Operation 195 'zext' 'zext_ln890_69' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.34ns)   --->   "%icmp_ln890_1729 = icmp_eq  i2 %c4_V, i2 2"   --->   Operation 196 'icmp' 'icmp_ln890_1729' <Predicate = (!cmp_i_i565)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 197 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln2859 = br i1 %icmp_ln890_1729, void %.split25, void %.loopexit882.loopexit" [./dut.cpp:2859]   --->   Operation 198 'br' 'br_ln2859' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln2859 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2387" [./dut.cpp:2859]   --->   Operation 199 'specloopname' 'specloopname_ln2859' <Predicate = (!cmp_i_i565 & !icmp_ln890_1729)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (1.21ns)   --->   "%tmp_701 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_7_x016" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 200 'read' 'tmp_701' <Predicate = (!cmp_i_i565 & !icmp_ln890_1729)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%local_B_ping_V_0_addr_3 = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890_69" [./dut.cpp:2867]   --->   Operation 201 'getelementptr' 'local_B_ping_V_0_addr_3' <Predicate = (!cmp_i_i565 & !icmp_ln890_1729)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.74ns)   --->   "%store_ln2867 = store i256 %tmp_701, i1 %local_B_ping_V_0_addr_3" [./dut.cpp:2867]   --->   Operation 202 'store' 'store_ln2867' <Predicate = (!cmp_i_i565 & !icmp_ln890_1729)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 203 'br' 'br_ln0' <Predicate = (!cmp_i_i565 & !icmp_ln890_1729)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit882"   --->   Operation 204 'br' 'br_ln0' <Predicate = (!cmp_i_i565 & icmp_ln890_1729)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln2877 = br i1 %intra_trans_en_20, void %.loopexit949, void %.preheader.preheader" [./dut.cpp:2877]   --->   Operation 205 'br' 'br_ln2877' <Predicate = (icmp_ln890_1729) | (cmp_i_i565)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 206 'br' 'br_ln890' <Predicate = (intra_trans_en_20 & icmp_ln890_1729) | (cmp_i_i565 & intra_trans_en_20)> <Delay = 0.38>

State 13 <SV = 6> <Delay = 0.74>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%specloopname_ln2878 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2515" [./dut.cpp:2878]   --->   Operation 207 'specloopname' 'specloopname_ln2878' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/2] (0.74ns)   --->   "%in_data_V_139 = load i1 %local_B_pong_V_0_addr_2"   --->   Operation 208 'load' 'in_data_V_139' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_13 : Operation 209 [1/1] (0.38ns)   --->   "%br_ln2879 = br void" [./dut.cpp:2879]   --->   Operation 209 'br' 'br_ln2879' <Predicate = true> <Delay = 0.38>

State 14 <SV = 7> <Delay = 0.70>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%c6_V_161 = phi i6 0, void %.split35, i6 %add_ln691_2007, void"   --->   Operation 210 'phi' 'c6_V_161' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.70ns)   --->   "%add_ln691_2007 = add i6 %c6_V_161, i6 1"   --->   Operation 211 'add' 'add_ln691_2007' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [1/1] (0.61ns)   --->   "%icmp_ln890_1733 = icmp_eq  i6 %c6_V_161, i6 32"   --->   Operation 212 'icmp' 'icmp_ln890_1733' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 213 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln2879 = br i1 %icmp_ln890_1733, void %.split33, void" [./dut.cpp:2879]   --->   Operation 214 'br' 'br_ln2879' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln2879 = specloopname void @_ssdm_op_SpecLoopName, void @empty_447" [./dut.cpp:2879]   --->   Operation 215 'specloopname' 'specloopname_ln2879' <Predicate = (!icmp_ln890_1733)> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.38ns)   --->   "%br_ln2881 = br void" [./dut.cpp:2881]   --->   Operation 216 'br' 'br_ln2881' <Predicate = (!icmp_ln890_1733)> <Delay = 0.38>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 217 'br' 'br_ln0' <Predicate = (icmp_ln890_1733)> <Delay = 0.00>

State 15 <SV = 8> <Delay = 0.70>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%c7_V_99 = phi i4 0, void %.split33, i4 %add_ln691_2009, void"   --->   Operation 218 'phi' 'c7_V_99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.70ns)   --->   "%add_ln691_2009 = add i4 %c7_V_99, i4 1"   --->   Operation 219 'add' 'add_ln691_2009' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 220 [1/1] (0.65ns)   --->   "%icmp_ln890_1735 = icmp_eq  i4 %c7_V_99, i4 8"   --->   Operation 220 'icmp' 'icmp_ln890_1735' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 221 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln2881 = br i1 %icmp_ln890_1735, void %.split31, void" [./dut.cpp:2881]   --->   Operation 222 'br' 'br_ln2881' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln2881 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2530" [./dut.cpp:2881]   --->   Operation 223 'specloopname' 'specloopname_ln2881' <Predicate = (!icmp_ln890_1735)> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%empty_3654 = trunc i4 %c7_V_99"   --->   Operation 224 'trunc' 'empty_3654' <Predicate = (!icmp_ln890_1735)> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.38ns)   --->   "%br_ln2883 = br void" [./dut.cpp:2883]   --->   Operation 225 'br' 'br_ln2883' <Predicate = (!icmp_ln890_1735)> <Delay = 0.38>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 226 'br' 'br_ln0' <Predicate = (icmp_ln890_1735)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 0.70>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%c8_V_35 = phi i5 0, void %.split31, i5 %add_ln691_2011, void"   --->   Operation 227 'phi' 'c8_V_35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.70ns)   --->   "%add_ln691_2011 = add i5 %c8_V_35, i5 1"   --->   Operation 228 'add' 'add_ln691_2011' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 229 [1/1] (0.63ns)   --->   "%icmp_ln890_1737 = icmp_eq  i5 %c8_V_35, i5 16"   --->   Operation 229 'icmp' 'icmp_ln890_1737' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 230 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln2883 = br i1 %icmp_ln890_1737, void %.split29, void" [./dut.cpp:2883]   --->   Operation 231 'br' 'br_ln2883' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln2883 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2512" [./dut.cpp:2883]   --->   Operation 232 'specloopname' 'specloopname_ln2883' <Predicate = (!icmp_ln890_1737)> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.38ns)   --->   "%br_ln2890 = br void" [./dut.cpp:2890]   --->   Operation 233 'br' 'br_ln2890' <Predicate = (!icmp_ln890_1737)> <Delay = 0.38>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 234 'br' 'br_ln0' <Predicate = (icmp_ln890_1737)> <Delay = 0.00>

State 17 <SV = 10> <Delay = 1.87>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%n_V_99 = phi i4 0, void %.split29, i4 %add_ln691_2012, void %.split2734"   --->   Operation 235 'phi' 'n_V_99' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%p_Val2_135 = phi i256 %in_data_V_139, void %.split29, i256 %zext_ln1497_99, void %.split2734"   --->   Operation 236 'phi' 'p_Val2_135' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.70ns)   --->   "%add_ln691_2012 = add i4 %n_V_99, i4 1"   --->   Operation 237 'add' 'add_ln691_2012' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 238 [1/1] (0.65ns)   --->   "%icmp_ln878_102 = icmp_eq  i4 %n_V_99, i4 8"   --->   Operation 238 'icmp' 'icmp_ln878_102' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 239 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln2890 = br i1 %icmp_ln878_102, void %.split27, void" [./dut.cpp:2890]   --->   Operation 240 'br' 'br_ln2890' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2413"   --->   Operation 241 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_102)> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%data_split_V_0_101 = trunc i256 %p_Val2_135"   --->   Operation 242 'trunc' 'data_split_V_0_101' <Predicate = (!icmp_ln878_102)> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln2891 = trunc i4 %n_V_99" [./dut.cpp:2891]   --->   Operation 243 'trunc' 'trunc_ln2891' <Predicate = (!icmp_ln878_102)> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.63ns)   --->   "%switch_ln2891 = switch i3 %trunc_ln2891, void %branch15, i3 0, void %.split27..split2734_crit_edge, i3 1, void %branch9, i3 2, void %branch10, i3 3, void %branch11, i3 4, void %branch12, i3 5, void %branch13, i3 6, void %branch14" [./dut.cpp:2891]   --->   Operation 244 'switch' 'switch_ln2891' <Predicate = (!icmp_ln878_102)> <Delay = 0.63>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_40" [./dut.cpp:2891]   --->   Operation 245 'store' 'store_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 6)> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln2891 = br void %.split2734" [./dut.cpp:2891]   --->   Operation 246 'br' 'br_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 6)> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_39" [./dut.cpp:2891]   --->   Operation 247 'store' 'store_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 5)> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln2891 = br void %.split2734" [./dut.cpp:2891]   --->   Operation 248 'br' 'br_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 5)> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_38" [./dut.cpp:2891]   --->   Operation 249 'store' 'store_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 4)> <Delay = 0.00>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln2891 = br void %.split2734" [./dut.cpp:2891]   --->   Operation 250 'br' 'br_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 4)> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_37" [./dut.cpp:2891]   --->   Operation 251 'store' 'store_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 3)> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln2891 = br void %.split2734" [./dut.cpp:2891]   --->   Operation 252 'br' 'br_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 3)> <Delay = 0.00>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_36" [./dut.cpp:2891]   --->   Operation 253 'store' 'store_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 2)> <Delay = 0.00>
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln2891 = br void %.split2734" [./dut.cpp:2891]   --->   Operation 254 'br' 'br_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 2)> <Delay = 0.00>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_35" [./dut.cpp:2891]   --->   Operation 255 'store' 'store_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 1)> <Delay = 0.00>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln2891 = br void %.split2734" [./dut.cpp:2891]   --->   Operation 256 'br' 'br_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 1)> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_34" [./dut.cpp:2891]   --->   Operation 257 'store' 'store_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 0)> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln2891 = br void %.split2734" [./dut.cpp:2891]   --->   Operation 258 'br' 'br_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 0)> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln2891 = store i32 %data_split_V_0_101, i32 %data_split_V_7_41" [./dut.cpp:2891]   --->   Operation 259 'store' 'store_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 7)> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln2891 = br void %.split2734" [./dut.cpp:2891]   --->   Operation 260 'br' 'br_ln2891' <Predicate = (!icmp_ln878_102 & trunc_ln2891 == 7)> <Delay = 0.00>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%r_126 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_135, i32 32, i32 255"   --->   Operation 261 'partselect' 'r_126' <Predicate = (!icmp_ln878_102)> <Delay = 0.00>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln1497_99 = zext i224 %r_126"   --->   Operation 262 'zext' 'zext_ln1497_99' <Predicate = (!icmp_ln878_102)> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 263 'br' 'br_ln0' <Predicate = (!icmp_ln878_102)> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%data_split_V_7_34_load = load i32 %data_split_V_7_34"   --->   Operation 264 'load' 'data_split_V_7_34_load' <Predicate = (icmp_ln878_102)> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%data_split_V_7_35_load = load i32 %data_split_V_7_35"   --->   Operation 265 'load' 'data_split_V_7_35_load' <Predicate = (icmp_ln878_102)> <Delay = 0.00>
ST_17 : Operation 266 [1/1] (0.00ns)   --->   "%data_split_V_7_36_load = load i32 %data_split_V_7_36"   --->   Operation 266 'load' 'data_split_V_7_36_load' <Predicate = (icmp_ln878_102)> <Delay = 0.00>
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%data_split_V_7_37_load = load i32 %data_split_V_7_37"   --->   Operation 267 'load' 'data_split_V_7_37_load' <Predicate = (icmp_ln878_102)> <Delay = 0.00>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%data_split_V_7_38_load = load i32 %data_split_V_7_38"   --->   Operation 268 'load' 'data_split_V_7_38_load' <Predicate = (icmp_ln878_102)> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%data_split_V_7_39_load = load i32 %data_split_V_7_39"   --->   Operation 269 'load' 'data_split_V_7_39_load' <Predicate = (icmp_ln878_102)> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (0.00ns)   --->   "%data_split_V_7_40_load = load i32 %data_split_V_7_40"   --->   Operation 270 'load' 'data_split_V_7_40_load' <Predicate = (icmp_ln878_102)> <Delay = 0.00>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%data_split_V_7_41_load = load i32 %data_split_V_7_41"   --->   Operation 271 'load' 'data_split_V_7_41_load' <Predicate = (icmp_ln878_102)> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (0.58ns)   --->   "%u_71 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %data_split_V_7_34_load, i32 %data_split_V_7_35_load, i32 %data_split_V_7_36_load, i32 %data_split_V_7_37_load, i32 %data_split_V_7_38_load, i32 %data_split_V_7_39_load, i32 %data_split_V_7_40_load, i32 %data_split_V_7_41_load, i3 %empty_3654"   --->   Operation 272 'mux' 'u_71' <Predicate = (icmp_ln878_102)> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 273 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_7_x096, i32 %u_71" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 273 'write' 'write_ln174' <Predicate = (icmp_ln878_102)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 274 'br' 'br_ln0' <Predicate = (icmp_ln878_102)> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.74>
ST_18 : Operation 275 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %add_ln691_1996, void, i2 0, void %.preheader67.preheader"   --->   Operation 275 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 276 [1/1] (0.43ns)   --->   "%add_ln691_1996 = add i2 %c5_V, i2 1"   --->   Operation 276 'add' 'add_ln691_1996' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i2 %c5_V"   --->   Operation 277 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 278 [1/1] (0.34ns)   --->   "%icmp_ln890_1724 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 278 'icmp' 'icmp_ln890_1724' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 279 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln2921 = br i1 %icmp_ln890_1724, void %.split13, void %.loopexit945" [./dut.cpp:2921]   --->   Operation 280 'br' 'br_ln2921' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 281 [1/1] (0.00ns)   --->   "%local_B_ping_V_0_addr = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890"   --->   Operation 281 'getelementptr' 'local_B_ping_V_0_addr' <Predicate = (!icmp_ln890_1724)> <Delay = 0.00>
ST_18 : Operation 282 [2/2] (0.74ns)   --->   "%in_data_V = load i1 %local_B_ping_V_0_addr"   --->   Operation 282 'load' 'in_data_V' <Predicate = (!icmp_ln890_1724)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%ret_ln2987 = ret" [./dut.cpp:2987]   --->   Operation 283 'ret' 'ret_ln2987' <Predicate = (icmp_ln890_1724)> <Delay = 0.00>

State 19 <SV = 3> <Delay = 0.74>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "%specloopname_ln2921 = specloopname void @_ssdm_op_SpecLoopName, void @empty_319" [./dut.cpp:2921]   --->   Operation 284 'specloopname' 'specloopname_ln2921' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 285 [1/2] (0.74ns)   --->   "%in_data_V = load i1 %local_B_ping_V_0_addr"   --->   Operation 285 'load' 'in_data_V' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_19 : Operation 286 [1/1] (0.38ns)   --->   "%br_ln2922 = br void" [./dut.cpp:2922]   --->   Operation 286 'br' 'br_ln2922' <Predicate = true> <Delay = 0.38>

State 20 <SV = 4> <Delay = 0.70>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%c6_V = phi i6 0, void %.split13, i6 %add_ln691_1998, void"   --->   Operation 287 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (0.70ns)   --->   "%add_ln691_1998 = add i6 %c6_V, i6 1"   --->   Operation 288 'add' 'add_ln691_1998' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 289 [1/1] (0.61ns)   --->   "%icmp_ln890_1726 = icmp_eq  i6 %c6_V, i6 32"   --->   Operation 289 'icmp' 'icmp_ln890_1726' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 290 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln2922 = br i1 %icmp_ln890_1726, void %.split11, void" [./dut.cpp:2922]   --->   Operation 291 'br' 'br_ln2922' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%specloopname_ln2922 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2325" [./dut.cpp:2922]   --->   Operation 292 'specloopname' 'specloopname_ln2922' <Predicate = (!icmp_ln890_1726)> <Delay = 0.00>
ST_20 : Operation 293 [1/1] (0.38ns)   --->   "%br_ln2924 = br void" [./dut.cpp:2924]   --->   Operation 293 'br' 'br_ln2924' <Predicate = (!icmp_ln890_1726)> <Delay = 0.38>
ST_20 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader67"   --->   Operation 294 'br' 'br_ln0' <Predicate = (icmp_ln890_1726)> <Delay = 0.00>

State 21 <SV = 5> <Delay = 0.70>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split11, i4 %add_ln691_1999, void"   --->   Operation 295 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 296 [1/1] (0.70ns)   --->   "%add_ln691_1999 = add i4 %c7_V, i4 1"   --->   Operation 296 'add' 'add_ln691_1999' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 297 [1/1] (0.65ns)   --->   "%icmp_ln890_1727 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 297 'icmp' 'icmp_ln890_1727' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 298 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln2924 = br i1 %icmp_ln890_1727, void %.split9, void" [./dut.cpp:2924]   --->   Operation 299 'br' 'br_ln2924' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (0.00ns)   --->   "%specloopname_ln2924 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2328" [./dut.cpp:2924]   --->   Operation 300 'specloopname' 'specloopname_ln2924' <Predicate = (!icmp_ln890_1727)> <Delay = 0.00>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%empty_3655 = trunc i4 %c7_V"   --->   Operation 301 'trunc' 'empty_3655' <Predicate = (!icmp_ln890_1727)> <Delay = 0.00>
ST_21 : Operation 302 [1/1] (0.38ns)   --->   "%br_ln2926 = br void" [./dut.cpp:2926]   --->   Operation 302 'br' 'br_ln2926' <Predicate = (!icmp_ln890_1727)> <Delay = 0.38>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 303 'br' 'br_ln0' <Predicate = (icmp_ln890_1727)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 0.70>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split9, i5 %add_ln691_2002, void"   --->   Operation 304 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 305 [1/1] (0.70ns)   --->   "%add_ln691_2002 = add i5 %c8_V, i5 1"   --->   Operation 305 'add' 'add_ln691_2002' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 306 [1/1] (0.63ns)   --->   "%icmp_ln890_1728 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 306 'icmp' 'icmp_ln890_1728' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 307 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln2926 = br i1 %icmp_ln890_1728, void %.split7, void" [./dut.cpp:2926]   --->   Operation 308 'br' 'br_ln2926' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 309 [1/1] (0.00ns)   --->   "%specloopname_ln2926 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2410" [./dut.cpp:2926]   --->   Operation 309 'specloopname' 'specloopname_ln2926' <Predicate = (!icmp_ln890_1728)> <Delay = 0.00>
ST_22 : Operation 310 [1/1] (0.38ns)   --->   "%br_ln2933 = br void" [./dut.cpp:2933]   --->   Operation 310 'br' 'br_ln2933' <Predicate = (!icmp_ln890_1728)> <Delay = 0.38>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 311 'br' 'br_ln0' <Predicate = (icmp_ln890_1728)> <Delay = 0.00>

State 23 <SV = 7> <Delay = 1.87>
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "%n_V = phi i4 0, void %.split7, i4 %add_ln691_2003, void %.split51"   --->   Operation 312 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 313 [1/1] (0.00ns)   --->   "%p_Val2_136 = phi i256 %in_data_V, void %.split7, i256 %zext_ln1497, void %.split51"   --->   Operation 313 'phi' 'p_Val2_136' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 314 [1/1] (0.70ns)   --->   "%add_ln691_2003 = add i4 %n_V, i4 1"   --->   Operation 314 'add' 'add_ln691_2003' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 315 [1/1] (0.65ns)   --->   "%icmp_ln878 = icmp_eq  i4 %n_V, i4 8"   --->   Operation 315 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 316 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 316 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln2933 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:2933]   --->   Operation 317 'br' 'br_ln2933' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 318 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2399"   --->   Operation 318 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 319 [1/1] (0.00ns)   --->   "%data_split_V_0_102 = trunc i256 %p_Val2_136"   --->   Operation 319 'trunc' 'data_split_V_0_102' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln2934 = trunc i4 %n_V" [./dut.cpp:2934]   --->   Operation 320 'trunc' 'trunc_ln2934' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 321 [1/1] (0.63ns)   --->   "%switch_ln2934 = switch i3 %trunc_ln2934, void %branch23, i3 0, void %.split..split51_crit_edge, i3 1, void %branch17, i3 2, void %branch18, i3 3, void %branch19, i3 4, void %branch20, i3 5, void %branch21, i3 6, void %branch22" [./dut.cpp:2934]   --->   Operation 321 'switch' 'switch_ln2934' <Predicate = (!icmp_ln878)> <Delay = 0.63>
ST_23 : Operation 322 [1/1] (0.00ns)   --->   "%store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_48" [./dut.cpp:2934]   --->   Operation 322 'store' 'store_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 6)> <Delay = 0.00>
ST_23 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln2934 = br void %.split51" [./dut.cpp:2934]   --->   Operation 323 'br' 'br_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 6)> <Delay = 0.00>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "%store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_47" [./dut.cpp:2934]   --->   Operation 324 'store' 'store_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 5)> <Delay = 0.00>
ST_23 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln2934 = br void %.split51" [./dut.cpp:2934]   --->   Operation 325 'br' 'br_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 5)> <Delay = 0.00>
ST_23 : Operation 326 [1/1] (0.00ns)   --->   "%store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_46" [./dut.cpp:2934]   --->   Operation 326 'store' 'store_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 4)> <Delay = 0.00>
ST_23 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln2934 = br void %.split51" [./dut.cpp:2934]   --->   Operation 327 'br' 'br_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 4)> <Delay = 0.00>
ST_23 : Operation 328 [1/1] (0.00ns)   --->   "%store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_45" [./dut.cpp:2934]   --->   Operation 328 'store' 'store_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 3)> <Delay = 0.00>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln2934 = br void %.split51" [./dut.cpp:2934]   --->   Operation 329 'br' 'br_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 3)> <Delay = 0.00>
ST_23 : Operation 330 [1/1] (0.00ns)   --->   "%store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_44" [./dut.cpp:2934]   --->   Operation 330 'store' 'store_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 2)> <Delay = 0.00>
ST_23 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln2934 = br void %.split51" [./dut.cpp:2934]   --->   Operation 331 'br' 'br_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 2)> <Delay = 0.00>
ST_23 : Operation 332 [1/1] (0.00ns)   --->   "%store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_43" [./dut.cpp:2934]   --->   Operation 332 'store' 'store_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 1)> <Delay = 0.00>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln2934 = br void %.split51" [./dut.cpp:2934]   --->   Operation 333 'br' 'br_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 1)> <Delay = 0.00>
ST_23 : Operation 334 [1/1] (0.00ns)   --->   "%store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_42" [./dut.cpp:2934]   --->   Operation 334 'store' 'store_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 0)> <Delay = 0.00>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln2934 = br void %.split51" [./dut.cpp:2934]   --->   Operation 335 'br' 'br_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 0)> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (0.00ns)   --->   "%store_ln2934 = store i32 %data_split_V_0_102, i32 %data_split_V_7_032" [./dut.cpp:2934]   --->   Operation 336 'store' 'store_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 7)> <Delay = 0.00>
ST_23 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln2934 = br void %.split51" [./dut.cpp:2934]   --->   Operation 337 'br' 'br_ln2934' <Predicate = (!icmp_ln878 & trunc_ln2934 == 7)> <Delay = 0.00>
ST_23 : Operation 338 [1/1] (0.00ns)   --->   "%data_split_V_7_42_load = load i32 %data_split_V_7_42"   --->   Operation 338 'load' 'data_split_V_7_42_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 339 [1/1] (0.00ns)   --->   "%data_split_V_7_43_load = load i32 %data_split_V_7_43"   --->   Operation 339 'load' 'data_split_V_7_43_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 340 [1/1] (0.00ns)   --->   "%data_split_V_7_44_load = load i32 %data_split_V_7_44"   --->   Operation 340 'load' 'data_split_V_7_44_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 341 [1/1] (0.00ns)   --->   "%data_split_V_7_45_load = load i32 %data_split_V_7_45"   --->   Operation 341 'load' 'data_split_V_7_45_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 342 [1/1] (0.00ns)   --->   "%data_split_V_7_46_load = load i32 %data_split_V_7_46"   --->   Operation 342 'load' 'data_split_V_7_46_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 343 [1/1] (0.00ns)   --->   "%data_split_V_7_47_load = load i32 %data_split_V_7_47"   --->   Operation 343 'load' 'data_split_V_7_47_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "%data_split_V_7_48_load = load i32 %data_split_V_7_48"   --->   Operation 344 'load' 'data_split_V_7_48_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%data_split_V_7_032_load = load i32 %data_split_V_7_032"   --->   Operation 345 'load' 'data_split_V_7_032_load' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (0.58ns)   --->   "%u_72 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %data_split_V_7_42_load, i32 %data_split_V_7_43_load, i32 %data_split_V_7_44_load, i32 %data_split_V_7_45_load, i32 %data_split_V_7_46_load, i32 %data_split_V_7_47_load, i32 %data_split_V_7_48_load, i32 %data_split_V_7_032_load, i3 %empty_3655"   --->   Operation 346 'mux' 'u_72' <Predicate = (icmp_ln878)> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 347 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_7_x096, i32 %u_72" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 347 'write' 'write_ln174' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 348 'br' 'br_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 24 <SV = 8> <Delay = 0.00>
ST_24 : Operation 349 [1/1] (0.00ns)   --->   "%r_127 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_136, i32 32, i32 255"   --->   Operation 349 'partselect' 'r_127' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i224 %r_127"   --->   Operation 350 'zext' 'zext_ln1497' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 351 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [27]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [27]  (0 ns)
	'add' operation ('add_ln691') [29]  (0.572 ns)

 <State 3>: 1.32ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1997') [37]  (0 ns)
	'sub' operation ('add_i_i579_cast') [46]  (0.706 ns)
	'icmp' operation ('cmp_i_i565') [47]  (0.619 ns)

 <State 4>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [52]  (0 ns)
	'add' operation ('c2.V') [53]  (0.705 ns)

 <State 5>: 1.96ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_7_x016' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [73]  (1.22 ns)
	'store' operation ('store_ln2811', ./dut.cpp:2811) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_B_pong.V[0]', ./dut.cpp:2779 [75]  (0.746 ns)

 <State 6>: 0.746ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_2006') [84]  (0 ns)
	'getelementptr' operation ('local_B_ping_V_0_addr_4') [92]  (0 ns)
	'load' operation ('in_data.V') on array 'local_B_ping.V[0]', ./dut.cpp:2778 [93]  (0.746 ns)

 <State 7>: 0.746ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_B_ping.V[0]', ./dut.cpp:2778 [93]  (0.746 ns)

 <State 8>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_2008') [96]  (0 ns)
	'add' operation ('add_ln691_2008') [97]  (0.706 ns)

 <State 9>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_2010') [105]  (0 ns)
	'add' operation ('add_ln691_2010') [106]  (0.708 ns)

 <State 10>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_2013') [115]  (0 ns)
	'add' operation ('add_ln691_2013') [116]  (0.707 ns)

 <State 11>: 1.87ns
The critical path consists of the following:
	'load' operation ('data_split_V_7_load') on local variable 'data_split.V[7]' [164]  (0 ns)
	'mux' operation ('u') [172]  (0.584 ns)
	fifo write on port 'fifo_B_PE_0_7_x096' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [173]  (1.22 ns)
	blocking operation 0.0719 ns on control path)

 <State 12>: 1.96ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_7_x016' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [196]  (1.22 ns)
	'store' operation ('store_ln2867', ./dut.cpp:2867) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_B_ping.V[0]', ./dut.cpp:2778 [198]  (0.746 ns)

 <State 13>: 0.746ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_B_pong.V[0]', ./dut.cpp:2779 [216]  (0.746 ns)

 <State 14>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_2007') [219]  (0 ns)
	'add' operation ('add_ln691_2007') [220]  (0.706 ns)

 <State 15>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_2009') [228]  (0 ns)
	'add' operation ('add_ln691_2009') [229]  (0.708 ns)

 <State 16>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_2011') [238]  (0 ns)
	'add' operation ('add_ln691_2011') [239]  (0.707 ns)

 <State 17>: 1.87ns
The critical path consists of the following:
	'load' operation ('data_split_V_7_34_load') on local variable 'data_split.V[7]' [287]  (0 ns)
	'mux' operation ('u') [295]  (0.584 ns)
	fifo write on port 'fifo_B_PE_0_7_x096' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [296]  (1.22 ns)
	blocking operation 0.0719 ns on control path)

 <State 18>: 0.746ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1996') [324]  (0 ns)
	'getelementptr' operation ('local_B_ping_V_0_addr') [332]  (0 ns)
	'load' operation ('in_data.V') on array 'local_B_ping.V[0]', ./dut.cpp:2778 [333]  (0.746 ns)

 <State 19>: 0.746ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_B_ping.V[0]', ./dut.cpp:2778 [333]  (0.746 ns)

 <State 20>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1998') [336]  (0 ns)
	'add' operation ('add_ln691_1998') [337]  (0.706 ns)

 <State 21>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1999') [345]  (0 ns)
	'add' operation ('add_ln691_1999') [346]  (0.708 ns)

 <State 22>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_2002') [355]  (0 ns)
	'add' operation ('add_ln691_2002') [356]  (0.707 ns)

 <State 23>: 1.87ns
The critical path consists of the following:
	'load' operation ('data_split_V_7_42_load') on local variable 'data_split.V[7]' [404]  (0 ns)
	'mux' operation ('u') [412]  (0.584 ns)
	fifo write on port 'fifo_B_PE_0_7_x096' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [413]  (1.22 ns)
	blocking operation 0.0719 ns on control path)

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
