(S (NP (JJ Recent) (NML (JJ artificial) (JJ neural) (NN network)) (NNS architectures)) (VP (VBP improve) (NP (NML (NN performance) (CC and) (NN power)) (NN dissipation)) (PP (IN by) (S (VP (VBG leveraging) (NP (JJ resistive) (NNS devices)) (S (VP (TO to) (VP (VB store) (CC and) (VB multiply) (NP (JJ synaptic) (NNS weights)) (PP (IN with) (NP (NN input) (NNS data)))))))))) (. .))
(S (NP (ADJP (JJ Negative) (CC and) (JJ positive)) (JJ synaptic) (NNS weights)) (VP (VBP are) (VP (VBN stored) (PP (IN on) (NP (NP (DT the) (NNS memristors)) (PP (IN of) (NP (DT a) (JJ reconfigurable) (NN crossbar) (NN array))))) (PRN (-LRB- -LRB-) (NP (NNP MCA)) (-RRB- -RRB-)))) (. .))
(S (S (VP (VBG Existing) (NP (ADJP (NP (NNP MCA)) (HYPH -) (VBN based)) (NML (JJ neural) (NN network)) (NNS architectures)))) (VP (VBP use) (NP (NP (JJ high) (ADJP (NN power) (VBG consuming)) (NN voltage) (NNS converters)) (CC or) (NP (JJ operational) (NNS amplifiers) (S (VP (TO to) (VP (VB generate) (NP (DT the) (JJ total) (JJ synaptic) (JJ current)) (PP (IN through) (NP (NP (DT each) (NN column)) (PP (IN of) (NP (DT the) (NN crossbar) (NN array))))))))))) (. .))
(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (NP (DT a) (ADJP (NML (NML (JJ low) (NN power)) (NNP MCA)) (HYPH -) (VBN based)) (JJ feedforward) (JJ neural) (NN network) (NN architecture)) (SBAR (WHNP (WDT that)) (S (VP (VBZ uses) (NP (NP (DT a) (JJ spintronic) (NN device)) (PP (IN per) (NP (NP (NN pair)) (PP (IN of) (NP (NNS columns)))))) (S (VP (TO to) (VP (VB generate) (NP (DT the) (JJ synaptic) (JJ current)) (PP (IN for) (NP (DT each) (NN neuron))))))))))) (. .))
(S (NP (PRP It)) (VP (VBZ is) (VP (VBN shown) (ADVP (RB experimentally)) (SBAR (IN that) (S (NP (DT the) (VBN proposed) (NN architecture)) (VP (VBZ dissipates) (NP (ADJP (RB significantly) (JJR less)) (NN power)) (PP (VBN compared) (PP (IN to) (NP (VBG existing) (NML (ADJP (JJ feedforward) (JJ memristive)) (JJ neural) (NN network)) (NNS architectures))))))))) (. .))
