// Seed: 2950727017
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  inout id_1;
  logic id_3 = id_2 && 1'b0 == 1'd0 && id_3 && id_3;
  assign id_1[1] = "" ? id_3 : 1;
  logic id_4 = 1;
endmodule
