<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AESOP-Lite DAQ board Main PSOC: al-main-daq.cydsn/Generated_Source/PSoC5/CyLib.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">AESOP-Lite DAQ board Main PSOC
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1a3a5b7916db6f49a23d101328f675c1.html">al-main-daq.cydsn</a></li><li class="navelem"><a class="el" href="dir_feabb2d18a81bafd00d5c0766b0362e3.html">Generated_Source</a></li><li class="navelem"><a class="el" href="dir_c19a56f5bc071619abcc775953a4e230.html">PSoC5</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">CyLib.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_generated___source_2_p_so_c5_2_cy_lib_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#if !defined(CY_BOOT_CYLIB_H)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define CY_BOOT_CYLIB_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &lt;string.h&gt;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &lt;limits.h&gt;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &lt;ctype.h&gt;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2cytypes_8h.html">cytypes.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2cyfitter_8h.html">cyfitter.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2cydevice__trm_8h.html">cydevice_trm.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2cy_pm_8h.html">cyPm.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">    #include &lt;PSoC3_8051.h&gt;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#if(CYDEV_VARIABLE_VDDA == 1)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">    #include &quot;CyScBoostClk.h&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#endif  </span><span class="comment">/* (CYDEV_VARIABLE_VDDA == 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* Global variable with preserved reset status */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="keyword">extern</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_define" href="codegentemp_2cytypes_8h.html#a6112b5d035669e53fc6acbf0f9d17b1e">CYXDATA</a> <a class="code hl_variable" href="codegentemp_2_cy_lib_8h.html#acda3022e57bd19a5b2e6c61e2a0bfef7">CyResetStatus</a>;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/* Variable Vdda */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#if(CYDEV_VARIABLE_VDDA == 1)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    <span class="keyword">extern</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> CyScPumpEnabled;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#endif  </span><span class="comment">/* (CYDEV_VARIABLE_VDDA == 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/* Do not use these definitions directly in your application */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="keyword">extern</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code hl_variable" href="codegentemp_2_cy_lib_8h.html#a81af804588677fc037466ff4bac5e515">cydelay_freq_hz</a>;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="keyword">extern</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code hl_variable" href="codegentemp_2_cy_lib_8h.html#a3f5ebcb1adc54ba3f718d34291ac9cef">cydelay_freq_khz</a>;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="keyword">extern</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>  <a class="code hl_variable" href="codegentemp_2_cy_lib_8h.html#aa1f4188155b7b8f6ac7821492134433d">cydelay_freq_mhz</a>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="keyword">extern</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code hl_variable" href="codegentemp_2_cy_lib_8h.html#a8c584aceeb0155dc48feb2bb6c344f1d">cydelay_32k_ms</a>;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#aa00cd1f629a044f675541b3e89284584">cystatus</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ae92d33416337a7530e82e002631f30b8">CyPLL_OUT_Start</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> wait) ;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a7b48cbe71b5c7637e18447a08289bccb">CyPLL_OUT_Stop</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a301d86059c52e747e0c3c450f35bd8e3">CyPLL_OUT_SetPQ</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> pDiv, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> qDiv, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> current) ;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a555e94f7f5332dd1c7f3db5d1317d33f">CyPLL_OUT_SetSource</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> source) ;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#adb85899892bd86b6fa6f1e3f17b8e432">CyIMO_Start</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> wait) ;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#aa1fb7447dc882b782dc5e06ebf354363">CyIMO_Stop</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a0f0fd84b1d41c4ecc37472c02c3337b4">CyIMO_SetFreq</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> freq) ;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#acd71e0616e7bb3656d9202d3ba76dab8">CyIMO_SetSource</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> source) ;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a48cb21560720396207b75c3df030f816">CyIMO_EnableDoubler</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#af45cdba5db3f4be84364d3b53dcc8d32">CyIMO_DisableDoubler</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#af60631e4c4d80b61d64c663c9ab8b018">CyMasterClk_SetSource</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> source) ;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#aac8440d48148a1683b8c6725eabd369b">CyMasterClk_SetDivider</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> divider) ;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ab4faa885c7fb1f9d2446088dac44f4a0">CyBusClk_SetDivider</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> divider) ;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="keywordtype">void</span>  CyCpuClk_SetDivider(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> divider) ;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a687b8de3bf771252511eac0669071448">CyUsbClk_SetSource</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> source) ;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ab4c9baaaf6103c9e1100790688e2db1c">CyILO_Start1K</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#aacc4d187df759e0e0c7f624234da96ec">CyILO_Stop1K</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a8a1792294e9bae8d317812874bab93c1">CyILO_Start100K</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#afd188023608d1a4c726d4708157dd45d">CyILO_Stop100K</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ae9d8f3855e73db66914f17561215ee7a">CyILO_Enable33K</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ac20539a0426b2f47741925a2f65fe7f0">CyILO_Disable33K</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a10dc69c73f47e1a54e5db4d3f92c4c40">CyILO_SetSource</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> source) ;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#aad3b9f29716ec8cf93e85d4f835e25ea">CyILO_SetPowerMode</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> mode) ;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ae8238d6f957458a0137ff17cb35379e7">CyXTAL_32KHZ_ReadStatus</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a1ae5762a43928f0ae272c03577d10e23">CyXTAL_32KHZ_SetPowerMode</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> mode) ;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a4ef10eb3e7fd34c53dc0a25626be2647">CyXTAL_32KHZ_Start</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#af86e111b180026e37f4a0c37d76c3d74">CyXTAL_32KHZ_Stop</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#aa00cd1f629a044f675541b3e89284584">cystatus</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a74e124d28c39efa187ea34eda93858d2">CyXTAL_Start</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> wait) ;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#abc31c6a620cad2b290d1220ca98252b0">CyXTAL_Stop</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a0b8b0074d88ab745cc8bad9a57fece65">CyXTAL_SetStartup</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> setting) ;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ad667fcb5cd4be5b5f49b611a68c90d04">CyXTAL_EnableErrStatus</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a00bea093bbda5487cc7fbc8f74512db2">CyXTAL_DisableErrStatus</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a18c8e9e93ae85143624b103a2ccd5888">CyXTAL_ReadStatus</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a385d3d86fca8647d6e4995ebe98b9054">CyXTAL_EnableFaultRecovery</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a94b526c34cf86873400f521efb986d3e">CyXTAL_DisableFaultRecovery</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#aab92c5100db285ae1a3902060b1f5159">CyXTAL_SetFbVoltage</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> setting) ;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a31ca6ee25977eeac2d626556bc787d30">CyXTAL_SetWdVoltage</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> setting) ;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a258ffba3305bdba4ac83c309e7bdbc52">CyWdtStart</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> ticks, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> lpMode) ;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a162b380c11dc33427fd7286d4eef0166">CyWdtClear</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/* System Function Prototypes */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ac0df2246105d497b8ac330f1cc7e170c">CyDelay</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a> milliseconds) <a class="code hl_define" href="codegentemp_2cytypes_8h.html#a53508756e971dbfd04a6be4b31866720">CYREENTRANT</a>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ac5432021aa509fb8db5141057e22cd8b">CyDelayUs</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> microseconds);</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a22accda26c0d6d8d1efca71f6fdcf5ed">CyDelayFreq</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a> freq) <a class="code hl_define" href="codegentemp_2cytypes_8h.html#a53508756e971dbfd04a6be4b31866720">CYREENTRANT</a>;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ad89520055b94f0e5e5f770b347a7653a">  121</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ad89520055b94f0e5e5f770b347a7653a">CyDelayCycles</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a> cycles);</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#abd033c30eff6e43dc439a57e30b7160d">CySoftwareReset</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a4ca156985454c55f730b027b54f20b6e">  125</a></span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a4ca156985454c55f730b027b54f20b6e">CyEnterCriticalSection</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a8eecfcfa807d462eab89d5bffdf5a5b5">  126</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a8eecfcfa807d462eab89d5bffdf5a5b5">CyExitCriticalSection</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> savedIntrStatus);</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#afe7efed313f7600666b2334114cd9ccc">CyHalt</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> reason) <a class="code hl_define" href="codegentemp_2cytypes_8h.html#a53508756e971dbfd04a6be4b31866720">CYREENTRANT</a>;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/* Interrupt Function Prototypes */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a9208855f8600a3146f2f0c1fdeee7b45">cyisraddress</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ab8c94a7f8f706f9f80d31d3daf3c783f">CyIntSetSysVector</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> number, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a9208855f8600a3146f2f0c1fdeee7b45">cyisraddress</a> address)  ;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a9208855f8600a3146f2f0c1fdeee7b45">cyisraddress</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a4cc8eec668f2ee01cbaa41aaa18ae7db">CyIntGetSysVector</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> number) ;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a9208855f8600a3146f2f0c1fdeee7b45">cyisraddress</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a001b6cd218276b1709d775d49bd6abb0">CyIntSetVector</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> number, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a9208855f8600a3146f2f0c1fdeee7b45">cyisraddress</a> address) ;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a9208855f8600a3146f2f0c1fdeee7b45">cyisraddress</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ac0c7a65d5d40c9d09d3703b622084253">CyIntGetVector</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> number) ;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a08e492aa3eea206bd83ee045e743bd02">CyIntSetPriority</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> number, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> priority) ;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#abfe889a4a3eb5292e6824a3466812735">CyIntGetPriority</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> number) ;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a43645bfdac5fa2a31f63b82652d4ad75">CyIntGetState</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> number) ;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a1b36566c56e66f6ad2e4c2d8cf17a028">CyDisableInts</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a0c982391aa744b3762c25dc1aa0910b0">CyEnableInts</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a> mask) ;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a1489ff02ca90e7cf2a76205d619ad394">CyFlushCache</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/* Voltage Detection Function Prototypes */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ab8214aa2f0f6beccf8417ad34a72470d">CyVdLvDigitEnable</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> reset, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> threshold) ;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ac37bddbef25b3fc8b314edaa8a4172ba">CyVdLvAnalogEnable</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> reset, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> threshold) ;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a5a4e655b5519ba9333b327711bc74de0">CyVdLvDigitDisable</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#af79b2b0dd852e68077adaa984db85695">CyVdLvAnalogDisable</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a850f1056bda4f238ad5344ec429432d2">CyVdHvAnalogEnable</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a97b9243ad8802c8dd3aef483a7fd9223">CyVdHvAnalogDisable</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a678a040ec217c51fb1e9075aa3f818d6">CyVdStickyStatus</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> mask) ;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a071a5639ef1122ff6f232bb0b8545170">CyVdRealTimeStatus</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a792982c17a606c9c5d392c9eb550f5e7">  163</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a792982c17a606c9c5d392c9eb550f5e7">CySetScPumps</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> enable) ;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <span class="comment">/* Default interrupt handler */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a3bad974cdb564508f4a6586f55e1a289">  167</a></span>    <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a3bad974cdb564508f4a6586f55e1a289">CY_ISR_PROTO</a>(IntDefaultHandler);</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a878baaa80a46228d4983c85bad4cdfa0">  172</a></span>    <span class="keyword">typedef</span> void (*<a class="code hl_typedef" href="codegentemp_2_cy_lib_8h.html#a878baaa80a46228d4983c85bad4cdfa0">cySysTickCallback</a>)(void);</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a0a5476c2967f2b9b3ef005bae1618d2e">CySysTickStart</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ae1ec0dfe8012f9ccda69941bdedf93ea">CySysTickInit</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a9204e43a898063aa8a12e4df143ac771">CySysTickEnable</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a5b459855c1f540c006efb88a3f8890f3">CySysTickStop</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a8888597f00b5699033ef5ff0e91ec0a9">CySysTickEnableInterrupt</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#abe6bff8d1332074ad2e06dcec5a8886f">CySysTickDisableInterrupt</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a116fd8f7755e48e6a7788ee636451a0c">CySysTickSetReload</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a> value);</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a16f169a27c7ef0265d8e9c578acfe0e1">CySysTickGetReload</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a46c01193a5ac208558d948984700e09f">CySysTickGetValue</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <a class="code hl_typedef" href="codegentemp_2_cy_lib_8h.html#a878baaa80a46228d4983c85bad4cdfa0">cySysTickCallback</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a1cd50582bd86a12d2e4e9025da3ddf59">CySysTickSetCallback</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a> number, <a class="code hl_typedef" href="codegentemp_2_cy_lib_8h.html#a878baaa80a46228d4983c85bad4cdfa0">cySysTickCallback</a> function);</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <a class="code hl_typedef" href="codegentemp_2_cy_lib_8h.html#a878baaa80a46228d4983c85bad4cdfa0">cySysTickCallback</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a4a95809e773eb2370be9df66960da209">CySysTickGetCallback</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a> number);</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a8de4d3094b469bd3a3d79639cd0de4f0">CySysTickSetClockSource</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a> clockSource);</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#ac86a0f1d927b6d1946e2927dfce898b4">CySysTickGetCountFlag</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#aad30392c3d4d8dcc66c2691f292cf039">CySysTickClear</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_cy_lib_8h.html#a9f2d649e88e1baaeb471e2453aa53d89">CyGetUniqueId</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a>* uniqueId);</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af57c1953e65e8d221b2828676a7e6682">  201</a></span><span class="preprocessor">#define CY_CLK_PLL_ENABLE               (0x01u)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a4e65495a78720e20c38230c03c1e9083">  202</a></span><span class="preprocessor">#define CY_CLK_PLL_LOCK_STATUS          (0x01u)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a34c8c5d160c2647e1e61edcc351f7c74">  204</a></span><span class="preprocessor">#define CY_CLK_PLL_FTW_INTERVAL         (24u)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a3ea9a5123c4dd94ec4aa27b5dec2fe00">  206</a></span><span class="preprocessor">#define CY_CLK_PLL_MAX_Q_VALUE          (16u)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aadf0b29842eb5c0ea95ac430ef6508fd">  207</a></span><span class="preprocessor">#define CY_CLK_PLL_MIN_Q_VALUE          (1u)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a11a864c4defe33878d3cf31bf7e977ed">  208</a></span><span class="preprocessor">#define CY_CLK_PLL_MIN_P_VALUE          (8u)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a52506e7518db548abb71ce0130f47e3a">  209</a></span><span class="preprocessor">#define CY_CLK_PLL_MIN_CUR_VALUE        (1u)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab082eb7f029425a196013b0c209c6344">  210</a></span><span class="preprocessor">#define CY_CLK_PLL_MAX_CUR_VALUE        (7u)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a526996bad7547088769b270fd0763aa4">  212</a></span><span class="preprocessor">#define CY_CLK_PLL_CURRENT_POSITION     (4u)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ae4044268bf28f8831049e3ec21e66349">  213</a></span><span class="preprocessor">#define CY_CLK_PLL_CURRENT_MASK         (0x8Fu)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0958167e88f06f78c08cdb9c628298e5">  219</a></span><span class="preprocessor">#define CY_XTAL32K_ANA_STAT             (0x20u)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a4d7cbd30ff4d216684b6bd789380f571">  221</a></span><span class="preprocessor">#define CY_CLK_XTAL32_CR_LPM            (0x02u)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a641dc64cdf6e2bbf6d049527be26e9e1">  222</a></span><span class="preprocessor">#define CY_CLK_XTAL32_CR_EN             (0x01u)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">    #define CY_CLK_XTAL32_CR_PDBEN      (0x04u)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a752363127a86c4c2dad9c4ace7cc0c06">  227</a></span><span class="preprocessor">#define CY_CLK_XTAL32_TR_MASK           (0x07u)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a8bea40df91a50954080643fbbf7c2fa9">  228</a></span><span class="preprocessor">#define CY_CLK_XTAL32_TR_STARTUP        (0x03u)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a208e498b76deaad415aac05783a82de5">  229</a></span><span class="preprocessor">#define CY_CLK_XTAL32_TR_HIGH_POWER     (0x06u)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a55f03a10e14911e3fc59003701569723">  230</a></span><span class="preprocessor">#define CY_CLK_XTAL32_TR_LOW_POWER      (0x01u)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a50ee4a28795734d9898dd310892d71f3">  231</a></span><span class="preprocessor">#define CY_CLK_XTAL32_TR_POWERDOWN      (0x00u)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a2a12e511206192b5d06a8dce8e7164c3">  233</a></span><span class="preprocessor">#define CY_CLK_XTAL32_TST_DEFAULT       (0xF3u)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a363ea9646aa4e758660a3cfc5645b8e0">  235</a></span><span class="preprocessor">#define CY_CLK_XTAL32_CFG_LP_DEFAULT    (0x04u)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af5e9d6a259a7b25f5f43b6928377cdf8">  236</a></span><span class="preprocessor">#define CY_CLK_XTAL32_CFG_LP_LOWPOWER   (0x08u)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#abb283f09b001a649ed44355f60576ae5">  237</a></span><span class="preprocessor">#define CY_CLK_XTAL32_CFG_LP_MASK       (0x0Cu)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a6b3d7b1d7bae1b9d4760453c89109fb3">  239</a></span><span class="preprocessor">#define CY_CLK_XTAL32_CFG_LP_ALLOW      (0x80u)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#acc8157973e2433db2493b5250e7f6f4e">  245</a></span><span class="preprocessor">#define CY_CLK_XMHZ_FTW_INTERVAL        (24u)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1f1fa4ff2aaeca736a23cfd7ce4a3b38">  246</a></span><span class="preprocessor">#define CY_CLK_XMHZ_MIN_TIMEOUT         (130u)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a952ee695155ec6771e6f0d6393469391">  248</a></span><span class="preprocessor">#define CY_CLK_XMHZ_CSR_ENABLE          (0x01u)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1fcde6c65c988ef8329b14bfcf5cacc1">  249</a></span><span class="preprocessor">#define CY_CLK_XMHZ_CSR_XERR            (0x80u)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0878b3a5738d09dfad6d000ba8b39689">  250</a></span><span class="preprocessor">#define CY_CLK_XMHZ_CSR_XFB             (0x04u)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aae46b47c65e528d37c80b95ffd0a5f5e">  251</a></span><span class="preprocessor">#define CY_CLK_XMHZ_CSR_XPROT           (0x40u)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a22d533098db59bdc8315f84c8af2df98">  253</a></span><span class="preprocessor">#define CY_CLK_XMHZ_CFG0_XCFG_MASK      (0x1Fu)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a560c7f066e38a61d98ca8bb468662d05">  254</a></span><span class="preprocessor">#define CY_CLK_XMHZ_CFG1_VREF_FB_MASK   (0x0Fu)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a00dbdbee536045dfcdef38d260370b07">  255</a></span><span class="preprocessor">#define CY_CLK_XMHZ_CFG1_VREF_WD_MASK   (0x70u)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a6c07589399f7baa00f4488565497d001">  261</a></span><span class="preprocessor">#define CYWDT_2_TICKS               (0x0u)     </span><span class="comment">/*    4 -    6 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0cf3d4481352ef2589f7e678cf0c073b">  262</a></span><span class="preprocessor">#define CYWDT_16_TICKS              (0x1u)     </span><span class="comment">/*   32 -   48 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1d2643b912c8db912a03bc607cd80d79">  263</a></span><span class="preprocessor">#define CYWDT_128_TICKS             (0x2u)     </span><span class="comment">/*  256 -  384 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a01e48b39b090497081d0010d8eac4292">  264</a></span><span class="preprocessor">#define CYWDT_1024_TICKS            (0x3u)     </span><span class="comment">/* 2048 - 3072 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a93e14b1c7a105552efa6ddfb15a67589">  266</a></span><span class="preprocessor">#define CYWDT_LPMODE_NOCHANGE       (0x00u)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a7f343949a096b955089b3d3f30cf7306">  267</a></span><span class="preprocessor">#define CYWDT_LPMODE_MAXINTER       (0x01u)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aeb9dbb4d813a35117c2fad37de82615d">  268</a></span><span class="preprocessor">#define CYWDT_LPMODE_DISABLED       (0x03u)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#adcad528fed5a2d58c90aab27d9804d50">  270</a></span><span class="preprocessor">#define CY_WDT_CFG_INTERVAL_MASK    (0x03u)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a4b027e5c1cad101c3be80fc0f1a48894">  271</a></span><span class="preprocessor">#define CY_WDT_CFG_CTW_RESET        (0x80u)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aba6c461926bfad2d00f1cfdc5346f0d6">  272</a></span><span class="preprocessor">#define CY_WDT_CFG_LPMODE_SHIFT     (5u)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a791fa466087eefa6774d4f0994ed05a0">  273</a></span><span class="preprocessor">#define CY_WDT_CFG_LPMODE_MASK      (0x60u)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a70c3781c44fc3edaace0ccf89f02b81e">  274</a></span><span class="preprocessor">#define CY_WDT_CFG_WDR_EN           (0x10u)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aabf0c4368de5938488e163f3bca47bcc">  275</a></span><span class="preprocessor">#define CY_WDT_CFG_CLEAR_ALL        (0x00u)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a5277489bfc2767e77c73802f5c8ee8f7">  276</a></span><span class="preprocessor">#define CY_WDT_CR_FEED              (0x01u)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a52ebb68daf92260d7f2f1ed76e986fc7">  283</a></span><span class="preprocessor">#define CY_VD_LVID_EN                (0x01u)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac623f24542c049b9e122a0402d292196">  284</a></span><span class="preprocessor">#define CY_VD_LVIA_EN                (0x02u)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac1f85ba3accd0be07493ba67791b9c5b">  285</a></span><span class="preprocessor">#define CY_VD_HVIA_EN                (0x04u)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af0b204dfd4f9f95d071fc3d9e67a0b5d">  287</a></span><span class="preprocessor">#define CY_VD_PRESD_EN               (0x40u)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ae1416a629fa7a1a58e98929b5b07bbd4">  288</a></span><span class="preprocessor">#define CY_VD_PRESA_EN               (0x80u)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a83a26ba49b8327f266f9c444dc78d660">  290</a></span><span class="preprocessor">#define CY_VD_LVID                   (0x01u)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a15684e6ba1e51afda64ff94976431589">  291</a></span><span class="preprocessor">#define CY_VD_LVIA                   (0x02u)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a25d8ec23dc4f45bb224cd67cd228d324">  292</a></span><span class="preprocessor">#define CY_VD_HVIA                   (0x04u)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a3ba2d78bf491458690739d47576f5ddd">  294</a></span><span class="preprocessor">#define CY_VD_LVI_TRIP_LVID_MASK     (0x0Fu)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a07a855a7eff572e6dba60356994705df">  295</a></span><span class="preprocessor">#define CY_VD_INT_MASK               ((uint32) (0x01u))</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#if(CYDEV_VARIABLE_VDDA == 1)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>    <span class="comment">/* Active Power Mode Configuration Register 9 */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">    #define CY_LIB_ACT_CFG9_SWCAP0_EN        (0x01u)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">    #define CY_LIB_ACT_CFG9_SWCAP1_EN        (0x02u)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">    #define CY_LIB_ACT_CFG9_SWCAP2_EN        (0x04u)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">    #define CY_LIB_ACT_CFG9_SWCAP3_EN        (0x08u)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">    #define CY_LIB_ACT_CFG9_SWCAPS_MASK      (0x0Fu)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    <span class="comment">/* Switched Cap Miscellaneous Control Register */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">    #define CY_LIB_SC_MISC_PUMP_FORCE        (0x20u)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    <span class="comment">/* Switched Capacitor 0 Boost Clock Selection Register */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">    #define CY_LIB_SC_BST_CLK_EN             (0x08u)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">    #define CY_LIB_SC_BST_CLK_INDEX_MASK     (0xF8u)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#endif  </span><span class="comment">/* (CYDEV_VARIABLE_VDDA == 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a736bdb1b0bc46f239487090bfb8bd988">  323</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_AMASK_MASK       (0xF0u)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0f829562da5d67c6f2f4a3632906eee3">  324</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_DMASK_MASK       (0x00u)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a7f88b3b3324b92884abe63d1527cec2c">  325</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_LD_LOAD          (0x01u)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aebe85f00d525672a135d7694a33a51c4">  326</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_BCFG2_MASK       (0x80u)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a01fdd27c453d7b72bca17c92ed36002e">  327</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_MASTERCLK_DIV    (7u)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a86a26ad18f2e8f654eb736f7806a6e59">  328</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_BCFG2_SSS        (0x40u)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aacb76aa2c43bbb87409b77c465d6764c">  329</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_MSTR1_SRC_MASK   (0xFCu)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aac96f784cdc4b77ddb5786bcbd8aae56">  330</a></span><span class="preprocessor">#define CY_LIB_FASTCLK_IMO_DOUBLER      (0x10u)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a11de86af6fbb5995964725adb49a4873">  331</a></span><span class="preprocessor">#define CY_LIB_FASTCLK_IMO_IMO          (0x20u)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a5f567ce80f1c9504a2127011182db14c">  332</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_CR_IMO2X         (0x40u)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa88e6a7d6a016283dd5e1bf62b7aad9c">  333</a></span><span class="preprocessor">#define CY_LIB_FASTCLK_IMO_CR_RANGE_MASK (0xF8u)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a5aeb0ebb1f693b88f66e28c5ac10c106">  335</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_CR_PLL_SCR_MASK  (0xFCu)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">/* CyILO_SetPowerMode() */</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ae7e52aa63a05a61bb0930421854296da">  339</a></span><span class="preprocessor">#define CY_ILO_CONTROL_PD_MODE          (0x10u)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a9014b706b5e8e1c49a745aaca35a867a">  340</a></span><span class="preprocessor">#define CY_ILO_CONTROL_PD_POSITION      (4u)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a29733a5d541e92252ea6df204eb1887d">  342</a></span><span class="preprocessor">#define CY_ILO_SOURCE_100K              (0u)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a3365eab5049008bfc72b2add94a49024">  343</a></span><span class="preprocessor">#define CY_ILO_SOURCE_33K               (1u)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a97f36ac8e0f1caa16b7f94cc4c2b4718">  344</a></span><span class="preprocessor">#define CY_ILO_SOURCE_1K                (2u)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a5fe61cb50693920282fe513445debcb4">  346</a></span><span class="preprocessor">#define CY_ILO_FAST_START               (0u)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0ab9d7eb5eec8fc1e26f81fe757604ff">  347</a></span><span class="preprocessor">#define CY_ILO_SLOW_START               (1u)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af50ac8b0803d3fd9451654c237c836e0">  349</a></span><span class="preprocessor">#define CY_ILO_SOURCE_BITS_CLEAR        (0xF3u)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a3ba38cace61ea0b8c4199cc0b4418160">  350</a></span><span class="preprocessor">#define CY_ILO_SOURCE_1K_SET            (0x08u)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a220694515d23f4c15eea997009a8e132">  351</a></span><span class="preprocessor">#define CY_ILO_SOURCE_33K_SET           (0x04u)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a7ce6abfce201f06e016a1303ee9efaa8">  352</a></span><span class="preprocessor">#define CY_ILO_SOURCE_100K_SET          (0x00u)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab74038f3903c76e22db43f33e50eb2e3">  354</a></span><span class="preprocessor">#define CY_MASTER_SOURCE_IMO            (0u)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a01f5aef0e32aad944b4592722118b7a1">  355</a></span><span class="preprocessor">#define CY_MASTER_SOURCE_PLL            (1u)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a83a80db9a6c2698aa5ff6537f9f7a8f4">  356</a></span><span class="preprocessor">#define CY_MASTER_SOURCE_XTAL           (2u)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af7cc45ae6ed15dc3bec1c3d908037e12">  357</a></span><span class="preprocessor">#define CY_MASTER_SOURCE_DSI            (3u)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a724fb2440220682af3b284e1f90bccf0">  359</a></span><span class="preprocessor">#define CY_IMO_SOURCE_IMO               (0u)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af536e2480160b5cbaeab7b97e011c3aa">  360</a></span><span class="preprocessor">#define CY_IMO_SOURCE_XTAL              (1u)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ad02f0962b5fe77827812345a9d9d7114">  361</a></span><span class="preprocessor">#define CY_IMO_SOURCE_DSI               (2u)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">/* CyIMO_Start() */</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af0ed97ac2bdbb638726d02f799c3ada1">  365</a></span><span class="preprocessor">#define CY_LIB_PM_ACT_CFG0_IMO_EN       (0x10u)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a356e14db32a37f75c9f2f4956bd04a2a">  366</a></span><span class="preprocessor">#define CY_LIB_PM_STBY_CFG0_IMO_EN      (0x10u)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a9a53485fcae6de11dc69f760e8080e73">  367</a></span><span class="preprocessor">#define CY_LIB_CLK_IMO_FTW_TIMEOUT      (0x00u)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1b537cce43e5aa23aff5923af7c0a8ef">  369</a></span><span class="preprocessor">#define CY_LIB_IMO_3MHZ_VALUE           (0x03u)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a15d194064e94c6246cfe79be72362217">  370</a></span><span class="preprocessor">#define CY_LIB_IMO_6MHZ_VALUE           (0x01u)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ad3a07785101e89b9f5369fc558a9ee0b">  371</a></span><span class="preprocessor">#define CY_LIB_IMO_12MHZ_VALUE          (0x00u)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab6ebc39ade3bdd9c930b0a8353e9442d">  372</a></span><span class="preprocessor">#define CY_LIB_IMO_24MHZ_VALUE          (0x02u)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a42bfee6d675e4f40bef7267cc618cf1e">  373</a></span><span class="preprocessor">#define CY_LIB_IMO_48MHZ_VALUE          (0x04u)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a46ae084eecf025117c6ab02720d9b412">  374</a></span><span class="preprocessor">#define CY_LIB_IMO_62MHZ_VALUE          (0x05u)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a9e5bfa240cb73ef5288f8b3e85a6ea0a">  375</a></span><span class="preprocessor">#define CY_LIB_IMO_74MHZ_VALUE          (0x06u)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">/* CyIMO_SetFreq() */</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a96023684f319a3cc0f58c9feb1e992ac">  379</a></span><span class="preprocessor">#define CY_IMO_FREQ_3MHZ                (0u)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a255a2844b46ee11afb558975a64daba3">  380</a></span><span class="preprocessor">#define CY_IMO_FREQ_6MHZ                (1u)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac55957222ecf6d0201216cc3c5fbd67d">  381</a></span><span class="preprocessor">#define CY_IMO_FREQ_12MHZ               (2u)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a5a5af687f05d78d207e0d67a8c1a75a7">  382</a></span><span class="preprocessor">#define CY_IMO_FREQ_24MHZ               (3u)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ad10f0165dcec4f491d90122b7610a8f6">  383</a></span><span class="preprocessor">#define CY_IMO_FREQ_48MHZ               (4u)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af0840bd3de9105bc43721720f9432608">  384</a></span><span class="preprocessor">#define CY_IMO_FREQ_62MHZ               (5u)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ad2ada3ae869830e47500a751b8fdc25c">  386</a></span><span class="preprocessor">    #define CY_IMO_FREQ_74MHZ           (6u)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#abb72bd4d637c3aaa75563254e5178a9c">  388</a></span><span class="preprocessor">#define CY_IMO_FREQ_USB                 (8u)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a14f3504ebf0df6a75a9d2085a70cad25">  390</a></span><span class="preprocessor">#define CY_LIB_IMO_USBCLK_ON_SET        (0x40u)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">/* CyCpuClk_SetDivider() */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af1337bfadbc929972cdf8d271bc60350">  394</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_DIV_POSITION     (4u)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a5d52c3e0e4698f11e718caaffd5bfd3e">  395</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_MSTR1_DIV_MASK   (0x0Fu)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">/* CyIMO_SetTrimValue() */</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a883d1edae22b7749f5f5e1db1820c989">  399</a></span><span class="preprocessor">#define CY_LIB_USB_CLK_EN               (0x02u)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">/* CyPLL_OUT_SetSource() - parameters */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aff355a1e4d9e6fe739e90861032d071e">  403</a></span><span class="preprocessor">#define CY_PLL_SOURCE_IMO               (0u)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a88a135b9fa0e6274fb71e9488d4526d5">  404</a></span><span class="preprocessor">#define CY_PLL_SOURCE_XTAL              (1u)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1eb5daef8ccd67c88c17648fbe843420">  405</a></span><span class="preprocessor">#define CY_PLL_SOURCE_DSI               (2u)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">/* CyILO_[Start|Stop][1|100K](), CyILO_[Enable|Disable]33K() */</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a4121167f61779873d5e80f2a0bbb49b4">  409</a></span><span class="preprocessor">#define CY_LIB_SLOWCLK_ILO_CR0_EN_1KHZ   (0x02u)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a892412c71150403a952cf9cb122fd083">  410</a></span><span class="preprocessor">#define CY_LIB_SLOWCLK_ILO_CR0_EN_33KHZ  (0x20u)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af368ba42c4b0d3497c3206b8233b3021">  411</a></span><span class="preprocessor">#define CY_LIB_SLOWCLK_ILO_CR0_EN_100KHZ (0x04u)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">/* CyUsbClk_SetSource() */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a30c5456ded3bfa3575b30608f02d3730">  415</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_UCFG_SRC_SEL_MASK (0x03u)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">/* CyUsbClk_SetSource() - parameters */</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a09ffdb642a1c94c798a30ab3f0afd973">  419</a></span><span class="preprocessor">#define CY_LIB_USB_CLK_IMO2X            (0x00u)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a189d7bd4c7d445769d4d1961340336b9">  420</a></span><span class="preprocessor">#define CY_LIB_USB_CLK_IMO              (0x01u)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a4c0c80f708ee6dbd67babbd018dc550b">  421</a></span><span class="preprocessor">#define CY_LIB_USB_CLK_PLL              (0x02u)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a6075ec05d3835f64469238c8f5a8e668">  422</a></span><span class="preprocessor">#define CY_LIB_USB_CLK_DSI              (0x03u)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">/* CyUSB_PowerOnCheck() */</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a7c2cceb811522bd09a561d4126b87e49">  426</a></span><span class="preprocessor">#define CY_ACT_USB_ENABLED              (0x01u)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a45cf63de4e2ae2068935bf2615c5ca6e">  427</a></span><span class="preprocessor">#define CY_ALT_ACT_USB_ENABLED          (0x01u)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">    #if defined(__ARMCC_VERSION)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor">        #define CY_SYS_ISB       __isb(0x0f)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">    #else   </span><span class="comment">/* ASM for GCC &amp; IAR */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a756200579e6c31d4c1cb8b2c6aedc192">  441</a></span><span class="preprocessor">        #define CY_SYS_ISB       __asm volatile (&quot;isb \n&quot;</span>)</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">    #endif </span><span class="comment">/* (__ARMCC_VERSION) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor">#endif </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">/* Software Reset Control Register */</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#adfff73ff0a723400ca58705d6e6dd39a">  457</a></span><span class="preprocessor">#define CY_LIB_RESET_CR2_REG         (* (reg8 *) CYREG_RESET_CR2)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a439311e3de7390a3facbce727688db25">  458</a></span><span class="preprocessor">#define CY_LIB_RESET_CR2_PTR         (  (reg8 *) CYREG_RESET_CR2)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">/* Timewheel Configuration Register 0 */</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab35afb3ff1a44be66d1e2b0130f384be">  461</a></span><span class="preprocessor">#define CY_LIB_PM_TW_CFG0_REG           (*(reg8 *) CYREG_PM_TW_CFG0)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1a303a67c59c992f5e0a7c66ce3c60dc">  462</a></span><span class="preprocessor">#define CY_LIB_PM_TW_CFG0_PTR           ( (reg8 *) CYREG_PM_TW_CFG0)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">/* Timewheel Configuration Register 2 */</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#afa27754619accab7a5cd88e3fc825a8c">  465</a></span><span class="preprocessor">#define CY_LIB_PM_TW_CFG2_REG           (*(reg8 *) CYREG_PM_TW_CFG2)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a194f77bca01dce70c6137943747fcf7a">  466</a></span><span class="preprocessor">#define CY_LIB_PM_TW_CFG2_PTR           ( (reg8 *) CYREG_PM_TW_CFG2)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">/* USB Configuration Register */</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a7f61e71d2d43e3ba68244006440a413b">  469</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_UCFG_REG         (*(reg8 *) CYREG_CLKDIST_UCFG)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a98e3b9b40746300322bc70584b3dab52">  470</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_UCFG_PTR         ( (reg8 *) CYREG_CLKDIST_UCFG)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">/* Internal Main Oscillator Trim Register 1 */</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ad72f7a63d33e4c905bad4d4be14cd83e">  473</a></span><span class="preprocessor">#define CY_LIB_IMO_TR1_REG              (*(reg8 *) CYREG_IMO_TR1)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aaf2669cffadae68c66a8149525d3abcc">  474</a></span><span class="preprocessor">#define CY_LIB_IMO_TR1_PTR              ( (reg8 *) CYREG_IMO_TR1)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span> </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">/* USB control 1 Register */</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a3a216e9e379851b0dd7d6d640147449d">  477</a></span><span class="preprocessor">#define CY_LIB_USB_CR1_REG              (*(reg8 *) CYREG_USB_CR1 )</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a9e6b8d75961e27dac960d0ce75a3a236">  478</a></span><span class="preprocessor">#define CY_LIB_USB_CR1_PTR              ( (reg8 *) CYREG_USB_CR1 )</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">/* Active Power Mode Configuration Register 0 */</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af014ae76a7d98bdb4106b623fd2a9e97">  481</a></span><span class="preprocessor">#define CY_LIB_PM_ACT_CFG0_REG          (*(reg8 *) CYREG_PM_ACT_CFG0)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a623bf75c5c5ec7349c5764d9cf0d7e5a">  482</a></span><span class="preprocessor">#define CY_LIB_PM_ACT_CFG0_PTR          ( (reg8 *) CYREG_PM_ACT_CFG0)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">/* Standby Power Mode Configuration Register 0 */</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a98da3cfae178db41d46f58502b710979">  485</a></span><span class="preprocessor">#define CY_LIB_PM_STBY_CFG0_REG          (*(reg8 *) CYREG_PM_STBY_CFG0)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a3f43f994a00d5bc635f479c57367a80c">  486</a></span><span class="preprocessor">#define CY_LIB_PM_STBY_CFG0_PTR          ( (reg8 *) CYREG_PM_STBY_CFG0)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">/* Active Power Mode Configuration Register 5 */</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af3b69e9a38d3c9f3871eb2726ef536c2">  489</a></span><span class="preprocessor">#define CY_LIB_PM_ACT_CFG5_REG              (* (reg8 *) CYREG_PM_ACT_CFG5 )</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ae464c0c23ae057307e63afc6f8090825">  490</a></span><span class="preprocessor">#define CY_LIB_PM_ACT_CFG5_PTR              (  (reg8 *) CYREG_PM_ACT_CFG5 )</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">/* Standby Power Mode Configuration Register 5 */</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#acf22970e05a5766ede6211d237cff615">  493</a></span><span class="preprocessor">#define CY_LIB_PM_STBY_CFG5_REG             (* (reg8 *) CYREG_PM_STBY_CFG5 )</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a543caa0b6c9e08ef6c106d49b2070d09">  494</a></span><span class="preprocessor">#define CY_LIB_PM_STBY_CFG5_PTR             (  (reg8 *) CYREG_PM_STBY_CFG5 )</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">/* CyIMO_SetTrimValue() */</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_3MHZ_PTR         ((void far *) CYREG_FLSHID_CUST_TABLES_IMO_3MHZ)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_6MHZ_PTR         ((void far *) CYREG_FLSHID_CUST_TABLES_IMO_6MHZ)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_12MHZ_PTR        ((void far *) CYREG_FLSHID_CUST_TABLES_IMO_12MHZ)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_24MHZ_PTR        ((void far *) CYREG_FLSHID_CUST_TABLES_IMO_24MHZ)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_67MHZ_PTR        ((void far *) CYREG_FLSHID_CUST_TABLES_IMO_67MHZ)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_80MHZ_PTR        ((void far *) CYREG_FLSHID_CUST_TABLES_IMO_80MHZ)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_USB_PTR          ((void far *) CYREG_FLSHID_CUST_TABLES_IMO_USB)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_TR1_PTR          ((void far *) (CYREG_FLSHID_MFG_CFG_IMO_TR1 + 1u))</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor"> #else</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a5bbe18827fdc161ee1b4a75a1029e385">  507</a></span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_3MHZ_PTR         ((reg8 *) CYREG_FLSHID_CUST_TABLES_IMO_3MHZ)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ae6beb5261a4545b3b0e5e7b567a0e9aa">  508</a></span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_6MHZ_PTR         ((reg8 *) CYREG_FLSHID_CUST_TABLES_IMO_6MHZ)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa4353a0f50513da0b944f13d6c13af06">  509</a></span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_12MHZ_PTR        ((reg8 *) CYREG_FLSHID_CUST_TABLES_IMO_12MHZ)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#acfaf61e745d04a5e09c7f664d5de8683">  510</a></span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_24MHZ_PTR        ((reg8 *) CYREG_FLSHID_CUST_TABLES_IMO_24MHZ)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a08d0c404334c31e63ac4497166d04530">  511</a></span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_67MHZ_PTR        ((reg8 *) CYREG_FLSHID_CUST_TABLES_IMO_67MHZ)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a8ff2082127dab03dcf6e47ce5f1aa137">  512</a></span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_80MHZ_PTR        ((reg8 *) CYREG_FLSHID_CUST_TABLES_IMO_80MHZ)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a412118ec872af914689c8273260bf532">  513</a></span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_USB_PTR          ((reg8 *) CYREG_FLSHID_CUST_TABLES_IMO_USB)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ae26b98741f416b31eadc6836c0f8d3c3">  514</a></span><span class="preprocessor">    #define CY_LIB_TRIM_IMO_TR1_PTR          ((reg8 *) (CYREG_FLSHID_MFG_CFG_IMO_TR1 + 1u))</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">/* PLL Configuration Register 0 */</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a97c4f0dd0cd59d38b8efe90997594175">  523</a></span><span class="preprocessor">#define CY_CLK_PLL_CFG0_REG         (*(reg8 *) CYREG_FASTCLK_PLL_CFG0)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac2a7f5ca372c5677ac7d8d3c333c9570">  524</a></span><span class="preprocessor">#define CY_CLK_PLL_CFG0_PTR         ( (reg8 *) CYREG_FASTCLK_PLL_CFG0)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">/* PLL Configuration Register 1 */</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#acf723321cefa4718a8a2e9939f52a4dc">  527</a></span><span class="preprocessor">#define CY_CLK_PLL_CFG1_REG         (*(reg8 *) CYREG_FASTCLK_PLL_CFG1)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa34cbebbca4352f69bd240ec5d717368">  528</a></span><span class="preprocessor">#define CY_CLK_PLL_CFG1_PTR         ( (reg8 *) CYREG_FASTCLK_PLL_CFG1)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">/* PLL Status Register */</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa7317597595b2885837cf844298da2bc">  531</a></span><span class="preprocessor">#define CY_CLK_PLL_SR_REG           (*(reg8 *) CYREG_FASTCLK_PLL_SR)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#afbffae5fb06c036e01f4e454b36894b2">  532</a></span><span class="preprocessor">#define CY_CLK_PLL_SR_PTR           ( (reg8 *) CYREG_FASTCLK_PLL_SR)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">/* PLL Q-Counter Configuration Register */</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aca7a6d03ac55593d119532bdc365fb14">  535</a></span><span class="preprocessor">#define CY_CLK_PLL_Q_REG            (*(reg8 *) CYREG_FASTCLK_PLL_Q)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa9c11cc23fffd798027a8d50b4e38ba8">  536</a></span><span class="preprocessor">#define CY_CLK_PLL_Q_PTR            ( (reg8 *) CYREG_FASTCLK_PLL_Q)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">/* PLL P-Counter Configuration Register */</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a91bd6bcb2b3e01cdb25a8825804f4e2b">  539</a></span><span class="preprocessor">#define CY_CLK_PLL_P_REG            (*(reg8 *) CYREG_FASTCLK_PLL_P)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ae639c2083eaa49900807c98c0b4db9a3">  540</a></span><span class="preprocessor">#define CY_CLK_PLL_P_PTR            ( (reg8 *) CYREG_FASTCLK_PLL_P)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">/* External MHz Crystal Oscillator Status and Control Register */</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a6acc62dcfb48052c2d8980172a881a5c">  548</a></span><span class="preprocessor">#define CY_CLK_XMHZ_CSR_REG         (*(reg8 *) CYREG_FASTCLK_XMHZ_CSR)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a269efafac2caeb8de33b8dc0cd626b1e">  549</a></span><span class="preprocessor">#define CY_CLK_XMHZ_CSR_PTR         ( (reg8 *) CYREG_FASTCLK_XMHZ_CSR)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">/* External MHz Crystal Oscillator Configuration Register 0 */</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a7260b2e78f49b8daa065476f1204a4c4">  552</a></span><span class="preprocessor">#define CY_CLK_XMHZ_CFG0_REG        (*(reg8 *) CYREG_FASTCLK_XMHZ_CFG0)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a46289d3819f03baf49377e59190af76d">  553</a></span><span class="preprocessor">#define CY_CLK_XMHZ_CFG0_PTR        ( (reg8 *) CYREG_FASTCLK_XMHZ_CFG0)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">/* External MHz Crystal Oscillator Configuration Register 1 */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a17de67240e6a017f62a10ea00b787c3d">  556</a></span><span class="preprocessor">#define CY_CLK_XMHZ_CFG1_REG        (*(reg8 *) CYREG_FASTCLK_XMHZ_CFG1)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a9cefc18ebd4456ec89fab9010b5d7a93">  557</a></span><span class="preprocessor">#define CY_CLK_XMHZ_CFG1_PTR        ( (reg8 *) CYREG_FASTCLK_XMHZ_CFG1)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span> </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">/* 32 kHz Watch Crystal Oscillator Trim Register */</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac9a8e16f96bef43d9d592590c5823c8a">  565</a></span><span class="preprocessor">#define CY_CLK_XTAL32_TR_REG        (*(reg8 *) CYREG_X32_TR)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#afb4e20bb7f91591fa0072016558fc659">  566</a></span><span class="preprocessor">#define CY_CLK_XTAL32_TR_PTR        ( (reg8 *) CYREG_X32_TR)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">/* External 32kHz Crystal Oscillator Test Register */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a53ae5c4b431865557319cdd89107b63e">  569</a></span><span class="preprocessor">#define CY_CLK_XTAL32_TST_REG       (*(reg8 *) CYREG_SLOWCLK_X32_TST)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a2eb4e4154b749dbb3a3ddfd72585952e">  570</a></span><span class="preprocessor">#define CY_CLK_XTAL32_TST_PTR       ( (reg8 *) CYREG_SLOWCLK_X32_TST)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">/* External 32kHz Crystal Oscillator Control Register */</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a73c30794ca53b467d1a0c01998e99cdd">  573</a></span><span class="preprocessor">#define CY_CLK_XTAL32_CR_REG        (*(reg8 *) CYREG_SLOWCLK_X32_CR)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a512d267257652f6617358ab599ee9cdc">  574</a></span><span class="preprocessor">#define CY_CLK_XTAL32_CR_PTR        ( (reg8 *) CYREG_SLOWCLK_X32_CR)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">/* External 32kHz Crystal Oscillator Configuration Register */</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a47bd879dbf33d3a3ff4038623091a530">  577</a></span><span class="preprocessor">#define CY_CLK_XTAL32_CFG_REG       (*(reg8 *) CYREG_SLOWCLK_X32_CFG)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a66dcc604eae71800712ba373898ac16f">  578</a></span><span class="preprocessor">#define CY_CLK_XTAL32_CFG_PTR       ( (reg8 *) CYREG_SLOWCLK_X32_CFG)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">/* Watchdog Timer Configuration Register */</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0556770aabe7324f82a0c2b86773e49c">  586</a></span><span class="preprocessor">#define CY_WDT_CFG_REG              (*(reg8 *) CYREG_PM_WDT_CFG)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a411bb76a10194535583328ac3a8741e4">  587</a></span><span class="preprocessor">#define CY_WDT_CFG_PTR              ( (reg8 *) CYREG_PM_WDT_CFG)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">/* Watchdog Timer Control Register */</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a142e2f8450dfd2d2202682891a876340">  590</a></span><span class="preprocessor">#define CY_WDT_CR_REG               (*(reg8 *) CYREG_PM_WDT_CR)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a881ab74767861b682284ac0f32f5d82a">  591</a></span><span class="preprocessor">#define CY_WDT_CR_PTR               ( (reg8 *) CYREG_PM_WDT_CR)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span> </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ad8be2cc0ee387a858515489e37e086ca">  598</a></span><span class="preprocessor">#define CY_VD_LVI_TRIP_REG          (* (reg8 *) CYREG_RESET_CR0)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa461d2f624b3ddf818b47113aae5f613">  599</a></span><span class="preprocessor">#define CY_VD_LVI_TRIP_PTR          (  (reg8 *) CYREG_RESET_CR0)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a5417aaa130bade08a72a555a798d8113">  601</a></span><span class="preprocessor">#define CY_VD_LVI_HVI_CONTROL_REG   (* (reg8 *) CYREG_RESET_CR1)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a644673f7864b5fabdfcd3b7cbc9debf1">  602</a></span><span class="preprocessor">#define CY_VD_LVI_HVI_CONTROL_PTR   (  (reg8 *) CYREG_RESET_CR1)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a2f1de698417cd5a32fef8a23cd958c5d">  604</a></span><span class="preprocessor">#define CY_VD_PRES_CONTROL_REG      (* (reg8 *) CYREG_RESET_CR3)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af9fb50362a03fa86e9deca36767ed687">  605</a></span><span class="preprocessor">#define CY_VD_PRES_CONTROL_PTR      (  (reg8 *) CYREG_RESET_CR3)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a40c641e400ff8c16da8aae7085cc1723">  607</a></span><span class="preprocessor">#define CY_VD_PERSISTENT_STATUS_REG (* (reg8 *) CYREG_RESET_SR0)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a374ed9320f93a5680b1fa66f22b00cee">  608</a></span><span class="preprocessor">#define CY_VD_PERSISTENT_STATUS_PTR (  (reg8 *) CYREG_RESET_SR0)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a27e58ba14997656cfdc5ec0854998076">  610</a></span><span class="preprocessor">#define CY_VD_RT_STATUS_REG         (* (reg8 *) CYREG_RESET_SR2)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ad3d8b0a98c090c2ac8da798eb6996391">  611</a></span><span class="preprocessor">#define CY_VD_RT_STATUS_PTR         (  (reg8 *) CYREG_RESET_SR2)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">#if(CYDEV_VARIABLE_VDDA == 1)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>    <span class="comment">/* Active Power Mode Configuration Register 9 */</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">    #define CY_LIB_ACT_CFG9_REG            (* (reg8 *) CYREG_PM_ACT_CFG9 )</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">    #define CY_LIB_ACT_CFG9_PTR            (  (reg8 *) CYREG_PM_ACT_CFG9 )</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>    <span class="comment">/* Switched Capacitor 0 Boost Clock Selection Register */</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">    #define CY_LIB_SC0_BST_REG             (* (reg8 *) CYREG_SC0_BST )</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">    #define CY_LIB_SC0_BST_PTR             (  (reg8 *) CYREG_SC0_BST )</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>    <span class="comment">/* Switched Capacitor 1 Boost Clock Selection Register */</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">    #define CY_LIB_SC1_BST_REG             (* (reg8 *) CYREG_SC1_BST )</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="preprocessor">    #define CY_LIB_SC1_BST_PTR             (  (reg8 *) CYREG_SC1_BST )</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span> </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>    <span class="comment">/* Switched Capacitor 2 Boost Clock Selection Register */</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="preprocessor">    #define CY_LIB_SC2_BST_REG             (* (reg8 *) CYREG_SC2_BST )</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="preprocessor">    #define CY_LIB_SC2_BST_PTR             (  (reg8 *) CYREG_SC2_BST )</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>    <span class="comment">/* Switched Capacitor 3 Boost Clock Selection Register */</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="preprocessor">    #define CY_LIB_SC3_BST_REG             (* (reg8 *) CYREG_SC3_BST )</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">    #define CY_LIB_SC3_BST_PTR             (  (reg8 *) CYREG_SC3_BST )</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span> </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>    <span class="comment">/* Switched Cap Miscellaneous Control Register */</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">    #define CY_LIB_SC_MISC_REG             (* (reg8 *) CYREG_SC_MISC )</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">    #define CY_LIB_SC_MISC_PTR             (  (reg8 *) CYREG_SC_MISC )</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#endif  </span><span class="comment">/* (CYDEV_VARIABLE_VDDA == 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span> </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">/* Analog Clock Mask Register */</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a062f8e04bf679d7018620e04893acade">  651</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_AMASK_REG       (* (reg8 *) CYREG_CLKDIST_AMASK )</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#adc1464d5148b0a2d1d1d2f0ee98af0b3">  652</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_AMASK_PTR       (  (reg8 *) CYREG_CLKDIST_AMASK )</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment">/* Digital Clock Mask Register */</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af5cea617aec1e4ad96b341773098b84b">  655</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_DMASK_REG        (*(reg8 *) CYREG_CLKDIST_DMASK)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a6595503961b69c795eb4ce90d09c8e51">  656</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_DMASK_PTR        ( (reg8 *) CYREG_CLKDIST_DMASK)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">/* CLK_BUS Configuration Register */</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af2d140e49c0479338c3d7611aba64ebc">  659</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_BCFG2_REG        (*(reg8 *) CYREG_CLKDIST_BCFG2)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#adafcb276a0a278bfe68a94a6e936b8d3">  660</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_BCFG2_PTR        ( (reg8 *) CYREG_CLKDIST_BCFG2)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">/* LSB Shadow Divider Value Register */</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a20921fb6b2ab3d620dfc28f8dc2b4cef">  663</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_WRK_LSB_REG      (*(reg8 *) CYREG_CLKDIST_WRK0)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0259db5c8f8cdc1f6a147200890ffafc">  664</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_WRK_LSB_PTR      ( (reg8 *) CYREG_CLKDIST_WRK0)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">/* MSB Shadow Divider Value Register */</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a7dd07e9d48bf0269ea6c3ebd99887052">  667</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_WRK_MSB_REG      (*(reg8 *) CYREG_CLKDIST_WRK1)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa079c1397d9c1cf25f6083fb5f0d4434">  668</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_WRK_MSB_PTR      ( (reg8 *) CYREG_CLKDIST_WRK1)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">/* LOAD Register */</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa954e0271a388c331cefb5a4278f6c2c">  671</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_LD_REG           (*(reg8 *) CYREG_CLKDIST_LD)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a59955ae4e12fc4c362f4d746f3ca62e9">  672</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_LD_PTR           ( (reg8 *) CYREG_CLKDIST_LD)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span> </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">/* CLK_BUS LSB Divider Value Register */</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a97bb36d34ff02fb562ae6059b0c9e9f6">  675</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_BCFG_LSB_REG     (*(reg8 *) CYREG_CLKDIST_BCFG0)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a2be2893e8267c0b045c497fe8b06d197">  676</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_BCFG_LSB_PTR     ( (reg8 *) CYREG_CLKDIST_BCFG0)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">/* CLK_BUS MSB Divider Value Register */</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a2d549d3218c9b936d3b3ddc059f3dc34">  679</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_BCFG_MSB_REG     (*(reg8 *) CYREG_CLKDIST_BCFG1)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a9a106feec3ad0ace90782f16f26d9488">  680</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_BCFG_MSB_PTR     ( (reg8 *) CYREG_CLKDIST_BCFG1)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">/* Master clock (clk_sync_d) Divider Value Register */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ace8f2d420364cb18506ed45430170a61">  683</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_MSTR0_REG        (*(reg8 *) CYREG_CLKDIST_MSTR0)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a68e88798c36e6c991831f8bc23f438b4">  684</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_MSTR0_PTR        ( (reg8 *) CYREG_CLKDIST_MSTR0)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span> </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">/* Master (clk_sync_d) Configuration Register/CPU Divider Value */</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac0a7d6d935634e78eb4cd06f09d5628b">  687</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_MSTR1_REG        (*(reg8 *) CYREG_CLKDIST_MSTR1)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a69c3fda19c22b1e34aef0beab3d20693">  688</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_MSTR1_PTR        ( (reg8 *) CYREG_CLKDIST_MSTR1)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">/* Internal Main Oscillator Control Register */</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa8a2b7e115e7a8294dd12a3ea0fffcbd">  691</a></span><span class="preprocessor">#define CY_LIB_FASTCLK_IMO_CR_REG       (*(reg8 *) CYREG_FASTCLK_IMO_CR)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab7dffe506d333a0c6e3c68bb852e4cef">  692</a></span><span class="preprocessor">#define CY_LIB_FASTCLK_IMO_CR_PTR       ( (reg8 *) CYREG_FASTCLK_IMO_CR)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">/* Configuration Register CR */</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#afab6c97f2c728e6a64f53593e547309c">  695</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_CR_REG           (*(reg8 *) CYREG_CLKDIST_CR)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a816e8f811a7e6c702e61cbf63b6ff077">  696</a></span><span class="preprocessor">#define CY_LIB_CLKDIST_CR_PTR           ( (reg8 *) CYREG_CLKDIST_CR)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">/* Internal Low-speed Oscillator Control Register 0 */</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa5a57cfc88d74a3ee8cc769effab4b05">  699</a></span><span class="preprocessor">#define CY_LIB_SLOWCLK_ILO_CR0_REG      (*(reg8 *) CYREG_SLOWCLK_ILO_CR0)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a8a5bf1c265255ac7d36e5e77703a3f16">  700</a></span><span class="preprocessor">#define CY_LIB_SLOWCLK_ILO_CR0_PTR      ( (reg8 *) CYREG_SLOWCLK_ILO_CR0)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span> </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span> </div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>    <span class="comment">/* Interrupt Vector Table Offset */</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1721e1566209ea681d6c018ced3bbaa6">  710</a></span><span class="preprocessor">    #define CY_INT_VECT_TABLE           ((cyisraddress **) CYREG_NVIC_VECT_OFFSET)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span> </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    <span class="comment">/* Interrupt Priority 0-31 */</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a65a70cda75e03020e2399fb85a968efc">  713</a></span><span class="preprocessor">    #define CY_INT_PRIORITY_REG         (* (reg8 *) CYREG_NVIC_PRI_0)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a456582f92e574e495fcf5fae345a0b33">  714</a></span><span class="preprocessor">    #define CY_INT_PRIORITY_PTR         (  (reg8 *) CYREG_NVIC_PRI_0)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span> </div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>    <span class="comment">/* Interrupt Enable Set 0-31 */</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa1e0d39ed3b342a4b7329e43faab9820">  717</a></span><span class="preprocessor">    #define CY_INT_ENABLE_REG           (* (reg32 *) CYREG_NVIC_SETENA0)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac5c7ad052af7fdcf26694cb1675a4526">  718</a></span><span class="preprocessor">    #define CY_INT_ENABLE_PTR           (  (reg32 *) CYREG_NVIC_SETENA0)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>    <span class="comment">/* Interrupt Enable Clear 0-31 */</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ad373192735bb384efb9e4c551a8d396c">  721</a></span><span class="preprocessor">    #define CY_INT_CLEAR_REG            (* (reg32 *) CYREG_NVIC_CLRENA0)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1ee0cd211d9518b296ab96ec116d17ca">  722</a></span><span class="preprocessor">    #define CY_INT_CLEAR_PTR            (  (reg32 *) CYREG_NVIC_CLRENA0)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span> </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>    <span class="comment">/* Interrupt Pending Set 0-31 */</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1cc78bf5e401412e67c19633e5c5cc0f">  725</a></span><span class="preprocessor">    #define CY_INT_SET_PEND_REG         (* (reg32 *) CYREG_NVIC_SETPEND0)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a5247712bea8207fcbe3680ca90450231">  726</a></span><span class="preprocessor">    #define CY_INT_SET_PEND_PTR         (  (reg32 *) CYREG_NVIC_SETPEND0)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span> </div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>    <span class="comment">/* Interrupt Pending Clear 0-31 */</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#abbd5626c9988e7237ea8c4db50b8736b">  729</a></span><span class="preprocessor">    #define CY_INT_CLR_PEND_REG         (* (reg32 *) CYREG_NVIC_CLRPEND0)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a616fd83a6f009581127b48b4620b3ea1">  730</a></span><span class="preprocessor">    #define CY_INT_CLR_PEND_PTR         (  (reg32 *) CYREG_NVIC_CLRPEND0)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    <span class="comment">/* Cache Control Register */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab5aae2252af590b5c0e628b1193e643e">  733</a></span><span class="preprocessor">    #define CY_CACHE_CONTROL_REG        (* (reg16 *) CYREG_CACHE_CC_CTL )</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0a8dc725d0e4ba79b5cf70bcf12b19ae">  734</a></span><span class="preprocessor">    #define CY_CACHE_CONTROL_PTR        (  (reg16 *) CYREG_CACHE_CC_CTL )</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span> </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>    <span class="comment">/* System tick registers */</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a150f4dc0c02adead03984072ab8b1671">  737</a></span><span class="preprocessor">    #define CY_SYS_SYST_CSR_REG         (*(reg32 *) CYREG_NVIC_SYSTICK_CTL)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#acea9005c2788cacc4a5b9c44cbc7630b">  738</a></span><span class="preprocessor">    #define CY_SYS_SYST_CSR_PTR         ( (reg32 *) CYREG_NVIC_SYSTICK_CTL)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span> </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac9e6e1b9a4912e54ee0f7f3eda83fa6b">  740</a></span><span class="preprocessor">    #define CY_SYS_SYST_RVR_REG         (*(reg32 *) CYREG_NVIC_SYSTICK_RELOAD)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a43417214278c7f64b30cc5d3a60c7b46">  741</a></span><span class="preprocessor">    #define CY_SYS_SYST_RVR_PTR         ( (reg32 *) CYREG_NVIC_SYSTICK_RELOAD)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span> </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a24f2ae0b678d38d5b803c7d9f4214d65">  743</a></span><span class="preprocessor">    #define CY_SYS_SYST_CVR_REG         (*(reg32 *) CYREG_NVIC_SYSTICK_CURRENT)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a7eec09b957798a563e4b1431e75b6314">  744</a></span><span class="preprocessor">    #define CY_SYS_SYST_CVR_PTR         ( (reg32 *) CYREG_NVIC_SYSTICK_CURRENT)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span> </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1f8b4979824e1a62f93ed2017f168f2f">  746</a></span><span class="preprocessor">    #define CY_SYS_SYST_CALIB_REG       (*(reg32 *) CYREG_NVIC_SYSTICK_CAL)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a19dd87c6c8c35a64e0c1edf90415849d">  747</a></span><span class="preprocessor">    #define CY_SYS_SYST_CALIB_PTR       ( (reg32 *) CYREG_NVIC_SYSTICK_CAL)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">#elif (CY_PSOC3)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span> </div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>    <span class="comment">/* Interrupt Address Vector registers */</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">    #define CY_INT_VECT_TABLE           ((cyisraddress CYXDATA *) CYREG_INTC_VECT_MBASE)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>    <span class="comment">/* Interrupt Controller Priority Registers */</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="preprocessor">    #define CY_INT_PRIORITY_REG         (* (reg8 *) CYREG_INTC_PRIOR0)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">    #define CY_INT_PRIORITY_PTR         (  (reg8 *) CYREG_INTC_PRIOR0)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>    <span class="comment">/* Interrupt Controller Set Enable Registers */</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="preprocessor">    #define CY_INT_ENABLE_REG           (* (reg8 *) CYREG_INTC_SET_EN0)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">    #define CY_INT_ENABLE_PTR           (  (reg8 *) CYREG_INTC_SET_EN0)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span> </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">    #define CY_INT_SET_EN0_REG          (* (reg8 *) CYREG_INTC_SET_EN0)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">    #define CY_INT_SET_EN0_PTR          (  (reg8 *) CYREG_INTC_SET_EN0)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span> </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">    #define CY_INT_SET_EN1_REG          (* (reg8 *) CYREG_INTC_SET_EN1)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">    #define CY_INT_SET_EN1_PTR          (  (reg8 *) CYREG_INTC_SET_EN1)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="preprocessor">    #define CY_INT_SET_EN2_REG          (* (reg8 *) CYREG_INTC_SET_EN2)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="preprocessor">    #define CY_INT_SET_EN2_PTR          (  (reg8 *) CYREG_INTC_SET_EN2)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="preprocessor">    #define CY_INT_SET_EN3_REG          (* (reg8 *) CYREG_INTC_SET_EN3)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="preprocessor">    #define CY_INT_SET_EN3_PTR          (  (reg8 *) CYREG_INTC_SET_EN3)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span> </div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>    <span class="comment">/* Interrupt Controller Clear Enable Registers */</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">    #define CY_INT_CLEAR_REG            (* (reg8 *) CYREG_INTC_CLR_EN0)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">    #define CY_INT_CLEAR_PTR            (  (reg8 *) CYREG_INTC_CLR_EN0)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="preprocessor">    #define CY_INT_CLR_EN0_REG          (* (reg8 *) CYREG_INTC_CLR_EN0)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="preprocessor">    #define CY_INT_CLR_EN0_PTR          (  (reg8 *) CYREG_INTC_CLR_EN0)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">    #define CY_INT_CLR_EN1_REG          (* (reg8 *) CYREG_INTC_CLR_EN1)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="preprocessor">    #define CY_INT_CLR_EN1_PTR          (  (reg8 *) CYREG_INTC_CLR_EN1)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span> </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">    #define CY_INT_CLR_EN2_REG          (* (reg8 *) CYREG_INTC_CLR_EN2)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">    #define CY_INT_CLR_EN2_PTR          (  (reg8 *) CYREG_INTC_CLR_EN2)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span> </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">    #define CY_INT_CLR_EN3_REG          (* (reg8 *) CYREG_INTC_CLR_EN3)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="preprocessor">    #define CY_INT_CLR_EN3_PTR          (  (reg8 *) CYREG_INTC_CLR_EN3)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span> </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span> </div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>    <span class="comment">/* Interrupt Controller Set Pend Registers */</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">    #define CY_INT_SET_PEND_REG         (* (reg8 *) CYREG_INTC_SET_PD0)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">    #define CY_INT_SET_PEND_PTR         (  (reg8 *) CYREG_INTC_SET_PD0)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>    <span class="comment">/* Interrupt Controller Clear Pend Registers */</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="preprocessor">    #define CY_INT_CLR_PEND_REG         (* (reg8 *) CYREG_INTC_CLR_PD0)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="preprocessor">    #define CY_INT_CLR_PEND_PTR         (  (reg8 *) CYREG_INTC_CLR_PD0)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span> </div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>    <span class="comment">/* Access Interrupt Controller Registers based on interrupt number */</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="preprocessor">    #define CY_INT_SET_EN_INDX_PTR(number)    ((reg8 *) (CYREG_INTC_SET_EN0 + (((number) &amp; CY_INT_NUMBER_MASK) &gt;&gt; 3u)))</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="preprocessor">    #define CY_INT_CLR_EN_INDX_PTR(number)    ((reg8 *) (CYREG_INTC_CLR_EN0 + (((number) &amp; CY_INT_NUMBER_MASK) &gt;&gt; 3u)))</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="preprocessor">    #define CY_INT_CLR_PEND_INDX_PTR(number)  ((reg8 *) (CYREG_INTC_CLR_PD0 + (((number) &amp; CY_INT_NUMBER_MASK) &gt;&gt; 3u)))</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">    #define CY_INT_SET_PEND_INDX_PTR(number)  ((reg8 *) (CYREG_INTC_SET_PD0 + (((number) &amp; CY_INT_NUMBER_MASK) &gt;&gt; 3u)))</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span> </div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span> </div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">#if !defined(NDEBUG)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a54ed8ac3ea0dd36764e81150f941cb5a">  825</a></span><span class="preprocessor">    #define CYASSERT(x)     { \</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">                                if(!(x)) \</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">                                { \</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="preprocessor">                                    CyHalt((uint8) 0u); \</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="preprocessor">                                } \</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="preprocessor">                            }</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="preprocessor">    #define CYASSERT(x)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="preprocessor">#endif </span><span class="comment">/* !defined(NDEBUG) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span> </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span> </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">/* Reset register fields of RESET_SR0 (CyResetStatus) */</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1d4097d56a9016ff338c4985ba96da84">  837</a></span><span class="preprocessor">#define CY_RESET_LVID               (0x01u)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ad3b20ca04cbb96ec9882615b868607b7">  838</a></span><span class="preprocessor">#define CY_RESET_LVIA               (0x02u)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac5f93bc40d9dd7c3b4a7d3f1b919de4c">  839</a></span><span class="preprocessor">#define CY_RESET_HVIA               (0x04u)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a88fa6d93c8ab09ebd59db6960b2d26b3">  840</a></span><span class="preprocessor">#define CY_RESET_WD                 (0x08u)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac75725bdac22ff3b3a3e55fa4acfc1d4">  841</a></span><span class="preprocessor">#define CY_RESET_SW                 (0x20u)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa6debc301f666cef60cf4ada41a77bcb">  842</a></span><span class="preprocessor">#define CY_RESET_GPIO0              (0x40u)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#abff4f780b0717d0ac8731414c577f116">  843</a></span><span class="preprocessor">#define CY_RESET_GPIO1              (0x80u)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span> </div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">/* Interrupt Controller Configuration and Status Register */</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="preprocessor">    #define INTERRUPT_CSR               ((reg8 *) CYREG_INTC_CSR_EN)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">    #define DISABLE_IRQ_SET             ((uint8)(0x01u &lt;&lt; 1u))    </span><span class="comment">/* INTC_CSR_EN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="preprocessor">    #define INTERRUPT_DISABLE_IRQ       {*INTERRUPT_CSR |= DISABLE_IRQ_SET;}</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="preprocessor">    #define INTERRUPT_ENABLE_IRQ        {*INTERRUPT_CSR = (uint8)(~DISABLE_IRQ_SET);}</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span> </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="preprocessor">    #define CyGlobalIntEnable           {__enable_irq();}</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="preprocessor">    #define CyGlobalIntDisable          {__disable_irq();}</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="preprocessor">#elif defined(__GNUC__) || defined (__ICCARM__)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="preprocessor">    #define CyGlobalIntEnable           {__asm(&quot;CPSIE   i&quot;</span>);}</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="preprocessor">    #define CyGlobalIntDisable          {__asm(&quot;CPSID   i&quot;</span>);}</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="preprocessor">#elif defined(__C51__)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="preprocessor">    #define CyGlobalIntEnable           {\</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="preprocessor">                                            EA = 1u; \</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="preprocessor">                                            INTERRUPT_ENABLE_IRQ\</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="preprocessor">                                        }</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span> </div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="preprocessor">    #define CyGlobalIntDisable          {\</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="preprocessor">                                            INTERRUPT_DISABLE_IRQ; \</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="preprocessor">                                            CY_NOP; \</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="preprocessor">                                            EA = 0u;\</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="preprocessor">                                        }</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="preprocessor">    #error No compiler toolchain defined</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af92f0a987ee3fb933ecd860e1ba3059f">  874</a></span><span class="preprocessor">    #define CyGlobalIntEnable</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a68ba8a1b2a1e6ea6642d7fa92713e33e">  875</a></span><span class="preprocessor">    #define CyGlobalIntDisable</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="preprocessor">#endif  </span><span class="comment">/* (__ARMCC_VERSION) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span> </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">#ifdef CYREG_MLOGIC_CPU_SCR_CPU_SCR</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a62fc4a5a22b61673f727e3ccb3739340">  880</a></span><span class="preprocessor">    #define CYDEV_HALT_CPU      CY_SET_REG8(CYREG_MLOGIC_CPU_SCR_CPU_SCR, 0x01u)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="preprocessor">    #define CYDEV_HALT_CPU      CY_SET_REG8(CYREG_MLOGIC_CPU_SCR, 0x01u)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="preprocessor">#endif  </span><span class="comment">/* (CYREG_MLOGIC_CPU_SCR_CPU_SCR) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span> </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="preprocessor">#ifdef CYREG_MLOGIC_REV_ID_REV_ID</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="preprocessor">    #define CYDEV_CHIP_REV_ACTUAL       (CY_GET_REG8(CYREG_MLOGIC_REV_ID_REV_ID))</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af8b5e5b144f53998977e4e1bdce44fc9">  889</a></span><span class="preprocessor">    #define CYDEV_CHIP_REV_ACTUAL       (CY_GET_REG8(CYREG_MLOGIC_REV_ID))</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="preprocessor">#endif  </span><span class="comment">/* (CYREG_MLOGIC_REV_ID_REV_ID) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span> </div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a57e611b7adc348cf37aaccf64fc80b97">  896</a></span><span class="preprocessor">#define CY_CACHE_CONTROL_FLUSH          (0x0004u)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a3ef68ec4a269d000bda22f4e021e2882">  897</a></span><span class="preprocessor">#define CY_LIB_RESET_CR2_RESET          (0x01u)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span> </div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>    <span class="comment">/* System tick API constants */</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a2134aac35ad0f6cf3fefdd9046017c8f">  901</a></span><span class="preprocessor">    #define CY_SYS_SYST_CSR_ENABLE              ((uint32) (0x01u))</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1f7a08a30182453de0e972210ef20be1">  902</a></span><span class="preprocessor">    #define CY_SYS_SYST_CSR_ENABLE_INT          ((uint32) (0x02u))</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab94408a1b8313ce7e03c4064ed80e18f">  903</a></span><span class="preprocessor">    #define CY_SYS_SYST_CSR_CLK_SOURCE_SHIFT    ((uint32) (0x02u))</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a43df17a85f6b956916e9c52a44fffb21">  904</a></span><span class="preprocessor">    #define CY_SYS_SYST_CSR_COUNTFLAG_SHIFT     ((uint32) (16u))</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a578bc7f7e63ee331333d2becee8566df">  905</a></span><span class="preprocessor">    #define CY_SYS_SYST_CSR_CLK_SRC_SYSCLK      ((uint32) (1u))</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a684c460b7b7cb4d35bf159cc35fa1234">  906</a></span><span class="preprocessor">    #define CY_SYS_SYST_CSR_CLK_SRC_LFCLK       ((uint32) (0u))</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a42ee73e75deb37685ccdf5a5ba560016">  907</a></span><span class="preprocessor">    #define CY_SYS_SYST_RVR_CNT_MASK            ((uint32) (0x00FFFFFFu))</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af7643310acd19a01fabee6fa078937b0">  908</a></span><span class="preprocessor">    #define CY_SYS_SYST_CVR_CNT_MASK            ((uint32) (0x00FFFFFFu))</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a13b753449adfc0805c73bf3fdd2c03e6">  909</a></span><span class="preprocessor">    #define CY_SYS_SYST_NUM_OF_CALLBACKS        ((uint32) (5u))</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="preprocessor">#endif </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span> </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span> </div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aca45dfd9f5c3d17ee8baeb91c61ee760">  919</a></span><span class="preprocessor">    #define CY_INT_IRQ_BASE             (16u)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span> </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">#elif (CY_PSOC3)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span> </div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="preprocessor">    #define CY_INT_IRQ_BASE             (0u)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span> </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">/* Valid range of interrupt 0-31 */</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0c639fcfaa3ffd19e810339ee46c42e4">  928</a></span><span class="preprocessor">#define CY_INT_NUMBER_MAX               (31u)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span> </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment">/* Valid range of system interrupt 0-15 */</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a351f09040376494cdf0c2dd3c84a5ed2">  931</a></span><span class="preprocessor">#define CY_INT_SYS_NUMBER_MAX           (15u)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span> </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment">/* Valid range of system priority 0-7 */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a01e1952a0938808af7571c71bf82e81f">  934</a></span><span class="preprocessor">#define CY_INT_PRIORITY_MAX             (7u)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span> </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">/* Mask to get valid range of interrupt 0-31 */</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a29f15017bd637cf297176512ec718591">  937</a></span><span class="preprocessor">#define CY_INT_NUMBER_MASK              (0x1Fu)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span> </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">/* Mask to get valid range of system priority 0-7 */</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac568f6f3c77d12c404dcdf73fa3f9fa0">  940</a></span><span class="preprocessor">#define CY_INT_PRIORITY_MASK            (0x7u)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span> </div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment">/* Mask to get valid range of system interrupt 0-15 */</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a25e695c61ebe8ceadee408ad7e07fc82">  943</a></span><span class="preprocessor">#define CY_INT_SYS_NUMBER_MASK          (0xFu)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span> </div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span> </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>    <span class="comment">/* CyIntSetSysVector()/CyIntGetSysVector() - parameter definitions */</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af40a6c738c144c2ae705ad4e95fcf546">  948</a></span><span class="preprocessor">    #define CY_INT_NMI_IRQN                  ( 2u)      </span><span class="comment">/* Non Maskable Interrupt      */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a7b77254a6daf0c848a7b80ee480dca83">  949</a></span><span class="preprocessor">    #define CY_INT_HARD_FAULT_IRQN           ( 3u)      </span><span class="comment">/* Hard Fault Interrupt        */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a619ee588b275fc98bed53d84f69b362e">  950</a></span><span class="preprocessor">    #define CY_INT_MEM_MANAGE_IRQN           ( 4u)      </span><span class="comment">/* Memory Management Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a836cc47886c32924dd13bf15b2a36062">  951</a></span><span class="preprocessor">    #define CY_INT_BUS_FAULT_IRQN            ( 5u)      </span><span class="comment">/* Bus Fault Interrupt         */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a25c6d9303ab1d877fdb0f3336e4cbd83">  952</a></span><span class="preprocessor">    #define CY_INT_USAGE_FAULT_IRQN          ( 6u)      </span><span class="comment">/* Usage Fault Interrupt       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a882029d4f7c9cc7615a05c6b38da1ffb">  953</a></span><span class="preprocessor">    #define CY_INT_SVCALL_IRQN               (11u)      </span><span class="comment">/* SV Call Interrupt           */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a4b69ff2e6445f30f863634b812b895eb">  954</a></span><span class="preprocessor">    #define CY_INT_DEBUG_MONITOR_IRQN        (12u)      </span><span class="comment">/* Debug Monitor Interrupt     */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a10a781d94900a7ab195adf7329f06201">  955</a></span><span class="preprocessor">    #define CY_INT_PEND_SV_IRQN              (14u)      </span><span class="comment">/* Pend SV Interrupt           */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a4d97ca23308c2b47c4b26e759c916945">  956</a></span><span class="preprocessor">    #define CY_INT_SYSTICK_IRQN              (15u)      </span><span class="comment">/* System Tick Interrupt       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span> </div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span> </div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span> </div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span> </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span> </div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af265287a2a192cf9d174c9c23a9bcb3a">  975</a></span><span class="preprocessor">    #define CyIntEnable(number)     CY_SET_REG32(CY_INT_ENABLE_PTR, ((uint32)((uint32)1u &lt;&lt; (0x1Fu &amp; (number)))))</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span> </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span> </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ace6480a5cfdb93a986b36d32fb06d900">  986</a></span><span class="preprocessor">    #define CyIntDisable(number)     CY_SET_REG32(CY_INT_CLEAR_PTR, ((uint32)((uint32)1u &lt;&lt; (0x1Fu &amp; (number)))))</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span> </div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span> </div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a470b623dcf39d6873f0a110e92c5cfbe">  998</a></span><span class="preprocessor">    #define CyIntSetPending(number)     CY_SET_REG32(CY_INT_SET_PEND_PTR, ((uint32)((uint32)1u &lt;&lt; (0x1Fu &amp; (number)))))</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span> </div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span> </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#afbef3dd5f550c13b994b5937d7b4dc5b"> 1010</a></span><span class="preprocessor">    #define CyIntClearPending(number)   CY_SET_REG32(CY_INT_CLR_PEND_PTR, ((uint32)((uint32)1u &lt;&lt; (0x1Fu &amp; (number)))))</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span> </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span> </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">#else   </span><span class="comment">/* PSoC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span> </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span> </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor">    #define CyIntEnable(number)   CY_SET_REG8(CY_INT_SET_EN_INDX_PTR((number)), \</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">                                          ((uint8)(1u &lt;&lt; (0x07u &amp; (number)))))</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span> </div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span> </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="preprocessor">    #define CyIntDisable(number)   CY_SET_REG8(CY_INT_CLR_EN_INDX_PTR((number)), \</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="preprocessor">                                          ((uint8)(1u &lt;&lt; (0x07u &amp; (number)))))</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span> </div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span> </div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">    #define CyIntSetPending(number)   CY_SET_REG8(CY_INT_SET_PEND_INDX_PTR((number)), \</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">                                                  ((uint8)(1u &lt;&lt; (0x07u &amp; (number)))))</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span> </div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span> </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="preprocessor">    #define CyIntClearPending(number)   CY_SET_REG8(CY_INT_CLR_PEND_INDX_PTR((number)), \</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="preprocessor">                                                    ((uint8)(1u &lt;&lt; (0x07u &amp; (number)))))</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span> </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span> </div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span> </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span> </div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac65c8b8f665e42fab42d2a6a064182fc"> 1084</a></span><span class="preprocessor">#define CYGlobalIntEnable       CyGlobalIntEnable</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#afd956810cce163240e40a90d9fa3442b"> 1085</a></span><span class="preprocessor">#define CYGlobalIntDisable      CyGlobalIntDisable</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span> </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#abd99bc20cde619bf00ec03a5911ff10b"> 1087</a></span><span class="preprocessor">#define cymemset(s,c,n)         memset((s),(c),(n))</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab1672994ee5266a6c1ce3ceb4d9dcc3b"> 1088</a></span><span class="preprocessor">#define cymemcpy(d,s,n)         memcpy((d),(s),(n))</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span> </div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ae9dcef55d84eb7c3fd1286e752e09e15"> 1090</a></span><span class="preprocessor">#define MFGCFG_X32_TR_PTR               (CY_CLK_XTAL32_TR_PTR)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a301aea08e1af63b406b7779e3cf2aa3d"> 1091</a></span><span class="preprocessor">#define MFGCFG_X32_TR                   (CY_CLK_XTAL32_TR_REG)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a6797e62143d273f3ee435869c8b8048c"> 1092</a></span><span class="preprocessor">#define SLOWCLK_X32_TST_PTR             (CY_CLK_XTAL32_TST_PTR)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ae7db565b1dc6f098ca1ba3facd5bf719"> 1093</a></span><span class="preprocessor">#define SLOWCLK_X32_TST                 (CY_CLK_XTAL32_TST_REG)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a3ba0d80ab2aa4c929e67ff2b86d6ac38"> 1094</a></span><span class="preprocessor">#define SLOWCLK_X32_CR_PTR              (CY_CLK_XTAL32_CR_PTR)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0475153d231e5734ac25fbc58a27179c"> 1095</a></span><span class="preprocessor">#define SLOWCLK_X32_CR                  (CY_CLK_XTAL32_CR_REG)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa407ce9e8fbccf30c1202a98074ca078"> 1096</a></span><span class="preprocessor">#define SLOWCLK_X32_CFG_PTR             (CY_CLK_XTAL32_CFG_PTR)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a8fb8b1ee91d69e20103a6cbbac2504ee"> 1097</a></span><span class="preprocessor">#define SLOWCLK_X32_CFG                 (CY_CLK_XTAL32_CFG_REG)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span> </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa9f8b9dc7e1dcd6319cdfb47901d7721"> 1099</a></span><span class="preprocessor">#define X32_CONTROL_ANA_STAT            (CY_CLK_XTAL32_CR_ANA_STAT)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a238c07c5a9caaf7bf3686c70cb3577c8"> 1100</a></span><span class="preprocessor">#define X32_CONTROL_DIG_STAT            (0x10u)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ae3079fc4b5d7d6c9a194540b3e5bd036"> 1101</a></span><span class="preprocessor">#define X32_CONTROL_LPM                 (CY_CLK_XTAL32_CR_LPM)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a676c347cc097732ccc5bcc5714c8eb4f"> 1102</a></span><span class="preprocessor">#define X32_CONTROL_LPM_POSITION        (1u)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0a8f5c3719ce8d5fa80c3974256c1453"> 1103</a></span><span class="preprocessor">#define X32_CONTROL_X32EN               (CY_CLK_XTAL32_CR_EN)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1b90f187ae3f283178eaa0a688034414"> 1104</a></span><span class="preprocessor">#define X32_CONTROL_PDBEN           (CY_CLK_XTAL32_CR_PDBEN)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a2db9ea7da96a64dde34f528de9565498"> 1105</a></span><span class="preprocessor">#define X32_TR_DPMODE                   (CY_CLK_XTAL32_TR_STARTUP)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aac16195ad6fa27850959833869ba6ecb"> 1106</a></span><span class="preprocessor">#define X32_TR_CLEAR                    (CY_CLK_XTAL32_TR_POWERDOWN)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a5cc54e09cdb818d365327e6edc750a53"> 1107</a></span><span class="preprocessor">#define X32_TR_HPMODE                   (CY_CLK_XTAL32_TR_HIGH_POWER)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a59682e53badac2261d23ddb5f5ae842f"> 1108</a></span><span class="preprocessor">#define X32_TR_LPMODE                   (CY_CLK_XTAL32_TR_LOW_POWER)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab972b1443817379256ea9fd72cd3ab68"> 1109</a></span><span class="preprocessor">#define X32_TST_SETALL                  (CY_CLK_XTAL32_TST_DEFAULT)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1a0755a9cb4832b58c3c192776a58a55"> 1110</a></span><span class="preprocessor">#define X32_CFG_LP_BITS_MASK            (CY_CLK_XTAL32_CFG_LP_MASK)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a867ac745db4414d54b422acabe3bf18e"> 1111</a></span><span class="preprocessor">#define X32_CFG_LP_DEFAULT              (CY_CLK_XTAL32_CFG_LP_DEFAULT)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a89b37a8c77364bcf5ca1ce3cf25a65b1"> 1112</a></span><span class="preprocessor">#define X32_CFG_LOWPOWERMODE            (0x80u)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a7944efb32944842eac48097807a747ca"> 1113</a></span><span class="preprocessor">#define X32_CFG_LP_LOWPOWER             (0x8u)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1d8f8bb0d0df6d9428e90a2bb354b35f"> 1114</a></span><span class="preprocessor">#define CY_X32_HIGHPOWER_MODE           (0u)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a9298b988184707fb0bba0c74be8833e2"> 1115</a></span><span class="preprocessor">#define CY_X32_LOWPOWER_MODE            (1u)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a132b4e26b8369b12a313529190983700"> 1116</a></span><span class="preprocessor">#define CY_XTAL32K_DIG_STAT             (0x10u)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aef48230c0496f9cecdc31568750e74ca"> 1117</a></span><span class="preprocessor">#define CY_XTAL32K_STAT_FIELDS          (0x30u)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a9342f835f49c03457ed5e6f401249de3"> 1118</a></span><span class="preprocessor">#define CY_XTAL32K_DIG_STAT_UNSTABLE    (0u)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a3efef9b2b02f128291bf5f9fde2a073e"> 1119</a></span><span class="preprocessor">#define CY_XTAL32K_ANA_STAT_UNSTABLE    (0x0u)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af8368e760846da00001760dc57999352"> 1120</a></span><span class="preprocessor">#define CY_XTAL32K_STATUS               (0x20u)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span> </div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a7733b9c3cfa22a2739e725fd05b06ca4"> 1122</a></span><span class="preprocessor">#define FASTCLK_XMHZ_CSR_PTR            (CY_CLK_XMHZ_CSR_PTR)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a564c7cccfc21b04973043aa9d194343b"> 1123</a></span><span class="preprocessor">#define FASTCLK_XMHZ_CSR                (CY_CLK_XMHZ_CSR_REG)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a05a540a08c065d972c7e47a14e57bd2a"> 1124</a></span><span class="preprocessor">#define FASTCLK_XMHZ_CFG0_PTR           (CY_CLK_XMHZ_CFG0_PTR)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a155785abd4204da0401a3acebada05ae"> 1125</a></span><span class="preprocessor">#define FASTCLK_XMHZ_CFG0               (CY_CLK_XMHZ_CFG0_REG)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac7e07f7a9f497376d8737cc51bddde8a"> 1126</a></span><span class="preprocessor">#define FASTCLK_XMHZ_CFG1_PTR           (CY_CLK_XMHZ_CFG1_PTR)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a7916023be4a9ac25d72d2eb80c95acdc"> 1127</a></span><span class="preprocessor">#define FASTCLK_XMHZ_CFG1               (CY_CLK_XMHZ_CFG1_REG)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a2055401ba3a2f79f6b738cca5ce71b96"> 1128</a></span><span class="preprocessor">#define FASTCLK_XMHZ_GAINMASK           (CY_CLK_XMHZ_CFG0_XCFG_MASK)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac2e114f83b41767269615c6b4984efba"> 1129</a></span><span class="preprocessor">#define FASTCLK_XMHZ_VREFMASK           (CY_CLK_XMHZ_CFG1_VREF_FB_MASK)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a66a828203a35b90ae576133b6a5dc271"> 1130</a></span><span class="preprocessor">#define FASTCLK_XMHZ_VREF_WD_MASK       (CY_CLK_XMHZ_CFG1_VREF_WD_MASK)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#afbcefe8102ffe2bc655f5c8d571fe9cf"> 1131</a></span><span class="preprocessor">#define XMHZ_CONTROL_ENABLE             (CY_CLK_XMHZ_CSR_ENABLE)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a85674f7f818a0e9de3a7d1d56573af3a"> 1132</a></span><span class="preprocessor">#define X32_CONTROL_XERR_MASK           (CY_CLK_XMHZ_CSR_XERR)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a72ea4ff8e4ec4d2bb1e20dca1d9b256b"> 1133</a></span><span class="preprocessor">#define X32_CONTROL_XERR_DIS            (CY_CLK_XMHZ_CSR_XFB)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a53f8aabfe244b8efcf77bd2cb56d0f65"> 1134</a></span><span class="preprocessor">#define X32_CONTROL_XERR_POSITION       (7u)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af7fd7987f7eb49273bedb63333a07717"> 1135</a></span><span class="preprocessor">#define X32_CONTROL_FAULT_RECOVER       (CY_CLK_XMHZ_CSR_XPROT)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span> </div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a874545e50e8f21bc0e7f90337f011b68"> 1137</a></span><span class="preprocessor">#define CYWDT_CFG                       (CY_WDT_CFG_PTR)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a13b323aa8a35942501effa149fb5ed83"> 1138</a></span><span class="preprocessor">#define CYWDT_CR                        (CY_WDT_CR_PTR)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span> </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab7172b673fd886f5bc0e953f90d30c3a"> 1140</a></span><span class="preprocessor">#define CYWDT_TICKS_MASK                (CY_WDT_CFG_INTERVAL_MASK)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a4293423e6443ff34c3bd3baa10ac86b1"> 1141</a></span><span class="preprocessor">#define CYWDT_RESET                     (CY_WDT_CFG_CTW_RESET)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a4c78c7611ffeb7911b2d2cb71b78bed2"> 1142</a></span><span class="preprocessor">#define CYWDT_LPMODE_SHIFT              (CY_WDT_CFG_LPMODE_SHIFT)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a65e5456ea2e11ef8d03b517662035b28"> 1143</a></span><span class="preprocessor">#define CYWDT_LPMODE_MASK               (CY_WDT_CFG_LPMODE_MASK)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a65568fa477953fcce996df8f8fae21b7"> 1144</a></span><span class="preprocessor">#define CYWDT_ENABLE_BIT                (CY_WDT_CFG_WDR_EN)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span> </div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa3cc4d4ec885d927f3795df33caee437"> 1146</a></span><span class="preprocessor">#define FASTCLK_PLL_CFG0_PTR            (CY_CLK_PLL_CFG0_PTR)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#adb06f16311458d8946e8e39d387d7d70"> 1147</a></span><span class="preprocessor">#define FASTCLK_PLL_CFG0                (CY_CLK_PLL_CFG0_REG)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a76eadf15b1294a4d48056a2e0f894d42"> 1148</a></span><span class="preprocessor">#define FASTCLK_PLL_SR_PTR              (CY_CLK_PLL_SR_PTR)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab756d316bc00cc54595d85b2d87cd64b"> 1149</a></span><span class="preprocessor">#define FASTCLK_PLL_SR                  (CY_CLK_PLL_SR_REG)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a3e2ec011cc8c602aef1c6bb594ca2cfe"> 1151</a></span><span class="preprocessor">#define MAX_FASTCLK_PLL_Q_VALUE         (CY_CLK_PLL_MAX_Q_VALUE)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a2125517cff754310a576ef86dbbd5184"> 1152</a></span><span class="preprocessor">#define MIN_FASTCLK_PLL_Q_VALUE         (CY_CLK_PLL_MIN_Q_VALUE)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a2be4402d8b469c588f882ad2a0074a0c"> 1153</a></span><span class="preprocessor">#define MIN_FASTCLK_PLL_P_VALUE         (CY_CLK_PLL_MIN_P_VALUE)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a2e10f0711616d66c976fa6b3d5f7a39a"> 1154</a></span><span class="preprocessor">#define MIN_FASTCLK_PLL_CUR_VALUE       (CY_CLK_PLL_MIN_CUR_VALUE)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a4e7c406b6812ae438eb5f44fe6ee8194"> 1155</a></span><span class="preprocessor">#define MAX_FASTCLK_PLL_CUR_VALUE       (CY_CLK_PLL_MAX_CUR_VALUE)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span> </div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a5f211fad27c2f9136ca8a1f7299aca60"> 1157</a></span><span class="preprocessor">#define PLL_CONTROL_ENABLE              (CY_CLK_PLL_ENABLE)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a781a87597fbe01bdf0fb13f615fc2f3c"> 1158</a></span><span class="preprocessor">#define PLL_STATUS_LOCK                 (CY_CLK_PLL_LOCK_STATUS)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a424afbd1a85d1bc1574a5a21c2ce4df7"> 1159</a></span><span class="preprocessor">#define PLL_STATUS_ENABLED              (CY_CLK_PLL_ENABLE)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a529d6ad296d48074e04beeaf9c2c2925"> 1160</a></span><span class="preprocessor">#define PLL_CURRENT_POSITION            (CY_CLK_PLL_CURRENT_POSITION)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a810902820cad2e90e2b089818e310940"> 1161</a></span><span class="preprocessor">#define PLL_VCO_GAIN_2                  (2u)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span> </div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a899f121003ccba4f9162f11229f85131"> 1163</a></span><span class="preprocessor">#define FASTCLK_PLL_Q_PTR              (CY_CLK_PLL_Q_PTR)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1b0b4098712e508d040c71ffe5ec0c15"> 1164</a></span><span class="preprocessor">#define FASTCLK_PLL_Q                  (CY_CLK_PLL_Q_REG)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a9b48d26443cf10004f8857e1681ea142"> 1165</a></span><span class="preprocessor">#define FASTCLK_PLL_P_PTR              (CY_CLK_PLL_P_PTR)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ad5441b5cefb2b226c1daa7b58eab632b"> 1166</a></span><span class="preprocessor">#define FASTCLK_PLL_P                  (CY_CLK_PLL_P_REG)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#acb5f4dfc94f3b34c94a61fc5f5ccc339"> 1167</a></span><span class="preprocessor">#define FASTCLK_PLL_CFG1_PTR           (CY_CLK_PLL_CFG1_REG)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a28b07a0ce4555b17cabd0aebb8d920c6"> 1168</a></span><span class="preprocessor">#define FASTCLK_PLL_CFG1               (CY_CLK_PLL_CFG1_REG)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span> </div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aeb87fd6a23bd7b77caa33fad56561137"> 1170</a></span><span class="preprocessor">#define CY_VD_PRESISTENT_STATUS_REG    (CY_VD_PERSISTENT_STATUS_REG)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a44ce92d72124adcae1d00fbd129a80da"> 1171</a></span><span class="preprocessor">#define CY_VD_PRESISTENT_STATUS_PTR    (CY_VD_PERSISTENT_STATUS_PTR)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span> </div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span> </div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac634f81b44f5c06801c38fe70ee94bbf"> 1176</a></span><span class="preprocessor">    #define CYINT_IRQ_BASE      (CY_INT_IRQ_BASE)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span> </div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a03c2d0b0e695a6907c371546eeea59f5"> 1178</a></span><span class="preprocessor">    #define CYINT_VECT_TABLE    (CY_INT_VECT_TABLE)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab82c11fdf756ba8042b3bed84ea524a1"> 1179</a></span><span class="preprocessor">    #define CYINT_PRIORITY      (CY_INT_PRIORITY_PTR)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac326b4f653df94f29507d36a328c444f"> 1180</a></span><span class="preprocessor">    #define CYINT_ENABLE        (CY_INT_ENABLE_PTR)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a928bebecd6ca4c7d520a8a3cc7eeef92"> 1181</a></span><span class="preprocessor">    #define CYINT_CLEAR         (CY_INT_CLEAR_PTR)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a01f0a7c919cb3fc6fabb65e90514f93d"> 1182</a></span><span class="preprocessor">    #define CYINT_SET_PEND      (CY_INT_SET_PEND_PTR)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a6ba08dedccc6692ec08ba1cd2b7ceaac"> 1183</a></span><span class="preprocessor">    #define CYINT_CLR_PEND      (CY_INT_CLR_PEND_PTR)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac513a352b2aa6b80591bbee594369d99"> 1184</a></span><span class="preprocessor">    #define CACHE_CC_CTL        (CY_CACHE_CONTROL_PTR)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="preprocessor">#elif (CY_PSOC3)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span> </div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="preprocessor">    #define CYINT_IRQ_BASE      (CY_INT_IRQ_BASE)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span> </div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">    #define CYINT_VECT_TABLE    (CY_INT_VECT_TABLE)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">    #define CYINT_PRIORITY      (CY_INT_PRIORITY_PTR)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="preprocessor">    #define CYINT_ENABLE        (CY_INT_ENABLE_PTR)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="preprocessor">    #define CYINT_CLEAR         (CY_INT_CLEAR_PTR)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="preprocessor">    #define CYINT_SET_PEND      (CY_INT_SET_PEND_PTR)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="preprocessor">    #define CYINT_CLR_PEND      (CY_INT_CLR_PEND_PTR)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span> </div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span> </div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span> </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span> </div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0ae47ac81088e17ce34031dda896c6d2"> 1201</a></span><span class="preprocessor">#define BUS_AMASK_CLEAR                 (0xF0u)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab0a7a23ee94be38893767a64d6207c20"> 1202</a></span><span class="preprocessor">#define BUS_DMASK_CLEAR                 (0x00u)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af629c6403b8284ad0375f02ca610fd39"> 1203</a></span><span class="preprocessor">#define CLKDIST_LD_LOAD_SET             (0x01u)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac0b52fbc4630f09ae18894668f808ef3"> 1204</a></span><span class="preprocessor">#define CLKDIST_WRK0_MASK_SET           (0x80u) </span><span class="comment">/* Enable shadow loads */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a8d08958a97cd06ee08c43d237b26e6d4"> 1205</a></span><span class="preprocessor">#define MASTERCLK_DIVIDER_VALUE         (7u)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a24b488a94c2129ac12945516ee451c5c"> 1206</a></span><span class="preprocessor">#define CLKDIST_BCFG2_SSS_SET           (0x40u) </span><span class="comment">/* Sync source is same frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa9acc7d875ef3636ecdafc8c9f8e8184"> 1207</a></span><span class="preprocessor">#define MASTER_CLK_SRC_CLEAR            (0xFCu)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab080464f4d41c85b948552a7c2252ef9"> 1208</a></span><span class="preprocessor">#define IMO_DOUBLER_ENABLE              (0x10u)</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aedcb3a309aae4d674e436c8efe7827c4"> 1209</a></span><span class="preprocessor">#define CLOCK_IMO_IMO                   (0x20u)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a81990d394970e6f8bd40dfdf0540f147"> 1210</a></span><span class="preprocessor">#define CLOCK_IMO2X_XTAL                (0x40u)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a32a7b403ddeb68738dc2498b163f585e"> 1211</a></span><span class="preprocessor">#define CLOCK_IMO_RANGE_CLEAR           (0xF8u)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa253b61d13f5d12a65398ec225503efe"> 1212</a></span><span class="preprocessor">#define CLOCK_CONTROL_DIST_MASK         (0xFCu)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span> </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span> </div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a9af2d1413b2694a9f60463fe8b55529c"> 1215</a></span><span class="preprocessor">#define CLKDIST_AMASK                  (*(reg8 *) CYREG_CLKDIST_AMASK)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa28a9cf52894dc92a5861c58b91d1791"> 1216</a></span><span class="preprocessor">#define CLKDIST_AMASK_PTR              ( (reg8 *) CYREG_CLKDIST_AMASK)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a4339fd40636cf273c969b07f9d5a4e7e"> 1217</a></span><span class="preprocessor">#define CLKDIST_DMASK_PTR              ( (reg8 *) CYREG_CLKDIST_DMASK)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a239d1d251560ff4ddbd9621d264a6dfe"> 1218</a></span><span class="preprocessor">#define CLKDIST_DMASK                  (*(reg8 *) CYREG_CLKDIST_DMASK)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ad85efae9f105fec20a3da962e6e78be3"> 1219</a></span><span class="preprocessor">#define CLKDIST_BCFG2_PTR              ( (reg8 *) CYREG_CLKDIST_BCFG2)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab09ea57ee4bb298d6a85db76d568c5df"> 1220</a></span><span class="preprocessor">#define CLKDIST_BCFG2                  (*(reg8 *) CYREG_CLKDIST_BCFG2)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a9511d57f038a59874a88552654a0d041"> 1221</a></span><span class="preprocessor">#define CLKDIST_WRK0_PTR               ( (reg8 *) CYREG_CLKDIST_WRK0)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a4406156489a4a5cf5c7b049687932c5f"> 1222</a></span><span class="preprocessor">#define CLKDIST_WRK0                   (*(reg8 *) CYREG_CLKDIST_WRK0)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa1aae0b8c61eda3c9c8f26cf75e5f633"> 1223</a></span><span class="preprocessor">#define CLKDIST_LD_PTR                 ( (reg8 *) CYREG_CLKDIST_LD)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a8d2e244487e754e919557ce1460a2928"> 1224</a></span><span class="preprocessor">#define CLKDIST_LD                     (*(reg8 *) CYREG_CLKDIST_LD)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a25788fd7fc7691599a69bdcb1350e439"> 1225</a></span><span class="preprocessor">#define CLKDIST_BCFG0_PTR              ( (reg8 *) CYREG_CLKDIST_BCFG0)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a8ba86e3b6a5c73ffde10c94d6b70b3b5"> 1226</a></span><span class="preprocessor">#define CLKDIST_BCFG0                  (*(reg8 *) CYREG_CLKDIST_BCFG0)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aaa2173d65ed1e788113c00b49930d0ea"> 1227</a></span><span class="preprocessor">#define CLKDIST_MSTR0_PTR              ( (reg8 *) CYREG_CLKDIST_MSTR0)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a31e1aa66ded31a2fcc2cc22dadba2122"> 1228</a></span><span class="preprocessor">#define CLKDIST_MSTR0                  (*(reg8 *) CYREG_CLKDIST_MSTR0)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1dc1779d0343a95eccb2415c9d09f91e"> 1229</a></span><span class="preprocessor">#define FASTCLK_IMO_CR_PTR             ( (reg8 *) CYREG_FASTCLK_IMO_CR)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a22f3b9f20049d2ff13c5057a0dce11c2"> 1230</a></span><span class="preprocessor">#define FASTCLK_IMO_CR                 (*(reg8 *) CYREG_FASTCLK_IMO_CR)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a260fa609e1116c5cfa3cfec5d6da6da0"> 1231</a></span><span class="preprocessor">#define CLKDIST_CR_PTR                 ( (reg8 *) CYREG_CLKDIST_CR)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a738a1734f20388c33ca9d263ec830e5d"> 1232</a></span><span class="preprocessor">#define CLKDIST_CR                     (*(reg8 *) CYREG_CLKDIST_CR)</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span> </div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span> </div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aaf4cc91595c087da8e4059670dd1536e"> 1235</a></span><span class="preprocessor">#define IMO_PM_ENABLE                   (0x10u)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab52368d07dc78676e05a2c6f91a45a24"> 1236</a></span><span class="preprocessor">#define PM_ACT_CFG0_PTR                ( (reg8 *) CYREG_PM_ACT_CFG0)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a3638460aedc7b7243949d5d4aa449cfb"> 1237</a></span><span class="preprocessor">#define PM_ACT_CFG0                    (*(reg8 *) CYREG_PM_ACT_CFG0)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a64ce594a27b6f11dc960249dddbfae5e"> 1238</a></span><span class="preprocessor">#define SLOWCLK_ILO_CR0_PTR            ( (reg8 *) CYREG_SLOWCLK_ILO_CR0)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a3e3b280ee98b69c6f89a0612edf44456"> 1239</a></span><span class="preprocessor">#define SLOWCLK_ILO_CR0                (*(reg8 *) CYREG_SLOWCLK_ILO_CR0)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a2f4fe84145fd288aec64acdda3643dd5"> 1240</a></span><span class="preprocessor">#define ILO_CONTROL_PD_MODE             (0x10u)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac06340df4449874897c77e97b764abb9"> 1241</a></span><span class="preprocessor">#define ILO_CONTROL_PD_POSITION         (4u)</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#acb5e82ad5273753b748228c788b48ad9"> 1242</a></span><span class="preprocessor">#define ILO_CONTROL_1KHZ_ON             (0x02u)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a69a475b3df43149048c518f8082ab467"> 1243</a></span><span class="preprocessor">#define ILO_CONTROL_100KHZ_ON           (0x04u)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0bf2576d3e284da8932048fb354230a1"> 1244</a></span><span class="preprocessor">#define ILO_CONTROL_33KHZ_ON            (0x20u)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a53338c9f7c2dd83dbb86420b5a417cf6"> 1245</a></span><span class="preprocessor">#define PM_TW_CFG0_PTR                 ( (reg8 *) CYREG_PM_TW_CFG0)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab35e339ff24ffd99dd25b34be5814c48"> 1246</a></span><span class="preprocessor">#define PM_TW_CFG0                     (*(reg8 *) CYREG_PM_TW_CFG0)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#adf0cc5ff8e9c31c830511f6b05b51c23"> 1247</a></span><span class="preprocessor">#define PM_TW_CFG2_PTR                 ( (reg8 *) CYREG_PM_TW_CFG2)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a2cafae19c1538a5e19c9517d21e9e340"> 1248</a></span><span class="preprocessor">#define PM_TW_CFG2                     (*(reg8 *) CYREG_PM_TW_CFG2)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a7b5b074426754e450dede34d9b7fb323"> 1249</a></span><span class="preprocessor">#define RESET_CR2               ((reg8 *) CYREG_RESET_CR2)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a82d95de7bcaa0152ceffeb93330870ef"> 1250</a></span><span class="preprocessor">#define FASTCLK_IMO_USBCLK_ON_SET       (0x40u)</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a054f95254e8c3f6ca14e87d615802df8"> 1251</a></span><span class="preprocessor">#define CLOCK_IMO_3MHZ_VALUE            (0x03u)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a484bb765a1564b4be5761e5dd1737480"> 1252</a></span><span class="preprocessor">#define CLOCK_IMO_6MHZ_VALUE            (0x01u)</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aee70cfa4ee5910d89b4343e2e30a19d3"> 1253</a></span><span class="preprocessor">#define CLOCK_IMO_12MHZ_VALUE           (0x00u)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a9a9615baf11bcf5606838f2a228fbcd3"> 1254</a></span><span class="preprocessor">#define CLOCK_IMO_24MHZ_VALUE           (0x02u)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aedb8e04ee1ed63272837b9416e6a359d"> 1255</a></span><span class="preprocessor">#define CLOCK_IMO_48MHZ_VALUE           (0x04u)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a5ea77e43be801fe3c75362df1e129b2b"> 1256</a></span><span class="preprocessor">#define CLOCK_IMO_62MHZ_VALUE           (0x05u)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1c80423a9bca3b3b37900e34a3fb552a"> 1257</a></span><span class="preprocessor">#define CLOCK_IMO_74MHZ_VALUE           (0x06u)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0a35e1a1e8732174e4abfceee26b00ae"> 1258</a></span><span class="preprocessor">#define CLKDIST_DIV_POSITION            (4u)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aeb386e37fef30c6b5cdc5c1012456b68"> 1259</a></span><span class="preprocessor">#define CLKDIST_MSTR1_DIV_CLEAR         (0x0Fu)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aae85e821a19f699d4ec061342dcffefe"> 1260</a></span><span class="preprocessor">#define SFR_USER_CPUCLK_DIV_MASK        (0x0Fu)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a73a707c1729e5d79f4dc1989469511db"> 1261</a></span><span class="preprocessor">#define CLOCK_USB_ENABLE                (0x02u)</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a2db2c205a08dcae4d6940ead38f06afb"> 1262</a></span><span class="preprocessor">#define CLOCK_IMO_OUT_X2                (0x10u)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab04567c1083b62e83857bfd2a0408b82"> 1263</a></span><span class="preprocessor">#define CLOCK_IMO_OUT_X1                ((uint8)(~CLOCK_IMO_OUT_X2))</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a9fc3d7e8aca04b754686b2b2be810553"> 1264</a></span><span class="preprocessor">#define CLOCK_IMO2X_ECO                 ((uint8)(~CLOCK_IMO2X_DSI))</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0fd08a6ec4f9344cc8340c039b528b2d"> 1265</a></span><span class="preprocessor">#define USB_CLKDIST_CONFIG_MASK         (0x03u)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a2b9b4f219035b8d0effdbc806828393f"> 1266</a></span><span class="preprocessor">#define USB_CLK_IMO2X                   (0x00u)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a8439a963f05f9bc9510d65584402ded5"> 1267</a></span><span class="preprocessor">#define USB_CLK_IMO                     (0x01u)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a59cbad2263dfabb38488f14ac7790bd1"> 1268</a></span><span class="preprocessor">#define USB_CLK_PLL                     (0x02u)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ae3324261b5add954501806df784de626"> 1269</a></span><span class="preprocessor">#define USB_CLK_DSI                     (0x03u)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a3070fd4d61dcf6d4ef11149f981320e0"> 1270</a></span><span class="preprocessor">#define USB_CLK_DIV2_ON                 (0x04u)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1c54b3deb9de8e3c69e8e828a32cf5c0"> 1271</a></span><span class="preprocessor">#define USB_CLK_STOP_FLAG               (0x00u)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1676b19ea9e597acadf0a4d19965dd65"> 1272</a></span><span class="preprocessor">#define USB_CLK_START_FLAG              (0x01u)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a1e540e1b6602d35e9b90c27141b4052e"> 1273</a></span><span class="preprocessor">#define FTW_CLEAR_ALL_BITS              (0x00u)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a20ee4692a96b3d313c292fef9ff3b83f"> 1274</a></span><span class="preprocessor">#define FTW_CLEAR_FTW_BITS              (0xFCu)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a5f720064305726665e97188b69f11abe"> 1275</a></span><span class="preprocessor">#define FTW_ENABLE                      (0x01u)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a502f9879f2782b23170a9553b355073f"> 1276</a></span><span class="preprocessor">#define PM_STBY_CFG0_PTR               ( (reg8 *) CYREG_PM_STBY_CFG0)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a454ae8d6b4792b5676d146b88428e917"> 1277</a></span><span class="preprocessor">#define PM_STBY_CFG0                   (*(reg8 *) CYREG_PM_STBY_CFG0)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a95ed4edfd7c987749b192ad4432debbc"> 1278</a></span><span class="preprocessor">#define PM_AVAIL_CR2_PTR               ( (reg8 *) CYREG_PM_AVAIL_CR2)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aad90a4aacfb14a4dd8e8e159356f1e74"> 1279</a></span><span class="preprocessor">#define PM_AVAIL_CR2                   (*(reg8 *) CYREG_PM_AVAIL_CR2)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a4aac7bbbddee8736817611700410b05c"> 1280</a></span><span class="preprocessor">#define CLKDIST_UCFG_PTR               ( (reg8 *) CYREG_CLKDIST_UCFG)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aec28249b76d0bca60574cbcb067f62b2"> 1281</a></span><span class="preprocessor">#define CLKDIST_UCFG                   (*(reg8 *) CYREG_CLKDIST_UCFG)</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af0896e02d4cc0149c38d3e3e4562e1e8"> 1282</a></span><span class="preprocessor">#define CLKDIST_MSTR1_PTR              ( (reg8 *) CYREG_CLKDIST_MSTR1)</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a76bb3e03da0267eac273c963a0d630fa"> 1283</a></span><span class="preprocessor">#define CLKDIST_MSTR1                  (*(reg8 *) CYREG_CLKDIST_MSTR1)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ad6c36a2c38f7df53c4cb4e0717a16365"> 1284</a></span><span class="preprocessor">#define SFR_USER_CPUCLK_DIV_PTR        ((void far *) CYREG_SFR_USER_CPUCLK_DIV)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ac0ef25b892a67bbfc91c0f564a7d72f5"> 1285</a></span><span class="preprocessor">#define IMO_TR1_PTR                    ( (reg8 *) CYREG_IMO_TR1)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a4f05b2398c8f8656b721da4af339f11a"> 1286</a></span><span class="preprocessor">#define IMO_TR1                        (*(reg8 *) CYREG_IMO_TR1)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ae7f3141e4911956999986776e82aff07"> 1287</a></span><span class="preprocessor">#define CLOCK_CONTROL                  ( (reg8 *) CYREG_CLKDIST_CR)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ae564c8dc1610abe2be7ffb1df65ce4c7"> 1288</a></span><span class="preprocessor">#define CY_USB_CR1_PTR                 ( (reg8 *) CYREG_USB_CR1 )</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0a5de15c34614fca5ad781cc8096d072"> 1289</a></span><span class="preprocessor">#define CY_USB_CR1                     (*(reg8 *) CYREG_USB_CR1 )</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#aa47556053689dbc02d95c79c54bf48a5"> 1290</a></span><span class="preprocessor">#define USB_CLKDIST_CONFIG_PTR         ( (reg8 *) CYREG_CLKDIST_UCFG)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#adf7c447de08799d5c10cd55840edf9c7"> 1291</a></span><span class="preprocessor">#define USB_CLKDIST_CONFIG             (*(reg8 *) CYREG_CLKDIST_UCFG)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a0c90b8a9bdc06e05fa0946a15171f55e"> 1292</a></span><span class="preprocessor">#define CY_PM_ACT_CFG5_REG              (* (reg8 *) CYREG_PM_ACT_CFG5 )</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a8cba39ee2eeed2a037035c2e6a62f142"> 1293</a></span><span class="preprocessor">#define CY_PM_ACT_CFG5_PTR              (  (reg8 *) CYREG_PM_ACT_CFG5 )</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a263801a9f66f1632147a0b624e53b28c"> 1294</a></span><span class="preprocessor">#define CY_PM_STBY_CFG5_REG             (* (reg8 *) CYREG_PM_STBY_CFG5 )</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ae9a60f8d6c1e55ead4f3e7a2956aabe9"> 1295</a></span><span class="preprocessor">#define CY_PM_STBY_CFG5_PTR             (  (reg8 *) CYREG_PM_STBY_CFG5 )</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="preprocessor">    #define FLSHID_CUST_TABLES_IMO_3MHZ_PTR         ((void far *) CYREG_FLSHID_CUST_TABLES_IMO_3MHZ)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="preprocessor">    #define FLSHID_CUST_TABLES_IMO_6MHZ_PTR         ((void far *) CYREG_FLSHID_CUST_TABLES_IMO_6MHZ)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="preprocessor">    #define FLSHID_CUST_TABLES_IMO_12MHZ_PTR        ((void far *) CYREG_FLSHID_CUST_TABLES_IMO_12MHZ)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="preprocessor">    #define FLSHID_CUST_TABLES_IMO_24MHZ_PTR        ((void far *) CYREG_FLSHID_CUST_TABLES_IMO_24MHZ)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="preprocessor">    #define FLSHID_CUST_TABLES_IMO_67MHZ_PTR        ((void far *) CYREG_FLSHID_CUST_TABLES_IMO_67MHZ)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="preprocessor">    #define FLSHID_CUST_TABLES_IMO_80MHZ_PTR        ((void far *) CYREG_FLSHID_CUST_TABLES_IMO_80MHZ)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="preprocessor">    #define FLSHID_CUST_TABLES_IMO_USB_PTR          ((void far *) CYREG_FLSHID_CUST_TABLES_IMO_USB)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="preprocessor">    #define FLSHID_MFG_CFG_IMO_TR1_PTR              ((void far *) (CYREG_FLSHID_MFG_CFG_IMO_TR1 + 1u))</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="preprocessor"> #else</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ab6bec0c09bcf60731f084f08937ee531"> 1306</a></span><span class="preprocessor">    #define FLSHID_CUST_TABLES_IMO_3MHZ_PTR         ((reg8 *) CYREG_FLSHID_CUST_TABLES_IMO_3MHZ)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a9f98a41bba5b5620d583b393de8b9f3a"> 1307</a></span><span class="preprocessor">    #define FLSHID_CUST_TABLES_IMO_6MHZ_PTR         ((reg8 *) CYREG_FLSHID_CUST_TABLES_IMO_6MHZ)</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af7989434d2c59ab1e06f9b9aeb23f7f1"> 1308</a></span><span class="preprocessor">    #define FLSHID_CUST_TABLES_IMO_12MHZ_PTR        ((reg8 *) CYREG_FLSHID_CUST_TABLES_IMO_12MHZ)</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a5641058c12df728068c94372498c1eb9"> 1309</a></span><span class="preprocessor">    #define FLSHID_CUST_TABLES_IMO_24MHZ_PTR        ((reg8 *) CYREG_FLSHID_CUST_TABLES_IMO_24MHZ)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ae640dda3577f20856d616d7358eda98d"> 1310</a></span><span class="preprocessor">    #define FLSHID_CUST_TABLES_IMO_67MHZ_PTR        ((reg8 *) CYREG_FLSHID_CUST_TABLES_IMO_67MHZ)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a3803160953048b8074d7be9dadb5ab76"> 1311</a></span><span class="preprocessor">    #define FLSHID_CUST_TABLES_IMO_80MHZ_PTR        ((reg8 *) CYREG_FLSHID_CUST_TABLES_IMO_80MHZ)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a01a13d9f499daf6b0904806454c5a952"> 1312</a></span><span class="preprocessor">    #define FLSHID_CUST_TABLES_IMO_USB_PTR          ((reg8 *) CYREG_FLSHID_CUST_TABLES_IMO_USB)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a07abce0fdbc043e785069333e6002430"> 1313</a></span><span class="preprocessor">    #define FLSHID_MFG_CFG_IMO_TR1_PTR              ((reg8 *) (CYREG_FLSHID_MFG_CFG_IMO_TR1 + 1u))</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span> </div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span> </div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_BOOT_CYLIB_H) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span> </div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span> </div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment">/* [] END OF FILE */</span></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2cy_pm_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2cy_pm_8h.html">cyPm.h</a></div><div class="ttdoc">Provides the function definitions for the power management API.</div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2cydevice__trm_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2cydevice__trm_8h.html">cydevice_trm.h</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2cyfitter_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2cyfitter_8h.html">cyfitter.h</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2cytypes_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2cytypes_8h.html">cytypes.h</a></div><div class="ttdoc">CyTypes provides register access macros and approved types for use in firmware.</div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a001b6cd218276b1709d775d49bd6abb0"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a001b6cd218276b1709d775d49bd6abb0">CyIntSetVector</a></div><div class="ttdeci">cyisraddress CyIntSetVector(uint8 number, cyisraddress address)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02185">CyLib.c:2185</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a00bea093bbda5487cc7fbc8f74512db2"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a00bea093bbda5487cc7fbc8f74512db2">CyXTAL_DisableErrStatus</a></div><div class="ttdeci">void CyXTAL_DisableErrStatus(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01285">CyLib.c:1285</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a071a5639ef1122ff6f232bb0b8545170"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a071a5639ef1122ff6f232bb0b8545170">CyVdRealTimeStatus</a></div><div class="ttdeci">uint8 CyVdRealTimeStatus(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01949">CyLib.c:1949</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a08e492aa3eea206bd83ee045e743bd02"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a08e492aa3eea206bd83ee045e743bd02">CyIntSetPriority</a></div><div class="ttdeci">void CyIntSetPriority(uint8 number, uint8 priority)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02233">CyLib.c:2233</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a0a5476c2967f2b9b3ef005bae1618d2e"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a0a5476c2967f2b9b3ef005bae1618d2e">CySysTickStart</a></div><div class="ttdeci">void CySysTickStart(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02559">CyLib.c:2559</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a0b8b0074d88ab745cc8bad9a57fece65"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a0b8b0074d88ab745cc8bad9a57fece65">CyXTAL_SetStartup</a></div><div class="ttdeci">void CyXTAL_SetStartup(uint8 setting)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01361">CyLib.c:1361</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a0c982391aa744b3762c25dc1aa0910b0"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a0c982391aa744b3762c25dc1aa0910b0">CyEnableInts</a></div><div class="ttdeci">void CyEnableInts(uint32 mask)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02019">CyLib.c:2019</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a0f0fd84b1d41c4ecc37472c02c3337b4"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a0f0fd84b1d41c4ecc37472c02c3337b4">CyIMO_SetFreq</a></div><div class="ttdeci">void CyIMO_SetFreq(uint8 freq)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00457">CyLib.c:457</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a10dc69c73f47e1a54e5db4d3f92c4c40"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a10dc69c73f47e1a54e5db4d3f92c4c40">CyILO_SetSource</a></div><div class="ttdeci">void CyILO_SetSource(uint8 source)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00982">CyLib.c:982</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a116fd8f7755e48e6a7788ee636451a0c"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a116fd8f7755e48e6a7788ee636451a0c">CySysTickSetReload</a></div><div class="ttdeci">void CySysTickSetReload(uint32 value)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02681">CyLib.c:2681</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a1489ff02ca90e7cf2a76205d619ad394"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a1489ff02ca90e7cf2a76205d619ad394">CyFlushCache</a></div><div class="ttdeci">void CyFlushCache(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02060">CyLib.c:2060</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a162b380c11dc33427fd7286d4eef0166"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a162b380c11dc33427fd7286d4eef0166">CyWdtClear</a></div><div class="ttdeci">void CyWdtClear(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01603">CyLib.c:1603</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a16f169a27c7ef0265d8e9c578acfe0e1"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a16f169a27c7ef0265d8e9c578acfe0e1">CySysTickGetReload</a></div><div class="ttdeci">uint32 CySysTickGetReload(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02697">CyLib.c:2697</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a18c8e9e93ae85143624b103a2ccd5888"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a18c8e9e93ae85143624b103a2ccd5888">CyXTAL_ReadStatus</a></div><div class="ttdeci">uint8 CyXTAL_ReadStatus(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01305">CyLib.c:1305</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a1ae5762a43928f0ae272c03577d10e23"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a1ae5762a43928f0ae272c03577d10e23">CyXTAL_32KHZ_SetPowerMode</a></div><div class="ttdeci">uint8 CyXTAL_32KHZ_SetPowerMode(uint8 mode)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01118">CyLib.c:1118</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a1b36566c56e66f6ad2e4c2d8cf17a028"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a1b36566c56e66f6ad2e4c2d8cf17a028">CyDisableInts</a></div><div class="ttdeci">uint32 CyDisableInts(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01972">CyLib.c:1972</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a1cd50582bd86a12d2e4e9025da3ddf59"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a1cd50582bd86a12d2e4e9025da3ddf59">CySysTickSetCallback</a></div><div class="ttdeci">cySysTickCallback CySysTickSetCallback(uint32 number, cySysTickCallback function)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02833">CyLib.c:2833</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a22accda26c0d6d8d1efca71f6fdcf5ed"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a22accda26c0d6d8d1efca71f6fdcf5ed">CyDelayFreq</a></div><div class="ttdeci">void CyDelayFreq(uint32 freq) CYREENTRANT</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01520">CyLib.c:1520</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a258ffba3305bdba4ac83c309e7bdbc52"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a258ffba3305bdba4ac83c309e7bdbc52">CyWdtStart</a></div><div class="ttdeci">void CyWdtStart(uint8 ticks, uint8 lpMode)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01578">CyLib.c:1578</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a301d86059c52e747e0c3c450f35bd8e3"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a301d86059c52e747e0c3c450f35bd8e3">CyPLL_OUT_SetPQ</a></div><div class="ttdeci">void CyPLL_OUT_SetPQ(uint8 pDiv, uint8 qDiv, uint8 current)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00187">CyLib.c:187</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a31ca6ee25977eeac2d626556bc787d30"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a31ca6ee25977eeac2d626556bc787d30">CyXTAL_SetWdVoltage</a></div><div class="ttdeci">void CyXTAL_SetWdVoltage(uint8 setting)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01398">CyLib.c:1398</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a385d3d86fca8647d6e4995ebe98b9054"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a385d3d86fca8647d6e4995ebe98b9054">CyXTAL_EnableFaultRecovery</a></div><div class="ttdeci">void CyXTAL_EnableFaultRecovery(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01325">CyLib.c:1325</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a3bad974cdb564508f4a6586f55e1a289"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a3bad974cdb564508f4a6586f55e1a289">CY_ISR_PROTO</a></div><div class="ttdeci">CY_ISR_PROTO(IntDefaultHandler)</div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a3f5ebcb1adc54ba3f718d34291ac9cef"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a3f5ebcb1adc54ba3f718d34291ac9cef">cydelay_freq_khz</a></div><div class="ttdeci">uint32 cydelay_freq_khz</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00041">CyLib.c:41</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a43645bfdac5fa2a31f63b82652d4ad75"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a43645bfdac5fa2a31f63b82652d4ad75">CyIntGetState</a></div><div class="ttdeci">uint8 CyIntGetState(uint8 number)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02277">CyLib.c:2277</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a46c01193a5ac208558d948984700e09f"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a46c01193a5ac208558d948984700e09f">CySysTickGetValue</a></div><div class="ttdeci">uint32 CySysTickGetValue(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02713">CyLib.c:2713</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a48cb21560720396207b75c3df030f816"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a48cb21560720396207b75c3df030f816">CyIMO_EnableDoubler</a></div><div class="ttdeci">void CyIMO_EnableDoubler(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00641">CyLib.c:641</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a4a95809e773eb2370be9df66960da209"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a4a95809e773eb2370be9df66960da209">CySysTickGetCallback</a></div><div class="ttdeci">cySysTickCallback CySysTickGetCallback(uint32 number)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02857">CyLib.c:2857</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a4ca156985454c55f730b027b54f20b6e"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a4ca156985454c55f730b027b54f20b6e">CyEnterCriticalSection</a></div><div class="ttdeci">uint8 CyEnterCriticalSection(void)</div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a4cc8eec668f2ee01cbaa41aaa18ae7db"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a4cc8eec668f2ee01cbaa41aaa18ae7db">CyIntGetSysVector</a></div><div class="ttdeci">cyisraddress CyIntGetSysVector(uint8 number)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02163">CyLib.c:2163</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a4ef10eb3e7fd34c53dc0a25626be2647"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a4ef10eb3e7fd34c53dc0a25626be2647">CyXTAL_32KHZ_Start</a></div><div class="ttdeci">void CyXTAL_32KHZ_Start(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01032">CyLib.c:1032</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a555e94f7f5332dd1c7f3db5d1317d33f"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a555e94f7f5332dd1c7f3db5d1317d33f">CyPLL_OUT_SetSource</a></div><div class="ttdeci">void CyPLL_OUT_SetSource(uint8 source)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00237">CyLib.c:237</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a5a4e655b5519ba9333b327711bc74de0"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a5a4e655b5519ba9333b327711bc74de0">CyVdLvDigitDisable</a></div><div class="ttdeci">void CyVdLvDigitDisable(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01781">CyLib.c:1781</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a5b459855c1f540c006efb88a3f8890f3"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a5b459855c1f540c006efb88a3f8890f3">CySysTickStop</a></div><div class="ttdeci">void CySysTickStop(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02632">CyLib.c:2632</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a678a040ec217c51fb1e9075aa3f818d6"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a678a040ec217c51fb1e9075aa3f818d6">CyVdStickyStatus</a></div><div class="ttdeci">uint8 CyVdStickyStatus(uint8 mask)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01909">CyLib.c:1909</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a687b8de3bf771252511eac0669071448"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a687b8de3bf771252511eac0669071448">CyUsbClk_SetSource</a></div><div class="ttdeci">void CyUsbClk_SetSource(uint8 source)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00864">CyLib.c:864</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a74e124d28c39efa187ea34eda93858d2"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a74e124d28c39efa187ea34eda93858d2">CyXTAL_Start</a></div><div class="ttdeci">cystatus CyXTAL_Start(uint8 wait)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01182">CyLib.c:1182</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a792982c17a606c9c5d392c9eb550f5e7"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a792982c17a606c9c5d392c9eb550f5e7">CySetScPumps</a></div><div class="ttdeci">void CySetScPumps(uint8 enable)</div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a7b48cbe71b5c7637e18447a08289bccb"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a7b48cbe71b5c7637e18447a08289bccb">CyPLL_OUT_Stop</a></div><div class="ttdeci">void CyPLL_OUT_Stop(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00154">CyLib.c:154</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a81af804588677fc037466ff4bac5e515"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a81af804588677fc037466ff4bac5e515">cydelay_freq_hz</a></div><div class="ttdeci">uint32 cydelay_freq_hz</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00040">CyLib.c:40</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a850f1056bda4f238ad5344ec429432d2"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a850f1056bda4f238ad5344ec429432d2">CyVdHvAnalogEnable</a></div><div class="ttdeci">void CyVdHvAnalogEnable(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01829">CyLib.c:1829</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a878baaa80a46228d4983c85bad4cdfa0"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a878baaa80a46228d4983c85bad4cdfa0">cySysTickCallback</a></div><div class="ttdeci">void(* cySysTickCallback)(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8h_source.html#l00172">CyLib.h:172</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a8888597f00b5699033ef5ff0e91ec0a9"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a8888597f00b5699033ef5ff0e91ec0a9">CySysTickEnableInterrupt</a></div><div class="ttdeci">void CySysTickEnableInterrupt(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02648">CyLib.c:2648</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a8a1792294e9bae8d317812874bab93c1"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a8a1792294e9bae8d317812874bab93c1">CyILO_Start100K</a></div><div class="ttdeci">void CyILO_Start100K(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00917">CyLib.c:917</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a8c584aceeb0155dc48feb2bb6c344f1d"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a8c584aceeb0155dc48feb2bb6c344f1d">cydelay_32k_ms</a></div><div class="ttdeci">uint32 cydelay_32k_ms</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00043">CyLib.c:43</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a8de4d3094b469bd3a3d79639cd0de4f0"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a8de4d3094b469bd3a3d79639cd0de4f0">CySysTickSetClockSource</a></div><div class="ttdeci">void CySysTickSetClockSource(uint32 clockSource)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02739">CyLib.c:2739</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a8eecfcfa807d462eab89d5bffdf5a5b5"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a8eecfcfa807d462eab89d5bffdf5a5b5">CyExitCriticalSection</a></div><div class="ttdeci">void CyExitCriticalSection(uint8 savedIntrStatus)</div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a9204e43a898063aa8a12e4df143ac771"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a9204e43a898063aa8a12e4df143ac771">CySysTickEnable</a></div><div class="ttdeci">void CySysTickEnable(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02615">CyLib.c:2615</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a94b526c34cf86873400f521efb986d3e"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a94b526c34cf86873400f521efb986d3e">CyXTAL_DisableFaultRecovery</a></div><div class="ttdeci">void CyXTAL_DisableFaultRecovery(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01340">CyLib.c:1340</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a97b9243ad8802c8dd3aef483a7fd9223"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a97b9243ad8802c8dd3aef483a7fd9223">CyVdHvAnalogDisable</a></div><div class="ttdeci">void CyVdHvAnalogDisable(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01873">CyLib.c:1873</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_a9f2d649e88e1baaeb471e2453aa53d89"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#a9f2d649e88e1baaeb471e2453aa53d89">CyGetUniqueId</a></div><div class="ttdeci">void CyGetUniqueId(uint32 *uniqueId)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02903">CyLib.c:2903</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_aa1f4188155b7b8f6ac7821492134433d"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#aa1f4188155b7b8f6ac7821492134433d">cydelay_freq_mhz</a></div><div class="ttdeci">uint8 cydelay_freq_mhz</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00042">CyLib.c:42</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_aa1fb7447dc882b782dc5e06ebf354363"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#aa1fb7447dc882b782dc5e06ebf354363">CyIMO_Stop</a></div><div class="ttdeci">void CyIMO_Stop(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00324">CyLib.c:324</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_aab92c5100db285ae1a3902060b1f5159"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#aab92c5100db285ae1a3902060b1f5159">CyXTAL_SetFbVoltage</a></div><div class="ttdeci">void CyXTAL_SetFbVoltage(uint8 setting)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01380">CyLib.c:1380</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_aac8440d48148a1683b8c6725eabd369b"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#aac8440d48148a1683b8c6725eabd369b">CyMasterClk_SetDivider</a></div><div class="ttdeci">void CyMasterClk_SetDivider(uint8 divider)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00715">CyLib.c:715</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_aacc4d187df759e0e0c7f624234da96ec"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#aacc4d187df759e0e0c7f624234da96ec">CyILO_Stop1K</a></div><div class="ttdeci">void CyILO_Stop1K(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00903">CyLib.c:903</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_aad30392c3d4d8dcc66c2691f292cf039"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#aad30392c3d4d8dcc66c2691f292cf039">CySysTickClear</a></div><div class="ttdeci">void CySysTickClear(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02798">CyLib.c:2798</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_aad3b9f29716ec8cf93e85d4f835e25ea"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#aad3b9f29716ec8cf93e85d4f835e25ea">CyILO_SetPowerMode</a></div><div class="ttdeci">uint8 CyILO_SetPowerMode(uint8 mode)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01003">CyLib.c:1003</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ab4c9baaaf6103c9e1100790688e2db1c"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ab4c9baaaf6103c9e1100790688e2db1c">CyILO_Start1K</a></div><div class="ttdeci">void CyILO_Start1K(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00882">CyLib.c:882</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ab4faa885c7fb1f9d2446088dac44f4a0"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ab4faa885c7fb1f9d2446088dac44f4a0">CyBusClk_SetDivider</a></div><div class="ttdeci">void CyBusClk_SetDivider(uint16 divider)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00774">CyLib.c:774</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ab8214aa2f0f6beccf8417ad34a72470d"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ab8214aa2f0f6beccf8417ad34a72470d">CyVdLvDigitEnable</a></div><div class="ttdeci">void CyVdLvDigitEnable(uint8 reset, uint8 threshold)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01647">CyLib.c:1647</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ab8c94a7f8f706f9f80d31d3daf3c783f"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ab8c94a7f8f706f9f80d31d3daf3c783f">CyIntSetSysVector</a></div><div class="ttdeci">cyisraddress CyIntSetSysVector(uint8 number, cyisraddress address)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02123">CyLib.c:2123</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_abc31c6a620cad2b290d1220ca98252b0"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#abc31c6a620cad2b290d1220ca98252b0">CyXTAL_Stop</a></div><div class="ttdeci">void CyXTAL_Stop(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01255">CyLib.c:1255</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_abd033c30eff6e43dc439a57e30b7160d"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#abd033c30eff6e43dc439a57e30b7160d">CySoftwareReset</a></div><div class="ttdeci">void CySoftwareReset(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01438">CyLib.c:1438</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_abe6bff8d1332074ad2e06dcec5a8886f"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#abe6bff8d1332074ad2e06dcec5a8886f">CySysTickDisableInterrupt</a></div><div class="ttdeci">void CySysTickDisableInterrupt(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02664">CyLib.c:2664</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_abfe889a4a3eb5292e6824a3466812735"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#abfe889a4a3eb5292e6824a3466812735">CyIntGetPriority</a></div><div class="ttdeci">uint8 CyIntGetPriority(uint8 number)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02253">CyLib.c:2253</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ac0c7a65d5d40c9d09d3703b622084253"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ac0c7a65d5d40c9d09d3703b622084253">CyIntGetVector</a></div><div class="ttdeci">cyisraddress CyIntGetVector(uint8 number)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02214">CyLib.c:2214</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ac0df2246105d497b8ac330f1cc7e170c"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ac0df2246105d497b8ac330f1cc7e170c">CyDelay</a></div><div class="ttdeci">void CyDelay(uint32 milliseconds) CYREENTRANT</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01459">CyLib.c:1459</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ac20539a0426b2f47741925a2f65fe7f0"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ac20539a0426b2f47741925a2f65fe7f0">CyILO_Disable33K</a></div><div class="ttdeci">void CyILO_Disable33K(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00963">CyLib.c:963</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ac37bddbef25b3fc8b314edaa8a4172ba"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ac37bddbef25b3fc8b314edaa8a4172ba">CyVdLvAnalogEnable</a></div><div class="ttdeci">void CyVdLvAnalogEnable(uint8 reset, uint8 threshold)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01727">CyLib.c:1727</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ac5432021aa509fb8db5141057e22cd8b"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ac5432021aa509fb8db5141057e22cd8b">CyDelayUs</a></div><div class="ttdeci">void CyDelayUs(uint16 microseconds)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01503">CyLib.c:1503</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ac86a0f1d927b6d1946e2927dfce898b4"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ac86a0f1d927b6d1946e2927dfce898b4">CySysTickGetCountFlag</a></div><div class="ttdeci">uint32 CySysTickGetCountFlag(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02785">CyLib.c:2785</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_acd71e0616e7bb3656d9202d3ba76dab8"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#acd71e0616e7bb3656d9202d3ba76dab8">CyIMO_SetSource</a></div><div class="ttdeci">void CyIMO_SetSource(uint8 source)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00607">CyLib.c:607</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_acda3022e57bd19a5b2e6c61e2a0bfef7"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#acda3022e57bd19a5b2e6c61e2a0bfef7">CyResetStatus</a></div><div class="ttdeci">uint8 CYXDATA CyResetStatus</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00028">CyLib.c:28</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ad667fcb5cd4be5b5f49b611a68c90d04"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ad667fcb5cd4be5b5f49b611a68c90d04">CyXTAL_EnableErrStatus</a></div><div class="ttdeci">void CyXTAL_EnableErrStatus(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01270">CyLib.c:1270</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ad89520055b94f0e5e5f770b347a7653a"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ad89520055b94f0e5e5f770b347a7653a">CyDelayCycles</a></div><div class="ttdeci">void CyDelayCycles(uint32 cycles)</div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_adb85899892bd86b6fa6f1e3f17b8e432"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#adb85899892bd86b6fa6f1e3f17b8e432">CyIMO_Start</a></div><div class="ttdeci">void CyIMO_Start(uint8 wait)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00282">CyLib.c:282</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ae1ec0dfe8012f9ccda69941bdedf93ea"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ae1ec0dfe8012f9ccda69941bdedf93ea">CySysTickInit</a></div><div class="ttdeci">void CySysTickInit(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l02588">CyLib.c:2588</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ae8238d6f957458a0137ff17cb35379e7"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ae8238d6f957458a0137ff17cb35379e7">CyXTAL_32KHZ_ReadStatus</a></div><div class="ttdeci">uint8 CyXTAL_32KHZ_ReadStatus(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01096">CyLib.c:1096</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ae92d33416337a7530e82e002631f30b8"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ae92d33416337a7530e82e002631f30b8">CyPLL_OUT_Start</a></div><div class="ttdeci">cystatus CyPLL_OUT_Start(uint8 wait)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00097">CyLib.c:97</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_ae9d8f3855e73db66914f17561215ee7a"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#ae9d8f3855e73db66914f17561215ee7a">CyILO_Enable33K</a></div><div class="ttdeci">void CyILO_Enable33K(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00946">CyLib.c:946</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_af45cdba5db3f4be84364d3b53dcc8d32"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#af45cdba5db3f4be84364d3b53dcc8d32">CyIMO_DisableDoubler</a></div><div class="ttdeci">void CyIMO_DisableDoubler(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00655">CyLib.c:655</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_af60631e4c4d80b61d64c663c9ab8b018"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#af60631e4c4d80b61d64c663c9ab8b018">CyMasterClk_SetSource</a></div><div class="ttdeci">void CyMasterClk_SetSource(uint8 source)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00685">CyLib.c:685</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_af79b2b0dd852e68077adaa984db85695"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#af79b2b0dd852e68077adaa984db85695">CyVdLvAnalogDisable</a></div><div class="ttdeci">void CyVdLvAnalogDisable(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01806">CyLib.c:1806</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_af86e111b180026e37f4a0c37d76c3d74"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#af86e111b180026e37f4a0c37d76c3d74">CyXTAL_32KHZ_Stop</a></div><div class="ttdeci">void CyXTAL_32KHZ_Stop(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01069">CyLib.c:1069</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_afd188023608d1a4c726d4708157dd45d"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#afd188023608d1a4c726d4708157dd45d">CyILO_Stop100K</a></div><div class="ttdeci">void CyILO_Stop100K(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l00930">CyLib.c:930</a></div></div>
<div class="ttc" id="acodegentemp_2_cy_lib_8h_html_afe7efed313f7600666b2334114cd9ccc"><div class="ttname"><a href="codegentemp_2_cy_lib_8h.html#afe7efed313f7600666b2334114cd9ccc">CyHalt</a></div><div class="ttdeci">void CyHalt(uint8 reason) CYREENTRANT</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_cy_lib_8c_source.html#l01414">CyLib.c:1414</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_a05f6b0ae8f6a6e135b0e290c25fe0e4e"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a></div><div class="ttdeci">unsigned short uint16</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00490">cytypes.h:490</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_a4b435a49c74bb91f284f075e63416cb6"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#a4b435a49c74bb91f284f075e63416cb6">uint32</a></div><div class="ttdeci">unsigned long uint32</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00491">cytypes.h:491</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_a53508756e971dbfd04a6be4b31866720"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#a53508756e971dbfd04a6be4b31866720">CYREENTRANT</a></div><div class="ttdeci">#define CYREENTRANT</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00599">cytypes.h:599</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_a6112b5d035669e53fc6acbf0f9d17b1e"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#a6112b5d035669e53fc6acbf0f9d17b1e">CYXDATA</a></div><div class="ttdeci">#define CYXDATA</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00601">cytypes.h:601</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_a9208855f8600a3146f2f0c1fdeee7b45"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#a9208855f8600a3146f2f0c1fdeee7b45">cyisraddress</a></div><div class="ttdeci">void(* cyisraddress)(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00677">cytypes.h:677</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_aa00cd1f629a044f675541b3e89284584"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#aa00cd1f629a044f675541b3e89284584">cystatus</a></div><div class="ttdeci">unsigned long cystatus</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00651">cytypes.h:651</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_adde6aaee8457bee49c2a92621fe22b79"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a></div><div class="ttdeci">unsigned char uint8</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00489">cytypes.h:489</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
