{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690201570714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690201570714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 24 17:56:10 2023 " "Processing started: Mon Jul 24 17:56:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690201570714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201570714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2-project -c c10lp_golden_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2-project -c c10lp_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201570714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690201571246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690201571246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/aes128_table_ecb1.v 6 6 " "Found 6 design units, including 6 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/aes128_table_ecb1.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes128_table_ecb1 " "Found entity 1: aes128_table_ecb1" {  } { { "../altera/aes128_table_ecb1.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201585340 ""} { "Info" "ISGN_ENTITY_NAME" "2 subbytes1 " "Found entity 2: subbytes1" {  } { { "../altera/aes128_table_ecb1.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb1.v" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201585340 ""} { "Info" "ISGN_ENTITY_NAME" "3 invsubbytes1 " "Found entity 3: invsubbytes1" {  } { { "../altera/aes128_table_ecb1.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb1.v" 518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201585340 ""} { "Info" "ISGN_ENTITY_NAME" "4 subword1 " "Found entity 4: subword1" {  } { { "../altera/aes128_table_ecb1.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb1.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201585340 ""} { "Info" "ISGN_ENTITY_NAME" "5 mixcolumns1 " "Found entity 5: mixcolumns1" {  } { { "../altera/aes128_table_ecb1.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb1.v" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201585340 ""} { "Info" "ISGN_ENTITY_NAME" "6 inv_mixcolumn1 " "Found entity 6: inv_mixcolumn1" {  } { { "../altera/aes128_table_ecb1.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb1.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201585340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201585340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/timesx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/timesx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timesx-dfl " "Found design unit 1: timesx-dfl" {  } { { "../altera/tiny_AES/timesx.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/timesx.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586158 ""} { "Info" "ISGN_ENTITY_NAME" "1 timesx " "Found entity 1: timesx" {  } { { "../altera/tiny_AES/timesx.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/timesx.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/shiftrows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/shiftrows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftrows-Behavioral " "Found design unit 1: shiftrows-Behavioral" {  } { { "../altera/tiny_AES/shiftrows.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/shiftrows.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586167 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftrows " "Found entity 1: shiftrows" {  } { { "../altera/tiny_AES/shiftrows.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/shiftrows.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(58) " "Verilog HDL Declaration information at sboxalg.v(58): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690201586180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(73) " "Verilog HDL Declaration information at sboxalg.v(73): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690201586180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a sboxalg.v(84) " "Verilog HDL Declaration information at sboxalg.v(84): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690201586180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(85) " "Verilog HDL Declaration information at sboxalg.v(85): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690201586180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a sboxalg.v(148) " "Verilog HDL Declaration information at sboxalg.v(148): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 148 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690201586180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(149) " "Verilog HDL Declaration information at sboxalg.v(149): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 149 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690201586180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/sboxalg.v 9 9 " "Found 9 design units, including 9 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/sboxalg.v" { { "Info" "ISGN_ENTITY_NAME" "1 GF_SQ_2 " "Found entity 1: GF_SQ_2" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586181 ""} { "Info" "ISGN_ENTITY_NAME" "2 GF_MULS_2 " "Found entity 2: GF_MULS_2" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586181 ""} { "Info" "ISGN_ENTITY_NAME" "3 GF_MULS_SCL_2 " "Found entity 3: GF_MULS_SCL_2" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586181 ""} { "Info" "ISGN_ENTITY_NAME" "4 GF_INV_4 " "Found entity 4: GF_INV_4" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586181 ""} { "Info" "ISGN_ENTITY_NAME" "5 GF_MULS_4 " "Found entity 5: GF_MULS_4" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586181 ""} { "Info" "ISGN_ENTITY_NAME" "6 GF_INV_8 " "Found entity 6: GF_INV_8" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586181 ""} { "Info" "ISGN_ENTITY_NAME" "7 MUX21I " "Found entity 7: MUX21I" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586181 ""} { "Info" "ISGN_ENTITY_NAME" "8 SELECT_NOT_8 " "Found entity 8: SELECT_NOT_8" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586181 ""} { "Info" "ISGN_ENTITY_NAME" "9 bSbox " "Found entity 9: bSbox" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sboxalg.v" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/sbox8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/sbox8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox8-canright " "Found design unit 1: sbox8-canright" {  } { { "../altera/tiny_AES/sbox8.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sbox8.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586190 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox8 " "Found entity 1: sbox8" {  } { { "../altera/tiny_AES/sbox8.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sbox8.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox-dfl " "Found design unit 1: sbox-dfl" {  } { { "../altera/tiny_AES/sbox.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sbox.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586193 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "../altera/tiny_AES/sbox.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/sbox.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-dfl " "Found design unit 1: reg-dfl" {  } { { "../altera/tiny_AES/reg.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/reg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586202 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../altera/tiny_AES/reg.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/rcon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/rcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rcon-Behavioral " "Found design unit 1: rcon-Behavioral" {  } { { "../altera/tiny_AES/rcon.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/rcon.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586205 ""} { "Info" "ISGN_ENTITY_NAME" "1 rcon " "Found entity 1: rcon" {  } { { "../altera/tiny_AES/rcon.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/rcon.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/mix_column.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/mix_column.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mix_column-Behavioral " "Found design unit 1: mix_column-Behavioral" {  } { { "../altera/tiny_AES/mix_column.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/mix_column.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586214 ""} { "Info" "ISGN_ENTITY_NAME" "1 mix_column " "Found entity 1: mix_column" {  } { { "../altera/tiny_AES/mix_column.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/mix_column.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/keyschedule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/keyschedule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyschedule-dfl " "Found design unit 1: keyschedule-dfl" {  } { { "../altera/tiny_AES/keyschedule.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/keyschedule.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586223 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyschedule " "Found entity 1: keyschedule" {  } { { "../altera/tiny_AES/keyschedule.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/keyschedule.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/flipflop_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/flipflop_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop_en-dfl " "Found design unit 1: flipflop_en-dfl" {  } { { "../altera/tiny_AES/flipflop_en.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/flipflop_en.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586227 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop_en " "Found entity 1: flipflop_en" {  } { { "../altera/tiny_AES/flipflop_en.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/flipflop_en.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/databody.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/databody.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataBody-dfl " "Found design unit 1: dataBody-dfl" {  } { { "../altera/tiny_AES/dataBody.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/dataBody.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586229 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataBody " "Found entity 1: dataBody" {  } { { "../altera/tiny_AES/dataBody.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/dataBody.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-dfl " "Found design unit 1: counter-dfl" {  } { { "../altera/tiny_AES/counter.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/counter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586238 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../altera/tiny_AES/counter.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/controler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controler-fsm " "Found design unit 1: controler-fsm" {  } { { "../altera/tiny_AES/controler.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/controler.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586249 ""} { "Info" "ISGN_ENTITY_NAME" "1 controler " "Found entity 1: controler" {  } { { "../altera/tiny_AES/controler.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/controler.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/aes_tiny_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/aes_tiny_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_TB " "Found entity 1: AES_TB" {  } { { "../altera/tiny_AES/aes_tiny_TB.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/aes_tiny_TB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/aes_tiny.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tiny_aes/aes_tiny.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_tiny-Behavioral " "Found design unit 1: aes_tiny-Behavioral" {  } { { "../altera/tiny_AES/aes_tiny.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/aes_tiny.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586262 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_tiny " "Found entity 1: aes_tiny" {  } { { "../altera/tiny_AES/aes_tiny.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/tiny_AES/aes_tiny.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/uartrx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/uartrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tdc.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/tdc.v" { { "Info" "ISGN_ENTITY_NAME" "1 primitive_carry " "Found entity 1: primitive_carry" {  } { { "../altera/TDC.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/TDC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586278 ""} { "Info" "ISGN_ENTITY_NAME" "2 primitive_ff " "Found entity 2: primitive_ff" {  } { { "../altera/TDC.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/TDC.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586278 ""} { "Info" "ISGN_ENTITY_NAME" "3 primitive_carry_in " "Found entity 3: primitive_carry_in" {  } { { "../altera/TDC.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/TDC.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586278 ""} { "Info" "ISGN_ENTITY_NAME" "4 carry_chain " "Found entity 4: carry_chain" {  } { { "../altera/TDC.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/TDC.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/sender.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sender " "Found entity 1: sender" {  } { { "../altera/sender.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/sender.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "../altera/receiver.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/receiver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../altera/pll.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/memory.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 cipher_memory " "Found entity 1: cipher_memory" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586308 ""} { "Info" "ISGN_ENTITY_NAME" "2 trace_memory " "Found entity 2: trace_memory" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/lattice_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/lattice_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdc_decode-beh " "Found design unit 1: tdc_decode-beh" {  } { { "../altera/lattice_sensor.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/lattice_sensor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586312 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdc_decode " "Found entity 1: tdc_decode" {  } { { "../altera/lattice_sensor.vhd" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/lattice_sensor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../altera/clock.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/clock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_data TX_data c10lp_golden_top.v(134) " "Verilog HDL Declaration information at c10lp_golden_top.v(134): object \"tx_data\" differs only in case from object \"TX_data\" in the same scope" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690201586325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/c10lp_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/c10lp_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 c10lp_golden_top " "Found entity 1: c10lp_golden_top" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/aes128_table_ecb.v 6 6 " "Found 6 design units, including 6 entities, in source file /users/wmesi/onedrive/documents/acadamics/fyp/investigating-onchip-sensor-based-rpa-attack-vulnerabilities-of-light-weight-cipher-algorithms/fpga setup/altera/aes128_table_ecb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes128_table_ecb " "Found entity 1: aes128_table_ecb" {  } { { "../altera/aes128_table_ecb.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586349 ""} { "Info" "ISGN_ENTITY_NAME" "2 subbytes " "Found entity 2: subbytes" {  } { { "../altera/aes128_table_ecb.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586349 ""} { "Info" "ISGN_ENTITY_NAME" "3 invsubbytes " "Found entity 3: invsubbytes" {  } { { "../altera/aes128_table_ecb.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586349 ""} { "Info" "ISGN_ENTITY_NAME" "4 subword " "Found entity 4: subword" {  } { { "../altera/aes128_table_ecb.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586349 ""} { "Info" "ISGN_ENTITY_NAME" "5 mixcolumns " "Found entity 5: mixcolumns" {  } { { "../altera/aes128_table_ecb.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586349 ""} { "Info" "ISGN_ENTITY_NAME" "6 inv_mixcolumn " "Found entity 6: inv_mixcolumn" {  } { { "../altera/aes128_table_ecb.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/aes128_table_ecb.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690201586349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_valid memory.v(286) " "Verilog HDL Implicit Net warning at memory.v(286): created implicit net for \"r_valid\"" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690201586353 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_valid memory.v(287) " "Verilog HDL Implicit Net warning at memory.v(287): created implicit net for \"w_valid\"" {  } { { "../altera/memory.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/memory.v" 287 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690201586353 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(47) " "Verilog HDL Parameter Declaration warning at uartTX.v(47): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690201586361 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(48) " "Verilog HDL Parameter Declaration warning at uartTX.v(48): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690201586362 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(49) " "Verilog HDL Parameter Declaration warning at uartTX.v(49): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690201586362 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(50) " "Verilog HDL Parameter Declaration warning at uartTX.v(50): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690201586362 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(51) " "Verilog HDL Parameter Declaration warning at uartTX.v(51): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartTX.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690201586362 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(23) " "Verilog HDL Parameter Declaration warning at uartrx.v(23): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690201586362 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(24) " "Verilog HDL Parameter Declaration warning at uartrx.v(24): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690201586362 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(25) " "Verilog HDL Parameter Declaration warning at uartrx.v(25): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690201586362 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(26) " "Verilog HDL Parameter Declaration warning at uartrx.v(26): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690201586362 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(27) " "Verilog HDL Parameter Declaration warning at uartrx.v(27): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/uartrx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690201586362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c10lp_golden_top " "Elaborating entity \"c10lp_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690201586548 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "8 7 0 dvldTemp c10lp_golden_top.v(208) " "Verilog HDL error at c10lp_golden_top.v(208): index 8 cannot fall outside the declared range \[7:0\] for vector \"dvldTemp\"" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 208 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690201586569 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "text_val c10lp_golden_top.v(208) " "Verilog HDL Port Connection error at c10lp_golden_top.v(208): output or inout port \"text_val\" must be connected to a structural net expression" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 208 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1690201586570 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "8 7 0 0 doutTemp c10lp_golden_top.v(208) " "Verilog HDL error at c10lp_golden_top.v(208): index 8 cannot fall outside the declared range \[7:0\] for dimension 0 of array \"doutTemp\"" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 208 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690201586570 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "text_out c10lp_golden_top.v(208) " "Verilog HDL Port Connection error at c10lp_golden_top.v(208): output or inout port \"text_out\" must be connected to a structural net expression" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/altera/c10lp_golden_top.v" 208 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1690201586570 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690201586572 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/DE2-project/output_files/c10lp_golden_top.map.smsg " "Generated suppressed messages file C:/Users/wmesi/OneDrive/Documents/Acadamics/FYP/Investigating-Onchip-Sensor-Based-RPA-Attack-Vulnerabilities-of-Light-Weight-Cipher-Algorithms/FPGA Setup/DE2-project/output_files/c10lp_golden_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586667 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690201586734 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 24 17:56:26 2023 " "Processing ended: Mon Jul 24 17:56:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690201586734 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690201586734 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690201586734 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201586734 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690201587366 ""}
