

================================================================
== Vivado HLS Report for 'testbench_pe'
================================================================
* Date:           Thu Jan 21 11:34:40 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls-syn-pe
* Solution:       sol1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.112 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11| 55.000 ns | 55.000 ns |   11|   11|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        9|        9|         3|          1|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i4* %weights_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str34, [1 x i8]* @p_str35, [1 x i8]* @p_str36, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str37, [1 x i8]* @p_str38)"   --->   Operation 6 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str29, [1 x i8]* @p_str30, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str31, [1 x i8]* @p_str32)"   --->   Operation 7 'specinterface' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(i4* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str21, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str23, [1 x i8]* @p_str24, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str25, [1 x i8]* @p_str26)"   --->   Operation 8 'specinterface' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_V_V), !map !97"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_V), !map !101"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %weights_V_V), !map !105"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %reps), !map !109"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @testbench_pe_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "br label %1" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356->pe_top.cpp:29]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%res_V = phi i8 [ 0, %0 ], [ %tmp_V, %hls_label_0_end ]"   --->   Operation 15 'phi' 'res_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sf_0_i = phi i4 [ 0, %0 ], [ %sf, %hls_label_0_end ]"   --->   Operation 16 'phi' 'sf_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%icmp_ln356 = icmp eq i4 %sf_0_i, -8" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356->pe_top.cpp:29]   --->   Operation 17 'icmp' 'icmp_ln356' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 18 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.86ns)   --->   "%sf = add i4 %sf_0_i, 1" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356->pe_top.cpp:29]   --->   Operation 19 'add' 'sf' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln356, label %"Matrix_Vector_PE_Batch<16u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>.exit", label %hls_label_0_begin" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356->pe_top.cpp:29]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.88ns)   --->   "%icmp_ln382 = icmp eq i4 %sf_0_i, 7" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:382->pe_top.cpp:29]   --->   Operation 21 'icmp' 'icmp_ln382' <Predicate = (!icmp_ln356)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln382, label %2, label %hls_label_0_end" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:382->pe_top.cpp:29]   --->   Operation 22 'br' <Predicate = (!icmp_ln356)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.11>
ST_3 : Operation 23 [1/1] (2.16ns)   --->   "%tmp_V_2 = call i4 @_ssdm_op_Read.ap_fifo.volatile.i4P(i4* %in_V_V)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:359->pe_top.cpp:29]   --->   Operation 23 'read' 'tmp_V_2' <Predicate = (!icmp_ln356)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 24 [1/1] (2.16ns)   --->   "%tmp_V_3 = call i4 @_ssdm_op_Read.ap_fifo.volatile.i4P(i4* %weights_V_V)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:365->pe_top.cpp:29]   --->   Operation 24 'read' 'tmp_V_3' <Predicate = (!icmp_ln356)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i4 %tmp_V_3 to i2" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:164->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:368->pe_top.cpp:29]   --->   Operation 25 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_i = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_V_3, i32 2, i32 3)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:164->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:368->pe_top.cpp:29]   --->   Operation 26 'partselect' 'p_Result_i' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i4 %tmp_V_2 to i2" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/interpret.hpp:215->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 27 'trunc' 'trunc_ln647_1' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i2 %trunc_ln647 to i4" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:115->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 28 'sext' 'sext_ln215' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i2 %trunc_ln647_1 to i4" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:115->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 29 'sext' 'sext_ln215_1' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.17ns)   --->   "%mul_ln1352 = mul i4 %sext_ln215_1, %sext_ln215" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:115->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 30 'mul' 'mul_ln1352' <Predicate = (!icmp_ln356)> <Delay = 0.17> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i4 %mul_ln1352, [1 x i8]* @p_str1, [8 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:116->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 31 'specfucore' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln170 = sext i4 %mul_ln1352 to i5" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:170->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 32 'sext' 'sext_ln170' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%arg_V_read_assign_1 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_V_2, i32 2, i32 3)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/interpret.hpp:215->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 33 'partselect' 'arg_V_read_assign_1' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i2 %p_Result_i to i4" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:115->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 34 'sext' 'sext_ln215_2' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i2 %arg_V_read_assign_1 to i4" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:115->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 35 'sext' 'sext_ln215_3' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.17ns)   --->   "%mul_ln1352_1 = mul i4 %sext_ln215_3, %sext_ln215_2" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:115->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 36 'mul' 'mul_ln1352_1' <Predicate = (!icmp_ln356)> <Delay = 0.17> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i4 %mul_ln1352_1, [1 x i8]* @p_str1, [8 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:116->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 37 'specfucore' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i4 %mul_ln1352_1 to i5" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 38 'sext' 'sext_ln700' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.86ns)   --->   "%add_ln700 = add i5 %sext_ln170, %sext_ln700" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 39 'add' 'add_ln700' <Predicate = (!icmp_ln356)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i5 %add_ln700 to i8" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 40 'sext' 'sext_ln700_1' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.90ns)   --->   "%tmp_V = add i8 %sext_ln700_1, %res_V" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 41 'add' 'tmp_V' <Predicate = (!icmp_ln356)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.16>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356->pe_top.cpp:29]   --->   Operation 42 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:357->pe_top.cpp:29]   --->   Operation 43 'specpipeline' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:167->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 44 'specregionbegin' 'tmp_1_i' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1_i)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:170->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 45 'specregionend' 'empty_8' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:167->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 46 'specregionbegin' 'tmp_2_i' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2_i)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:170->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29]   --->   Operation 47 'specregionend' 'empty_9' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_V_V, i8 %tmp_V)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:384->pe_top.cpp:29]   --->   Operation 48 'write' <Predicate = (icmp_ln382)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:386->pe_top.cpp:29]   --->   Operation 49 'br' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_i)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:387->pe_top.cpp:29]   --->   Operation 50 'specregionend' 'empty_10' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356->pe_top.cpp:29]   --->   Operation 51 'br' <Predicate = (!icmp_ln356)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [pe_top.cpp:30]   --->   Operation 52 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp.V') with incoming values : ('tmp.V', /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29) [15]  (0.755 ns)

 <State 2>: 0.884ns
The critical path consists of the following:
	'phi' operation ('sf') with incoming values : ('sf', /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356->pe_top.cpp:29) [16]  (0 ns)
	'icmp' operation ('icmp_ln356', /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356->pe_top.cpp:29) [17]  (0.884 ns)

 <State 3>: 4.11ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:359->pe_top.cpp:29) [24]  (2.17 ns)
	'mul' operation ('mul_ln1352_1', /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:115->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29) [40]  (0.17 ns)
	'add' operation ('add_ln700', /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29) [43]  (0.868 ns)
	'add' operation ('tmp.V', /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378->pe_top.cpp:29) [45]  (0.907 ns)

 <State 4>: 2.17ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:384->pe_top.cpp:29) [50]  (2.17 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
