<stg><name>process_action</name>


<trans_list>

<trans id="475" from="1" to="2">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="2" to="3">
<condition id="97">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="3" to="4">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="4" to="5">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="5" to="6">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="6" to="7">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="7" to="8">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="8" to="9">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="9" to="10">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="10" to="11">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="11" to="12">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="12" to="13">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="13" to="14">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="14" to="15">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="15" to="16">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="16" to="17">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="17" to="18">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="18" to="19">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="19" to="20">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="20" to="21">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="21" to="22">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="22" to="23">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="23" to="24">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="24" to="25">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="25" to="26">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="26" to="27">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="27" to="28">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="28" to="29">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="29" to="30">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="30" to="31">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="31" to="32">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="32" to="33">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="33" to="34">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="34" to="35">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="35" to="36">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="36" to="37">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="37" to="38">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="38" to="39">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="39" to="40">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="40" to="41">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="41" to="42">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="42" to="43">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="43" to="44">
<condition id="141">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="43" to="45">
<condition id="140">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="44" to="43">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="45" to="46">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="46" to="47">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="47" to="48">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="48" to="49">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="49" to="50">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="50" to="51">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="51" to="52">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="52" to="53">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="53" to="54">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="54" to="55">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="55" to="56">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="56" to="57">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="57" to="58">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="58" to="59">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="59" to="60">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="60" to="61">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="61" to="62">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="62" to="63">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="63" to="64">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="64" to="65">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="65" to="66">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="66" to="67">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="67" to="68">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="68" to="69">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="69" to="70">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="70" to="71">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="71" to="72">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="72" to="73">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="73" to="74">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="74" to="75">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="75" to="76">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="76" to="77">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="77" to="78">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="78" to="79">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="79" to="80">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="80" to="81">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="81" to="82">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="82" to="2">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %act_reg_Data_out_add_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %act_reg_Data_out_add)

]]></Node>
<StgValue><ssdm name="act_reg_Data_out_add_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %act_reg_Data_in_size_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %act_reg_Data_in_size)

]]></Node>
<StgValue><ssdm name="act_reg_Data_in_size_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %act_reg_Data_in_addr_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %act_reg_Data_in_addr)

]]></Node>
<StgValue><ssdm name="act_reg_Data_in_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
:3  %dout_gmem_V_offset_r = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %dout_gmem_V_offset)

]]></Node>
<StgValue><ssdm name="dout_gmem_V_offset_r"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
:4  %din_gmem_V_offset_re = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %din_gmem_V_offset)

]]></Node>
<StgValue><ssdm name="din_gmem_V_offset_re"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="58">
<![CDATA[
:5  %dout_gmem_V_offset_c = zext i58 %dout_gmem_V_offset_r to i64

]]></Node>
<StgValue><ssdm name="dout_gmem_V_offset_c"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="58">
<![CDATA[
:6  %din_gmem_V_offset_ca = zext i58 %din_gmem_V_offset_re to i64

]]></Node>
<StgValue><ssdm name="din_gmem_V_offset_ca"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i512* %din_gmem_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [9 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i512* %din_gmem_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [9 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
:9  %text = alloca [64 x i8], align 16

]]></Node>
<StgValue><ssdm name="text"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %i_idx = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %act_reg_Data_in_addr_1, i32 6, i32 63)

]]></Node>
<StgValue><ssdm name="i_idx"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="58">
<![CDATA[
:11  %i_idx_2 = zext i58 %i_idx to i64

]]></Node>
<StgValue><ssdm name="i_idx_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %o_idx = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %act_reg_Data_out_add_1, i32 6, i32 63)

]]></Node>
<StgValue><ssdm name="o_idx"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="58">
<![CDATA[
:13  %o_idx_2 = zext i58 %o_idx to i64

]]></Node>
<StgValue><ssdm name="o_idx_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %text_addr = getelementptr inbounds [64 x i8]* %text, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="text_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %text_addr_1 = getelementptr [64 x i8]* %text, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="text_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %text_addr_2 = getelementptr [64 x i8]* %text, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="text_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %text_addr_3 = getelementptr [64 x i8]* %text, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="text_addr_3"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %text_addr_4 = getelementptr [64 x i8]* %text, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="text_addr_4"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %text_addr_5 = getelementptr [64 x i8]* %text, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="text_addr_5"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %text_addr_6 = getelementptr [64 x i8]* %text, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="text_addr_6"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %text_addr_7 = getelementptr [64 x i8]* %text, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="text_addr_7"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %text_addr_8 = getelementptr [64 x i8]* %text, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="text_addr_8"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %text_addr_9 = getelementptr [64 x i8]* %text, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="text_addr_9"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %text_addr_10 = getelementptr [64 x i8]* %text, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="text_addr_10"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %text_addr_11 = getelementptr [64 x i8]* %text, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="text_addr_11"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %text_addr_12 = getelementptr [64 x i8]* %text, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="text_addr_12"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %text_addr_13 = getelementptr [64 x i8]* %text, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="text_addr_13"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %text_addr_14 = getelementptr [64 x i8]* %text, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="text_addr_14"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %text_addr_15 = getelementptr [64 x i8]* %text, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="text_addr_15"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %text_addr_16 = getelementptr [64 x i8]* %text, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="text_addr_16"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %text_addr_17 = getelementptr [64 x i8]* %text, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="text_addr_17"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %text_addr_18 = getelementptr [64 x i8]* %text, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="text_addr_18"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %text_addr_19 = getelementptr [64 x i8]* %text, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="text_addr_19"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %text_addr_20 = getelementptr [64 x i8]* %text, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="text_addr_20"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %text_addr_21 = getelementptr [64 x i8]* %text, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="text_addr_21"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %text_addr_22 = getelementptr [64 x i8]* %text, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="text_addr_22"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %text_addr_23 = getelementptr [64 x i8]* %text, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="text_addr_23"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %text_addr_24 = getelementptr [64 x i8]* %text, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="text_addr_24"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %text_addr_25 = getelementptr [64 x i8]* %text, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="text_addr_25"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %text_addr_26 = getelementptr [64 x i8]* %text, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="text_addr_26"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %text_addr_27 = getelementptr [64 x i8]* %text, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="text_addr_27"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %text_addr_28 = getelementptr [64 x i8]* %text, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="text_addr_28"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %text_addr_29 = getelementptr [64 x i8]* %text, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="text_addr_29"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %text_addr_30 = getelementptr [64 x i8]* %text, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="text_addr_30"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %text_addr_31 = getelementptr [64 x i8]* %text, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="text_addr_31"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %text_addr_32 = getelementptr [64 x i8]* %text, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="text_addr_32"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %text_addr_33 = getelementptr [64 x i8]* %text, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="text_addr_33"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %text_addr_34 = getelementptr [64 x i8]* %text, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="text_addr_34"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %text_addr_35 = getelementptr [64 x i8]* %text, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="text_addr_35"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %text_addr_36 = getelementptr [64 x i8]* %text, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="text_addr_36"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %text_addr_37 = getelementptr [64 x i8]* %text, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="text_addr_37"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %text_addr_38 = getelementptr [64 x i8]* %text, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="text_addr_38"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %text_addr_39 = getelementptr [64 x i8]* %text, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="text_addr_39"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %text_addr_40 = getelementptr [64 x i8]* %text, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="text_addr_40"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %text_addr_41 = getelementptr [64 x i8]* %text, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="text_addr_41"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %text_addr_42 = getelementptr [64 x i8]* %text, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="text_addr_42"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %text_addr_43 = getelementptr [64 x i8]* %text, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="text_addr_43"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %text_addr_44 = getelementptr [64 x i8]* %text, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="text_addr_44"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %text_addr_45 = getelementptr [64 x i8]* %text, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="text_addr_45"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %text_addr_46 = getelementptr [64 x i8]* %text, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="text_addr_46"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %text_addr_47 = getelementptr [64 x i8]* %text, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="text_addr_47"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %text_addr_48 = getelementptr [64 x i8]* %text, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="text_addr_48"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %text_addr_49 = getelementptr [64 x i8]* %text, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="text_addr_49"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %text_addr_50 = getelementptr [64 x i8]* %text, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="text_addr_50"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %text_addr_51 = getelementptr [64 x i8]* %text, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="text_addr_51"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %text_addr_52 = getelementptr [64 x i8]* %text, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="text_addr_52"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %text_addr_53 = getelementptr [64 x i8]* %text, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="text_addr_53"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %text_addr_54 = getelementptr [64 x i8]* %text, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="text_addr_54"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %text_addr_55 = getelementptr [64 x i8]* %text, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="text_addr_55"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %text_addr_56 = getelementptr [64 x i8]* %text, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="text_addr_56"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %text_addr_57 = getelementptr [64 x i8]* %text, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="text_addr_57"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %text_addr_58 = getelementptr [64 x i8]* %text, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="text_addr_58"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %text_addr_59 = getelementptr [64 x i8]* %text, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="text_addr_59"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %text_addr_60 = getelementptr [64 x i8]* %text, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="text_addr_60"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %text_addr_61 = getelementptr [64 x i8]* %text, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="text_addr_61"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %text_addr_62 = getelementptr [64 x i8]* %text, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="text_addr_62"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %text_addr_63 = getelementptr [64 x i8]* %text, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="text_addr_63"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:78  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %size1 = phi i32 [ %act_reg_Data_in_size_1, %0 ], [ %size, %6 ]

]]></Node>
<StgValue><ssdm name="size1"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %i_idx1 = phi i64 [ %i_idx_2, %0 ], [ %i_idx_1, %6 ]

]]></Node>
<StgValue><ssdm name="i_idx1"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %o_idx1 = phi i64 [ %o_idx_2, %0 ], [ %o_idx_1, %6 ]

]]></Node>
<StgValue><ssdm name="o_idx1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = icmp eq i32 %size1, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %7, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %sum = add i64 %din_gmem_V_offset_ca, %i_idx1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:8  %dout_gmem_V_addr = getelementptr i512* %din_gmem_V, i64 %sum

]]></Node>
<StgValue><ssdm name="dout_gmem_V_addr"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:9  %dout_gmem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dout_gmem_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="dout_gmem_V_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="171" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:9  %dout_gmem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dout_gmem_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="dout_gmem_V_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="172" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:9  %dout_gmem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dout_gmem_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="dout_gmem_V_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="173" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:9  %dout_gmem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dout_gmem_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="dout_gmem_V_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="174" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:9  %dout_gmem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dout_gmem_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="dout_gmem_V_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="175" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:9  %dout_gmem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dout_gmem_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="dout_gmem_V_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="176" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:9  %dout_gmem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %dout_gmem_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="dout_gmem_V_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="177" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:10  %dout_gmem_V_addr_rea = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %dout_gmem_V_addr)

]]></Node>
<StgValue><ssdm name="dout_gmem_V_addr_rea"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="512">
<![CDATA[
:11  %tmp_72 = trunc i512 %dout_gmem_V_addr_rea to i8

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:39  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 128, i32 135)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 136, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:47  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 144, i32 151)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 152, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 160, i32 167)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:53  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 168, i32 175)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:55  %tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 176, i32 183)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:57  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 184, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:59  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 192, i32 199)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:61  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 200, i32 207)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:63  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 208, i32 215)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:65  %tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 216, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:67  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 224, i32 231)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:69  %tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 232, i32 239)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:71  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 240, i32 247)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:73  %tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 248, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:75  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 256, i32 263)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:77  %tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 264, i32 271)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:79  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 272, i32 279)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:81  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 280, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:83  %tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 288, i32 295)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:85  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 296, i32 303)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:87  %tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 304, i32 311)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:89  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 312, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:91  %tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 320, i32 327)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:93  %tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 328, i32 335)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:95  %tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 336, i32 343)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:97  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 344, i32 351)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:99  %tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 352, i32 359)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:101  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 360, i32 367)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:103  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 368, i32 375)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:105  %tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 376, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:107  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 384, i32 391)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:109  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 392, i32 399)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:111  %tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 400, i32 407)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:113  %tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 408, i32 415)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:115  %tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 416, i32 423)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:117  %tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 424, i32 431)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:119  %tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 432, i32 439)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:121  %tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 440, i32 447)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:123  %tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 448, i32 455)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:125  %tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 456, i32 463)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:127  %tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 464, i32 471)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:129  %tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 472, i32 479)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:131  %tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 480, i32 487)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:133  %tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 488, i32 495)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:135  %tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 496, i32 503)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:137  %tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %dout_gmem_V_addr_rea, i32 504, i32 511)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="242" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:12  store i8 %tmp_72, i8* %text_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:14  store i8 %tmp_4, i8* %text_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="244" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:16  store i8 %tmp_6, i8* %text_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:18  store i8 %tmp_8, i8* %text_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="246" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:20  store i8 %tmp_s, i8* %text_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:22  store i8 %tmp_5, i8* %text_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="248" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:24  store i8 %tmp_7, i8* %text_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:26  store i8 %tmp_9, i8* %text_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="250" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:28  store i8 %tmp_10, i8* %text_addr_8, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:30  store i8 %tmp_11, i8* %text_addr_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="252" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:32  store i8 %tmp_12, i8* %text_addr_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:34  store i8 %tmp_13, i8* %text_addr_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="254" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:36  store i8 %tmp_14, i8* %text_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:38  store i8 %tmp_15, i8* %text_addr_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="256" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:40  store i8 %tmp_16, i8* %text_addr_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:42  store i8 %tmp_17, i8* %text_addr_15, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="258" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:44  store i8 %tmp_18, i8* %text_addr_16, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:46  store i8 %tmp_19, i8* %text_addr_17, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="260" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:48  store i8 %tmp_20, i8* %text_addr_18, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:50  store i8 %tmp_21, i8* %text_addr_19, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="262" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:52  store i8 %tmp_22, i8* %text_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:54  store i8 %tmp_23, i8* %text_addr_21, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="264" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:56  store i8 %tmp_24, i8* %text_addr_22, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:58  store i8 %tmp_25, i8* %text_addr_23, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="266" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:60  store i8 %tmp_26, i8* %text_addr_24, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:62  store i8 %tmp_27, i8* %text_addr_25, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="268" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:64  store i8 %tmp_28, i8* %text_addr_26, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:66  store i8 %tmp_29, i8* %text_addr_27, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="270" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:68  store i8 %tmp_30, i8* %text_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:70  store i8 %tmp_31, i8* %text_addr_29, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="272" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:72  store i8 %tmp_32, i8* %text_addr_30, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:74  store i8 %tmp_33, i8* %text_addr_31, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="274" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:76  store i8 %tmp_34, i8* %text_addr_32, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:78  store i8 %tmp_35, i8* %text_addr_33, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="276" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:80  store i8 %tmp_36, i8* %text_addr_34, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:82  store i8 %tmp_37, i8* %text_addr_35, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="278" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:84  store i8 %tmp_38, i8* %text_addr_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:86  store i8 %tmp_39, i8* %text_addr_37, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="280" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:88  store i8 %tmp_40, i8* %text_addr_38, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:90  store i8 %tmp_41, i8* %text_addr_39, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="282" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:92  store i8 %tmp_42, i8* %text_addr_40, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:94  store i8 %tmp_43, i8* %text_addr_41, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="284" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:96  store i8 %tmp_44, i8* %text_addr_42, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:98  store i8 %tmp_45, i8* %text_addr_43, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="286" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:100  store i8 %tmp_46, i8* %text_addr_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:102  store i8 %tmp_47, i8* %text_addr_45, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="288" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:104  store i8 %tmp_48, i8* %text_addr_46, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:106  store i8 %tmp_49, i8* %text_addr_47, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="290" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:108  store i8 %tmp_50, i8* %text_addr_48, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:110  store i8 %tmp_51, i8* %text_addr_49, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="292" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:112  store i8 %tmp_52, i8* %text_addr_50, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:114  store i8 %tmp_53, i8* %text_addr_51, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="294" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:116  store i8 %tmp_54, i8* %text_addr_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:118  store i8 %tmp_55, i8* %text_addr_53, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="296" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:120  store i8 %tmp_56, i8* %text_addr_54, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:122  store i8 %tmp_57, i8* %text_addr_55, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="298" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:124  store i8 %tmp_58, i8* %text_addr_56, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:126  store i8 %tmp_59, i8* %text_addr_57, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="300" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:128  store i8 %tmp_60, i8* %text_addr_58, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:130  store i8 %tmp_61, i8* %text_addr_59, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="302" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:132  store i8 %tmp_62, i8* %text_addr_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:134  store i8 %tmp_63, i8* %text_addr_61, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="304" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="306" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %size1, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="307" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:3  %icmp = icmp eq i26 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="308" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="32">
<![CDATA[
:4  %tmp_2 = trunc i32 %size1 to i7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="309" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:5  %bytes_to_transfer = select i1 %icmp, i7 %tmp_2, i7 -64

]]></Node>
<StgValue><ssdm name="bytes_to_transfer"/></StgValue>
</operation>

<operation id="310" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="7">
<![CDATA[
:6  %bytes_to_transfer_ca = zext i7 %bytes_to_transfer to i32

]]></Node>
<StgValue><ssdm name="bytes_to_transfer_ca"/></StgValue>
</operation>

<operation id="311" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:136  store i8 %tmp_64, i8* %text_addr_62, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:138  store i8 %tmp_65, i8* %text_addr_63, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
:139  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="314" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i = phi i7 [ 0, %2 ], [ %i_1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="315" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %tmp_66 = icmp eq i7 %i, -64

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="316" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="317" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_1 = add i7 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="318" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_66, label %6, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="7">
<![CDATA[
:1  %tmp_68 = zext i7 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="320" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %text_addr_64 = getelementptr inbounds [64 x i8]* %text, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="text_addr_64"/></StgValue>
</operation>

<operation id="321" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="6">
<![CDATA[
:3  %text_load_64 = load i8* %text_addr_64, align 1

]]></Node>
<StgValue><ssdm name="text_load_64"/></StgValue>
</operation>

<operation id="322" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %sum3 = add i64 %o_idx1, %dout_gmem_V_offset_c

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="323" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="6">
<![CDATA[
:2  %text_load = load i8* %text_addr, align 16

]]></Node>
<StgValue><ssdm name="text_load"/></StgValue>
</operation>

<operation id="324" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="6">
<![CDATA[
:3  %text_load_1 = load i8* %text_addr_1, align 1

]]></Node>
<StgValue><ssdm name="text_load_1"/></StgValue>
</operation>

<operation id="325" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %size = sub i32 %size1, %bytes_to_transfer_ca

]]></Node>
<StgValue><ssdm name="size"/></StgValue>
</operation>

<operation id="326" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:71  %i_idx_1 = add i64 %i_idx1, 1

]]></Node>
<StgValue><ssdm name="i_idx_1"/></StgValue>
</operation>

<operation id="327" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:72  %o_idx_1 = add i64 %o_idx1, 1

]]></Node>
<StgValue><ssdm name="o_idx_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="328" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="6">
<![CDATA[
:3  %text_load_64 = load i8* %text_addr_64, align 1

]]></Node>
<StgValue><ssdm name="text_load_64"/></StgValue>
</operation>

<operation id="330" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_69 = icmp sgt i8 %text_load_64, 96

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="331" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_70 = icmp slt i8 %text_load_64, 123

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="332" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_cond = and i1 %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="333" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %or_cond, label %5, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_71 = add i8 %text_load_64, -32

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="335" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:1  store i8 %tmp_71, i8* %text_addr_64, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="338" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="6">
<![CDATA[
:2  %text_load = load i8* %text_addr, align 16

]]></Node>
<StgValue><ssdm name="text_load"/></StgValue>
</operation>

<operation id="339" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="6">
<![CDATA[
:3  %text_load_1 = load i8* %text_addr_1, align 1

]]></Node>
<StgValue><ssdm name="text_load_1"/></StgValue>
</operation>

<operation id="340" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="6">
<![CDATA[
:4  %text_load_2 = load i8* %text_addr_2, align 2

]]></Node>
<StgValue><ssdm name="text_load_2"/></StgValue>
</operation>

<operation id="341" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="6">
<![CDATA[
:5  %text_load_3 = load i8* %text_addr_3, align 1

]]></Node>
<StgValue><ssdm name="text_load_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="342" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="6">
<![CDATA[
:4  %text_load_2 = load i8* %text_addr_2, align 2

]]></Node>
<StgValue><ssdm name="text_load_2"/></StgValue>
</operation>

<operation id="343" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="6">
<![CDATA[
:5  %text_load_3 = load i8* %text_addr_3, align 1

]]></Node>
<StgValue><ssdm name="text_load_3"/></StgValue>
</operation>

<operation id="344" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="6">
<![CDATA[
:6  %text_load_4 = load i8* %text_addr_4, align 4

]]></Node>
<StgValue><ssdm name="text_load_4"/></StgValue>
</operation>

<operation id="345" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="6">
<![CDATA[
:7  %text_load_5 = load i8* %text_addr_5, align 1

]]></Node>
<StgValue><ssdm name="text_load_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="346" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="6">
<![CDATA[
:6  %text_load_4 = load i8* %text_addr_4, align 4

]]></Node>
<StgValue><ssdm name="text_load_4"/></StgValue>
</operation>

<operation id="347" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="6">
<![CDATA[
:7  %text_load_5 = load i8* %text_addr_5, align 1

]]></Node>
<StgValue><ssdm name="text_load_5"/></StgValue>
</operation>

<operation id="348" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="6">
<![CDATA[
:8  %text_load_6 = load i8* %text_addr_6, align 2

]]></Node>
<StgValue><ssdm name="text_load_6"/></StgValue>
</operation>

<operation id="349" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="6">
<![CDATA[
:9  %text_load_7 = load i8* %text_addr_7, align 1

]]></Node>
<StgValue><ssdm name="text_load_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="350" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="6">
<![CDATA[
:8  %text_load_6 = load i8* %text_addr_6, align 2

]]></Node>
<StgValue><ssdm name="text_load_6"/></StgValue>
</operation>

<operation id="351" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="6">
<![CDATA[
:9  %text_load_7 = load i8* %text_addr_7, align 1

]]></Node>
<StgValue><ssdm name="text_load_7"/></StgValue>
</operation>

<operation id="352" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="6">
<![CDATA[
:10  %text_load_8 = load i8* %text_addr_8, align 8

]]></Node>
<StgValue><ssdm name="text_load_8"/></StgValue>
</operation>

<operation id="353" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="6">
<![CDATA[
:11  %text_load_9 = load i8* %text_addr_9, align 1

]]></Node>
<StgValue><ssdm name="text_load_9"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="354" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="6">
<![CDATA[
:10  %text_load_8 = load i8* %text_addr_8, align 8

]]></Node>
<StgValue><ssdm name="text_load_8"/></StgValue>
</operation>

<operation id="355" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="6">
<![CDATA[
:11  %text_load_9 = load i8* %text_addr_9, align 1

]]></Node>
<StgValue><ssdm name="text_load_9"/></StgValue>
</operation>

<operation id="356" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="6">
<![CDATA[
:12  %text_load_10 = load i8* %text_addr_10, align 2

]]></Node>
<StgValue><ssdm name="text_load_10"/></StgValue>
</operation>

<operation id="357" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="6">
<![CDATA[
:13  %text_load_11 = load i8* %text_addr_11, align 1

]]></Node>
<StgValue><ssdm name="text_load_11"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="358" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="6">
<![CDATA[
:12  %text_load_10 = load i8* %text_addr_10, align 2

]]></Node>
<StgValue><ssdm name="text_load_10"/></StgValue>
</operation>

<operation id="359" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="6">
<![CDATA[
:13  %text_load_11 = load i8* %text_addr_11, align 1

]]></Node>
<StgValue><ssdm name="text_load_11"/></StgValue>
</operation>

<operation id="360" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="6">
<![CDATA[
:14  %text_load_12 = load i8* %text_addr_12, align 4

]]></Node>
<StgValue><ssdm name="text_load_12"/></StgValue>
</operation>

<operation id="361" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="6">
<![CDATA[
:15  %text_load_13 = load i8* %text_addr_13, align 1

]]></Node>
<StgValue><ssdm name="text_load_13"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="362" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="6">
<![CDATA[
:14  %text_load_12 = load i8* %text_addr_12, align 4

]]></Node>
<StgValue><ssdm name="text_load_12"/></StgValue>
</operation>

<operation id="363" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="6">
<![CDATA[
:15  %text_load_13 = load i8* %text_addr_13, align 1

]]></Node>
<StgValue><ssdm name="text_load_13"/></StgValue>
</operation>

<operation id="364" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="6">
<![CDATA[
:16  %text_load_14 = load i8* %text_addr_14, align 2

]]></Node>
<StgValue><ssdm name="text_load_14"/></StgValue>
</operation>

<operation id="365" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="6">
<![CDATA[
:17  %text_load_15 = load i8* %text_addr_15, align 1

]]></Node>
<StgValue><ssdm name="text_load_15"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="366" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="6">
<![CDATA[
:16  %text_load_14 = load i8* %text_addr_14, align 2

]]></Node>
<StgValue><ssdm name="text_load_14"/></StgValue>
</operation>

<operation id="367" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="6">
<![CDATA[
:17  %text_load_15 = load i8* %text_addr_15, align 1

]]></Node>
<StgValue><ssdm name="text_load_15"/></StgValue>
</operation>

<operation id="368" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="6">
<![CDATA[
:18  %text_load_16 = load i8* %text_addr_16, align 16

]]></Node>
<StgValue><ssdm name="text_load_16"/></StgValue>
</operation>

<operation id="369" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="6">
<![CDATA[
:19  %text_load_17 = load i8* %text_addr_17, align 1

]]></Node>
<StgValue><ssdm name="text_load_17"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="370" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="6">
<![CDATA[
:18  %text_load_16 = load i8* %text_addr_16, align 16

]]></Node>
<StgValue><ssdm name="text_load_16"/></StgValue>
</operation>

<operation id="371" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="6">
<![CDATA[
:19  %text_load_17 = load i8* %text_addr_17, align 1

]]></Node>
<StgValue><ssdm name="text_load_17"/></StgValue>
</operation>

<operation id="372" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="6">
<![CDATA[
:20  %text_load_18 = load i8* %text_addr_18, align 2

]]></Node>
<StgValue><ssdm name="text_load_18"/></StgValue>
</operation>

<operation id="373" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="6">
<![CDATA[
:21  %text_load_19 = load i8* %text_addr_19, align 1

]]></Node>
<StgValue><ssdm name="text_load_19"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="374" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="6">
<![CDATA[
:20  %text_load_18 = load i8* %text_addr_18, align 2

]]></Node>
<StgValue><ssdm name="text_load_18"/></StgValue>
</operation>

<operation id="375" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="6">
<![CDATA[
:21  %text_load_19 = load i8* %text_addr_19, align 1

]]></Node>
<StgValue><ssdm name="text_load_19"/></StgValue>
</operation>

<operation id="376" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="6">
<![CDATA[
:22  %text_load_20 = load i8* %text_addr_20, align 4

]]></Node>
<StgValue><ssdm name="text_load_20"/></StgValue>
</operation>

<operation id="377" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="6">
<![CDATA[
:23  %text_load_21 = load i8* %text_addr_21, align 1

]]></Node>
<StgValue><ssdm name="text_load_21"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="378" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="6">
<![CDATA[
:22  %text_load_20 = load i8* %text_addr_20, align 4

]]></Node>
<StgValue><ssdm name="text_load_20"/></StgValue>
</operation>

<operation id="379" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="6">
<![CDATA[
:23  %text_load_21 = load i8* %text_addr_21, align 1

]]></Node>
<StgValue><ssdm name="text_load_21"/></StgValue>
</operation>

<operation id="380" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="6">
<![CDATA[
:24  %text_load_22 = load i8* %text_addr_22, align 2

]]></Node>
<StgValue><ssdm name="text_load_22"/></StgValue>
</operation>

<operation id="381" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="6">
<![CDATA[
:25  %text_load_23 = load i8* %text_addr_23, align 1

]]></Node>
<StgValue><ssdm name="text_load_23"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="382" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="6">
<![CDATA[
:24  %text_load_22 = load i8* %text_addr_22, align 2

]]></Node>
<StgValue><ssdm name="text_load_22"/></StgValue>
</operation>

<operation id="383" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="6">
<![CDATA[
:25  %text_load_23 = load i8* %text_addr_23, align 1

]]></Node>
<StgValue><ssdm name="text_load_23"/></StgValue>
</operation>

<operation id="384" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="6">
<![CDATA[
:26  %text_load_24 = load i8* %text_addr_24, align 8

]]></Node>
<StgValue><ssdm name="text_load_24"/></StgValue>
</operation>

<operation id="385" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="6">
<![CDATA[
:27  %text_load_25 = load i8* %text_addr_25, align 1

]]></Node>
<StgValue><ssdm name="text_load_25"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="386" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="6">
<![CDATA[
:26  %text_load_24 = load i8* %text_addr_24, align 8

]]></Node>
<StgValue><ssdm name="text_load_24"/></StgValue>
</operation>

<operation id="387" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="6">
<![CDATA[
:27  %text_load_25 = load i8* %text_addr_25, align 1

]]></Node>
<StgValue><ssdm name="text_load_25"/></StgValue>
</operation>

<operation id="388" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="6">
<![CDATA[
:28  %text_load_26 = load i8* %text_addr_26, align 2

]]></Node>
<StgValue><ssdm name="text_load_26"/></StgValue>
</operation>

<operation id="389" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="6">
<![CDATA[
:29  %text_load_27 = load i8* %text_addr_27, align 1

]]></Node>
<StgValue><ssdm name="text_load_27"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="390" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="6">
<![CDATA[
:28  %text_load_26 = load i8* %text_addr_26, align 2

]]></Node>
<StgValue><ssdm name="text_load_26"/></StgValue>
</operation>

<operation id="391" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="6">
<![CDATA[
:29  %text_load_27 = load i8* %text_addr_27, align 1

]]></Node>
<StgValue><ssdm name="text_load_27"/></StgValue>
</operation>

<operation id="392" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="6">
<![CDATA[
:30  %text_load_28 = load i8* %text_addr_28, align 4

]]></Node>
<StgValue><ssdm name="text_load_28"/></StgValue>
</operation>

<operation id="393" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="6">
<![CDATA[
:31  %text_load_29 = load i8* %text_addr_29, align 1

]]></Node>
<StgValue><ssdm name="text_load_29"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="394" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="6">
<![CDATA[
:30  %text_load_28 = load i8* %text_addr_28, align 4

]]></Node>
<StgValue><ssdm name="text_load_28"/></StgValue>
</operation>

<operation id="395" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="6">
<![CDATA[
:31  %text_load_29 = load i8* %text_addr_29, align 1

]]></Node>
<StgValue><ssdm name="text_load_29"/></StgValue>
</operation>

<operation id="396" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="6">
<![CDATA[
:32  %text_load_30 = load i8* %text_addr_30, align 2

]]></Node>
<StgValue><ssdm name="text_load_30"/></StgValue>
</operation>

<operation id="397" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="6">
<![CDATA[
:33  %text_load_31 = load i8* %text_addr_31, align 1

]]></Node>
<StgValue><ssdm name="text_load_31"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="398" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="6">
<![CDATA[
:32  %text_load_30 = load i8* %text_addr_30, align 2

]]></Node>
<StgValue><ssdm name="text_load_30"/></StgValue>
</operation>

<operation id="399" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="6">
<![CDATA[
:33  %text_load_31 = load i8* %text_addr_31, align 1

]]></Node>
<StgValue><ssdm name="text_load_31"/></StgValue>
</operation>

<operation id="400" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="6">
<![CDATA[
:34  %text_load_32 = load i8* %text_addr_32, align 16

]]></Node>
<StgValue><ssdm name="text_load_32"/></StgValue>
</operation>

<operation id="401" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="6">
<![CDATA[
:35  %text_load_33 = load i8* %text_addr_33, align 1

]]></Node>
<StgValue><ssdm name="text_load_33"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="402" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="6">
<![CDATA[
:34  %text_load_32 = load i8* %text_addr_32, align 16

]]></Node>
<StgValue><ssdm name="text_load_32"/></StgValue>
</operation>

<operation id="403" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="6">
<![CDATA[
:35  %text_load_33 = load i8* %text_addr_33, align 1

]]></Node>
<StgValue><ssdm name="text_load_33"/></StgValue>
</operation>

<operation id="404" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="6">
<![CDATA[
:36  %text_load_34 = load i8* %text_addr_34, align 2

]]></Node>
<StgValue><ssdm name="text_load_34"/></StgValue>
</operation>

<operation id="405" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="6">
<![CDATA[
:37  %text_load_35 = load i8* %text_addr_35, align 1

]]></Node>
<StgValue><ssdm name="text_load_35"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="406" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="6">
<![CDATA[
:36  %text_load_34 = load i8* %text_addr_34, align 2

]]></Node>
<StgValue><ssdm name="text_load_34"/></StgValue>
</operation>

<operation id="407" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="6">
<![CDATA[
:37  %text_load_35 = load i8* %text_addr_35, align 1

]]></Node>
<StgValue><ssdm name="text_load_35"/></StgValue>
</operation>

<operation id="408" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="6">
<![CDATA[
:38  %text_load_36 = load i8* %text_addr_36, align 4

]]></Node>
<StgValue><ssdm name="text_load_36"/></StgValue>
</operation>

<operation id="409" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="6">
<![CDATA[
:39  %text_load_37 = load i8* %text_addr_37, align 1

]]></Node>
<StgValue><ssdm name="text_load_37"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="410" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="6">
<![CDATA[
:38  %text_load_36 = load i8* %text_addr_36, align 4

]]></Node>
<StgValue><ssdm name="text_load_36"/></StgValue>
</operation>

<operation id="411" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="6">
<![CDATA[
:39  %text_load_37 = load i8* %text_addr_37, align 1

]]></Node>
<StgValue><ssdm name="text_load_37"/></StgValue>
</operation>

<operation id="412" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="6">
<![CDATA[
:40  %text_load_38 = load i8* %text_addr_38, align 2

]]></Node>
<StgValue><ssdm name="text_load_38"/></StgValue>
</operation>

<operation id="413" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="6">
<![CDATA[
:41  %text_load_39 = load i8* %text_addr_39, align 1

]]></Node>
<StgValue><ssdm name="text_load_39"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="414" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="6">
<![CDATA[
:40  %text_load_38 = load i8* %text_addr_38, align 2

]]></Node>
<StgValue><ssdm name="text_load_38"/></StgValue>
</operation>

<operation id="415" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="6">
<![CDATA[
:41  %text_load_39 = load i8* %text_addr_39, align 1

]]></Node>
<StgValue><ssdm name="text_load_39"/></StgValue>
</operation>

<operation id="416" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="6">
<![CDATA[
:42  %text_load_40 = load i8* %text_addr_40, align 8

]]></Node>
<StgValue><ssdm name="text_load_40"/></StgValue>
</operation>

<operation id="417" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="6">
<![CDATA[
:43  %text_load_41 = load i8* %text_addr_41, align 1

]]></Node>
<StgValue><ssdm name="text_load_41"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="418" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="6">
<![CDATA[
:42  %text_load_40 = load i8* %text_addr_40, align 8

]]></Node>
<StgValue><ssdm name="text_load_40"/></StgValue>
</operation>

<operation id="419" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="6">
<![CDATA[
:43  %text_load_41 = load i8* %text_addr_41, align 1

]]></Node>
<StgValue><ssdm name="text_load_41"/></StgValue>
</operation>

<operation id="420" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="6">
<![CDATA[
:44  %text_load_42 = load i8* %text_addr_42, align 2

]]></Node>
<StgValue><ssdm name="text_load_42"/></StgValue>
</operation>

<operation id="421" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="6">
<![CDATA[
:45  %text_load_43 = load i8* %text_addr_43, align 1

]]></Node>
<StgValue><ssdm name="text_load_43"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="422" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="6">
<![CDATA[
:44  %text_load_42 = load i8* %text_addr_42, align 2

]]></Node>
<StgValue><ssdm name="text_load_42"/></StgValue>
</operation>

<operation id="423" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="6">
<![CDATA[
:45  %text_load_43 = load i8* %text_addr_43, align 1

]]></Node>
<StgValue><ssdm name="text_load_43"/></StgValue>
</operation>

<operation id="424" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="6">
<![CDATA[
:46  %text_load_44 = load i8* %text_addr_44, align 4

]]></Node>
<StgValue><ssdm name="text_load_44"/></StgValue>
</operation>

<operation id="425" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="6">
<![CDATA[
:47  %text_load_45 = load i8* %text_addr_45, align 1

]]></Node>
<StgValue><ssdm name="text_load_45"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="426" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="6">
<![CDATA[
:46  %text_load_44 = load i8* %text_addr_44, align 4

]]></Node>
<StgValue><ssdm name="text_load_44"/></StgValue>
</operation>

<operation id="427" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="6">
<![CDATA[
:47  %text_load_45 = load i8* %text_addr_45, align 1

]]></Node>
<StgValue><ssdm name="text_load_45"/></StgValue>
</operation>

<operation id="428" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="6">
<![CDATA[
:48  %text_load_46 = load i8* %text_addr_46, align 2

]]></Node>
<StgValue><ssdm name="text_load_46"/></StgValue>
</operation>

<operation id="429" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="6">
<![CDATA[
:49  %text_load_47 = load i8* %text_addr_47, align 1

]]></Node>
<StgValue><ssdm name="text_load_47"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="430" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="6">
<![CDATA[
:48  %text_load_46 = load i8* %text_addr_46, align 2

]]></Node>
<StgValue><ssdm name="text_load_46"/></StgValue>
</operation>

<operation id="431" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="6">
<![CDATA[
:49  %text_load_47 = load i8* %text_addr_47, align 1

]]></Node>
<StgValue><ssdm name="text_load_47"/></StgValue>
</operation>

<operation id="432" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="6">
<![CDATA[
:50  %text_load_48 = load i8* %text_addr_48, align 16

]]></Node>
<StgValue><ssdm name="text_load_48"/></StgValue>
</operation>

<operation id="433" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="6">
<![CDATA[
:51  %text_load_49 = load i8* %text_addr_49, align 1

]]></Node>
<StgValue><ssdm name="text_load_49"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="434" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="6">
<![CDATA[
:50  %text_load_48 = load i8* %text_addr_48, align 16

]]></Node>
<StgValue><ssdm name="text_load_48"/></StgValue>
</operation>

<operation id="435" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="6">
<![CDATA[
:51  %text_load_49 = load i8* %text_addr_49, align 1

]]></Node>
<StgValue><ssdm name="text_load_49"/></StgValue>
</operation>

<operation id="436" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="6">
<![CDATA[
:52  %text_load_50 = load i8* %text_addr_50, align 2

]]></Node>
<StgValue><ssdm name="text_load_50"/></StgValue>
</operation>

<operation id="437" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="6">
<![CDATA[
:53  %text_load_51 = load i8* %text_addr_51, align 1

]]></Node>
<StgValue><ssdm name="text_load_51"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="438" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="6">
<![CDATA[
:52  %text_load_50 = load i8* %text_addr_50, align 2

]]></Node>
<StgValue><ssdm name="text_load_50"/></StgValue>
</operation>

<operation id="439" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="6">
<![CDATA[
:53  %text_load_51 = load i8* %text_addr_51, align 1

]]></Node>
<StgValue><ssdm name="text_load_51"/></StgValue>
</operation>

<operation id="440" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="6">
<![CDATA[
:54  %text_load_52 = load i8* %text_addr_52, align 4

]]></Node>
<StgValue><ssdm name="text_load_52"/></StgValue>
</operation>

<operation id="441" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="6">
<![CDATA[
:55  %text_load_53 = load i8* %text_addr_53, align 1

]]></Node>
<StgValue><ssdm name="text_load_53"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="442" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="6">
<![CDATA[
:54  %text_load_52 = load i8* %text_addr_52, align 4

]]></Node>
<StgValue><ssdm name="text_load_52"/></StgValue>
</operation>

<operation id="443" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="6">
<![CDATA[
:55  %text_load_53 = load i8* %text_addr_53, align 1

]]></Node>
<StgValue><ssdm name="text_load_53"/></StgValue>
</operation>

<operation id="444" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="6">
<![CDATA[
:56  %text_load_54 = load i8* %text_addr_54, align 2

]]></Node>
<StgValue><ssdm name="text_load_54"/></StgValue>
</operation>

<operation id="445" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="6">
<![CDATA[
:57  %text_load_55 = load i8* %text_addr_55, align 1

]]></Node>
<StgValue><ssdm name="text_load_55"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="446" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="6">
<![CDATA[
:56  %text_load_54 = load i8* %text_addr_54, align 2

]]></Node>
<StgValue><ssdm name="text_load_54"/></StgValue>
</operation>

<operation id="447" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="6">
<![CDATA[
:57  %text_load_55 = load i8* %text_addr_55, align 1

]]></Node>
<StgValue><ssdm name="text_load_55"/></StgValue>
</operation>

<operation id="448" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="6">
<![CDATA[
:58  %text_load_56 = load i8* %text_addr_56, align 8

]]></Node>
<StgValue><ssdm name="text_load_56"/></StgValue>
</operation>

<operation id="449" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="6">
<![CDATA[
:59  %text_load_57 = load i8* %text_addr_57, align 1

]]></Node>
<StgValue><ssdm name="text_load_57"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="450" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="6">
<![CDATA[
:58  %text_load_56 = load i8* %text_addr_56, align 8

]]></Node>
<StgValue><ssdm name="text_load_56"/></StgValue>
</operation>

<operation id="451" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="6">
<![CDATA[
:59  %text_load_57 = load i8* %text_addr_57, align 1

]]></Node>
<StgValue><ssdm name="text_load_57"/></StgValue>
</operation>

<operation id="452" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="6">
<![CDATA[
:60  %text_load_58 = load i8* %text_addr_58, align 2

]]></Node>
<StgValue><ssdm name="text_load_58"/></StgValue>
</operation>

<operation id="453" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="6">
<![CDATA[
:61  %text_load_59 = load i8* %text_addr_59, align 1

]]></Node>
<StgValue><ssdm name="text_load_59"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="454" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="6">
<![CDATA[
:60  %text_load_58 = load i8* %text_addr_58, align 2

]]></Node>
<StgValue><ssdm name="text_load_58"/></StgValue>
</operation>

<operation id="455" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="6">
<![CDATA[
:61  %text_load_59 = load i8* %text_addr_59, align 1

]]></Node>
<StgValue><ssdm name="text_load_59"/></StgValue>
</operation>

<operation id="456" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="6">
<![CDATA[
:62  %text_load_60 = load i8* %text_addr_60, align 4

]]></Node>
<StgValue><ssdm name="text_load_60"/></StgValue>
</operation>

<operation id="457" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="6">
<![CDATA[
:63  %text_load_61 = load i8* %text_addr_61, align 1

]]></Node>
<StgValue><ssdm name="text_load_61"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="458" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="6">
<![CDATA[
:62  %text_load_60 = load i8* %text_addr_60, align 4

]]></Node>
<StgValue><ssdm name="text_load_60"/></StgValue>
</operation>

<operation id="459" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="6">
<![CDATA[
:63  %text_load_61 = load i8* %text_addr_61, align 1

]]></Node>
<StgValue><ssdm name="text_load_61"/></StgValue>
</operation>

<operation id="460" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="6">
<![CDATA[
:64  %text_load_62 = load i8* %text_addr_62, align 2

]]></Node>
<StgValue><ssdm name="text_load_62"/></StgValue>
</operation>

<operation id="461" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="6">
<![CDATA[
:65  %text_load_63 = load i8* %text_addr_63, align 1

]]></Node>
<StgValue><ssdm name="text_load_63"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="462" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:1  %dout_gmem_V_addr_1 = getelementptr i512* %din_gmem_V, i64 %sum3

]]></Node>
<StgValue><ssdm name="dout_gmem_V_addr_1"/></StgValue>
</operation>

<operation id="463" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="6">
<![CDATA[
:64  %text_load_62 = load i8* %text_addr_62, align 2

]]></Node>
<StgValue><ssdm name="text_load_62"/></StgValue>
</operation>

<operation id="464" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="6">
<![CDATA[
:65  %text_load_63 = load i8* %text_addr_63, align 1

]]></Node>
<StgValue><ssdm name="text_load_63"/></StgValue>
</operation>

<operation id="465" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:67  %dout_gmem_V_addr_1_r = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %dout_gmem_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="dout_gmem_V_addr_1_r"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="466" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="512" op_0_bw="512" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8">
<![CDATA[
:66  %tmp_67 = call i512 @_ssdm_op_BitConcatenate.i512.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %text_load_63, i8 %text_load_62, i8 %text_load_61, i8 %text_load_60, i8 %text_load_59, i8 %text_load_58, i8 %text_load_57, i8 %text_load_56, i8 %text_load_55, i8 %text_load_54, i8 %text_load_53, i8 %text_load_52, i8 %text_load_51, i8 %text_load_50, i8 %text_load_49, i8 %text_load_48, i8 %text_load_47, i8 %text_load_46, i8 %text_load_45, i8 %text_load_44, i8 %text_load_43, i8 %text_load_42, i8 %text_load_41, i8 %text_load_40, i8 %text_load_39, i8 %text_load_38, i8 %text_load_37, i8 %text_load_36, i8 %text_load_35, i8 %text_load_34, i8 %text_load_33, i8 %text_load_32, i8 %text_load_31, i8 %text_load_30, i8 %text_load_29, i8 %text_load_28, i8 %text_load_27, i8 %text_load_26, i8 %text_load_25, i8 %text_load_24, i8 %text_load_23, i8 %text_load_22, i8 %text_load_21, i8 %text_load_20, i8 %text_load_19, i8 %text_load_18, i8 %text_load_17, i8 %text_load_16, i8 %text_load_15, i8 %text_load_14, i8 %text_load_13, i8 %text_load_12, i8 %text_load_11, i8 %text_load_10, i8 %text_load_9, i8 %text_load_8, i8 %text_load_7, i8 %text_load_6, i8 %text_load_5, i8 %text_load_4, i8 %text_load_3, i8 %text_load_2, i8 %text_load_1, i8 %text_load)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="467" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
:68  call void @_ssdm_op_Write.m_axi.i512P(i512* %dout_gmem_V_addr_1, i512 %tmp_67, i64 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="468" st_id="78" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:69  %dout_gmem_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dout_gmem_V_addr_1)

]]></Node>
<StgValue><ssdm name="dout_gmem_V_addr_1_r_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="469" st_id="79" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:69  %dout_gmem_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dout_gmem_V_addr_1)

]]></Node>
<StgValue><ssdm name="dout_gmem_V_addr_1_r_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="470" st_id="80" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:69  %dout_gmem_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dout_gmem_V_addr_1)

]]></Node>
<StgValue><ssdm name="dout_gmem_V_addr_1_r_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="471" st_id="81" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:69  %dout_gmem_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dout_gmem_V_addr_1)

]]></Node>
<StgValue><ssdm name="dout_gmem_V_addr_1_r_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="472" st_id="82" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:69  %dout_gmem_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dout_gmem_V_addr_1)

]]></Node>
<StgValue><ssdm name="dout_gmem_V_addr_1_r_1"/></StgValue>
</operation>

<operation id="473" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:73  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="474" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
:74  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
