$date
	Sun Oct 23 02:24:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#126365
b110 !
1"
#126366
b110 &
b110 %
1$
#126367
0"
#126370
b11 &
b11 %
#126374
b1010 &
b1010 %
#126378
b101 &
b101 %
#126382
b10000 &
b10000 %
#126386
b1000 &
b1000 %
#126390
b100 &
b100 %
#126394
b10 &
b10 %
#126398
b1 &
1#
b1 %
#126402
b0 &
b0 %
0#
0$
#1188781
b10100 !
1"
#1188782
b10100 &
b10100 %
1$
#1188783
0"
#1188786
b1010 &
b1010 %
#1188790
b101 &
b101 %
#1188794
b10000 &
b10000 %
#1188798
b1000 &
b1000 %
#1188802
b100 &
b100 %
#1188806
b10 &
b10 %
#1188810
b1 &
b1 %
1#
#1188814
b0 &
0#
b0 %
0$
#2176539
b10001 !
1"
#2176542
b10001 &
b10001 %
1$
#2176543
0"
#2176546
b110100 &
b110100 %
#2176550
b11010 &
b11010 %
#2176554
b1101 &
b1101 %
#2176558
b101000 &
b101000 %
#2176562
b10100 &
b10100 %
#2176566
b1010 &
b1010 %
#2176570
b101 &
b101 %
#2176574
b10000 &
b10000 %
#2176578
b1000 &
b1000 %
#2176582
b100 &
b100 %
#2176586
b10 &
b10 %
#2176590
b1 &
1#
b1 %
#2176594
b0 &
b0 %
0#
0$
#4500012
