<stg><name>mSP_findLRBounds</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph:1 %i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="3">
<![CDATA[
.lr.ph:2 %idxprom1 = zext i3 %i_read

]]></Node>
<StgValue><ssdm name="idxprom1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:3 %trapezoid_edges_V_addr = getelementptr i26 %trapezoid_edges_V, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="trapezoid_edges_V_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="26" op_0_bw="3">
<![CDATA[
.lr.ph:4 %rhs_1 = load i3 %trapezoid_edges_V_addr

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:0 %row_list_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %row_list_size

]]></Node>
<StgValue><ssdm name="row_list_size_read"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="26" op_0_bw="3">
<![CDATA[
.lr.ph:4 %rhs_1 = load i3 %trapezoid_edges_V_addr

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="33" op_0_bw="26">
<![CDATA[
.lr.ph:5 %rhs = zext i26 %rhs_1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:6 %br_ln1698 = br void

]]></Node>
<StgValue><ssdm name="br_ln1698"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %left_bound_write_assign = phi i32 0, void %.lr.ph, i32 %select_ln1700, void %.split

]]></Node>
<StgValue><ssdm name="left_bound_write_assign"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %j = phi i32 0, void %.lr.ph, i32 %add_ln1698, void %.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %lbVal = phi i64 9223372036854775807, void %.lr.ph, i64 %lbVal_2, void %.split

]]></Node>
<StgValue><ssdm name="lbVal"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln1698 = add i32 %j, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1698"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %icmp_ln1698 = icmp_eq  i32 %j, i32 %row_list_size_read

]]></Node>
<StgValue><ssdm name="icmp_ln1698"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln1698 = br i1 %icmp_ln1698, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1698"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="32">
<![CDATA[
.split:0 %trunc_ln1702_cast = zext i32 %j

]]></Node>
<StgValue><ssdm name="trunc_ln1702_cast"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %row_list_addr = getelementptr i32 %row_list, i64 0, i64 %trunc_ln1702_cast

]]></Node>
<StgValue><ssdm name="row_list_addr"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
.split:3 %lhs = load i8 %row_list_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln1694 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln1694"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
.split:3 %lhs = load i8 %row_list_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="33" op_0_bw="32">
<![CDATA[
.split:4 %sext_ln215 = sext i32 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split:5 %ret = add i33 %sext_ln215, i33 %rhs

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split:6 %sub_ln180 = sub i33 0, i33 %ret

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split:7 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret, i32 32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
.split:8 %lbVal_1 = select i1 %tmp, i33 %sub_ln180, i33 %ret

]]></Node>
<StgValue><ssdm name="lbVal_1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="33">
<![CDATA[
.split:9 %sext_ln1694 = sext i33 %lbVal_1

]]></Node>
<StgValue><ssdm name="sext_ln1694"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:10 %icmp_ln1700 = icmp_slt  i64 %sext_ln1694, i64 %lbVal

]]></Node>
<StgValue><ssdm name="icmp_ln1700"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:11 %select_ln1700 = select i1 %icmp_ln1700, i32 %j, i32 %left_bound_write_assign

]]></Node>
<StgValue><ssdm name="select_ln1700"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:12 %lbVal_2 = select i1 %icmp_ln1700, i64 %sext_ln1694, i64 %lbVal

]]></Node>
<StgValue><ssdm name="lbVal_2"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.split:13 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln1700 = ret i32 %left_bound_write_assign

]]></Node>
<StgValue><ssdm name="ret_ln1700"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
