;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 12/9/2017 10:32:27 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x000000040F12  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x000000  	0
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000D54  	3412
0x0024	0x000D74  	3444
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000000  	0
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000D94  	3476
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x0F12	0x2084CF  	MOV	#2124, W15
0x0F14	0x20BFF0  	MOV	#3071, W0
0x0F16	0xB7A020  	MOV	WREG, SPLIM
0x0F18	0x200000  	MOV	#0, W0
0x0F1A	0xB7A034  	MOV	WREG, PSVPAG
0x0F1C	0x200040  	MOV	#4, W0
0x0F1E	0xB72044  	IOR	CORCON
0x0F20	0xFA000A  	LNK	#10
0x0F22	0x781F8A  	PUSH	W10
0x0F24	0x781F8B  	PUSH	W11
0x0F26	0x781F8C  	PUSH	W12
0x0F28	0xEF24E0  	CLR	ANSA
0x0F2A	0xEF24E2  	CLR	ANSB
0x0F2C	0xEF2000  	CLR	W0
0x0F2E	0xEF2002  	CLR	W1
0x0F30	0x884140  	MOV	W0, _Distributor_Period_Array
0x0F32	0x884151  	MOV	W1, _Distributor_Period_Array+2
0x0F34	0xEF2000  	CLR	W0
0x0F36	0xEF2002  	CLR	W1
0x0F38	0x884160  	MOV	W0, _Distributor_Period_Array+4
0x0F3A	0x884171  	MOV	W1, _Distributor_Period_Array+6
0x0F3C	0xEF2000  	CLR	W0
0x0F3E	0xEF2002  	CLR	W1
0x0F40	0x884180  	MOV	W0, _Distributor_Period_Array+8
0x0F42	0x884191  	MOV	W1, _Distributor_Period_Array+10
0x0F44	0xEF2000  	CLR	W0
0x0F46	0xEF2002  	CLR	W1
0x0F48	0x8841A0  	MOV	W0, _Distributor_Period_Array+12
0x0F4A	0x8841B1  	MOV	W1, _Distributor_Period_Array+14
0x0F4C	0xEF2000  	CLR	W0
0x0F4E	0xEF2002  	CLR	W1
0x0F50	0x8841C0  	MOV	W0, _Distributor_Period_Array+16
0x0F52	0x8841D1  	MOV	W1, _Distributor_Period_Array+18
0x0F54	0xEF2000  	CLR	W0
0x0F56	0xEF2002  	CLR	W1
0x0F58	0x8841E0  	MOV	W0, _Distributor_Period_Array+20
0x0F5A	0x8841F1  	MOV	W1, _Distributor_Period_Array+22
0x0F5C	0xEF2000  	CLR	W0
0x0F5E	0xEF2002  	CLR	W1
0x0F60	0x884200  	MOV	W0, _Distributor_Period_Array+24
0x0F62	0x884211  	MOV	W1, _Distributor_Period_Array+26
0x0F64	0xEF2000  	CLR	W0
0x0F66	0xEF2002  	CLR	W1
0x0F68	0x884220  	MOV	W0, _Distributor_Period_Array+28
0x0F6A	0x884231  	MOV	W1, _Distributor_Period_Array+30
0x0F6C	0xEF2000  	CLR	W0
0x0F6E	0x884240  	MOV	W0, _PeriodCounter
0x0F70	0xEF2000  	CLR	W0
0x0F72	0x884250  	MOV	W0, _State
0x0F74	0xA822CD  	BSET	LATB9_bit, BitPos(LATB9_bit+0)
0x0F76	0xA962C4  	BCLR	LATA3_bit, BitPos(LATA3_bit+0)
0x0F78	0xA942C4  	BCLR	LATA2_bit, BitPos(LATA2_bit+0)
0x0F7A	0xA802C0  	BSET	TRISA0_bit, BitPos(TRISA0_bit+0)
0x0F7C	0xA922C9  	BCLR	TRISB9_bit, BitPos(TRISB9_bit+0)
0x0F7E	0xA962C0  	BCLR	TRISA3_bit, BitPos(TRISA3_bit+0)
0x0F80	0xA942C0  	BCLR	TRISA2_bit, BitPos(TRISA2_bit+0)
0x0F82	0xEF2744  	CLR	CLKDIV
0x0F84	0xA84062  	BSET	CN2IE_bit, BitPos(CN2IE_bit+0)
0x0F86	0xA880AD  	BSET	CNIP_0_bit, BitPos(CNIP_0_bit+0)
0x0F88	0xA8A0AD  	BSET	CNIP_1_bit, BitPos(CNIP_1_bit+0)
0x0F8A	0xA8C0AD  	BSET	CNIP_2_bit, BitPos(CNIP_2_bit+0)
0x0F8C	0xA96086  	BCLR	CNIF_bit, BitPos(CNIF_bit+0)
0x0F8E	0xA86096  	BSET	CNIE_bit, BitPos(CNIE_bit+0)
0x0F90	0xA9E142  	BCLR	TRIGEN_CCP1CON1H_bit, BitPos(TRIGEN_CCP1CON1H_bit+0)
0x0F92	0xA90142  	BCLR	SYNC_0_CCP1CON1H_bit, BitPos(SYNC_0_CCP1CON1H_bit+0)
0x0F94	0xA92142  	BCLR	SYNC_1_CCP1CON1H_bit, BitPos(SYNC_1_CCP1CON1H_bit+0)
0x0F96	0xA94142  	BCLR	SYNC_2_CCP1CON1H_bit, BitPos(SYNC_2_CCP1CON1H_bit+0)
0x0F98	0xA96142  	BCLR	SYNC_3_CCP1CON1H_bit, BitPos(SYNC_3_CCP1CON1H_bit+0)
0x0F9A	0xA98142  	BCLR	SYNC_4_CCP1CON1H_bit, BitPos(SYNC_4_CCP1CON1H_bit+0)
0x0F9C	0xA8A140  	BSET	TMR32_CCP1CON1L_bit, BitPos(TMR32_CCP1CON1L_bit+0)
0x0F9E	0xA90141  	BCLR	CLKSEL_0_CCP1CON1L_bit, BitPos(CLKSEL_0_CCP1CON1L_bit+0)
0x0FA0	0xA92141  	BCLR	CLKSEL_1_CCP1CON1L_bit, BitPos(CLKSEL_1_CCP1CON1L_bit+0)
0x0FA2	0xA94141  	BCLR	CLKSEL_2_CCP1CON1L_bit, BitPos(CLKSEL_2_CCP1CON1L_bit+0)
0x0FA4	0xA9C140  	BCLR	TMRPS_0_CCP1CON1L_bit, BitPos(TMRPS_0_CCP1CON1L_bit+0)
0x0FA6	0xA9E140  	BCLR	TMRPS_1_CCP1CON1L_bit, BitPos(TMRPS_1_CCP1CON1L_bit+0)
0x0FA8	0x2FFFF0  	MOV	#65535, W0
0x0FAA	0xB7A154  	MOV	WREG, CCP1PRL
0x0FAC	0x2FFFF0  	MOV	#65535, W0
0x0FAE	0xB7A156  	MOV	WREG, CCP1PRH
0x0FB0	0xA9E084  	BCLR	CCT1IF_bit, BitPos(CCT1IF_bit+0)
0x0FB2	0xA8E094  	BSET	CCT1IE_bit, BitPos(CCT1IE_bit+0)
0x0FB4	0xA9E141  	BCLR	CCPON_CCP1CON1L_bit, BitPos(CCPON_CCP1CON1L_bit+0)
0x0FB6	0xA9E166  	BCLR	TRIGEN_CCP2CON1H_bit, BitPos(TRIGEN_CCP2CON1H_bit+0)
0x0FB8	0xA90166  	BCLR	SYNC_0_CCP2CON1H_bit, BitPos(SYNC_0_CCP2CON1H_bit+0)
0x0FBA	0xA92166  	BCLR	SYNC_1_CCP2CON1H_bit, BitPos(SYNC_1_CCP2CON1H_bit+0)
0x0FBC	0xA94166  	BCLR	SYNC_2_CCP2CON1H_bit, BitPos(SYNC_2_CCP2CON1H_bit+0)
0x0FBE	0xA96166  	BCLR	SYNC_3_CCP2CON1H_bit, BitPos(SYNC_3_CCP2CON1H_bit+0)
0x0FC0	0xA98166  	BCLR	SYNC_4_CCP2CON1H_bit, BitPos(SYNC_4_CCP2CON1H_bit+0)
0x0FC2	0xA8A164  	BSET	TMR32_CCP2CON1L_bit, BitPos(TMR32_CCP2CON1L_bit+0)
0x0FC4	0xA90165  	BCLR	CLKSEL_0_CCP2CON1L_bit, BitPos(CLKSEL_0_CCP2CON1L_bit+0)
0x0FC6	0xA92165  	BCLR	CLKSEL_1_CCP2CON1L_bit, BitPos(CLKSEL_1_CCP2CON1L_bit+0)
0x0FC8	0xA94165  	BCLR	CLKSEL_2_CCP2CON1L_bit, BitPos(CLKSEL_2_CCP2CON1L_bit+0)
0x0FCA	0xA9C164  	BCLR	TMRPS_0_CCP2CON1L_bit, BitPos(TMRPS_0_CCP2CON1L_bit+0)
0x0FCC	0xA9E164  	BCLR	TMRPS_1_CCP2CON1L_bit, BitPos(TMRPS_1_CCP2CON1L_bit+0)
0x0FCE	0xEF2178  	CLR	CCP2PRL
0x0FD0	0xEF217A  	CLR	CCP2PRH
0x0FD2	0xA90085  	BCLR	CCT2IF_bit, BitPos(CCT2IF_bit+0)
0x0FD4	0xA80095  	BSET	CCT2IE_bit, BitPos(CCT2IE_bit+0)
0x0FD6	0xA8E165  	BSET	CCPON_CCP2CON1L_bit, BitPos(CCPON_CCP2CON1L_bit+0)
0x0FD8	0x2C200A  	MOV	#49664, W10
0x0FDA	0x20001B  	MOV	#1, W11
0x0FDC	0x07FE43  	RCALL	_UART1_Init
L__main41:
0x0FDE	0x200098  	MOV	#9, W8
0x0FE0	0x223577  	MOV	#9047, W7
L__main45:
0x0FE2	0xED200E  	DEC	W7
0x0FE4	0x3AFFFE  	BRA NZ	L__main45
0x0FE6	0xED2010  	DEC	W8
0x0FE8	0x3AFFFC  	BRA NZ	L__main45
0x0FEA	0x4700E0  	ADD	W14, #0, W1
0x0FEC	0xB3C520  	MOV.B	#82, W0
0x0FEE	0x785880  	MOV.B	W0, [W1++]
0x0FF0	0xB3C500  	MOV.B	#80, W0
0x0FF2	0x785880  	MOV.B	W0, [W1++]
0x0FF4	0xB3C4D0  	MOV.B	#77, W0
0x0FF6	0x785880  	MOV.B	W0, [W1++]
0x0FF8	0xB3C3D0  	MOV.B	#61, W0
0x0FFA	0x785880  	MOV.B	W0, [W1++]
0x0FFC	0xEF2000  	CLR	W0
0x0FFE	0x785880  	MOV.B	W0, [W1++]
0x1000	0x470060  	ADD	W14, #0, W0
0x1002	0x780500  	MOV	W0, W10
0x1004	0x07FC88  	RCALL	_UART1_Write_Text
0x1006	0x20804C  	MOV	#lo_addr(_StrBuffer), W12
0x1008	0x8040FA  	MOV	_RPM_Global, W10
0x100A	0x80410B  	MOV	_RPM_Global+2, W11
0x100C	0x07FC98  	RCALL	_FloatToStr
0x100E	0x20804A  	MOV	#lo_addr(_StrBuffer), W10
0x1010	0x07FC82  	RCALL	_UART1_Write_Text
0x1012	0x4700E0  	ADD	W14, #0, W1
0x1014	0xB3C200  	MOV.B	#32, W0
0x1016	0x785880  	MOV.B	W0, [W1++]
0x1018	0xB3C200  	MOV.B	#32, W0
0x101A	0x785880  	MOV.B	W0, [W1++]
0x101C	0xB3C530  	MOV.B	#83, W0
0x101E	0x785880  	MOV.B	W0, [W1++]
0x1020	0xB3C740  	MOV.B	#116, W0
0x1022	0x785880  	MOV.B	W0, [W1++]
0x1024	0xB3C610  	MOV.B	#97, W0
0x1026	0x785880  	MOV.B	W0, [W1++]
0x1028	0xB3C740  	MOV.B	#116, W0
0x102A	0x785880  	MOV.B	W0, [W1++]
0x102C	0xB3C650  	MOV.B	#101, W0
0x102E	0x785880  	MOV.B	W0, [W1++]
0x1030	0xB3C3D0  	MOV.B	#61, W0
0x1032	0x785880  	MOV.B	W0, [W1++]
0x1034	0xEF2000  	CLR	W0
0x1036	0x785880  	MOV.B	W0, [W1++]
0x1038	0x470060  	ADD	W14, #0, W0
0x103A	0x780500  	MOV	W0, W10
0x103C	0x07FA53  	RCALL	_UART_Write_Text
0x103E	0x20804B  	MOV	#lo_addr(_StrBuffer), W11
0x1040	0x80425A  	MOV	_State, W10
0x1042	0x07FA67  	RCALL	_IntToStr
0x1044	0x20804A  	MOV	#lo_addr(_StrBuffer), W10
0x1046	0x07FA4E  	RCALL	_UART_Write_Text
0x1048	0x2000DA  	MOV	#13, W10
0x104A	0x07F943  	RCALL	_UART1_Write
0x104C	0xAA62C4  	BTG	LATA3_bit, BitPos(LATA3_bit+0)
0x104E	0xAA42C4  	BTG	LATA2_bit, BitPos(LATA2_bit+0)
0x1050	0x202157  	MOV	#533, W7
L__main47:
0x1052	0xED200E  	DEC	W7
0x1054	0x3AFFFE  	BRA NZ	L__main47
0x1056	0x000000  	NOP
0x1058	0x37FFC2  	BRA	L__main41
L_end_main:
0x105A	0x78064F  	POP	W12
0x105C	0x7805CF  	POP	W11
0x105E	0x78054F  	POP	W10
0x1060	0xFA8000  	ULNK
L__main_end_loop:
0x1062	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_UART1_Init:
0x0C64	0xFA0008  	LNK	#8
0x0C66	0x202D20  	MOV	#lo_addr(_UART1_Write), W0
0x0C68	0x8840E0  	MOV	W0, _UART_Wr_Ptr
0x0C6A	0x2FFFF0  	MOV	#lo_addr(_UART1_Read), W0
0x0C6C	0x884110  	MOV	W0, _UART_Rd_Ptr
0x0C6E	0x2FFFF0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x0C70	0x884120  	MOV	W0, _UART_Rdy_Ptr
0x0C72	0x2FFFF0  	MOV	#lo_addr(_UART1_TX_Idle), W0
0x0C74	0x884130  	MOV	W0, _UART_TX_Idle_Ptr
0x0C76	0xEF2220  	CLR	U1MODE
0x0C78	0x280000  	MOV	#32768, W0
0x0C7A	0xB7A222  	MOV	WREG, U1STA
0x0C7C	0xA96220  	BCLR	U1MODE, #3
0x0C7E	0x07FBE4  	RCALL	_Get_Fosc_kHz
0x0C80	0x203E82  	MOV	#1000, W2
0x0C82	0x200003  	MOV	#0, W3
0x0C84	0x07FBE5  	RCALL	__Multiply_32x32
; tmp start address is: 12 (W6)
0x0C86	0xBE0300  	MOV.D	W0, W6
0x0C88	0x07FBDC  	RCALL	_Get_Fosc_Per_Cyc
0x0C8A	0xEB0080  	CLR	W1
0x0C8C	0xD10081  	LSR	W1, W1
0x0C8E	0xD38000  	RRC	W0, W0
0x0C90	0x400264  	ADD	W0, #4, W4
0x0C92	0x4882E0  	ADDC	W1, #0, W5
0x0C94	0xBE010A  	MOV.D	W10, W2
L__UART1_Init109:
0x0C96	0xE90204  	DEC	W4, W4
0x0C98	0x350003  	BRA LT	L__UART1_Init110
0x0C9A	0xD00102  	SL	W2, W2
0x0C9C	0xD28183  	RLC	W3, W3
0x0C9E	0x37FFFB  	BRA	L__UART1_Init109
L__UART1_Init110:
0x0CA0	0x980702  	MOV	W2, [W14+0]
0x0CA2	0x980713  	MOV	W3, [W14+2]
0x0CA4	0xBE9F86  	PUSH.D	W6
0x0CA6	0xBE9F8A  	PUSH.D	W10
0x0CA8	0xBE0006  	MOV.D	W6, W0
0x0CAA	0xEB8200  	SETM	W4
0x0CAC	0x07FBDA  	RCALL	__Modulus_32x32
0x0CAE	0xBE054F  	POP.D	W10
0x0CB0	0xBE034F  	POP.D	W6
0x0CB2	0x980720  	MOV	W0, [W14+4]
0x0CB4	0x980731  	MOV	W1, [W14+6]
0x0CB6	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 12 (W6)
0x0CB8	0xBE0006  	MOV.D	W6, W0
0x0CBA	0x90010E  	MOV	[W14+0], W2
0x0CBC	0x90019E  	MOV	[W14+2], W3
0x0CBE	0xEB8200  	SETM	W4
0x0CC0	0x07FB13  	RCALL	__Divide_32x32
0x0CC2	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x0CC4	0x780180  	MOV	W0, W3
0x0CC6	0x780201  	MOV	W1, W4
0x0CC8	0x470060  	ADD	W14, #0, W0
0x0CCA	0xD18150  	ASR	[++W0], W2
0x0CCC	0xD380C0  	RRC	[--W0], W1
0x0CCE	0x470064  	ADD	W14, #4, W0
0x0CD0	0xE10830  	CP	W1, [W0++]
0x0CD2	0xE19020  	CPB	W2, [W0--]
0x0CD4	0x3D0003  	BRA GE	L__UART1_Init104
L__UART1_Init111:
; tmp start address is: 2 (W1)
0x0CD6	0x4180E1  	ADD	W3, #1, W1
0x0CD8	0x4A0160  	ADDC	W4, #0, W2
; tmp end address is: 6 (W3)
; tmp end address is: 2 (W1)
0x0CDA	0x370002  	BRA	L__UART1_Init2
L__UART1_Init104:
0x0CDC	0x780083  	MOV	W3, W1
0x0CDE	0x780104  	MOV	W4, W2
L__UART1_Init2:
; tmp start address is: 2 (W1)
0x0CE0	0xE10860  	CP	W1, #0
0x0CE2	0xE19060  	CPB	W2, #0
0x0CE4	0x3A002F  	BRA NZ	L__UART1_Init106
L__UART1_Init112:
; tmp end address is: 2 (W1)
0x0CE6	0x07FBB0  	RCALL	_Get_Fosc_kHz
0x0CE8	0x203E82  	MOV	#1000, W2
0x0CEA	0x200003  	MOV	#0, W3
0x0CEC	0x07FBB1  	RCALL	__Multiply_32x32
; tmp start address is: 12 (W6)
0x0CEE	0xBE0300  	MOV.D	W0, W6
0x0CF0	0x07FBA8  	RCALL	_Get_Fosc_Per_Cyc
0x0CF2	0xEB0080  	CLR	W1
0x0CF4	0xD10081  	LSR	W1, W1
0x0CF6	0xD38000  	RRC	W0, W0
0x0CF8	0x400262  	ADD	W0, #2, W4
0x0CFA	0x4882E0  	ADDC	W1, #0, W5
0x0CFC	0xBE010A  	MOV.D	W10, W2
L__UART1_Init113:
0x0CFE	0xE90204  	DEC	W4, W4
0x0D00	0x350003  	BRA LT	L__UART1_Init114
0x0D02	0xD00102  	SL	W2, W2
0x0D04	0xD28183  	RLC	W3, W3
0x0D06	0x37FFFB  	BRA	L__UART1_Init113
L__UART1_Init114:
0x0D08	0x980702  	MOV	W2, [W14+0]
0x0D0A	0x980713  	MOV	W3, [W14+2]
0x0D0C	0xBE9F86  	PUSH.D	W6
0x0D0E	0xBE0006  	MOV.D	W6, W0
0x0D10	0xEB8200  	SETM	W4
0x0D12	0x07FBA7  	RCALL	__Modulus_32x32
0x0D14	0xBE034F  	POP.D	W6
0x0D16	0x980720  	MOV	W0, [W14+4]
0x0D18	0x980731  	MOV	W1, [W14+6]
0x0D1A	0xBE0006  	MOV.D	W6, W0
0x0D1C	0x90010E  	MOV	[W14+0], W2
0x0D1E	0x90019E  	MOV	[W14+2], W3
0x0D20	0xEB8200  	SETM	W4
0x0D22	0x07FAE2  	RCALL	__Divide_32x32
; tmp end address is: 12 (W6)
; tmp start address is: 6 (W3)
0x0D24	0x780180  	MOV	W0, W3
0x0D26	0x780201  	MOV	W1, W4
0x0D28	0x470060  	ADD	W14, #0, W0
0x0D2A	0xD18150  	ASR	[++W0], W2
0x0D2C	0xD380C0  	RRC	[--W0], W1
0x0D2E	0x470064  	ADD	W14, #4, W0
0x0D30	0xE10830  	CP	W1, [W0++]
0x0D32	0xE19020  	CPB	W2, [W0--]
0x0D34	0x3D0003  	BRA GE	L__UART1_Init105
L__UART1_Init115:
; tmp start address is: 2 (W1)
0x0D36	0x4180E1  	ADD	W3, #1, W1
0x0D38	0x4A0160  	ADDC	W4, #0, W2
; tmp end address is: 6 (W3)
; tmp end address is: 2 (W1)
0x0D3A	0x370002  	BRA	L__UART1_Init8
L__UART1_Init105:
0x0D3C	0x780083  	MOV	W3, W1
0x0D3E	0x780104  	MOV	W4, W2
L__UART1_Init8:
; tmp start address is: 2 (W1)
0x0D40	0xA86220  	BSET	U1MODE, #3
; tmp end address is: 2 (W1)
0x0D42	0x370000  	BRA	L__UART1_Init5
L__UART1_Init106:
L__UART1_Init5:
; tmp start address is: 2 (W1)
0x0D44	0x202280  	MOV	#lo_addr(U1BRG), W0
0x0D46	0x508861  	SUB	W1, #1, [W0]
; tmp end address is: 2 (W1)
0x0D48	0xA92222  	BCLR	U1STA, #1
0x0D4A	0xA8E221  	BSET	U1MODE, #15
0x0D4C	0xA84223  	BSET	U1STA, #10
0x0D4E	0x07FB74  	RCALL	_Delay_10ms
L_end_UART1_Init:
0x0D50	0xFA8000  	ULNK
0x0D52	0x060000  	RETURN
; end of _UART1_Init
_Get_Fosc_kHz:
; Result start address is: 4 (W2)
0x0448	0x27D002  	MOV	#32000, W2
0x044A	0x200003  	MOV	#0, W3
0x044C	0xBE0002  	MOV.D	W2, W0
; Result end address is: 4 (W2)
L_end_Get_Fosc_kHz:
0x044E	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Get_Fosc_Per_Cyc:
; Result start address is: 2 (W1)
0x0442	0x200021  	MOV	#2, W1
0x0444	0x780001  	MOV	W1, W0
; Result end address is: 2 (W1)
L_end_Get_Fosc_Per_Cyc:
0x0446	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
_Delay_10ms:
0x0438	0x2D0557  	MOV	#53333, W7
L__Delay_10ms51:
0x043A	0xED200E  	DEC	W7
0x043C	0x3AFFFE  	BRA NZ	L__Delay_10ms51
0x043E	0x000000  	NOP
L_end_Delay_10ms:
0x0440	0x060000  	RETURN
; end of _Delay_10ms
__Multiply_32x32:
0x0450	0xFA0000  	LNK	#0
0x0452	0xB80A02  	MUL.UU	W1, W2, W4
0x0454	0x880050  	MOV	W0, W5
0x0456	0xB80002  	MUL.UU	W0, W2, W0
0x0458	0x420081  	ADD	W4, W1, W1
0x045A	0xB82A03  	MUL.UU	W5, W3, W4
0x045C	0x420081  	ADD	W4, W1, W1
L_end__Multiply_32x32:
0x045E	0xFA8000  	ULNK
0x0460	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x0462	0xFA0000  	LNK	#0
0x0464	0x070002  	RCALL	Modulus_32x32___testsus
0x0466	0x0000000404B6  	GOTO	the_end_Modulus_32x32
Modulus_32x32___testsus:
0x046A	0xE20008  	CP0	W4
0x046C	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
0x046E	0x070010  	RCALL	Modulus_32x32___umodsi3
0x0470	0x060000  	RETURN
Modulus_32x32___modsi3:
0x0472	0x781F81  	MOV	W1, [W15++]
0x0474	0xE20002  	CP0	W1
0x0476	0x3D0002  	BRA GE	Modulus_32x32_modtestb
0x0478	0x100060  	SUBR	W0, #0, W0
0x047A	0x1880E0  	SUBBR	W1, #0, W1
Modulus_32x32_modtestb:
0x047C	0xE20006  	CP0	W3
0x047E	0x3D0002  	BRA GE	Modulus_32x32_calcrem
0x0480	0x110160  	SUBR	W2, #0, W2
0x0482	0x1981E0  	SUBBR	W3, #0, W3
Modulus_32x32_calcrem:
0x0484	0x070005  	RCALL	Modulus_32x32___umodsi3
0x0486	0xE0004F  	CP0	[--W15]
0x0488	0x3B0002  	BRA NN	Modulus_32x32_exitr
0x048A	0x100060  	SUBR	W0, #0, W0
0x048C	0x1880E0  	SUBBR	W1, #0, W1
Modulus_32x32_exitr:
0x048E	0x060000  	RETURN
Modulus_32x32___umodsi3:
0x0490	0x070002  	RCALL	Modulus_32x32___udivsi3
0x0492	0xBE8004  	MOV.D	W4, W0
0x0494	0x060000  	RETURN
Modulus_32x32___udivsi3:
0x0496	0xB82260  	MUL.UU	W4, #0, W4
0x0498	0x200206  	MOV	#32, W6
Modulus_32x32_nextbit:
0x049A	0xD00000  	SL	W0, W0
0x049C	0xD28081  	RLC	W1, W1
0x049E	0xD28204  	RLC	W4, W4
0x04A0	0xD28285  	RLC	W5, W5
0x04A2	0xA80000  	BSET	W0, #0
0x04A4	0x520202  	SUB	W4, W2, W4
0x04A6	0x5A8283  	SUBB	W5, W3, W5
0x04A8	0x3B0003  	BRA NN	Modulus_32x32_iterate
0x04AA	0x420202  	ADD	W4, W2, W4
0x04AC	0x4A8283  	ADDC	W5, W3, W5
0x04AE	0xA10000  	BCLR	W0, #0
Modulus_32x32_iterate:
0x04B0	0xE90306  	DEC	W6, W6
0x04B2	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
0x04B4	0x060000  	RETURN
the_end_Modulus_32x32:
L_end__Modulus_32x32:
0x04B6	0xFA8000  	ULNK
0x04B8	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x02E8	0xFA0000  	LNK	#0
0x02EA	0x070002  	RCALL	Divide_32x32___testsus
0x02EC	0x000000040336  	GOTO	the_end_Divide_32x32
Divide_32x32___testsus:
0x02F0	0xE20008  	CP0	W4
0x02F2	0x3A0002  	BRA NZ	Divide_32x32___divsi3
0x02F4	0x070010  	RCALL	Divide_32x32___udivsi3
0x02F6	0x060000  	RETURN
Divide_32x32___divsi3:
0x02F8	0x689F83  	XOR	W1, W3, [W15++]
0x02FA	0xE20002  	CP0	W1
0x02FC	0x3D0002  	BRA GE	Divide_32x32_divtestb
0x02FE	0x100060  	SUBR	W0, #0, W0
0x0300	0x1880E0  	SUBBR	W1, #0, W1
Divide_32x32_divtestb:
0x0302	0xE20006  	CP0	W3
0x0304	0x3D0002  	BRA GE	Divide_32x32_calcquot
0x0306	0x110160  	SUBR	W2, #0, W2
0x0308	0x1981E0  	SUBBR	W3, #0, W3
Divide_32x32_calcquot:
0x030A	0x070005  	RCALL	Divide_32x32___udivsi3
0x030C	0xE0004F  	CP0	[--W15]
0x030E	0x3B0002  	BRA NN	Divide_32x32_returnq
0x0310	0x100060  	SUBR	W0, #0, W0
0x0312	0x1880E0  	SUBBR	W1, #0, W1
Divide_32x32_returnq:
0x0314	0x060000  	RETURN
Divide_32x32___udivsi3:
0x0316	0xB82260  	MUL.UU	W4, #0, W4
0x0318	0x200206  	MOV	#32, W6
Divide_32x32_nextbit:
0x031A	0xD00000  	SL	W0, W0
0x031C	0xD28081  	RLC	W1, W1
0x031E	0xD28204  	RLC	W4, W4
0x0320	0xD28285  	RLC	W5, W5
0x0322	0xA80000  	BSET	W0, #0
0x0324	0x520202  	SUB	W4, W2, W4
0x0326	0x5A8283  	SUBB	W5, W3, W5
0x0328	0x3B0003  	BRA NN	Divide_32x32_iterate
0x032A	0x420202  	ADD	W4, W2, W4
0x032C	0x4A8283  	ADDC	W5, W3, W5
0x032E	0xA10000  	BCLR	W0, #0
Divide_32x32_iterate:
0x0330	0xE90306  	DEC	W6, W6
0x0332	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
0x0334	0x060000  	RETURN
the_end_Divide_32x32:
L_end__Divide_32x32:
0x0336	0xFA8000  	ULNK
0x0338	0x060000  	RETURN
; end of __Divide_32x32
_UART1_Write_Text:
0x0916	0xFA0000  	LNK	#0
; counter start address is: 2 (W1)
0x0918	0xEF2002  	CLR	W1
0x091A	0x78401A  	MOV.B	[W10], W0
; data_ start address is: 4 (W2)
0x091C	0x784100  	MOV.B	W0, W2
; data_ end address is: 4 (W2)
; counter end address is: 2 (W1)
0x091E	0x784002  	MOV.B	W2, W0
0x0920	0x784101  	MOV.B	W1, W2
L__UART1_Write_Text43:
; data_ start address is: 0 (W0)
; counter start address is: 4 (W2)
0x0922	0xE10460  	CP.B	W0, #0
0x0924	0x32000A  	BRA Z	L__UART1_Write_Text44
L__UART1_Write_Text138:
0x0926	0x781F8A  	PUSH	W10
; data_ end address is: 0 (W0)
0x0928	0xFB8500  	ZE	W0, W10
0x092A	0x07FCD3  	RCALL	_UART1_Write
0x092C	0x78054F  	POP	W10
; counter start address is: 2 (W1)
0x092E	0x4140E1  	ADD.B	W2, #1, W1
; counter end address is: 4 (W2)
0x0930	0xFB8001  	ZE	W1, W0
0x0932	0x450000  	ADD	W10, W0, W0
; data_ start address is: 0 (W0)
0x0934	0x784010  	MOV.B	[W0], W0
0x0936	0x784101  	MOV.B	W1, W2
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
0x0938	0x37FFF4  	BRA	L__UART1_Write_Text43
L__UART1_Write_Text44:
L_end_UART1_Write_Text:
0x093A	0xFA8000  	ULNK
0x093C	0x060000  	RETURN
; end of _UART1_Write_Text
_UART1_Write:
0x02D2	0xFA0000  	LNK	#0
L__UART1_Write34:
0x02D4	0x801111  	MOV	U1STA, W1
0x02D6	0x201000  	MOV	#256, W0
0x02D8	0x608000  	AND	W1, W0, W0
0x02DA	0xE10060  	CP	W0, #0
0x02DC	0x3A0002  	BRA NZ	L__UART1_Write35
L__UART1_Write133:
0x02DE	0x000000  	NOP
0x02E0	0x37FFF9  	BRA	L__UART1_Write34
L__UART1_Write35:
0x02E2	0x88112A  	MOV	W10, U1TXREG
L_end_UART1_Write:
0x02E4	0xFA8000  	ULNK
0x02E6	0x060000  	RETURN
; end of _UART1_Write
_FloatToStr:
0x093E	0xFA0020  	LNK	#32
0x0940	0xEF2000  	CLR	W0
0x0942	0x980F50  	MOV	W0, [W14+26]
0x0944	0x781F8C  	PUSH	W12
0x0946	0xBE9F8A  	PUSH.D	W10
0x0948	0xBE000A  	MOV.D	W10, W0
0x094A	0x07FCF7  	RCALL	__Float2Longint
0x094C	0xBE054F  	POP.D	W10
0x094E	0x78064F  	POP	W12
; tmpli start address is: 4 (W2)
0x0950	0xBE0100  	MOV.D	W0, W2
0x0952	0xBE9F82  	PUSH.D	W2
0x0954	0x781F8C  	PUSH	W12
0x0956	0xBE9F8A  	PUSH.D	W10
0x0958	0xEF2004  	CLR	W2
0x095A	0xEF2006  	CLR	W3
0x095C	0xBE000A  	MOV.D	W10, W0
0x095E	0x07FF7B  	RCALL	__Compare_Le_Fp
0x0960	0xE00000  	CP0	W0
0x0962	0xEF2000  	CLR	W0
0x0964	0x3D0001  	BRA GE	L__FloatToStr288
0x0966	0xEEA000  	COM	W0
L__FloatToStr288:
0x0968	0xBE054F  	POP.D	W10
0x096A	0x78064F  	POP	W12
0x096C	0xBE014F  	POP.D	W2
0x096E	0xE20000  	CP0	W0
0x0970	0x320002  	BRA Z	L__FloatToStr178
L__FloatToStr289:
0x0972	0x2FFFF0  	MOV	#65535, W0
0x0974	0x980F50  	MOV	W0, [W14+26]
L__FloatToStr178:
0x0976	0x470062  	ADD	W14, #2, W0
0x0978	0xBE9F82  	PUSH.D	W2
0x097A	0x781F8C  	PUSH	W12
0x097C	0xBE9F8A  	PUSH.D	W10
0x097E	0x780600  	MOV	W0, W12
0x0980	0xBE0502  	MOV.D	W2, W10
0x0982	0x07FC3E  	RCALL	_LongIntToStr
0x0984	0xBE054F  	POP.D	W10
0x0986	0x78064F  	POP	W12
0x0988	0xBE014F  	POP.D	W2
0x098A	0x781F8C  	PUSH	W12
; tmpli end address is: 4 (W2)
0x098C	0xBE9F8A  	PUSH.D	W10
0x098E	0xBE0002  	MOV.D	W2, W0
0x0990	0xEB8100  	SETM	W2
0x0992	0x07FF66  	RCALL	__Long2Float
0x0994	0xBE054F  	POP.D	W10
0x0996	0xBE9F8A  	PUSH.D	W10
0x0998	0xBE0100  	MOV.D	W0, W2
0x099A	0xBE000A  	MOV.D	W10, W0
0x099C	0x07FD0F  	RCALL	__Sub_FP
0x099E	0x250002  	MOV	#20480, W2
0x09A0	0x247C33  	MOV	#18371, W3
0x09A2	0x07FECC  	RCALL	__Mul_FP
0x09A4	0x07FCCA  	RCALL	__Float2Longint
0x09A6	0xBE054F  	POP.D	W10
0x09A8	0x78064F  	POP	W12
; tmpli start address is: 4 (W2)
0x09AA	0xBE0100  	MOV.D	W0, W2
0x09AC	0xE10060  	CP	W0, #0
0x09AE	0xE18860  	CPB	W1, #0
0x09B0	0x3D0005  	BRA GE	L__FloatToStr218
L__FloatToStr290:
; tmpli start address is: 0 (W0)
0x09B2	0x110060  	SUBR	W2, #0, W0
0x09B4	0x1980E0  	SUBBR	W3, #0, W1
; tmpli end address is: 4 (W2)
0x09B6	0x780101  	MOV	W1, W2
0x09B8	0x780080  	MOV	W0, W1
; tmpli end address is: 0 (W0)
0x09BA	0x370002  	BRA	L__FloatToStr181
L__FloatToStr218:
0x09BC	0x780082  	MOV	W2, W1
0x09BE	0x780103  	MOV	W3, W2
L__FloatToStr181:
; tmpli start address is: 2 (W1)
0x09C0	0x47006E  	ADD	W14, #14, W0
0x09C2	0x781F8C  	PUSH	W12
0x09C4	0xBE9F8A  	PUSH.D	W10
0x09C6	0x780600  	MOV	W0, W12
0x09C8	0x780501  	MOV	W1, W10
0x09CA	0x780582  	MOV	W2, W11
; tmpli end address is: 2 (W1)
0x09CC	0x07FC19  	RCALL	_LongIntToStr
0x09CE	0xBE054F  	POP.D	W10
0x09D0	0x78064F  	POP	W12
; i start address is: 4 (W2)
0x09D2	0xEF2004  	CLR	W2
0x09D4	0xEF2000  	CLR	W0
0x09D6	0x980700  	MOV	W0, [W14+0]
0x09D8	0x78008C  	MOV	W12, W1
0x09DA	0xB3C200  	MOV.B	#32, W0
0x09DC	0x785880  	MOV.B	W0, [W1++]
0x09DE	0xB3C200  	MOV.B	#32, W0
0x09E0	0x785880  	MOV.B	W0, [W1++]
0x09E2	0xB3C200  	MOV.B	#32, W0
0x09E4	0x785880  	MOV.B	W0, [W1++]
0x09E6	0xB3C200  	MOV.B	#32, W0
0x09E8	0x785880  	MOV.B	W0, [W1++]
0x09EA	0xB3C200  	MOV.B	#32, W0
0x09EC	0x785880  	MOV.B	W0, [W1++]
0x09EE	0xB3C200  	MOV.B	#32, W0
0x09F0	0x785880  	MOV.B	W0, [W1++]
0x09F2	0xB3C200  	MOV.B	#32, W0
0x09F4	0x785880  	MOV.B	W0, [W1++]
0x09F6	0xB3C200  	MOV.B	#32, W0
0x09F8	0x785880  	MOV.B	W0, [W1++]
0x09FA	0xB3C200  	MOV.B	#32, W0
0x09FC	0x785880  	MOV.B	W0, [W1++]
0x09FE	0xB3C200  	MOV.B	#32, W0
0x0A00	0x785880  	MOV.B	W0, [W1++]
0x0A02	0xB3C300  	MOV.B	#48, W0
0x0A04	0x785880  	MOV.B	W0, [W1++]
0x0A06	0xEF2000  	CLR	W0
0x0A08	0x785880  	MOV.B	W0, [W1++]
0x0A0A	0x781F82  	PUSH	W2
0x0A0C	0x781F8C  	PUSH	W12
0x0A0E	0xBE9F8A  	PUSH.D	W10
0x0A10	0xBE000A  	MOV.D	W10, W0
0x0A12	0x07FC93  	RCALL	__Float2Longint
0x0A14	0xBE054F  	POP.D	W10
0x0A16	0xE10060  	CP	W0, #0
0x0A18	0xE18860  	CPB	W1, #0
0x0A1A	0xEF2000  	CLR	W0
0x0A1C	0x3A0001  	BRA NZ	L__FloatToStr291
0x0A1E	0xEEA000  	COM	W0
L__FloatToStr291:
0x0A20	0x980F70  	MOV	W0, [W14+30]
0x0A22	0xEF2004  	CLR	W2
0x0A24	0xEF2006  	CLR	W3
0x0A26	0xBE000A  	MOV.D	W10, W0
0x0A28	0x07FF16  	RCALL	__Compare_Le_Fp
0x0A2A	0xE00000  	CP0	W0
0x0A2C	0xEF2000  	CLR	W0
0x0A2E	0x3D0001  	BRA GE	L__FloatToStr292
0x0A30	0xEEA000  	COM	W0
L__FloatToStr292:
0x0A32	0x78064F  	POP	W12
0x0A34	0x78014F  	POP	W2
0x0A36	0x9008FE  	MOV	[W14+30], W1
0x0A38	0x608000  	AND	W1, W0, W0
0x0A3A	0xE20000  	CP0	W0
0x0A3C	0x320005  	BRA Z	L__FloatToStr219
L__FloatToStr293:
; i end address is: 4 (W2)
0x0A3E	0xB3C2D0  	MOV.B	#45, W0
0x0A40	0x784E00  	MOV.B	W0, [W12]
; i start address is: 2 (W1)
0x0A42	0x200011  	MOV	#1, W1
; i end address is: 2 (W1)
0x0A44	0x780101  	MOV	W1, W2
0x0A46	0x370000  	BRA	L__FloatToStr184
L__FloatToStr219:
L__FloatToStr184:
; i start address is: 4 (W2)
; ch start address is: 2 (W1)
0x0A48	0x9040AE  	MOV.B	[W14+2], W1
; i end address is: 4 (W2)
; ch end address is: 2 (W1)
L__FloatToStr187:
; ch start address is: 2 (W1)
; i start address is: 4 (W2)
0x0A4A	0xB3C200  	MOV.B	#32, W0
0x0A4C	0xE10C00  	CP.B	W1, W0
0x0A4E	0x3A0007  	BRA NZ	L__FloatToStr188
L__FloatToStr294:
; ch end address is: 2 (W1)
0x0A50	0x90000E  	MOV	[W14+0], W0
0x0A52	0x4000E1  	ADD	W0, #1, W1
0x0A54	0x980701  	MOV	W1, [W14+0]
0x0A56	0x470062  	ADD	W14, #2, W0
0x0A58	0x400001  	ADD	W0, W1, W0
; ch start address is: 2 (W1)
0x0A5A	0x784090  	MOV.B	[W0], W1
0x0A5C	0x37FFF6  	BRA	L__FloatToStr187
L__FloatToStr188:
; ch end address is: 2 (W1)
0x0A5E	0x780182  	MOV	W2, W3
L__FloatToStr192:
; i end address is: 4 (W2)
; i start address is: 6 (W3)
; ch start address is: 2 (W1)
0x0A60	0xE10C60  	CP.B	W1, #0
0x0A62	0x32000C  	BRA Z	L__FloatToStr193
L__FloatToStr295:
0x0A64	0x460003  	ADD	W12, W3, W0
0x0A66	0x784801  	MOV.B	W1, [W0]
; ch end address is: 2 (W1)
0x0A68	0x90000E  	MOV	[W14+0], W0
0x0A6A	0x4000E1  	ADD	W0, #1, W1
0x0A6C	0x980701  	MOV	W1, [W14+0]
; i start address is: 4 (W2)
0x0A6E	0x418161  	ADD	W3, #1, W2
; i end address is: 6 (W3)
0x0A70	0x470062  	ADD	W14, #2, W0
0x0A72	0x400001  	ADD	W0, W1, W0
; ch start address is: 0 (W0)
0x0A74	0x784010  	MOV.B	[W0], W0
0x0A76	0x784080  	MOV.B	W0, W1
; i end address is: 4 (W2)
; ch end address is: 0 (W0)
0x0A78	0x780182  	MOV	W2, W3
0x0A7A	0x37FFF2  	BRA	L__FloatToStr192
L__FloatToStr193:
; i start address is: 6 (W3)
0x0A7C	0x90085E  	MOV	[W14+26], W0
0x0A7E	0xE10060  	CP	W0, #0
0x0A80	0xEF2002  	CLR	W1
0x0A82	0x3A0001  	BRA NZ	L__FloatToStr296
0x0A84	0xEEA002  	COM	W1
L__FloatToStr296:
0x0A86	0xE11860  	CP	W3, #0
0x0A88	0xEF2000  	CLR	W0
0x0A8A	0x3A0001  	BRA NZ	L__FloatToStr297
0x0A8C	0xEEA000  	COM	W0
L__FloatToStr297:
0x0A8E	0x608000  	AND	W1, W0, W0
0x0A90	0x320006  	BRA Z	L__FloatToStr220
L__FloatToStr298:
0x0A92	0x460083  	ADD	W12, W3, W1
0x0A94	0xB3C300  	MOV.B	#48, W0
0x0A96	0x784880  	MOV.B	W0, [W1]
; i start address is: 0 (W0)
0x0A98	0x418061  	ADD	W3, #1, W0
; i end address is: 6 (W3)
0x0A9A	0x780100  	MOV	W0, W2
; i end address is: 0 (W0)
0x0A9C	0x370001  	BRA	L__FloatToStr197
L__FloatToStr220:
0x0A9E	0x780103  	MOV	W3, W2
L__FloatToStr197:
; i start address is: 4 (W2)
0x0AA0	0xE11061  	CP	W2, #1
0x0AA2	0xEF2002  	CLR	W1
0x0AA4	0x3A0001  	BRA NZ	L__FloatToStr299
0x0AA6	0xEEA002  	COM	W1
L__FloatToStr299:
0x0AA8	0x47007A  	ADD	W14, #26, W0
0x0AAA	0x608010  	AND	W1, [W0], W0
0x0AAC	0x320006  	BRA Z	L__FloatToStr221
L__FloatToStr300:
0x0AAE	0x460082  	ADD	W12, W2, W1
0x0AB0	0xB3C300  	MOV.B	#48, W0
0x0AB2	0x784880  	MOV.B	W0, [W1]
; i start address is: 0 (W0)
0x0AB4	0x410061  	ADD	W2, #1, W0
; i end address is: 4 (W2)
0x0AB6	0x780100  	MOV	W0, W2
; i end address is: 0 (W0)
0x0AB8	0x370000  	BRA	L__FloatToStr200
L__FloatToStr221:
L__FloatToStr200:
; i start address is: 4 (W2)
0x0ABA	0x460082  	ADD	W12, W2, W1
0x0ABC	0xB3C2E0  	MOV.B	#46, W0
0x0ABE	0x784880  	MOV.B	W0, [W1]
0x0AC0	0xEC2004  	INC	W2
0x0AC2	0x200060  	MOV	#6, W0
0x0AC4	0x980700  	MOV	W0, [W14+0]
; ch start address is: 2 (W1)
0x0AC6	0x9050CE  	MOV.B	[W14+20], W1
; i end address is: 4 (W2)
; ch end address is: 2 (W1)
L__FloatToStr203:
; ch start address is: 2 (W1)
; i start address is: 4 (W2)
0x0AC8	0xE10C60  	CP.B	W1, #0
0x0ACA	0x320011  	BRA Z	L__FloatToStr204
L__FloatToStr301:
0x0ACC	0xB3C200  	MOV.B	#32, W0
0x0ACE	0xE10C00  	CP.B	W1, W0
0x0AD0	0x3A0002  	BRA NZ	L__FloatToStr222
L__FloatToStr302:
0x0AD2	0xB3C301  	MOV.B	#48, W1
; ch end address is: 2 (W1)
0x0AD4	0x370000  	BRA	L__FloatToStr208
L__FloatToStr222:
L__FloatToStr208:
; ch start address is: 2 (W1)
0x0AD6	0x460002  	ADD	W12, W2, W0
0x0AD8	0x784801  	MOV.B	W1, [W0]
; ch end address is: 2 (W1)
0x0ADA	0x90000E  	MOV	[W14+0], W0
0x0ADC	0x4000E1  	ADD	W0, #1, W1
0x0ADE	0x980701  	MOV	W1, [W14+0]
; i start address is: 6 (W3)
0x0AE0	0x4101E1  	ADD	W2, #1, W3
; i end address is: 4 (W2)
0x0AE2	0x47006E  	ADD	W14, #14, W0
0x0AE4	0x400001  	ADD	W0, W1, W0
; ch start address is: 0 (W0)
0x0AE6	0x784010  	MOV.B	[W0], W0
0x0AE8	0x780103  	MOV	W3, W2
; i end address is: 6 (W3)
; ch end address is: 0 (W0)
0x0AEA	0x784080  	MOV.B	W0, W1
0x0AEC	0x37FFED  	BRA	L__FloatToStr203
L__FloatToStr204:
; i start address is: 4 (W2)
0x0AEE	0x460082  	ADD	W12, W2, W1
; i end address is: 4 (W2)
0x0AF0	0xEF2000  	CLR	W0
0x0AF2	0x784880  	MOV.B	W0, [W1]
L_end_FloatToStr:
0x0AF4	0xFA8000  	ULNK
0x0AF6	0x060000  	RETURN
; end of _FloatToStr
_LongIntToStr:
0x0200	0xFA0000  	LNK	#0
0x0202	0x200000  	MOV	#0, W0
0x0204	0x280001  	MOV	#32768, W1
0x0206	0xE15000  	CP	W10, W0
0x0208	0xE1D801  	CPB	W11, W1
0x020A	0x3A001A  	BRA NZ	L__LongIntToStr104
L__LongIntToStr262:
0x020C	0x78008C  	MOV	W12, W1
0x020E	0xB3C2D0  	MOV.B	#45, W0
0x0210	0x785880  	MOV.B	W0, [W1++]
0x0212	0xB3C320  	MOV.B	#50, W0
0x0214	0x785880  	MOV.B	W0, [W1++]
0x0216	0xB3C310  	MOV.B	#49, W0
0x0218	0x785880  	MOV.B	W0, [W1++]
0x021A	0xB3C340  	MOV.B	#52, W0
0x021C	0x785880  	MOV.B	W0, [W1++]
0x021E	0xB3C370  	MOV.B	#55, W0
0x0220	0x785880  	MOV.B	W0, [W1++]
0x0222	0xB3C340  	MOV.B	#52, W0
0x0224	0x785880  	MOV.B	W0, [W1++]
0x0226	0xB3C380  	MOV.B	#56, W0
0x0228	0x785880  	MOV.B	W0, [W1++]
0x022A	0xB3C330  	MOV.B	#51, W0
0x022C	0x785880  	MOV.B	W0, [W1++]
0x022E	0xB3C360  	MOV.B	#54, W0
0x0230	0x785880  	MOV.B	W0, [W1++]
0x0232	0xB3C340  	MOV.B	#52, W0
0x0234	0x785880  	MOV.B	W0, [W1++]
0x0236	0xB3C380  	MOV.B	#56, W0
0x0238	0x785880  	MOV.B	W0, [W1++]
0x023A	0xEF2000  	CLR	W0
0x023C	0x785880  	MOV.B	W0, [W1++]
0x023E	0x370047  	BRA	L_end__LongIntToStr
L__LongIntToStr104:
; negative start address is: 8 (W4)
0x0240	0xEF2008  	CLR	W4
0x0242	0xE15060  	CP	W10, #0
0x0244	0xE1D860  	CPB	W11, #0
0x0246	0x3D0005  	BRA GE	L__LongIntToStr214
L__LongIntToStr263:
0x0248	0x2FFFF4  	MOV	#65535, W4
0x024A	0x150060  	SUBR	W10, #0, W0
0x024C	0x1D80E0  	SUBBR	W11, #0, W1
0x024E	0xBE0500  	MOV.D	W0, W10
; negative end address is: 8 (W4)
0x0250	0x370000  	BRA	L__LongIntToStr107
L__LongIntToStr214:
L__LongIntToStr107:
; negative start address is: 8 (W4)
0x0252	0x78008C  	MOV	W12, W1
0x0254	0xB3C200  	MOV.B	#32, W0
0x0256	0x785880  	MOV.B	W0, [W1++]
0x0258	0xB3C200  	MOV.B	#32, W0
0x025A	0x785880  	MOV.B	W0, [W1++]
0x025C	0xB3C200  	MOV.B	#32, W0
0x025E	0x785880  	MOV.B	W0, [W1++]
0x0260	0xB3C200  	MOV.B	#32, W0
0x0262	0x785880  	MOV.B	W0, [W1++]
0x0264	0xB3C200  	MOV.B	#32, W0
0x0266	0x785880  	MOV.B	W0, [W1++]
0x0268	0xB3C200  	MOV.B	#32, W0
0x026A	0x785880  	MOV.B	W0, [W1++]
0x026C	0xB3C200  	MOV.B	#32, W0
0x026E	0x785880  	MOV.B	W0, [W1++]
0x0270	0xB3C200  	MOV.B	#32, W0
0x0272	0x785880  	MOV.B	W0, [W1++]
0x0274	0xB3C200  	MOV.B	#32, W0
0x0276	0x785880  	MOV.B	W0, [W1++]
0x0278	0xB3C200  	MOV.B	#32, W0
0x027A	0x785880  	MOV.B	W0, [W1++]
0x027C	0xB3C300  	MOV.B	#48, W0
0x027E	0x785880  	MOV.B	W0, [W1++]
0x0280	0xEF2000  	CLR	W0
0x0282	0x785880  	MOV.B	W0, [W1++]
; ptr start address is: 10 (W5)
0x0284	0x4602EA  	ADD	W12, #10, W5
; negative end address is: 8 (W4)
; ptr end address is: 10 (W5)
L__LongIntToStr110:
; ptr start address is: 10 (W5)
; negative start address is: 8 (W4)
0x0286	0xE15060  	CP	W10, #0
0x0288	0xE1D860  	CPB	W11, #0
0x028A	0x32001D  	BRA Z	L__LongIntToStr111
L__LongIntToStr264:
0x028C	0xBE9F84  	PUSH.D	W4
0x028E	0x781F8C  	PUSH	W12
0x0290	0xBE9F8A  	PUSH.D	W10
0x0292	0x2000A2  	MOV	#10, W2
0x0294	0x200003  	MOV	#0, W3
0x0296	0xBE000A  	MOV.D	W10, W0
0x0298	0xEB8200  	SETM	W4
0x029A	0x0700E3  	RCALL	__Modulus_32x32
0x029C	0xBE054F  	POP.D	W10
0x029E	0x78064F  	POP	W12
0x02A0	0xBE024F  	POP.D	W4
0x02A2	0x200302  	MOV	#48, W2
0x02A4	0x200003  	MOV	#0, W3
0x02A6	0x400002  	ADD	W0, W2, W0
0x02A8	0x784A80  	MOV.B	W0, [W5]
0x02AA	0xBE9F84  	PUSH.D	W4
0x02AC	0x781F8C  	PUSH	W12
0x02AE	0xBE9F8A  	PUSH.D	W10
0x02B0	0x2000A2  	MOV	#10, W2
0x02B2	0x200003  	MOV	#0, W3
0x02B4	0xBE000A  	MOV.D	W10, W0
0x02B6	0xEB8200  	SETM	W4
0x02B8	0x070017  	RCALL	__Divide_32x32
0x02BA	0xBE054F  	POP.D	W10
0x02BC	0x78064F  	POP	W12
0x02BE	0xBE024F  	POP.D	W4
0x02C0	0xBE0500  	MOV.D	W0, W10
0x02C2	0xED200A  	DEC	W5
0x02C4	0x37FFE0  	BRA	L__LongIntToStr110
L__LongIntToStr111:
0x02C6	0xE20008  	CP0	W4
0x02C8	0x320002  	BRA Z	L__LongIntToStr115
L__LongIntToStr265:
; negative end address is: 8 (W4)
0x02CA	0xB3C2D0  	MOV.B	#45, W0
0x02CC	0x784A80  	MOV.B	W0, [W5]
; ptr end address is: 10 (W5)
L__LongIntToStr115:
L_end__LongIntToStr:
L_end_LongIntToStr:
0x02CE	0xFA8000  	ULNK
0x02D0	0x060000  	RETURN
; end of _LongIntToStr
__Float2Longint:
0x033A	0xFA0000  	LNK	#0
0x033C	0x070002  	RCALL	Float2Longint__fixsfsi
0x033E	0x0000000403AE  	GOTO	the_end__Float2Longint
Float2Longint__fixsfsi:
0x0342	0xBE8100  	MOV.D	W0, W2
0x0344	0x07001F  	RCALL	Float2Longint__funpack
0x0346	0xA77004  	BTSC	W4, #7
0x0348	0xA1F003  	BCLR	W3, #15
0x034A	0xB10965  	SUB	#150, W5
0x034C	0x320016  	BRA Z	Float2Longint_setsign
0x034E	0x35000D  	BRA LT	Float2Longint_shiftright
0x0350	0xE12868  	CP	W5, #8
0x0352	0x350006  	BRA LT	Float2Longint_shiftleft
0x0354	0x2FFFF0  	MOV	#65535, W0
0x0356	0x27FFF1  	MOV	#32767, W1
0x0358	0xE20006  	CP0	W3
0x035A	0x3B0013  	BRA NN	Float2Longint_exit
0x035C	0x280001  	MOV	#32768, W1
0x035E	0x050000  	RETLW	#0, W0
Float2Longint_shiftleft:
0x0360	0x400000  	ADD	W0, W0, W0
0x0362	0x488081  	ADDC	W1, W1, W1
0x0364	0xE90285  	DEC	W5, W5
0x0366	0x3AFFFC  	BRA NZ	Float2Longint_shiftleft
0x0368	0x370008  	BRA	Float2Longint_setsign
Float2Longint_shiftright:
0x036A	0x428FF8  	ADD	W5, #24, [W15]
0x036C	0x3C0002  	BRA GT	Float2Longint_shiftrightloop
0x036E	0xEB0080  	CLR	W1
0x0370	0x050000  	RETLW	#0, W0
Float2Longint_shiftrightloop:
0x0372	0xD10081  	LSR	W1, W1
0x0374	0xD38000  	RRC	W0, W0
0x0376	0xE80285  	INC	W5, W5
0x0378	0x3AFFFC  	BRA NZ	Float2Longint_shiftrightloop
Float2Longint_setsign:
0x037A	0xE20006  	CP0	W3
0x037C	0x3B0002  	BRA NN	Float2Longint_exit
0x037E	0x100060  	SUBR	W0, #0, W0
0x0380	0x1880E0  	SUBBR	W1, #0, W1
Float2Longint_exit:
0x0382	0x060000  	RETURN
Float2Longint__funpack:
0x0384	0xDE0AC7  	LSR	W1, #7, W5
0x0386	0xB207F1  	AND	#127, W1
0x0388	0xB20FF5  	AND	#255, W5
0x038A	0x320008  	BRA Z	Float2Longint_zeroorsub
0x038C	0x42CFE1  	ADD.B	W5, #1, [W15]
0x038E	0x320002  	BRA Z	Float2Longint_nanorinf
Float2Longint_finitereturn:
0x0390	0xA8E002  	BSET	W1, #7
0x0392	0x050024  	RETLW	#2, W4
Float2Longint_nanorinf:
0x0394	0x700F81  	IOR	W0, W1, [W15]
0x0396	0x320001  	BRA Z	Float2Longint_infinite
0x0398	0x050804  	RETLW	#128, W4
Float2Longint_infinite:
0x039A	0x050044  	RETLW	#4, W4
Float2Longint_zeroorsub:
0x039C	0x700F81  	IOR	W0, W1, [W15]
0x039E	0x3A0002  	BRA NZ	Float2Longint_subnormal
0x03A0	0x050014  	RETLW	#1, W4
Float2Longint_normalize:
0x03A2	0xE90285  	DEC	W5, W5
Float2Longint_subnormal:
0x03A4	0x400000  	ADD	W0, W0, W0
0x03A6	0x48C081  	ADDC.B	W1, W1, W1
0x03A8	0x3BFFFC  	BRA NN	Float2Longint_normalize
0x03AA	0xA8E002  	BSET	W1, #7
0x03AC	0x050024  	RETLW	#2, W4
the_end__Float2Longint:
L_end__Float2Longint:
0x03AE	0xFA8000  	ULNK
0x03B0	0x060000  	RETURN
; end of __Float2Longint
__Compare_Le_Fp:
0x0856	0xFA0000  	LNK	#0
0x0858	0x200014  	MOV	#1, W4
0x085A	0x07FDB5  	RCALL	__Compare_Fp
L_end__Compare_Le_Fp:
0x085C	0xFA8000  	ULNK
0x085E	0x060000  	RETURN
; end of __Compare_Le_Fp
__Compare_Fp:
0x03C6	0xFA0000  	LNK	#0
0x03C8	0x070002  	RCALL	CompareFp__fcompare
0x03CA	0x000000040434  	GOTO	the_end__Compare_Fp
CompareFp__fcompare:
0x03CE	0x781F84  	MOV	W4, [W15++]
0x03D0	0x070014  	RCALL	CompareFp__funpack2
0x03D2	0x78004F  	MOV	[--W15], W0
0x03D4	0x330011  	BRA N	CompareFp_exit
0x03D6	0x2FFFF0  	MOV	#65535, W0
0x03D8	0x6C8F83  	XOR	W9, W3, [W15]
0x03DA	0x3B0006  	BRA NN	CompareFp_comparemag
0x03DC	0x650504  	AND	W10, W4, W10
0x03DE	0xA7000A  	BTSC	W10, #0
0x03E0	0x370008  	BRA	CompareFp_returnEqual
0x03E2	0xA6F009  	BTSS	W9, #15
0x03E4	0x200010  	MOV	#1, W0
0x03E6	0x370008  	BRA	CompareFp_exit
CompareFp_comparemag:
0x03E8	0x540F82  	SUB	W8, W2, [W15]
0x03EA	0x5C8F83  	SUBB	W9, W3, [W15]
0x03EC	0x390003  	BRA LTU	CompareFp_adjust
0x03EE	0x200010  	MOV	#1, W0
0x03F0	0x3E0001  	BRA GTU	CompareFp_adjust
CompareFp_returnEqual:
0x03F2	0x200000  	MOV	#0, W0
CompareFp_adjust:
0x03F4	0xA7F009  	BTSC	W9, #15
0x03F6	0xEA0000  	NEG	W0, W0
CompareFp_exit:
0x03F8	0x060000  	RETURN
CompareFp__funpack2:
0x03FA	0xBE8400  	MOV.D	W0, W8
0x03FC	0x070006  	RCALL	CompareFp__funpack
0x03FE	0xBE8300  	MOV.D	W0, W6
0x0400	0xBE8504  	MOV.D	W4, W10
0x0402	0xBE8002  	MOV.D	W2, W0
0x0404	0x070002  	RCALL	CompareFp__funpack
0x0406	0x754F84  	IOR.B	W10, W4, [W15]
0x0408	0x060000  	RETURN
CompareFp__funpack:
0x040A	0xDE0AC7  	LSR	W1, #7, W5
0x040C	0xB207F1  	AND	#127, W1
0x040E	0xB20FF5  	AND	#255, W5
0x0410	0x320008  	BRA Z	CompareFp_zeroorsub
0x0412	0x42CFE1  	ADD.B	W5, #1, [W15]
0x0414	0x320002  	BRA Z	CompareFp_nanorinf
CompareFp_finitereturn:
0x0416	0xA8E002  	BSET	W1, #7
0x0418	0x050024  	RETLW	#2, W4
CompareFp_nanorinf:
0x041A	0x700F81  	IOR	W0, W1, [W15]
0x041C	0x320001  	BRA Z	CompareFp_infinite
0x041E	0x050804  	RETLW	#128, W4
CompareFp_infinite:
0x0420	0x050044  	RETLW	#4, W4
CompareFp_zeroorsub:
0x0422	0x700F81  	IOR	W0, W1, [W15]
0x0424	0x3A0002  	BRA NZ	CompareFp_subnormal
0x0426	0x050014  	RETLW	#1, W4
CompareFp_normalize:
0x0428	0xE90285  	DEC	W5, W5
CompareFp_subnormal:
0x042A	0x400000  	ADD	W0, W0, W0
0x042C	0x48C081  	ADDC.B	W1, W1, W1
0x042E	0x3BFFFC  	BRA NN	CompareFp_normalize
0x0430	0xA8E002  	BSET	W1, #7
0x0432	0x050024  	RETLW	#2, W4
the_end__Compare_Fp:
L_end__Compare_Fp:
0x0434	0xFA8000  	ULNK
0x0436	0x060000  	RETURN
; end of __Compare_Fp
__Long2Float:
0x0860	0xFA0000  	LNK	#0
0x0862	0x070002  	RCALL	LL_intro_Long2Float
0x0864	0x000000040912  	GOTO	the_end__Long2Float
LL_intro_Long2Float:
0x0868	0xE20004  	CP0	W2
0x086A	0x3A0006  	BRA NZ	Longint2Float__floatsisf
Longword2Float__floatuisf:
0x086C	0xEB0500  	CLR	W10
0x086E	0xE20002  	CP0	W1
0x0870	0x3E000F  	BRA GTU	Long2Float_notspecial
0x0872	0xE20000  	CP0	W0
0x0874	0x320027  	BRA Z	Long2Float_return0
0x0876	0x37000C  	BRA	Long2Float_notspecial
Longint2Float__floatsisf:
0x0878	0x8800A1  	MOV	W1, W10
0x087A	0xE20002  	CP0	W1
0x087C	0x350004  	BRA LT	Longint2Float_negative
0x087E	0x3C0008  	BRA GT	Long2Float_notspecial
0x0880	0xE20000  	CP0	W0
0x0882	0x320020  	BRA Z	Long2Float_return0
0x0884	0x370005  	BRA	Long2Float_notspecial
Longint2Float_negative:
0x0886	0x100060  	SUBR	W0, #0, W0
0x0888	0x1880E0  	SUBBR	W1, #0, W1
0x088A	0x3B0002  	BRA NN	Long2Float_notspecial
0x088C	0x2CF001  	MOV	#52992, W1
0x088E	0x37001A  	BRA	Long2Float_return0
Long2Float_notspecial:
0x0890	0xBE8400  	MOV.D	W0, W8
0x0892	0xB81160  	MUL.UU	W2, #0, W2
0x0894	0x20096B  	MOV	#150, W11
0x0896	0xCF8209  	FF1L	W9, W4
0x0898	0x390002  	BRA NC	Long2Float_fixshift
0x089A	0xCF8208  	FF1L	W8, W4
0x089C	0xB04104  	ADD.B	#16, W4
Long2Float_fixshift:
0x089E	0x524269  	SUB.B	W4, #9, W4
0x08A0	0x32000E  	BRA Z	Long2Float_round
0x08A2	0x3B0008  	BRA NN	Long2Float_shiftleft
Long2Float_shiftright:
0x08A4	0x718182  	IOR	W3, W2, W3
0x08A6	0x640161  	AND	W8, #1, W2
0x08A8	0xD10489  	LSR	W9, W9
0x08AA	0xD38408  	RRC	W8, W8
0x08AC	0xE8058B  	INC	W11, W11
0x08AE	0xE84204  	INC.B	W4, W4
0x08B0	0x3AFFF9  	BRA NZ	Long2Float_shiftright
0x08B2	0x370005  	BRA	Long2Float_round
Long2Float_shiftleft:
0x08B4	0x440408  	ADD	W8, W8, W8
0x08B6	0x4C8489  	ADDC	W9, W9, W9
0x08B8	0xE9058B  	DEC	W11, W11
0x08BA	0xE94204  	DEC.B	W4, W4
0x08BC	0x3AFFFB  	BRA NZ	Long2Float_shiftleft
Long2Float_round:
0x08BE	0x070003  	RCALL	Long2Float__fpack
0x08C0	0xA7F00A  	BTSC	W10, #15
0x08C2	0xA8E003  	BSET	W1, #15
Long2Float_return0:
0x08C4	0x060000  	RETURN
Long2Float__fpack:
0x08C6	0x200081  	MOV	#8, W1
0x08C8	0x558061  	SUB	W11, #1, W0
0x08CA	0x3D000B  	BRA GE	Long2Float_notsubnormal
0x08CC	0x20000B  	MOV	#0, W11
0x08CE	0x2FFE61  	MOV	#65510, W1
0x08D0	0xE10001  	CP	W0, W1
0x08D2	0x34001D  	BRA LE	Long2Float_zerosig
Long2Float_subnormal:
0x08D4	0x718182  	IOR	W3, W2, W3
0x08D6	0x640161  	AND	W8, #1, W2
0x08D8	0xD10489  	LSR	W9, W9
0x08DA	0xD38408  	RRC	W8, W8
0x08DC	0xE80000  	INC	W0, W0
0x08DE	0x3AFFFA  	BRA NZ	Long2Float_subnormal
0x08E0	0x200071  	MOV	#7, W1
Long2Float_notsubnormal:
0x08E2	0x640061  	AND	W8, #1, W0
0x08E4	0x700003  	IOR	W0, W3, W0
0x08E6	0x600002  	AND	W0, W2, W0
0x08E8	0x320009  	BRA Z	Long2Float_packupandgo
0x08EA	0x440461  	ADD	W8, #1, W8
0x08EC	0x4C84E0  	ADDC	W9, #0, W9
0x08EE	0xA58809  	BTST.Z	W9, W1
0x08F0	0x320005  	BRA Z	Long2Float_packupandgo
0x08F2	0xE8058B  	INC	W11, W11
0x08F4	0xE10868  	CP	W1, #8
0x08F6	0x3A0002  	BRA NZ	Long2Float_packupandgo
0x08F8	0xD10489  	LSR	W9, W9
0x08FA	0xD38408  	RRC	W8, W8
Long2Float_packupandgo:
0x08FC	0x200FF2  	MOV	#255, W2
0x08FE	0xE15802  	CP	W11, W2
0x0900	0x3D0005  	BRA GE	Long2Float_overflow
0x0902	0xDD5DC7  	SL	W11, #7, W11
0x0904	0xB207F9  	AND	#127, W9
0x0906	0x758089  	IOR	W11, W9, W1
0x0908	0x880008  	MOV	W8, W0
0x090A	0x060000  	RETURN
Long2Float_overflow:
0x090C	0x27F80B  	MOV	#32640, W11
Long2Float_zerosig:
0x090E	0x88001B  	MOV	W11, W1
0x0910	0x050000  	RETLW	#0, W0
the_end__Long2Float:
L_end__Long2Float:
0x0912	0xFA8000  	ULNK
0x0914	0x060000  	RETURN
; end of __Long2Float
__Sub_FP:
0x03BC	0xFA0000  	LNK	#0
0x03BE	0xAAE007  	BTG	W3, #15
0x03C0	0x07039B  	RCALL	__AddSub_FP
L_end__Sub_FP:
0x03C2	0xFA8000  	ULNK
0x03C4	0x060000  	RETURN
; end of __Sub_FP
__AddSub_FP:
0x0AF8	0xFA0000  	LNK	#0
0x0AFA	0x070002  	RCALL	AddSubFP__addsf3
0x0AFC	0x000000040C60  	GOTO	the_end__AddSub_FP
AddSubFP__addsf3:
0x0B00	0xBE9F88  	MOV.D	W8, [W15++]
0x0B02	0xBE9F8A  	MOV.D	W10, [W15++]
0x0B04	0x781F8C  	MOV	W12, [W15++]
0x0B06	0x070059  	RCALL	AddSubFP__funpack2
0x0B08	0x330060  	BRA N	AddSubFP__fPropagateNaN
0x0B0A	0xE15064  	CP	W10, #4
0x0B0C	0x32004F  	BRA Z	AddSubFP_aisinfinite
AddSubFP_checkspecialb:
0x0B0E	0xE12064  	CP	W4, #4
0x0B10	0x320052  	BRA Z	AddSubFP_return2_3
0x0B12	0x6C8203  	XOR	W9, W3, W4
0x0B14	0x3B0007  	BRA NN	AddSubFP_getsign
0x0B16	0xD00509  	SL	W9, W10
0x0B18	0xD00603  	SL	W3, W12
0x0B1A	0x540F82  	SUB	W8, W2, [W15]
0x0B1C	0x5D060C  	SUBB	W10, W12, W12
0x0B1E	0x390002  	BRA NC	AddSubFP_getsign
0x0B20	0x320002  	BRA Z	AddSubFP_gotsign
0x0B22	0x880039  	MOV	W9, W3
AddSubFP_getsign:
0x0B24	0x8800C3  	MOV	W3, W12
AddSubFP_gotsign:
0x0B26	0x558285  	SUB	W11, W5, W5
0x0B28	0x3D0004  	BRA GE	AddSubFP_expcanonical
0x0B2A	0xFD0300  	EXCH	W0, W6
0x0B2C	0xFD0381  	EXCH	W1, W7
0x0B2E	0xEA0285  	NEG	W5, W5
0x0B30	0x42858B  	ADD	W5, W11, W11
AddSubFP_expcanonical:
0x0B32	0x720F84  	IOR	W4, W4, [W15]
0x0B34	0x3B0002  	BRA NN	AddSubFP_nonegate
0x0B36	0x100060  	SUBR	W0, #0, W0
0x0B38	0x1880E0  	SUBBR	W1, #0, W1
AddSubFP_nonegate:
0x0B3A	0xB81160  	MUL.UU	W2, #0, W2
0x0B3C	0xEB0500  	CLR	W10
0x0B3E	0xE1287A  	CP	W5, #26
0x0B40	0x39000A  	BRA NC	AddSubFP_aligniter
0x0B42	0x880006  	MOV	W6, W0
0x0B44	0xDD5DC7  	SL	W11, #7, W11
0x0B46	0xB207F7  	AND	#127, W7
0x0B48	0x758087  	IOR	W11, W7, W1
0x0B4A	0x37002D  	BRA	AddSubFP_signoff
AddSubFP_align:
0x0B4C	0x718182  	IOR	W3, W2, W3
0x0B4E	0x88002A  	MOV	W10, W2
0x0B50	0x600561  	AND	W0, #1, W10
0x0B52	0xD18081  	ASR	W1, W1
0x0B54	0xD38000  	RRC	W0, W0
AddSubFP_aligniter:
0x0B56	0xE90285  	DEC	W5, W5
0x0B58	0x3BFFF9  	BRA NN	AddSubFP_align
AddSubFP_aligned:
0x0B5A	0x400406  	ADD	W0, W6, W8
0x0B5C	0x488487  	ADDC	W1, W7, W9
0x0B5E	0x3B0002  	BRA NN	AddSubFP_normalizesum
0x0B60	0x140460  	SUBR	W8, #0, W8
0x0B62	0x1C84E0  	SUBBR	W9, #0, W9
AddSubFP_normalizesum:
0x0B64	0xA38809  	BTST.Z	W9, #8
0x0B66	0x320007  	BRA Z	AddSubFP_checknormal
0x0B68	0x71818A  	IOR	W3, W10, W3
0x0B6A	0x718182  	IOR	W3, W2, W3
0x0B6C	0x640161  	AND	W8, #1, W2
0x0B6E	0xD10489  	LSR	W9, W9
0x0B70	0xD38408  	RRC	W8, W8
0x0B72	0xE8058B  	INC	W11, W11
0x0B74	0x370017  	BRA	AddSubFP_round
AddSubFP_checknormal:
0x0B76	0xA37809  	BTST.Z	W9, #7
0x0B78	0x3A0013  	BRA NZ	AddSubFP_discardguard
AddSubFP_underflow:
0x0B7A	0xE20016  	CP0	W11
0x0B7C	0x340013  	BRA LE	AddSubFP_round
0x0B7E	0xE9058B  	DEC	W11, W11
0x0B80	0x440408  	ADD	W8, W8, W8
0x0B82	0x4C8489  	ADDC	W9, W9, W9
0x0B84	0x74440A  	IOR.B	W8, W10, W8
0x0B86	0xA37809  	BTST.Z	W9, #7
0x0B88	0x3A000D  	BRA NZ	AddSubFP_round
AddSubFP_normalizeloop:
0x0B8A	0xE20016  	CP0	W11
0x0B8C	0x340007  	BRA LE	AddSubFP_normalizeexit
0x0B8E	0xE9058B  	DEC	W11, W11
0x0B90	0x440408  	ADD	W8, W8, W8
0x0B92	0x4C8489  	ADDC	W9, W9, W9
0x0B94	0x3A0001  	BRA NZ	AddSubFP_normalizetest
0x0B96	0x20000B  	MOV	#0, W11
AddSubFP_normalizetest:
0x0B98	0xA37809  	BTST.Z	W9, #7
0x0B9A	0x32FFF7  	BRA Z	AddSubFP_normalizeloop
AddSubFP_normalizeexit:
0x0B9C	0xEB0100  	CLR	W2
0x0B9E	0x370002  	BRA	AddSubFP_round
AddSubFP_discardguard:
0x0BA0	0x718182  	IOR	W3, W2, W3
0x0BA2	0x88002A  	MOV	W10, W2
AddSubFP_round:
0x0BA4	0x070022  	RCALL	AddSubFP__fpack
AddSubFP_signoff:
0x0BA6	0xA7F00C  	BTSC	W12, #15
0x0BA8	0xA8E003  	BSET	W1, #15
0x0BAA	0x370018  	BRA	AddSubFP__fbopExit
AddSubFP_aisinfinite:
0x0BAC	0xE12064  	CP	W4, #4
0x0BAE	0x3A0002  	BRA NZ	AddSubFP_return8_3
0x0BB0	0x6C8F83  	XOR	W9, W3, [W15]
0x0BB2	0x330018  	BRA N	AddSubFP__fbopReturnNaN
AddSubFP_return8_3:
0x0BB4	0xBE8108  	MOV.D	W8, W2
AddSubFP_return2_3:
0x0BB6	0xBE8002  	MOV.D	W2, W0
0x0BB8	0x370011  	BRA	AddSubFP__fbopExit
AddSubFP__funpack2:
0x0BBA	0xBE8400  	MOV.D	W0, W8
0x0BBC	0x07003C  	RCALL	AddSubFP__funpack
0x0BBE	0xBE8300  	MOV.D	W0, W6
0x0BC0	0xBE8504  	MOV.D	W4, W10
0x0BC2	0xBE8002  	MOV.D	W2, W0
0x0BC4	0x070038  	RCALL	AddSubFP__funpack
0x0BC6	0x754F84  	IOR.B	W10, W4, [W15]
0x0BC8	0x060000  	RETURN
AddSubFP__fPropagateNaN:
0x0BCA	0xBE8002  	MOV.D	W2, W0
0x0BCC	0xE15064  	CP	W10, #4
0x0BCE	0x360005  	BRA LEU	AddSubFP_return0_1
0x0BD0	0xE12064  	CP	W4, #4
0x0BD2	0x360002  	BRA LEU	AddSubFP_return8_1
0x0BD4	0xA36809  	BTST.Z	W9, #6
0x0BD6	0x3A0001  	BRA NZ	AddSubFP_return0_1
AddSubFP_return8_1:
0x0BD8	0xBE8008  	MOV.D	W8, W0
AddSubFP_return0_1:
0x0BDA	0xA8C002  	BSET	W1, #6
AddSubFP__fbopExit:
0x0BDC	0x78064F  	MOV	[--W15], W12
0x0BDE	0xBE054F  	MOV.D	[--W15], W10
0x0BE0	0xBE044F  	MOV.D	[--W15], W8
0x0BE2	0x060000  	RETURN
AddSubFP__fbopReturnNaN:
0x0BE4	0x2FFFF0  	MOV	#65535, W0
0x0BE6	0x27FFF1  	MOV	#32767, W1
0x0BE8	0x37FFF9  	BRA	AddSubFP__fbopExit
AddSubFP__fpack:
0x0BEA	0x200081  	MOV	#8, W1
0x0BEC	0x558061  	SUB	W11, #1, W0
0x0BEE	0x3D000B  	BRA GE	AddSubFP_notsubnormal_1
0x0BF0	0x20000B  	MOV	#0, W11
0x0BF2	0x2FFE61  	MOV	#65510, W1
0x0BF4	0xE10001  	CP	W0, W1
0x0BF6	0x34001D  	BRA LE	AddSubFP_zerosig
AddSubFP_subnormal_1:
0x0BF8	0x718182  	IOR	W3, W2, W3
0x0BFA	0x640161  	AND	W8, #1, W2
0x0BFC	0xD10489  	LSR	W9, W9
0x0BFE	0xD38408  	RRC	W8, W8
0x0C00	0xE80000  	INC	W0, W0
0x0C02	0x3AFFFA  	BRA NZ	AddSubFP_subnormal_1
0x0C04	0x200071  	MOV	#7, W1
AddSubFP_notsubnormal_1:
0x0C06	0x640061  	AND	W8, #1, W0
0x0C08	0x700003  	IOR	W0, W3, W0
0x0C0A	0x600002  	AND	W0, W2, W0
0x0C0C	0x320009  	BRA Z	AddSubFP_packupandgo
0x0C0E	0x440461  	ADD	W8, #1, W8
0x0C10	0x4C84E0  	ADDC	W9, #0, W9
0x0C12	0xA58809  	BTST.Z	W9, W1
0x0C14	0x320005  	BRA Z	AddSubFP_packupandgo
0x0C16	0xE8058B  	INC	W11, W11
0x0C18	0xE10868  	CP	W1, #8
0x0C1A	0x3A0002  	BRA NZ	AddSubFP_packupandgo
0x0C1C	0xD10489  	LSR	W9, W9
0x0C1E	0xD38408  	RRC	W8, W8
AddSubFP_packupandgo:
0x0C20	0x200FF2  	MOV	#255, W2
0x0C22	0xE15802  	CP	W11, W2
0x0C24	0x3D0005  	BRA GE	AddSubFP_overflow
0x0C26	0xDD5DC7  	SL	W11, #7, W11
0x0C28	0xB207F9  	AND	#127, W9
0x0C2A	0x758089  	IOR	W11, W9, W1
0x0C2C	0x880008  	MOV	W8, W0
0x0C2E	0x060000  	RETURN
AddSubFP_overflow:
0x0C30	0x27F80B  	MOV	#32640, W11
AddSubFP_zerosig:
0x0C32	0x88001B  	MOV	W11, W1
0x0C34	0x050000  	RETLW	#0, W0
AddSubFP__funpack:
0x0C36	0xDE0AC7  	LSR	W1, #7, W5
0x0C38	0xB207F1  	AND	#127, W1
0x0C3A	0xB20FF5  	AND	#255, W5
0x0C3C	0x320008  	BRA Z	AddSubFP_zeroorsub
0x0C3E	0x42CFE1  	ADD.B	W5, #1, [W15]
0x0C40	0x320002  	BRA Z	AddSubFP_nanorinf
AddSubFP_finitereturn:
0x0C42	0xA8E002  	BSET	W1, #7
0x0C44	0x050024  	RETLW	#2, W4
AddSubFP_nanorinf:
0x0C46	0x700F81  	IOR	W0, W1, [W15]
0x0C48	0x320001  	BRA Z	AddSubFP_infinite
0x0C4A	0x050804  	RETLW	#128, W4
AddSubFP_infinite:
0x0C4C	0x050044  	RETLW	#4, W4
AddSubFP_zeroorsub:
0x0C4E	0x700F81  	IOR	W0, W1, [W15]
0x0C50	0x3A0002  	BRA NZ	AddSubFP_subnormal_2
0x0C52	0x050014  	RETLW	#1, W4
AddSubFP_normalize:
0x0C54	0xE90285  	DEC	W5, W5
AddSubFP_subnormal_2:
0x0C56	0x400000  	ADD	W0, W0, W0
0x0C58	0x48C081  	ADDC.B	W1, W1, W1
0x0C5A	0x3BFFFC  	BRA NN	AddSubFP_normalize
0x0C5C	0xA8E002  	BSET	W1, #7
0x0C5E	0x050024  	RETLW	#2, W4
the_end__AddSub_FP:
L_end__AddSub_FP:
0x0C60	0xFA8000  	ULNK
0x0C62	0x060000  	RETURN
; end of __AddSub_FP
__Mul_FP:
0x073C	0xFA0000  	LNK	#0
0x073E	0x070002  	RCALL	MulFP___mulsf3
0x0740	0x000000040852  	GOTO	the_end__Mul_FP
MulFP___mulsf3:
0x0744	0xBE9F88  	MOV.D	W8, [W15++]
0x0746	0xBE9F8A  	MOV.D	W10, [W15++]
0x0748	0x781F8C  	MOV	W12, [W15++]
0x074A	0x070030  	RCALL	MulFP__funpack2
0x074C	0x330037  	BRA N	MulFP__fPropagateNaN
0x074E	0x6C8603  	XOR	W9, W3, W12
0x0750	0xE15064  	CP	W10, #4
0x0752	0x320024  	BRA Z	MulFP_aisinfinite
0x0754	0xE12064  	CP	W4, #4
0x0756	0x320027  	BRA Z	MulFP_bisinfinite
0x0758	0xE15061  	CP	W10, #1
0x075A	0x320022  	BRA Z	MulFP_return8_1
0x075C	0xE12061  	CP	W4, #1
0x075E	0x320021  	BRA Z	MulFP_return2_1
0x0760	0x42858B  	ADD	W5, W11, W11
0x0762	0xB107EB  	SUB	#126, W11
0x0764	0xB83401  	MUL.UU	W6, W1, W8
0x0766	0xB83A00  	MUL.UU	W7, W0, W4
0x0768	0x420408  	ADD	W4, W8, W8
0x076A	0x4A8489  	ADDC	W5, W9, W9
0x076C	0xB83A01  	MUL.UU	W7, W1, W4
0x076E	0xB83000  	MUL.UU	W6, W0, W0
0x0770	0x408088  	ADD	W1, W8, W1
0x0772	0x4A0109  	ADDC	W4, W9, W2
0x0774	0x330004  	BRA N	MulFP_formsticky
0x0776	0x400000  	ADD	W0, W0, W0
0x0778	0x488081  	ADDC	W1, W1, W1
0x077A	0x490102  	ADDC	W2, W2, W2
0x077C	0xE9058B  	DEC	W11, W11
MulFP_formsticky:
0x077E	0xDD09C9  	SL	W1, #9, W3
0x0780	0x700183  	IOR	W0, W3, W3
0x0782	0x320001  	BRA Z	MulFP_formRandSig
0x0784	0x200013  	MOV	#1, W3
MulFP_formRandSig:
0x0786	0xDE14C8  	LSR	W2, #8, W9
0x0788	0xDD1448  	SL	W2, #8, W8
0x078A	0xDE0947  	LSR	W1, #7, W2
0x078C	0xB20012  	AND	#1, W2
0x078E	0xDE08C8  	LSR	W1, #8, W1
0x0790	0x708408  	IOR	W1, W8, W8
0x0792	0x070024  	RCALL	MulFP__fpack
MulFP_return0_1:
0x0794	0xA1F001  	BCLR	W1, #15
0x0796	0xA7F00C  	BTSC	W12, #15
0x0798	0xA8E003  	BSET	W1, #15
0x079A	0x370019  	BRA	MulFP__fbopExit
MulFP_aisinfinite:
0x079C	0xE12061  	CP	W4, #1
0x079E	0x32001B  	BRA Z	MulFP__fbopReturnNaN
MulFP_return8_1:
0x07A0	0xBE8108  	MOV.D	W8, W2
MulFP_return2_1:
0x07A2	0xBE8002  	MOV.D	W2, W0
0x07A4	0x37FFF7  	BRA	MulFP_return0_1
MulFP_bisinfinite:
0x07A6	0xE15061  	CP	W10, #1
0x07A8	0x3AFFFC  	BRA NZ	MulFP_return2_1
0x07AA	0x370015  	BRA	MulFP__fbopReturnNaN
MulFP__funpack2:
0x07AC	0xBE8400  	MOV.D	W0, W8
0x07AE	0x07003C  	RCALL	MulFP__funpack
0x07B0	0xBE8300  	MOV.D	W0, W6
0x07B2	0xBE8504  	MOV.D	W4, W10
0x07B4	0xBE8002  	MOV.D	W2, W0
0x07B6	0x070038  	RCALL	MulFP__funpack
0x07B8	0x754F84  	IOR.B	W10, W4, [W15]
0x07BA	0x060000  	RETURN
MulFP__fPropagateNaN:
0x07BC	0xBE8002  	MOV.D	W2, W0
0x07BE	0xE15064  	CP	W10, #4
0x07C0	0x360005  	BRA LEU	MulFP_return0_2
0x07C2	0xE12064  	CP	W4, #4
0x07C4	0x360002  	BRA LEU	MulFP_return8_2
0x07C6	0xA36809  	BTST.Z	W9, #6
0x07C8	0x3A0001  	BRA NZ	MulFP_return0_2
MulFP_return8_2:
0x07CA	0xBE8008  	MOV.D	W8, W0
MulFP_return0_2:
0x07CC	0xA8C002  	BSET	W1, #6
MulFP__fbopExit:
0x07CE	0x78064F  	MOV	[--W15], W12
0x07D0	0xBE054F  	MOV.D	[--W15], W10
0x07D2	0xBE044F  	MOV.D	[--W15], W8
0x07D4	0x060000  	RETURN
MulFP__fbopReturnNaN:
0x07D6	0x2FFFF0  	MOV	#65535, W0
0x07D8	0x27FFF1  	MOV	#32767, W1
0x07DA	0x37FFF9  	BRA	MulFP__fbopExit
MulFP__fpack:
0x07DC	0x200081  	MOV	#8, W1
0x07DE	0x558061  	SUB	W11, #1, W0
0x07E0	0x3D000B  	BRA GE	MulFP_notsubnormal
0x07E2	0x20000B  	MOV	#0, W11
0x07E4	0x2FFE61  	MOV	#65510, W1
0x07E6	0xE10001  	CP	W0, W1
0x07E8	0x34001D  	BRA LE	MulFP_zerosig
MulFP_subnormal1:
0x07EA	0x718182  	IOR	W3, W2, W3
0x07EC	0x640161  	AND	W8, #1, W2
0x07EE	0xD10489  	LSR	W9, W9
0x07F0	0xD38408  	RRC	W8, W8
0x07F2	0xE80000  	INC	W0, W0
0x07F4	0x3AFFFA  	BRA NZ	MulFP_subnormal1
0x07F6	0x200071  	MOV	#7, W1
MulFP_notsubnormal:
0x07F8	0x640061  	AND	W8, #1, W0
0x07FA	0x700003  	IOR	W0, W3, W0
0x07FC	0x600002  	AND	W0, W2, W0
0x07FE	0x320009  	BRA Z	MulFP_packupandgo
0x0800	0x440461  	ADD	W8, #1, W8
0x0802	0x4C84E0  	ADDC	W9, #0, W9
0x0804	0xA58809  	BTST.Z	W9, W1
0x0806	0x320005  	BRA Z	MulFP_packupandgo
0x0808	0xE8058B  	INC	W11, W11
0x080A	0xE10868  	CP	W1, #8
0x080C	0x3A0002  	BRA NZ	MulFP_packupandgo
0x080E	0xD10489  	LSR	W9, W9
0x0810	0xD38408  	RRC	W8, W8
MulFP_packupandgo:
0x0812	0x200FF2  	MOV	#255, W2
0x0814	0xE15802  	CP	W11, W2
0x0816	0x3D0005  	BRA GE	MulFP_overflow
0x0818	0xDD5DC7  	SL	W11, #7, W11
0x081A	0xB207F9  	AND	#127, W9
0x081C	0x758089  	IOR	W11, W9, W1
0x081E	0x880008  	MOV	W8, W0
0x0820	0x060000  	RETURN
MulFP_overflow:
0x0822	0x27F80B  	MOV	#32640, W11
MulFP_zerosig:
0x0824	0x88001B  	MOV	W11, W1
0x0826	0x050000  	RETLW	#0, W0
MulFP__funpack:
0x0828	0xDE0AC7  	LSR	W1, #7, W5
0x082A	0xB207F1  	AND	#127, W1
0x082C	0xB20FF5  	AND	#255, W5
0x082E	0x320008  	BRA Z	MulFP_zeroorsub
0x0830	0x42CFE1  	ADD.B	W5, #1, [W15]
0x0832	0x320002  	BRA Z	MulFP_nanorinf
MulFP_finitereturn:
0x0834	0xA8E002  	BSET	W1, #7
0x0836	0x050024  	RETLW	#2, W4
MulFP_nanorinf:
0x0838	0x700F81  	IOR	W0, W1, [W15]
0x083A	0x320001  	BRA Z	MulFP_infinite
0x083C	0x050804  	RETLW	#128, W4
MulFP_infinite:
0x083E	0x050044  	RETLW	#4, W4
MulFP_zeroorsub:
0x0840	0x700F81  	IOR	W0, W1, [W15]
0x0842	0x3A0002  	BRA NZ	MulFP_subnormal2
0x0844	0x050014  	RETLW	#1, W4
MulFP_normalize:
0x0846	0xE90285  	DEC	W5, W5
MulFP_subnormal2:
0x0848	0x400000  	ADD	W0, W0, W0
0x084A	0x48C081  	ADDC.B	W1, W1, W1
0x084C	0x3BFFFC  	BRA NN	MulFP_normalize
0x084E	0xA8E002  	BSET	W1, #7
0x0850	0x050024  	RETLW	#2, W4
the_end__Mul_FP:
L_end__Mul_FP:
0x0852	0xFA8000  	ULNK
0x0854	0x060000  	RETURN
; end of __Mul_FP
_UART_Write_Text:
0x04E4	0xFA0002  	LNK	#2
0x04E6	0xEF2000  	CLR	W0
0x04E8	0x984700  	MOV.B	W0, [W14+0]
0x04EA	0x78401A  	MOV.B	[W10], W0
; data_ start address is: 2 (W1)
0x04EC	0x784080  	MOV.B	W0, W1
; data_ end address is: 2 (W1)
0x04EE	0x784001  	MOV.B	W1, W0
L__UART_Write_Text77:
; data_ start address is: 0 (W0)
0x04F0	0xE10460  	CP.B	W0, #0
0x04F2	0x32000D  	BRA Z	L__UART_Write_Text78
L__UART_Write_Text152:
0x04F4	0x781F8A  	PUSH	W10
; data_ end address is: 0 (W0)
0x04F6	0xFB8500  	ZE	W0, W10
0x04F8	0x07FF5C  	RCALL	_UART_Write
0x04FA	0x78054F  	POP	W10
0x04FC	0x90408E  	MOV.B	[W14+0], W1
0x04FE	0x470060  	ADD	W14, #0, W0
0x0500	0x40C861  	ADD.B	W1, #1, [W0]
0x0502	0x470060  	ADD	W14, #0, W0
0x0504	0xFB8010  	ZE	[W0], W0
0x0506	0x450000  	ADD	W10, W0, W0
; data_ start address is: 2 (W1)
0x0508	0x784090  	MOV.B	[W0], W1
0x050A	0x784001  	MOV.B	W1, W0
; data_ end address is: 2 (W1)
0x050C	0x37FFF1  	BRA	L__UART_Write_Text77
L__UART_Write_Text78:
L_end_UART_Write_Text:
0x050E	0xFA8000  	ULNK
0x0510	0x060000  	RETURN
; end of _UART_Write_Text
_UART_Write:
0x03B2	0xFA0000  	LNK	#0
0x03B4	0x8040E0  	MOV	_UART_Wr_Ptr, W0
0x03B6	0x010000  	CALL	W0
L_end_UART_Write:
0x03B8	0xFA8000  	ULNK
0x03BA	0x060000  	RETURN
; end of _UART_Write
_IntToStr:
0x0512	0xFA0000  	LNK	#0
0x0514	0x280000  	MOV	#32768, W0
0x0516	0xE15000  	CP	W10, W0
0x0518	0x3A0010  	BRA NZ	L__IntToStr62
L__IntToStr248:
0x051A	0x78008B  	MOV	W11, W1
0x051C	0xB3C2D0  	MOV.B	#45, W0
0x051E	0x785880  	MOV.B	W0, [W1++]
0x0520	0xB3C330  	MOV.B	#51, W0
0x0522	0x785880  	MOV.B	W0, [W1++]
0x0524	0xB3C320  	MOV.B	#50, W0
0x0526	0x785880  	MOV.B	W0, [W1++]
0x0528	0xB3C370  	MOV.B	#55, W0
0x052A	0x785880  	MOV.B	W0, [W1++]
0x052C	0xB3C360  	MOV.B	#54, W0
0x052E	0x785880  	MOV.B	W0, [W1++]
0x0530	0xB3C380  	MOV.B	#56, W0
0x0532	0x785880  	MOV.B	W0, [W1++]
0x0534	0xEF2000  	CLR	W0
0x0536	0x785880  	MOV.B	W0, [W1++]
0x0538	0x370029  	BRA	L_end__IntToStr
L__IntToStr62:
; negative start address is: 6 (W3)
0x053A	0xEF2006  	CLR	W3
0x053C	0xE15060  	CP	W10, #0
0x053E	0x3D0004  	BRA GE	L__IntToStr212
L__IntToStr249:
0x0540	0x2FFFF3  	MOV	#65535, W3
0x0542	0x150060  	SUBR	W10, #0, W0
0x0544	0x780500  	MOV	W0, W10
; negative end address is: 6 (W3)
0x0546	0x370000  	BRA	L__IntToStr65
L__IntToStr212:
L__IntToStr65:
; negative start address is: 6 (W3)
0x0548	0x78008B  	MOV	W11, W1
0x054A	0xB3C200  	MOV.B	#32, W0
0x054C	0x785880  	MOV.B	W0, [W1++]
0x054E	0xB3C200  	MOV.B	#32, W0
0x0550	0x785880  	MOV.B	W0, [W1++]
0x0552	0xB3C200  	MOV.B	#32, W0
0x0554	0x785880  	MOV.B	W0, [W1++]
0x0556	0xB3C200  	MOV.B	#32, W0
0x0558	0x785880  	MOV.B	W0, [W1++]
0x055A	0xB3C200  	MOV.B	#32, W0
0x055C	0x785880  	MOV.B	W0, [W1++]
0x055E	0xB3C300  	MOV.B	#48, W0
0x0560	0x785880  	MOV.B	W0, [W1++]
0x0562	0xEF2000  	CLR	W0
0x0564	0x785880  	MOV.B	W0, [W1++]
; ptr start address is: 8 (W4)
0x0566	0x458265  	ADD	W11, #5, W4
; negative end address is: 6 (W3)
; ptr end address is: 8 (W4)
L__IntToStr68:
; ptr start address is: 8 (W4)
; negative start address is: 6 (W3)
0x0568	0xE15060  	CP	W10, #0
0x056A	0x32000C  	BRA Z	L__IntToStr69
L__IntToStr250:
0x056C	0x2000A2  	MOV	#10, W2
0x056E	0x090011  	REPEAT	#17
0x0570	0xD80502  	DIV.S	W10, W2
0x0572	0x200300  	MOV	#48, W0
0x0574	0x408000  	ADD	W1, W0, W0
0x0576	0x784A00  	MOV.B	W0, [W4]
0x0578	0x2000A2  	MOV	#10, W2
0x057A	0x090011  	REPEAT	#17
0x057C	0xD80502  	DIV.S	W10, W2
0x057E	0x780500  	MOV	W0, W10
0x0580	0xED2008  	DEC	W4
0x0582	0x37FFF2  	BRA	L__IntToStr68
L__IntToStr69:
0x0584	0xE20006  	CP0	W3
0x0586	0x320002  	BRA Z	L__IntToStr73
L__IntToStr251:
; negative end address is: 6 (W3)
0x0588	0xB3C2D0  	MOV.B	#45, W0
0x058A	0x784A00  	MOV.B	W0, [W4]
; ptr end address is: 8 (W4)
L__IntToStr73:
L_end__IntToStr:
L_end_IntToStr:
0x058C	0xFA8000  	ULNK
0x058E	0x060000  	RETURN
; end of _IntToStr
_interrupt_PinChangeNotification:
0x0D94	0xFA0008  	LNK	#8
0x0D96	0xF80034  	PUSH	PSVPAG
0x0D98	0xF80036  	PUSH	RCOUNT
0x0D9A	0x781F80  	PUSH	W0
0x0D9C	0x200020  	MOV	#2, W0
0x0D9E	0x09000C  	REPEAT	#12
0x0DA0	0x781FB0  	PUSH	[W0++]
0x0DA2	0x781F8A  	PUSH	W10
0x0DA4	0x781F8B  	PUSH	W11
; PortCopy start address is: 0 (W0)
0x0DA6	0xBF82C2  	MOV	PORTA, WREG
0x0DA8	0xAE0000  	BTSS	W0, #0
0x0DAA	0x3700A8  	BRA	L__interrupt_PinChangeNotification4
; PortCopy end address is: 0 (W0)
0x0DAC	0xA9E141  	BCLR	CCPON_CCP1CON1L_bit, BitPos(CCPON_CCP1CON1L_bit+0)
0x0DAE	0xBF8152  	MOV	CCP1TMRH, WREG
0x0DB0	0x980730  	MOV	W0, [W14+6]
0x0DB2	0xBF8150  	MOV	CCP1TMRL, WREG
0x0DB4	0x980720  	MOV	W0, [W14+4]
0x0DB6	0xEF2152  	CLR	CCP1TMRH
0x0DB8	0xEF2150  	CLR	CCP1TMRL
0x0DBA	0xA8E141  	BSET	CCPON_CCP1CON1L_bit, BitPos(CCPON_CCP1CON1L_bit+0)
0x0DBC	0xA9E165  	BCLR	CCPON_CCP2CON1L_bit, BitPos(CCPON_CCP2CON1L_bit+0)
0x0DBE	0xEF2176  	CLR	CCP2TMRH
0x0DC0	0xEF2174  	CLR	CCP2TMRL
0x0DC2	0xA8E165  	BSET	CCPON_CCP2CON1L_bit, BitPos(CCPON_CCP2CON1L_bit+0)
0x0DC4	0x90002E  	MOV	[W14+4], W0
0x0DC6	0x9000BE  	MOV	[W14+6], W1
0x0DC8	0x07FD4B  	RCALL	__Long2Float
0x0DCA	0x237BD2  	MOV	#14269, W2
0x0DCC	0x233863  	MOV	#13190, W3
0x0DCE	0x07FCB6  	RCALL	__Mul_FP
0x0DD0	0x884000  	MOV	W0, _Distributor_Period_Global
0x0DD2	0x884011  	MOV	W1, _Distributor_Period_Global+2
0x0DD4	0xEF2004  	CLR	W2
0x0DD6	0xEF2006  	CLR	W3
0x0DD8	0x8840F2  	MOV	W2, _RPM_Global
0x0DDA	0x884103  	MOV	W3, _RPM_Global+2
0x0DDC	0xEF2004  	CLR	W2
0x0DDE	0xEF2006  	CLR	W3
0x0DE0	0x07FCA8  	RCALL	__Compare_Ge_Fp
0x0DE2	0xE00000  	CP0	W0
0x0DE4	0xEF2000  	CLR	W0
0x0DE6	0x340001  	BRA LE	L__interrupt_PinChangeNotification52
0x0DE8	0xEEA000  	COM	W0
L__interrupt_PinChangeNotification52:
0x0DEA	0xE20000  	CP0	W0
0x0DEC	0x32000D  	BRA Z	L__interrupt_PinChangeNotification7
L__interrupt_PinChangeNotification53:
0x0DEE	0x804002  	MOV	_Distributor_Period_Global, W2
0x0DF0	0x804013  	MOV	_Distributor_Period_Global+2, W3
0x0DF2	0x200000  	MOV	#0, W0
0x0DF4	0x242701  	MOV	#17008, W1
0x0DF6	0x07FBCC  	RCALL	__Div_FP
0x0DF8	0x200002  	MOV	#0, W2
0x0DFA	0x241003  	MOV	#16640, W3
0x0DFC	0x07FBC9  	RCALL	__Div_FP
0x0DFE	0x200002  	MOV	#0, W2
0x0E00	0x240003  	MOV	#16384, W3
0x0E02	0x07FC9C  	RCALL	__Mul_FP
0x0E04	0x8840F0  	MOV	W0, _RPM_Global
0x0E06	0x884101  	MOV	W1, _RPM_Global+2
L__interrupt_PinChangeNotification7:
0x0E08	0x804250  	MOV	_State, W0
0x0E0A	0xE10060  	CP	W0, #0
0x0E0C	0x3A000E  	BRA NZ	L__interrupt_PinChangeNotification12
L__interrupt_PinChangeNotification54:
0x0E0E	0x200002  	MOV	#0, W2
0x0E10	0x242483  	MOV	#16968, W3
0x0E12	0x8040F0  	MOV	_RPM_Global, W0
0x0E14	0x804101  	MOV	_RPM_Global+2, W1
0x0E16	0x07FC8D  	RCALL	__Compare_Ge_Fp
0x0E18	0xE00000  	CP0	W0
0x0E1A	0xEF2000  	CLR	W0
0x0E1C	0x340001  	BRA LE	L__interrupt_PinChangeNotification55
0x0E1E	0xEEA000  	COM	W0
L__interrupt_PinChangeNotification55:
0x0E20	0xE20000  	CP0	W0
0x0E22	0x320002  	BRA Z	L__interrupt_PinChangeNotification14
L__interrupt_PinChangeNotification56:
0x0E24	0x200010  	MOV	#1, W0
0x0E26	0x884250  	MOV	W0, _State
L__interrupt_PinChangeNotification14:
0x0E28	0x37005F  	BRA	L__interrupt_PinChangeNotification9
L__interrupt_PinChangeNotification12:
0x0E2A	0x804250  	MOV	_State, W0
0x0E2C	0xE10061  	CP	W0, #1
0x0E2E	0x3A0029  	BRA NZ	L__interrupt_PinChangeNotification18
L__interrupt_PinChangeNotification57:
0x0E30	0x804240  	MOV	_PeriodCounter, W0
0x0E32	0xDD00C2  	SL	W0, #2, W1
0x0E34	0x208280  	MOV	#lo_addr(_Distributor_Period_Array), W0
0x0E36	0x400101  	ADD	W0, W1, W2
0x0E38	0x804000  	MOV	_Distributor_Period_Global, W0
0x0E3A	0x804011  	MOV	_Distributor_Period_Global+2, W1
0x0E3C	0xBE8900  	MOV.D	W0, [W2]
0x0E3E	0x200011  	MOV	#1, W1
0x0E40	0x208480  	MOV	#lo_addr(_PeriodCounter), W0
0x0E42	0x408810  	ADD	W1, [W0], [W0]
0x0E44	0x804240  	MOV	_PeriodCounter, W0
0x0E46	0xE10067  	CP	W0, #7
0x0E48	0x340002  	BRA LE	L__interrupt_PinChangeNotification20
L__interrupt_PinChangeNotification58:
0x0E4A	0xEF2000  	CLR	W0
0x0E4C	0x884240  	MOV	W0, _PeriodCounter
L__interrupt_PinChangeNotification20:
0x0E4E	0x804000  	MOV	_Distributor_Period_Global, W0
0x0E50	0x804011  	MOV	_Distributor_Period_Global+2, W1
0x0E52	0x233332  	MOV	#13107, W2
0x0E54	0x23EB33  	MOV	#16051, W3
0x0E56	0x07FC72  	RCALL	__Mul_FP
0x0E58	0x980700  	MOV	W0, [W14+0]
0x0E5A	0x980711  	MOV	W1, [W14+2]
0x0E5C	0x804240  	MOV	_PeriodCounter, W0
0x0E5E	0xE10067  	CP	W0, #7
0x0E60	0x3A0002  	BRA NZ	L__interrupt_PinChangeNotification23
L__interrupt_PinChangeNotification59:
0x0E62	0x200020  	MOV	#2, W0
0x0E64	0x884250  	MOV	W0, _State
L__interrupt_PinChangeNotification23:
0x0E66	0x200002  	MOV	#0, W2
0x0E68	0x242483  	MOV	#16968, W3
0x0E6A	0x8040F0  	MOV	_RPM_Global, W0
0x0E6C	0x804101  	MOV	_RPM_Global+2, W1
0x0E6E	0x07FCF3  	RCALL	__Compare_Le_Fp
0x0E70	0xE00000  	CP0	W0
0x0E72	0xEF2000  	CLR	W0
0x0E74	0x3D0001  	BRA GE	L__interrupt_PinChangeNotification60
0x0E76	0xEEA000  	COM	W0
L__interrupt_PinChangeNotification60:
0x0E78	0xE20000  	CP0	W0
0x0E7A	0x320002  	BRA Z	L__interrupt_PinChangeNotification26
L__interrupt_PinChangeNotification61:
0x0E7C	0xEF2000  	CLR	W0
0x0E7E	0x884250  	MOV	W0, _State
L__interrupt_PinChangeNotification26:
0x0E80	0x370033  	BRA	L__interrupt_PinChangeNotification9
L__interrupt_PinChangeNotification18:
0x0E82	0x804250  	MOV	_State, W0
0x0E84	0xE10062  	CP	W0, #2
0x0E86	0x3A002E  	BRA NZ	L__interrupt_PinChangeNotification30
L__interrupt_PinChangeNotification62:
0x0E88	0x804240  	MOV	_PeriodCounter, W0
0x0E8A	0xDD00C2  	SL	W0, #2, W1
0x0E8C	0x208280  	MOV	#lo_addr(_Distributor_Period_Array), W0
0x0E8E	0x400101  	ADD	W0, W1, W2
0x0E90	0x804000  	MOV	_Distributor_Period_Global, W0
0x0E92	0x804011  	MOV	_Distributor_Period_Global+2, W1
0x0E94	0xBE8900  	MOV.D	W0, [W2]
0x0E96	0x200011  	MOV	#1, W1
0x0E98	0x208480  	MOV	#lo_addr(_PeriodCounter), W0
0x0E9A	0x408810  	ADD	W1, [W0], [W0]
0x0E9C	0x804240  	MOV	_PeriodCounter, W0
0x0E9E	0xE10067  	CP	W0, #7
0x0EA0	0x340002  	BRA LE	L__interrupt_PinChangeNotification32
L__interrupt_PinChangeNotification63:
0x0EA2	0xEF2000  	CLR	W0
0x0EA4	0x884240  	MOV	W0, _PeriodCounter
L__interrupt_PinChangeNotification32:
0x0EA6	0xEF2000  	CLR	W0
0x0EA8	0xEF2002  	CLR	W1
0x0EAA	0x980700  	MOV	W0, [W14+0]
0x0EAC	0x980711  	MOV	W1, [W14+2]
; i start address is: 8 (W4)
0x0EAE	0xEF2008  	CLR	W4
; i end address is: 8 (W4)
L__interrupt_PinChangeNotification35:
; i start address is: 8 (W4)
0x0EB0	0xDD20C2  	SL	W4, #2, W1
0x0EB2	0x208280  	MOV	#lo_addr(_Distributor_Period_Array), W0
0x0EB4	0x400001  	ADD	W0, W1, W0
0x0EB6	0xBE0110  	MOV.D	[W0], W2
0x0EB8	0x90000E  	MOV	[W14+0], W0
0x0EBA	0x90009E  	MOV	[W14+2], W1
0x0EBC	0x781F84  	PUSH	W4
0x0EBE	0x07FE1C  	RCALL	__AddSub_FP
0x0EC0	0x78024F  	POP	W4
0x0EC2	0x980700  	MOV	W0, [W14+0]
0x0EC4	0x980711  	MOV	W1, [W14+2]
0x0EC6	0xE12067  	CP	W4, #7
0x0EC8	0x320002  	BRA Z	L__interrupt_PinChangeNotification38
L__interrupt_PinChangeNotification64:
; i start address is: 8 (W4)
0x0ECA	0xEC2008  	INC	W4
; i end address is: 8 (W4)
; i end address is: 8 (W4)
0x0ECC	0x37FFF1  	BRA	L__interrupt_PinChangeNotification35
L__interrupt_PinChangeNotification38:
0x0ECE	0x200002  	MOV	#0, W2
0x0ED0	0x241003  	MOV	#16640, W3
0x0ED2	0x90000E  	MOV	[W14+0], W0
0x0ED4	0x90009E  	MOV	[W14+2], W1
0x0ED6	0x07FB5C  	RCALL	__Div_FP
0x0ED8	0x233332  	MOV	#13107, W2
0x0EDA	0x23EB33  	MOV	#16051, W3
0x0EDC	0x07FC2F  	RCALL	__Mul_FP
0x0EDE	0x980700  	MOV	W0, [W14+0]
0x0EE0	0x980711  	MOV	W1, [W14+2]
0x0EE2	0x370002  	BRA	L__interrupt_PinChangeNotification9
L__interrupt_PinChangeNotification30:
0x0EE4	0xEF2000  	CLR	W0
0x0EE6	0x884250  	MOV	W0, _State
L__interrupt_PinChangeNotification9:
0x0EE8	0xA922CD  	BCLR	LATB9_bit, BitPos(LATB9_bit+0)
0x0EEA	0x237BD2  	MOV	#14269, W2
0x0EEC	0x233863  	MOV	#13190, W3
0x0EEE	0x90000E  	MOV	[W14+0], W0
0x0EF0	0x90009E  	MOV	[W14+2], W1
0x0EF2	0x07FB4E  	RCALL	__Div_FP
0x0EF4	0x07FBE8  	RCALL	__Float2Longword
0x0EF6	0xBE0500  	MOV.D	W0, W10
0x0EF8	0x07FAE0  	RCALL	_Delay_Cyc_Long
0x0EFA	0xA822CD  	BSET	LATB9_bit, BitPos(LATB9_bit+0)
L__interrupt_PinChangeNotification4:
0x0EFC	0xA96086  	BCLR	CNIF_bit, BitPos(CNIF_bit+0)
L_end_interrupt_PinChangeNotification:
0x0EFE	0x7805CF  	POP	W11
0x0F00	0x78054F  	POP	W10
0x0F02	0x2001A0  	MOV	#26, W0
0x0F04	0x09000C  	REPEAT	#12
0x0F06	0x78104F  	POP	[W0--]
0x0F08	0x78004F  	POP	W0
0x0F0A	0xF90036  	POP	RCOUNT
0x0F0C	0xF90034  	POP	PSVPAG
0x0F0E	0xFA8000  	ULNK
0x0F10	0x064000  	RETFIE
; end of _interrupt_PinChangeNotification
_Delay_Cyc_Long:
0x04BA	0x78040A  	MOV	W10, W8
0x04BC	0x78048B  	MOV	W11, W9
0x04BE	0xF80010  	PUSH	W8
0x04C0	0x2000E7  	MOV	#14, W7
Label1:
0x04C2	0xE90387  	DEC	W7, W7
0x04C4	0x350003  	BRA LT	Label2
0x04C6	0xD10489  	LSR	W9, W9
0x04C8	0xD38408  	RRC	W8, W8
0x04CA	0x37FFFB  	BRA	Label1
Label2:
0x04CC	0xF90012  	POP	W9
0x04CE	0x23FFF7  	MOV	#16383, W7
0x04D0	0x648487  	AND	W9, W7, W9
Delay_Cyc_loop:
0x04D2	0xE20010  	CP0	W8
0x04D4	0x320004  	BRA Z	Delay_Cyc_rem
0x04D6	0x093FF9  	REPEAT	#16377
0x04D8	0x000000  	NOP
0x04DA	0xE90408  	DEC	W8, W8
0x04DC	0x37FFFA  	BRA	Delay_Cyc_loop
Delay_Cyc_rem:
0x04DE	0x098009  	REPEAT	W9
0x04E0	0x000000  	NOP
L_end_Delay_Cyc_Long:
0x04E2	0x060000  	RETURN
; end of _Delay_Cyc_Long
__Compare_Ge_Fp:
0x0732	0xFA0000  	LNK	#0
0x0734	0x2FFFF4  	MOV	#65535, W4
0x0736	0x07FE47  	RCALL	__Compare_Fp
L_end__Compare_Ge_Fp:
0x0738	0xFA8000  	ULNK
0x073A	0x060000  	RETURN
; end of __Compare_Ge_Fp
__Div_FP:
0x0590	0xFA0000  	LNK	#0
0x0592	0x070002  	RCALL	DivFP___divsf3
0x0594	0x0000000406C2  	GOTO	the_end__Div_FP
DivFP___divsf3:
0x0598	0xBE9F88  	MOV.D	W8, [W15++]
0x059A	0xBE9F8A  	MOV.D	W10, [W15++]
0x059C	0x781F8C  	MOV	W12, [W15++]
0x059E	0x07003E  	RCALL	DivFP__funpack2
0x05A0	0x330045  	BRA N	DivFP__fPropagateNaN
0x05A2	0x6C8603  	XOR	W9, W3, W12
0x05A4	0xE15064  	CP	W10, #4
0x05A6	0x32002E  	BRA Z	DivFP_aisinfinite
0x05A8	0xE12064  	CP	W4, #4
0x05AA	0x320033  	BRA Z	DivFP_returnZero
0x05AC	0xE15061  	CP	W10, #1
0x05AE	0x32002F  	BRA Z	DivFP_aiszero
0x05B0	0xE12061  	CP	W4, #1
0x05B2	0x320031  	BRA Z	DivFP_returnInf
DivFP_finitenonzero:
0x05B4	0x558585  	SUB	W11, W5, W11
0x05B6	0xB007EB  	ADD	#126, W11
0x05B8	0x200009  	MOV	#0, W9
0x05BA	0x200408  	MOV	#64, W8
0x05BC	0x370005  	BRA	DivFP_diventry
DivFP_divnext:
0x05BE	0x440408  	ADD	W8, W8, W8
0x05C0	0x4C8489  	ADDC	W9, W9, W9
0x05C2	0x31000A  	BRA C	DivFP_divdone
DivFP_divloop:
0x05C4	0x430306  	ADD	W6, W6, W6
0x05C6	0x4B8387  	ADDC	W7, W7, W7
DivFP_diventry:
0x05C8	0x530100  	SUB	W6, W0, W2
0x05CA	0x5B8181  	SUBB	W7, W1, W3
0x05CC	0x33FFF8  	BRA N	DivFP_divnext
0x05CE	0xBE8302  	MOV.D	W2, W6
0x05D0	0xA80010  	BSET	W8, #0
0x05D2	0x440408  	ADD	W8, W8, W8
0x05D4	0x4C8489  	ADDC	W9, W9, W9
0x05D6	0x39FFF6  	BRA NC	DivFP_divloop
DivFP_divdone:
0x05D8	0xDD39C6  	SL	W7, #6, W3
0x05DA	0x730183  	IOR	W6, W3, W3
0x05DC	0x320001  	BRA Z	DivFP_stickyok
0x05DE	0x200013  	MOV	#1, W3
DivFP_stickyok:
0x05E0	0xD10489  	LSR	W9, W9
0x05E2	0xD38408  	RRC	W8, W8
0x05E4	0xA39809  	BTST.Z	W9, #9
0x05E6	0x320005  	BRA Z	DivFP_guardused
0x05E8	0xA70008  	BTSC	W8, #0
0x05EA	0xA80006  	BSET	W3, #0
0x05EC	0xD10489  	LSR	W9, W9
0x05EE	0xD38408  	RRC	W8, W8
0x05F0	0xE8058B  	INC	W11, W11
DivFP_guardused:
0x05F2	0xD10489  	LSR	W9, W9
0x05F4	0xD38408  	RRC	W8, W8
0x05F6	0xEB0100  	CLR	W2
0x05F8	0xD28102  	RLC	W2, W2
0x05FA	0x070028  	RCALL	DivFP__fpack
DivFP_return0_1:
0x05FC	0xA1F001  	BCLR	W1, #15
0x05FE	0xA7F00C  	BTSC	W12, #15
0x0600	0xA8E003  	BSET	W1, #15
0x0602	0x37001D  	BRA	DivFP__fbopExit
DivFP_aisinfinite:
0x0604	0xE12064  	CP	W4, #4
0x0606	0x32001F  	BRA Z	DivFP__fbopReturnNaN
DivFP_return8_1:
0x0608	0xBE8108  	MOV.D	W8, W2
DivFP_return2_1:
0x060A	0xBE8002  	MOV.D	W2, W0
0x060C	0x37FFF7  	BRA	DivFP_return0_1
DivFP_aiszero:
0x060E	0xE12061  	CP	W4, #1
0x0610	0x32001A  	BRA Z	DivFP__fbopReturnNaN
DivFP_returnZero:
0x0612	0xB80060  	MUL.UU	W0, #0, W0
0x0614	0x37FFF3  	BRA	DivFP_return0_1
DivFP_returnInf:
0x0616	0x200000  	MOV	#0, W0
0x0618	0x27F801  	MOV	#32640, W1
0x061A	0x37FFF0  	BRA	DivFP_return0_1
DivFP__funpack2:
0x061C	0xBE8400  	MOV.D	W0, W8
0x061E	0x07003C  	RCALL	DivFP__funpack
0x0620	0xBE8300  	MOV.D	W0, W6
0x0622	0xBE8504  	MOV.D	W4, W10
0x0624	0xBE8002  	MOV.D	W2, W0
0x0626	0x070038  	RCALL	DivFP__funpack
0x0628	0x754F84  	IOR.B	W10, W4, [W15]
0x062A	0x060000  	RETURN
DivFP__fPropagateNaN:
0x062C	0xBE8002  	MOV.D	W2, W0
0x062E	0xE15064  	CP	W10, #4
0x0630	0x360005  	BRA LEU	DivFP_return0
0x0632	0xE12064  	CP	W4, #4
0x0634	0x360002  	BRA LEU	DivFP_return8
0x0636	0xA36809  	BTST.Z	W9, #6
0x0638	0x3A0001  	BRA NZ	DivFP_return0
DivFP_return8:
0x063A	0xBE8008  	MOV.D	W8, W0
DivFP_return0:
0x063C	0xA8C002  	BSET	W1, #6
DivFP__fbopExit:
0x063E	0x78064F  	MOV	[--W15], W12
0x0640	0xBE054F  	MOV.D	[--W15], W10
0x0642	0xBE044F  	MOV.D	[--W15], W8
0x0644	0x060000  	RETURN
DivFP__fbopReturnNaN:
0x0646	0x2FFFF0  	MOV	#65535, W0
0x0648	0x27FFF1  	MOV	#32767, W1
0x064A	0x37FFF9  	BRA	DivFP__fbopExit
DivFP__fpack:
0x064C	0x200081  	MOV	#8, W1
0x064E	0x558061  	SUB	W11, #1, W0
0x0650	0x3D000B  	BRA GE	DivFP_notsubnormal
0x0652	0x20000B  	MOV	#0, W11
0x0654	0x2FFE61  	MOV	#65510, W1
0x0656	0xE10001  	CP	W0, W1
0x0658	0x34001D  	BRA LE	DivFP_zerosig
DivFP_subnormal:
0x065A	0x718182  	IOR	W3, W2, W3
0x065C	0x640161  	AND	W8, #1, W2
0x065E	0xD10489  	LSR	W9, W9
0x0660	0xD38408  	RRC	W8, W8
0x0662	0xE80000  	INC	W0, W0
0x0664	0x3AFFFA  	BRA NZ	DivFP_subnormal
0x0666	0x200071  	MOV	#7, W1
DivFP_notsubnormal:
0x0668	0x640061  	AND	W8, #1, W0
0x066A	0x700003  	IOR	W0, W3, W0
0x066C	0x600002  	AND	W0, W2, W0
0x066E	0x320009  	BRA Z	DivFP_packupandgo
0x0670	0x440461  	ADD	W8, #1, W8
0x0672	0x4C84E0  	ADDC	W9, #0, W9
0x0674	0xA58809  	BTST.Z	W9, W1
0x0676	0x320005  	BRA Z	DivFP_packupandgo
0x0678	0xE8058B  	INC	W11, W11
0x067A	0xE10868  	CP	W1, #8
0x067C	0x3A0002  	BRA NZ	DivFP_packupandgo
0x067E	0xD10489  	LSR	W9, W9
0x0680	0xD38408  	RRC	W8, W8
DivFP_packupandgo:
0x0682	0x200FF2  	MOV	#255, W2
0x0684	0xE15802  	CP	W11, W2
0x0686	0x3D0005  	BRA GE	DivFP_overflow
0x0688	0xDD5DC7  	SL	W11, #7, W11
0x068A	0xB207F9  	AND	#127, W9
0x068C	0x758089  	IOR	W11, W9, W1
0x068E	0x880008  	MOV	W8, W0
0x0690	0x060000  	RETURN
DivFP_overflow:
0x0692	0x27F80B  	MOV	#32640, W11
DivFP_zerosig:
0x0694	0x88001B  	MOV	W11, W1
0x0696	0x050000  	RETLW	#0, W0
DivFP__funpack:
0x0698	0xDE0AC7  	LSR	W1, #7, W5
0x069A	0xB207F1  	AND	#127, W1
0x069C	0xB20FF5  	AND	#255, W5
0x069E	0x320008  	BRA Z	DivFP_zeroorsub
0x06A0	0x42CFE1  	ADD.B	W5, #1, [W15]
0x06A2	0x320002  	BRA Z	DivFP_nanorinf
DivFP_finitereturn:
0x06A4	0xA8E002  	BSET	W1, #7
0x06A6	0x050024  	RETLW	#2, W4
DivFP_nanorinf:
0x06A8	0x700F81  	IOR	W0, W1, [W15]
0x06AA	0x320001  	BRA Z	DivFP_infinite
0x06AC	0x050804  	RETLW	#128, W4
DivFP_infinite:
0x06AE	0x050044  	RETLW	#4, W4
DivFP_zeroorsub:
0x06B0	0x700F81  	IOR	W0, W1, [W15]
0x06B2	0x3A0002  	BRA NZ	DivFP_subnormal2
0x06B4	0x050014  	RETLW	#1, W4
DivFP_normalize:
0x06B6	0xE90285  	DEC	W5, W5
DivFP_subnormal2:
0x06B8	0x400000  	ADD	W0, W0, W0
0x06BA	0x48C081  	ADDC.B	W1, W1, W1
0x06BC	0x3BFFFC  	BRA NN	DivFP_normalize
0x06BE	0xA8E002  	BSET	W1, #7
0x06C0	0x050024  	RETLW	#2, W4
the_end__Div_FP:
L_end__Div_FP:
0x06C2	0xFA8000  	ULNK
0x06C4	0x060000  	RETURN
; end of __Div_FP
__Float2Longword:
0x06C6	0xFA0000  	LNK	#0
0x06C8	0x070002  	RCALL	Float2Longword_fixunssfsi
0x06CA	0x00000004072E  	GOTO	the_end__Float2Longword
Float2Longword_fixunssfsi:
0x06CE	0xBE8100  	MOV.D	W0, W2
0x06D0	0x070019  	RCALL	Float2Longword_funpack
0x06D2	0xA77004  	BTSC	W4, #7
0x06D4	0xA1F003  	BCLR	W3, #15
0x06D6	0xA3F803  	BTST.Z	W3, #15
0x06D8	0x3A0013  	BRA NZ	Float2Longword_returnzero
0x06DA	0xB10965  	SUB	#150, W5
0x06DC	0x320010  	BRA Z	Float2Longword_exit
0x06DE	0x350009  	BRA LT	Float2Longword_shiftright
0x06E0	0xE12869  	CP	W5, #9
0x06E2	0x350002  	BRA LT	Float2Longword_shiftleft
0x06E4	0x280001  	MOV	#32768, W1
0x06E6	0x050000  	RETLW	#0, W0
Float2Longword_shiftleft:
0x06E8	0x400000  	ADD	W0, W0, W0
0x06EA	0x488081  	ADDC	W1, W1, W1
0x06EC	0xE90285  	DEC	W5, W5
0x06EE	0x3AFFFC  	BRA NZ	Float2Longword_shiftleft
0x06F0	0x060000  	RETURN
Float2Longword_shiftright:
0x06F2	0x428FF8  	ADD	W5, #24, [W15]
0x06F4	0x350005  	BRA LT	Float2Longword_returnzero
Float2Longword_shiftrightloop:
0x06F6	0xD10081  	LSR	W1, W1
0x06F8	0xD38000  	RRC	W0, W0
0x06FA	0xE80285  	INC	W5, W5
0x06FC	0x3AFFFC  	BRA NZ	Float2Longword_shiftrightloop
Float2Longword_exit:
0x06FE	0x060000  	RETURN
Float2Longword_returnzero:
0x0700	0xEB0080  	CLR	W1
0x0702	0x050000  	RETLW	#0, W0
Float2Longword_funpack:
0x0704	0xDE0AC7  	LSR	W1, #7, W5
0x0706	0xB207F1  	AND	#127, W1
0x0708	0xB20FF5  	AND	#255, W5
0x070A	0x320008  	BRA Z	Float2Longword_zeroorsub
0x070C	0x42CFE1  	ADD.B	W5, #1, [W15]
0x070E	0x320002  	BRA Z	Float2Longword_nanorinf
Float2Longword_finitereturn:
0x0710	0xA8E002  	BSET	W1, #7
0x0712	0x050024  	RETLW	#2, W4
Float2Longword_nanorinf:
0x0714	0x700F81  	IOR	W0, W1, [W15]
0x0716	0x320001  	BRA Z	Float2Longword_infinite
0x0718	0x050804  	RETLW	#128, W4
Float2Longword_infinite:
0x071A	0x050044  	RETLW	#4, W4
Float2Longword_zeroorsub:
0x071C	0x700F81  	IOR	W0, W1, [W15]
0x071E	0x3A0002  	BRA NZ	Float2Longword_subnormal
0x0720	0x050014  	RETLW	#1, W4
Float2Longword_normalize:
0x0722	0xE90285  	DEC	W5, W5
Float2Longword_subnormal:
0x0724	0x400000  	ADD	W0, W0, W0
0x0726	0x48C081  	ADDC.B	W1, W1, W1
0x0728	0x3BFFFC  	BRA NN	Float2Longword_normalize
0x072A	0xA8E002  	BSET	W1, #7
0x072C	0x050024  	RETLW	#2, W4
the_end__Float2Longword:
L_end__Float2Longword:
0x072E	0xFA8000  	ULNK
0x0730	0x060000  	RETURN
; end of __Float2Longword
_interrupt_CCT2_Stall_Timer:
0x0D74	0xF80034  	PUSH	PSVPAG
0x0D76	0xF80036  	PUSH	RCOUNT
0x0D78	0x781F80  	PUSH	W0
0x0D7A	0x200020  	MOV	#2, W0
0x0D7C	0x09000C  	REPEAT	#12
0x0D7E	0x781FB0  	PUSH	[W0++]
0x0D80	0xEF2000  	CLR	W0
0x0D82	0x884250  	MOV	W0, _State
0x0D84	0xA90085  	BCLR	CCT2IF_bit, BitPos(CCT2IF_bit+0)
L_end_interrupt_CCT2_Stall_Timer:
0x0D86	0x2001A0  	MOV	#26, W0
0x0D88	0x09000C  	REPEAT	#12
0x0D8A	0x78104F  	POP	[W0--]
0x0D8C	0x78004F  	POP	W0
0x0D8E	0xF90036  	POP	RCOUNT
0x0D90	0xF90034  	POP	PSVPAG
0x0D92	0x064000  	RETFIE
; end of _interrupt_CCT2_Stall_Timer
_interrupt_CCT1_RPM_Measurment_Timer:
0x0D54	0xF80034  	PUSH	PSVPAG
0x0D56	0xF80036  	PUSH	RCOUNT
0x0D58	0x781F80  	PUSH	W0
0x0D5A	0x200020  	MOV	#2, W0
0x0D5C	0x09000C  	REPEAT	#12
0x0D5E	0x781FB0  	PUSH	[W0++]
0x0D60	0xA9E084  	BCLR	CCT1IF_bit, BitPos(CCT1IF_bit+0)
0x0D62	0xAA02C4  	BTG	LATA0_bit, BitPos(LATA0_bit+0)
0x0D64	0xA9E141  	BCLR	CCPON_CCP1CON1L_bit, BitPos(CCPON_CCP1CON1L_bit+0)
L_end_interrupt_CCT1_RPM_Measurment_Timer:
0x0D66	0x2001A0  	MOV	#26, W0
0x0D68	0x09000C  	REPEAT	#12
0x0D6A	0x78104F  	POP	[W0--]
0x0D6C	0x78004F  	POP	W0
0x0D6E	0xF90036  	POP	RCOUNT
0x0D70	0xF90034  	POP	PSVPAG
0x0D72	0x064000  	RETFIE
; end of _interrupt_CCT1_RPM_Measurment_Timer
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200     [210]    _LongIntToStr
0x02D2      [22]    _UART1_Write
0x02E8      [82]    __Divide_32x32
0x033A     [120]    __Float2Longint
0x03B2      [10]    _UART_Write
0x03BC      [10]    __Sub_FP
0x03C6     [114]    __Compare_Fp
0x0438      [10]    _Delay_10ms
0x0442       [6]    _Get_Fosc_Per_Cyc
0x0448       [8]    _Get_Fosc_kHz
0x0450      [18]    __Multiply_32x32
0x0462      [88]    __Modulus_32x32
0x04BA      [42]    _Delay_Cyc_Long
0x04E4      [46]    _UART_Write_Text
0x0512     [126]    _IntToStr
0x0590     [310]    __Div_FP
0x06C6     [108]    __Float2Longword
0x0732      [10]    __Compare_Ge_Fp
0x073C     [282]    __Mul_FP
0x0856      [10]    __Compare_Le_Fp
0x0860     [182]    __Long2Float
0x0916      [40]    _UART1_Write_Text
0x093E     [442]    _FloatToStr
0x0AF8     [364]    __AddSub_FP
0x0C64     [240]    _UART1_Init
0x0D54      [32]    _interrupt_CCT1_RPM_Measurment_Timer
0x0D74      [32]    _interrupt_CCT2_Stall_Timer
0x0D94     [382]    _interrupt_PinChangeNotification
0x0F12     [338]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0164       [0]    CLKSEL_1_CCP2CON1L_bit
0x0164       [0]    CLKSEL_2_CCP2CON1L_bit
0x0164       [0]    TMR32_CCP2CON1L_bit
0x0164       [0]    CLKSEL_0_CCP2CON1L_bit
0x0164       [0]    TMRPS_0_CCP2CON1L_bit
0x017A       [2]    CCP2PRH
0x0084       [0]    CCT2IF_bit
0x0164       [0]    TMRPS_1_CCP2CON1L_bit
0x0178       [2]    CCP2PRL
0x0166       [0]    SYNC_4_CCP2CON1H_bit
0x0094       [0]    CCT1IE_bit
0x0140       [0]    CCPON_CCP1CON1L_bit
0x0156       [2]    CCP1PRH
0x0084       [0]    CCT1IF_bit
0x0166       [0]    TRIGEN_CCP2CON1H_bit
0x0166       [0]    SYNC_2_CCP2CON1H_bit
0x0166       [0]    SYNC_3_CCP2CON1H_bit
0x0166       [0]    SYNC_0_CCP2CON1H_bit
0x0166       [0]    SYNC_1_CCP2CON1H_bit
0x0094       [0]    CCT2IE_bit
0x02C2       [2]    PORTA
0x0152       [2]    CCP1TMRH
0x0224       [2]    U1TXREG
0x02C2       [2]    CoilNeg_Port
0x0150       [2]    CCP1TMRL
0x0800       [4]    _Distributor_Period_Global
0x02C4       [0]    LATA0_bit
0x0176       [2]    CCP2TMRH
0x0174       [2]    CCP2TMRL
0x0228       [2]    U1BRG
0x0804      [24]    _StrBuffer
0x081C       [2]    _UART_Wr_Ptr
0x0164       [0]    CCPON_CCP2CON1L_bit
0x081E       [4]    _RPM_Global
0x0822       [2]    _UART_Rd_Ptr
0x0220       [2]    U1MODE
0x0222       [2]    U1STA
0x0824       [2]    _UART_Rdy_Ptr
0x0826       [2]    _UART_TX_Idle_Ptr
0x02C0       [0]    TRISA0_bit
0x02C8       [0]    TachOut_TRIS
0x02C4       [0]    LATA2_bit
0x02C0       [0]    CoilNeg_TRIS
0x02C8       [0]    TRISB9_bit
0x02C0       [0]    Debug_TRIS
0x02C0       [0]    TRISA2_bit
0x02C0       [0]    HeartBeat_TRIS
0x02C0       [0]    TRISA3_bit
0x02C4       [0]    Debug_Pin
0x0828      [32]    _Distributor_Period_Array
0x0848       [2]    _PeriodCounter
0x04E0       [2]    ANSA
0x04E2       [2]    ANSB
0x084A       [2]    _State
0x02C4       [0]    HeartBeat_Pin
0x02C4       [0]    LATA3_bit
0x02CC       [0]    TachOut_Pin
0x02CC       [0]    LATB9_bit
0x0744       [2]    CLKDIV
0x0140       [0]    TMR32_CCP1CON1L_bit
0x0140       [0]    CLKSEL_0_CCP1CON1L_bit
0x0142       [0]    SYNC_3_CCP1CON1H_bit
0x0142       [0]    SYNC_4_CCP1CON1H_bit
0x0140       [0]    CLKSEL_1_CCP1CON1L_bit
0x0140       [0]    TMRPS_1_CCP1CON1L_bit
0x0154       [2]    CCP1PRL
0x0140       [0]    CLKSEL_2_CCP1CON1L_bit
0x0140       [0]    TMRPS_0_CCP1CON1L_bit
0x0142       [0]    SYNC_2_CCP1CON1H_bit
0x00AC       [0]    CNIP_1_bit
0x00AC       [0]    CNIP_2_bit
0x0062       [0]    CN2IE_bit
0x00AC       [0]    CNIP_0_bit
0x0086       [0]    CNIF_bit
0x0142       [0]    SYNC_0_CCP1CON1H_bit
0x0142       [0]    SYNC_1_CCP1CON1H_bit
0x0096       [0]    CNIE_bit
0x0142       [0]    TRIGEN_CCP1CON1H_bit
0x0150       [2]    CCP1TMRL
0x0152       [2]    CCP1TMRH
0x0154       [2]    CCP1PRL
0x0156       [2]    CCP1PRH
0x0174       [2]    CCP2TMRL
0x0176       [2]    CCP2TMRH
0x0178       [2]    CCP2PRL
0x017A       [2]    CCP2PRH
0x0014       [4]    FARG_LongIntToStr_input
0x0018       [2]    FARG_LongIntToStr_output
0x0220       [2]    U1MODE
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0228       [2]    U1BRG
0x02C2       [2]    PORTA
0x02C2       [2]    CoilNeg_Port
0x0014       [2]    FARG_UART1_Write_data_
0x0014       [2]    FARG_UART_Write_data_
0x0014       [4]    FARG_Delay_Cyc_Long_CycNo
0x04E0       [2]    ANSA
0x04E2       [2]    ANSB
0x0014       [2]    FARG_UART_Write_Text_uart_text
0x0014       [2]    FARG_IntToStr_input
0x0016       [2]    FARG_IntToStr_output
0x0744       [2]    CLKDIV
0x0014       [2]    FARG_UART1_Write_Text_uart_text
0x0014       [4]    FARG_FloatToStr_input
0x0018       [2]    FARG_FloatToStr_output
0x0014       [4]    FARG_UART1_Init_baud_rate
