{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683808497414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683808497425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 14:34:57 2023 " "Processing started: Thu May 11 14:34:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683808497425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808497425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP_LEVEL -c TOP_LEVEL " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP_LEVEL -c TOP_LEVEL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808497425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683808498892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683808498893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_monoycle/src/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_monoycle/src/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_LEVEL-Victor " "Found design unit 1: TOP_LEVEL-Victor" {  } { { "../src/top_level.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/top_level.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808515959 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL " "Found entity 1: TOP_LEVEL" {  } { { "../src/top_level.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808515959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808515959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_monoycle/src/seven_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_monoycle/src/seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVEN_SEG-COMB " "Found design unit 1: SEVEN_SEG-COMB" {  } { { "../src/seven_segment.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/seven_segment.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808515962 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEG " "Found entity 1: SEVEN_SEG" {  } { { "../src/seven_segment.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/seven_segment.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808515962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808515962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_monoycle/src/register_psr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_monoycle/src/register_psr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_PSR-Pascale " "Found design unit 1: Register_PSR-Pascale" {  } { { "../src/register_psr.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/register_psr.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808515966 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_PSR " "Found entity 1: Register_PSR" {  } { { "../src/register_psr.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/register_psr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808515966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808515966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_monoycle/src/register_bench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_monoycle/src/register_bench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Bench-steven " "Found design unit 1: Register_Bench-steven" {  } { { "../src/register_bench.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/register_bench.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808515970 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Bench " "Found entity 1: Register_Bench" {  } { { "../src/register_bench.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/register_bench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808515970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808515970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_monoycle/src/register_and_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_monoycle/src/register_and_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_and_memory-PU " "Found design unit 1: register_and_memory-PU" {  } { { "../src/register_and_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/register_and_memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808515974 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_and_memory " "Found entity 1: register_and_memory" {  } { { "../src/register_and_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/register_and_memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808515974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808515974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_monoycle/src/process_unit_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_monoycle/src/process_unit_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Process_Unit_2-PU " "Found design unit 1: Process_Unit_2-PU" {  } { { "../src/process_unit_2.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/process_unit_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808515992 ""} { "Info" "ISGN_ENTITY_NAME" "1 Process_Unit_2 " "Found entity 1: Process_Unit_2" {  } { { "../src/process_unit_2.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/process_unit_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808515992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808515992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_monoycle/src/process_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_monoycle/src/process_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Process_Unit-PU " "Found design unit 1: Process_Unit-PU" {  } { { "../src/process_unit.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/process_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516010 ""} { "Info" "ISGN_ENTITY_NAME" "1 Process_Unit " "Found entity 1: Process_Unit" {  } { { "../src/process_unit.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/process_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808516010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_monoycle/src/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_monoycle/src/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Patrick " "Found design unit 1: PC-Patrick" {  } { { "../src/pc.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516018 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../src/pc.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808516018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_monoycle/src/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_monoycle/src/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21-Michel " "Found design unit 1: Mux21-Michel" {  } { { "../src/mux21.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/mux21.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516025 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21 " "Found entity 1: Mux21" {  } { { "../src/mux21.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/mux21.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808516025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_monoycle/src/instr_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_monoycle/src/instr_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_unit-Igor " "Found design unit 1: instruction_unit-Igor" {  } { { "../src/instr_unit.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/instr_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516033 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_unit " "Found entity 1: instruction_unit" {  } { { "../src/instr_unit.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/instr_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808516033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_monoycle/src/instr_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_monoycle/src/instr_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-RTL " "Found design unit 1: instruction_memory-RTL" {  } { { "../src/instr_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/instr_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516039 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../src/instr_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/instr_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808516039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_monoycle/src/extend_sign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_monoycle/src/extend_sign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extend_Sign-Pascal " "Found design unit 1: Extend_Sign-Pascal" {  } { { "../src/extend_sign.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/extend_sign.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516047 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extend_Sign " "Found entity 1: Extend_Sign" {  } { { "../src/extend_sign.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/extend_sign.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808516047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_monoycle/src/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_monoycle/src/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Derick " "Found design unit 1: Decoder-Derick" {  } { { "../src/decoder.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516054 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../src/decoder.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808516054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_monoycle/src/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_monoycle/src/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Memory-marc " "Found design unit 1: Data_Memory-marc" {  } { { "../src/data_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/data_memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516060 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../src/data_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808516060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours/vhdl/vhdl-proc_monoycle/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours/vhdl/vhdl-proc_monoycle/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rts " "Found design unit 1: ALU-rts" {  } { { "../src/alu.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516067 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/alu.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683808516067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808516067 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_LEVEL " "Elaborating entity \"TOP_LEVEL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683808516211 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Flags\[27..0\] top_level.vhd(15) " "Using initial value X (don't care) for net \"Flags\[27..0\]\" at top_level.vhd(15)" {  } { { "../src/top_level.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/top_level.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808516230 "|TOP_LEVEL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 Mux21:MUX_Rb " "Elaborating entity \"Mux21\" for hierarchy \"Mux21:MUX_Rb\"" {  } { { "../src/top_level.vhd" "MUX_Rb" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/top_level.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683808516284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_unit instruction_unit:Instr_Unit " "Elaborating entity \"instruction_unit\" for hierarchy \"instruction_unit:Instr_Unit\"" {  } { { "../src/top_level.vhd" "Instr_Unit" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/top_level.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683808516305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend_Sign instruction_unit:Instr_Unit\|Extend_Sign:Offset_Extend " "Elaborating entity \"Extend_Sign\" for hierarchy \"instruction_unit:Instr_Unit\|Extend_Sign:Offset_Extend\"" {  } { { "../src/instr_unit.vhd" "Offset_Extend" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/instr_unit.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683808516328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 instruction_unit:Instr_Unit\|Mux21:MUX " "Elaborating entity \"Mux21\" for hierarchy \"instruction_unit:Instr_Unit\|Mux21:MUX\"" {  } { { "../src/instr_unit.vhd" "MUX" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/instr_unit.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683808516340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC instruction_unit:Instr_Unit\|PC:PC_SET " "Elaborating entity \"PC\" for hierarchy \"instruction_unit:Instr_Unit\|PC:PC_SET\"" {  } { { "../src/instr_unit.vhd" "PC_SET" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/instr_unit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683808516352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_unit:Instr_Unit\|instruction_memory:INST_MEM " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_unit:Instr_Unit\|instruction_memory:INST_MEM\"" {  } { { "../src/instr_unit.vhd" "INST_MEM" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/instr_unit.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683808516369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:Dec " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:Dec\"" {  } { { "../src/top_level.vhd" "Dec" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/top_level.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683808516400 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rn decoder.vhd(29) " "Verilog HDL or VHDL warning at decoder.vhd(29): object \"Rn\" assigned a value but never read" {  } { { "../src/decoder.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/decoder.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683808516401 "|TOP_LEVEL|Decoder:Dec"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rd decoder.vhd(30) " "Verilog HDL or VHDL warning at decoder.vhd(30): object \"Rd\" assigned a value but never read" {  } { { "../src/decoder.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/decoder.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683808516401 "|TOP_LEVEL|Decoder:Dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegSel decoder.vhd(24) " "VHDL Process Statement warning at decoder.vhd(24): inferring latch(es) for signal or variable \"RegSel\", which holds its previous value in one or more paths through the process" {  } { { "../src/decoder.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/decoder.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683808516403 "|TOP_LEVEL|Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSel decoder.vhd(24) " "Inferred latch for \"RegSel\" at decoder.vhd(24)" {  } { { "../src/decoder.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/decoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808516404 "|TOP_LEVEL|Decoder:Dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_and_memory register_and_memory:REGISTER_AND_MEMORY " "Elaborating entity \"register_and_memory\" for hierarchy \"register_and_memory:REGISTER_AND_MEMORY\"" {  } { { "../src/top_level.vhd" "REGISTER_AND_MEMORY" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/top_level.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683808516417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend_Sign register_and_memory:REGISTER_AND_MEMORY\|Extend_Sign:IMM_EXTEND " "Elaborating entity \"Extend_Sign\" for hierarchy \"register_and_memory:REGISTER_AND_MEMORY\|Extend_Sign:IMM_EXTEND\"" {  } { { "../src/register_and_memory.vhd" "IMM_EXTEND" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/register_and_memory.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683808516439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU register_and_memory:REGISTER_AND_MEMORY\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"register_and_memory:REGISTER_AND_MEMORY\|ALU:ALU\"" {  } { { "../src/register_and_memory.vhd" "ALU" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/register_and_memory.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683808516452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM " "Elaborating entity \"Data_Memory\" for hierarchy \"register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\"" {  } { { "../src/register_and_memory.vhd" "MEM" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/register_and_memory.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683808516471 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory data_memory.vhd(46) " "VHDL Process Statement warning at data_memory.vhd(46): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/data_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/data_memory.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683808516495 "|TOP_LEVEL|register_and_memory:REGISTER_AND_MEMORY|Data_Memory:MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Bench register_and_memory:REGISTER_AND_MEMORY\|Register_Bench:REG " "Elaborating entity \"Register_Bench\" for hierarchy \"register_and_memory:REGISTER_AND_MEMORY\|Register_Bench:REG\"" {  } { { "../src/register_and_memory.vhd" "REG" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/register_and_memory.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683808516807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_PSR register_and_memory:REGISTER_AND_MEMORY\|Register_PSR:AFF " "Elaborating entity \"Register_PSR\" for hierarchy \"register_and_memory:REGISTER_AND_MEMORY\|Register_PSR:AFF\"" {  } { { "../src/register_and_memory.vhd" "AFF" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/register_and_memory.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683808516875 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATASAVED register_psr.vhd(30) " "VHDL Process Statement warning at register_psr.vhd(30): signal \"DATASAVED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/register_psr.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/register_psr.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683808516876 "|TOP_LEVEL|register_and_memory:REGISTER_AND_MEMORY|Register_PSR:AFF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVEN_SEG register_and_memory:REGISTER_AND_MEMORY\|SEVEN_SEG:SEG1 " "Elaborating entity \"SEVEN_SEG\" for hierarchy \"register_and_memory:REGISTER_AND_MEMORY\|SEVEN_SEG:SEG1\"" {  } { { "../src/register_and_memory.vhd" "SEG1" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/register_and_memory.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683808516886 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "instruction_unit:Instr_Unit\|instruction_memory:INST_MEM\|mem " "RAM logic \"instruction_unit:Instr_Unit\|instruction_memory:INST_MEM\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/instr_memory.vhd" "mem" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/instr_memory.vhd" 35 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1683808528862 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683808528862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:Dec\|RegSel " "Latch Decoder:Dec\|RegSel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[5\] " "Ports D and ENA on the latch are fed by the same signal instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[5\]" {  } { { "../src/pc.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/pc.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683808533241 ""}  } { { "../src/decoder.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/decoder.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683808533241 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683808536026 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683808541479 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683808542280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683808542280 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../src/top_level.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683808543082 "|TOP_LEVEL|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683808543082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4159 " "Implemented 4159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683808543084 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683808543084 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4128 " "Implemented 4128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683808543084 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683808543084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683808543140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 14:35:43 2023 " "Processing ended: Thu May 11 14:35:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683808543140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683808543140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683808543140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683808543140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683808545908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683808545921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 14:35:44 2023 " "Processing started: Thu May 11 14:35:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683808545921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683808545921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TOP_LEVEL -c TOP_LEVEL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TOP_LEVEL -c TOP_LEVEL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683808545921 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683808548563 ""}
{ "Info" "0" "" "Project  = TOP_LEVEL" {  } {  } 0 0 "Project  = TOP_LEVEL" 0 0 "Fitter" 0 0 1683808548566 ""}
{ "Info" "0" "" "Revision = TOP_LEVEL" {  } {  } 0 0 "Revision = TOP_LEVEL" 0 0 "Fitter" 0 0 1683808548567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683808548827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683808548827 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP_LEVEL 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"TOP_LEVEL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683808548921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683808549027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683808549027 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683808549647 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683808549691 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683808550800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683808550800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683808550800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683808550800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683808550800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683808550800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683808550800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683808550800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683808550800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683808550800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683808550800 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683808550800 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 6593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683808550865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 6595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683808550865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 6597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683808550865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 6599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683808550865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 6601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683808550865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 6603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683808550865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 6605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683808550865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 6607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683808550865 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683808550865 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683808550869 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683808550869 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683808550869 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683808550869 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683808550882 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "No exact pin location assignment(s) for 31 pins of 31 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683808551843 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1683808553208 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_LEVEL.sdc " "Synopsys Design Constraints File file not found: 'TOP_LEVEL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683808553214 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683808553214 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683808553314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683808553315 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683808553319 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[1\] " "Destination node instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[1\]" {  } { { "../src/pc.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/pc.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 2420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[2\] " "Destination node instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[2\]" {  } { { "../src/pc.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/pc.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 2419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[3\] " "Destination node instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[3\]" {  } { { "../src/pc.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/pc.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 2418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[4\] " "Destination node instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[4\]" {  } { { "../src/pc.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/pc.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 2417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[5\] " "Destination node instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[5\]" {  } { { "../src/pc.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/pc.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 2416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683808554090 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683808554090 ""}  } { { "../src/top_level.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/top_level.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 6586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683808554090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[0\]~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node KEY\[0\]~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_and_memory:REGISTER_AND_MEMORY\|Register_PSR:AFF\|DATASAVED\[3\]~1 " "Destination node register_and_memory:REGISTER_AND_MEMORY\|Register_PSR:AFF\|DATASAVED\[3\]~1" {  } { { "../src/register_psr.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/register_psr.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 2565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_PSR:REG_PSR\|DATASAVED~8 " "Destination node Register_PSR:REG_PSR\|DATASAVED~8" {  } { { "../src/register_psr.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/register_psr.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 3607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[44\]\[1\]~1 " "Destination node register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[44\]\[1\]~1" {  } { { "../src/data_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/data_memory.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 3612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[38\]\[7\]~3 " "Destination node register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[38\]\[7\]~3" {  } { { "../src/data_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/data_memory.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 3616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[36\]\[25\]~5 " "Destination node register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[36\]\[25\]~5" {  } { { "../src/data_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/data_memory.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 3619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[46\]\[29\]~7 " "Destination node register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[46\]\[29\]~7" {  } { { "../src/data_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/data_memory.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 3622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[41\]\[26\]~9 " "Destination node register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[41\]\[26\]~9" {  } { { "../src/data_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/data_memory.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 3626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[35\]\[20\]~11 " "Destination node register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[35\]\[20\]~11" {  } { { "../src/data_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/data_memory.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 3630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[33\]\[26\]~13 " "Destination node register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[33\]\[26\]~13" {  } { { "../src/data_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/data_memory.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 3633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[43\]\[0\]~15 " "Destination node register_and_memory:REGISTER_AND_MEMORY\|Data_Memory:MEM\|memory\[43\]\[0\]~15" {  } { { "../src/data_memory.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/data_memory.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 3636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683808554090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1683808554090 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683808554090 ""}  } { { "../src/top_level.vhd" "" { Text "D:/Cours/VHDL/VHDL-Proc_monoycle/src/top_level.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 0 { 0 ""} 0 6587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683808554090 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683808555049 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683808555059 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683808555059 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683808555072 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683808555090 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683808555109 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683808555109 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683808555119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683808555123 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683808555134 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683808555134 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 2.5V 1 28 0 " "Number of I/O pins in group: 29 (unused VREF, 2.5V VCCIO, 1 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1683808555146 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1683808555146 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1683808555146 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683808555147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683808555147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683808555147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683808555147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683808555147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683808555147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683808555147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683808555147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683808555147 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1683808555147 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1683808555147 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683808555784 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683808555812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683808558273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683808559888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683808559969 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683808590109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:30 " "Fitter placement operations ending: elapsed time is 00:00:30" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683808590110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683808593930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "9e+03 ns 8.2% " "9e+03 ns of routing delay (approximately 8.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1683808602226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "57 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/" { { 1 { 0 "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683808605022 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683808605022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683809492160 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683809492160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:14:57 " "Fitter routing operations ending: elapsed time is 00:14:57" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683809492171 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.19 " "Total time spent on timing analysis during the Fitter is 12.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683809492692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683809492740 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683809495262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683809495265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683809498431 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683809500704 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Cours/VHDL/VHDL-Proc_monoycle/fit/output_files/TOP_LEVEL.fit.smsg " "Generated suppressed messages file D:/Cours/VHDL/VHDL-Proc_monoycle/fit/output_files/TOP_LEVEL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683809502600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6050 " "Peak virtual memory: 6050 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683809504293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 14:51:44 2023 " "Processing ended: Thu May 11 14:51:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683809504293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:16:00 " "Elapsed time: 00:16:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683809504293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:17:18 " "Total CPU time (on all processors): 00:17:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683809504293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683809504293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683809506342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683809506357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 14:51:46 2023 " "Processing started: Thu May 11 14:51:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683809506357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683809506357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TOP_LEVEL -c TOP_LEVEL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TOP_LEVEL -c TOP_LEVEL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683809506358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683809507233 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1683809510588 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683809510889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683809512710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 14:51:52 2023 " "Processing ended: Thu May 11 14:51:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683809512710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683809512710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683809512710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683809512710 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683809513680 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683809515207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683809515226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 14:51:54 2023 " "Processing started: Thu May 11 14:51:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683809515226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683809515226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TOP_LEVEL -c TOP_LEVEL " "Command: quartus_sta TOP_LEVEL -c TOP_LEVEL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683809515226 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683809515663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683809516717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683809516718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683809516831 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683809516831 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1683809517504 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_LEVEL.sdc " "Synopsys Design Constraints File file not found: 'TOP_LEVEL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683809517708 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683809517708 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683809517733 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\] instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\] " "create_clock -period 1.000 -name instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\] instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683809517733 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683809517733 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683809517807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683809517808 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683809517812 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683809517835 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1683809517997 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683809518138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.998 " "Worst-case setup slack is -16.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809518142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809518142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.998          -25220.127 CLK  " "  -16.998          -25220.127 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809518142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.879              -4.879 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\]  " "   -4.879              -4.879 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809518142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683809518142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.262 " "Worst-case hold slack is 0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809518280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809518280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\]  " "    0.262               0.000 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809518280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731               0.000 CLK  " "    0.731               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809518280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683809518280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683809518300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683809518305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809518321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809518321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3089.600 CLK  " "   -3.000           -3089.600 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809518321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\]  " "    0.456               0.000 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809518321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683809518321 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683809518559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683809518619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683809524497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683809524933 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683809525208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.835 " "Worst-case setup slack is -15.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809525213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809525213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.835          -23532.359 CLK  " "  -15.835          -23532.359 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809525213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.559              -4.559 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\]  " "   -4.559              -4.559 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809525213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683809525213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809525362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809525362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\]  " "    0.184               0.000 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809525362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 CLK  " "    0.676               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809525362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683809525362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683809525387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683809525391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809525404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809525404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3089.600 CLK  " "   -3.000           -3089.600 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809525404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\]  " "    0.466               0.000 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809525404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683809525404 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683809525591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683809526104 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683809526272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.958 " "Worst-case setup slack is -6.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809526274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809526274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.958           -9425.216 CLK  " "   -6.958           -9425.216 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809526274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.760              -1.760 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\]  " "   -1.760              -1.760 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809526274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683809526274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809526434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809526434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\]  " "    0.156               0.000 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809526434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 CLK  " "    0.290               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809526434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683809526434 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683809526451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683809526455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809526466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809526466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2258.549 CLK  " "   -3.000           -2258.549 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809526466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\]  " "    0.436               0.000 instruction_unit:Instr_Unit\|PC:PC_SET\|PCout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683809526466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683809526466 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683809528384 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683809528398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683809528582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 14:52:08 2023 " "Processing ended: Thu May 11 14:52:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683809528582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683809528582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683809528582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683809528582 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683809529372 ""}
