<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/nios_system_avalon_st_adapter_001_data_format_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/nios_system_avalon_st_adapter_data_format_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="ChromaProcessor_avalon_slave_translator" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="mm_master_bfm_m0_translator" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/nios_system_avalon_st_adapter_001.v"
   type="VERILOG"
   library="avalon_st_adapter_001" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/nios_system_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/nios_system_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/altera_avalon_st_source_bfm.sv"
   type="SYSTEM_VERILOG"
   library="st_source_bfm_background" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv"
   type="SYSTEM_VERILOG"
   library="st_sink_bfm" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv"
   type="SYSTEM_VERILOG"
   library="mm_master_bfm" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/avalon_chroma_processor.v"
   type="VERILOG"
   library="ChromaProcessor" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/avalon_slave_MM_interface.v"
   type="VERILOG"
   library="ChromaProcessor" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/chroma_processor.v"
   type="VERILOG"
   library="ChromaProcessor" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="nios_system_inst_reset_bfm" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="nios_system_inst_clk_50_in_bfm" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/submodules/nios_system.v"
   type="VERILOG"
   library="nios_system_inst" />
 <file
   path="nios_system/testbench/nios_system_tb/simulation/nios_system_tb.v"
   type="VERILOG" />
 <topLevel name="nios_system_tb" />
 <deviceFamily name="cycloneive" />
</simPackage>
