

================================================================
== Vitis HLS Report for 'fft_32pt'
================================================================
* Date:           Sun Aug 31 16:41:45 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      150|      150|  1.500 us|  1.500 us|  150|  150|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%e_in_real_V = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 16 'alloca' 'e_in_real_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%e_in_real_V_8 = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 17 'alloca' 'e_in_real_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%e_in_imag_V = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 18 'alloca' 'e_in_imag_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%e_in_imag_V_8 = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 19 'alloca' 'e_in_imag_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%e_in_real_V_9 = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 20 'alloca' 'e_in_real_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%e_in_real_V_10 = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 21 'alloca' 'e_in_real_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%e_in_imag_V_9 = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 22 'alloca' 'e_in_imag_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%e_in_imag_V_10 = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 23 'alloca' 'e_in_imag_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%e_in_real_V_11 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 24 'alloca' 'e_in_real_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%e_in_real_V_12 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 25 'alloca' 'e_in_real_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%e_in_real_V_13 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 26 'alloca' 'e_in_real_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%e_in_real_V_14 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 27 'alloca' 'e_in_real_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%e_in_imag_V_11 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 28 'alloca' 'e_in_imag_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%e_in_imag_V_12 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 29 'alloca' 'e_in_imag_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%e_in_imag_V_13 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 30 'alloca' 'e_in_imag_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%e_in_imag_V_14 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 31 'alloca' 'e_in_imag_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%e_out_real_V = alloca i64 1"   --->   Operation 32 'alloca' 'e_out_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%e_out_real_V_8 = alloca i64 1"   --->   Operation 33 'alloca' 'e_out_real_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%e_out_real_V_9 = alloca i64 1"   --->   Operation 34 'alloca' 'e_out_real_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%e_out_real_V_10 = alloca i64 1"   --->   Operation 35 'alloca' 'e_out_real_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%e_out_imag_V = alloca i64 1"   --->   Operation 36 'alloca' 'e_out_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%e_out_imag_V_8 = alloca i64 1"   --->   Operation 37 'alloca' 'e_out_imag_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%e_out_imag_V_9 = alloca i64 1"   --->   Operation 38 'alloca' 'e_out_imag_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%e_out_imag_V_10 = alloca i64 1"   --->   Operation 39 'alloca' 'e_out_imag_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%o1_in_real_V = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 40 'alloca' 'o1_in_real_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%o1_in_real_V_4 = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 41 'alloca' 'o1_in_real_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%o1_in_imag_V = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 42 'alloca' 'o1_in_imag_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%o1_in_imag_V_4 = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 43 'alloca' 'o1_in_imag_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%o1_out_real_V = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 44 'alloca' 'o1_out_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%o1_out_real_V_1 = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 45 'alloca' 'o1_out_real_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%o1_out_imag_V = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 46 'alloca' 'o1_out_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%o1_out_imag_V_1 = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 47 'alloca' 'o1_out_imag_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%o2_in_real_V = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 48 'alloca' 'o2_in_real_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%o2_in_real_V_4 = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 49 'alloca' 'o2_in_real_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%o2_in_imag_V = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 50 'alloca' 'o2_in_imag_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%o2_in_imag_V_4 = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 51 'alloca' 'o2_in_imag_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%o2_out_real_V = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 52 'alloca' 'o2_out_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%o2_out_real_V_1 = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 53 'alloca' 'o2_out_real_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%o2_out_imag_V = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 54 'alloca' 'o2_out_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%o2_out_imag_V_1 = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 55 'alloca' 'o2_out_imag_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_215_1, i32 %e_in_imag_V_14, i32 %e_in_imag_V_13, i32 %e_in_imag_V_12, i32 %e_in_imag_V_11, i32 %e_in_real_V_14, i32 %e_in_real_V_13, i32 %e_in_real_V_12, i32 %e_in_real_V_11, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_215_1, i32 %e_in_imag_V_14, i32 %e_in_imag_V_13, i32 %e_in_imag_V_12, i32 %e_in_imag_V_11, i32 %e_in_real_V_14, i32 %e_in_real_V_13, i32 %e_in_real_V_12, i32 %e_in_real_V_11, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%in_real_0_addr = getelementptr i32 %in_real_0, i64 0, i64 1"   --->   Operation 58 'getelementptr' 'in_real_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%in_real_1_addr = getelementptr i32 %in_real_1, i64 0, i64 1"   --->   Operation 59 'getelementptr' 'in_real_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%in_real_2_addr = getelementptr i32 %in_real_2, i64 0, i64 1"   --->   Operation 60 'getelementptr' 'in_real_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%in_real_3_addr = getelementptr i32 %in_real_3, i64 0, i64 1"   --->   Operation 61 'getelementptr' 'in_real_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%in_real_4_addr = getelementptr i32 %in_real_4, i64 0, i64 1"   --->   Operation 62 'getelementptr' 'in_real_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%in_real_5_addr = getelementptr i32 %in_real_5, i64 0, i64 1"   --->   Operation 63 'getelementptr' 'in_real_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%in_real_6_addr = getelementptr i32 %in_real_6, i64 0, i64 1"   --->   Operation 64 'getelementptr' 'in_real_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%in_real_7_addr = getelementptr i32 %in_real_7, i64 0, i64 1"   --->   Operation 65 'getelementptr' 'in_real_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%in_imag_0_addr = getelementptr i32 %in_imag_0, i64 0, i64 1"   --->   Operation 66 'getelementptr' 'in_imag_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%in_imag_1_addr = getelementptr i32 %in_imag_1, i64 0, i64 1"   --->   Operation 67 'getelementptr' 'in_imag_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%in_imag_2_addr = getelementptr i32 %in_imag_2, i64 0, i64 1"   --->   Operation 68 'getelementptr' 'in_imag_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%in_imag_3_addr = getelementptr i32 %in_imag_3, i64 0, i64 1"   --->   Operation 69 'getelementptr' 'in_imag_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%in_imag_4_addr = getelementptr i32 %in_imag_4, i64 0, i64 1"   --->   Operation 70 'getelementptr' 'in_imag_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%in_imag_5_addr = getelementptr i32 %in_imag_5, i64 0, i64 1"   --->   Operation 71 'getelementptr' 'in_imag_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%in_imag_6_addr = getelementptr i32 %in_imag_6, i64 0, i64 1"   --->   Operation 72 'getelementptr' 'in_imag_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%in_imag_7_addr = getelementptr i32 %in_imag_7, i64 0, i64 1"   --->   Operation 73 'getelementptr' 'in_imag_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (2.32ns)   --->   "%in_real_0_load = load i2 %in_real_0_addr"   --->   Operation 74 'load' 'in_real_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 75 [2/2] (2.32ns)   --->   "%in_real_1_load = load i2 %in_real_1_addr"   --->   Operation 75 'load' 'in_real_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 76 [2/2] (2.32ns)   --->   "%in_real_2_load = load i2 %in_real_2_addr"   --->   Operation 76 'load' 'in_real_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 77 [2/2] (2.32ns)   --->   "%in_real_3_load = load i2 %in_real_3_addr"   --->   Operation 77 'load' 'in_real_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 78 [2/2] (2.32ns)   --->   "%in_real_4_load = load i2 %in_real_4_addr"   --->   Operation 78 'load' 'in_real_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 79 [2/2] (2.32ns)   --->   "%in_real_5_load = load i2 %in_real_5_addr"   --->   Operation 79 'load' 'in_real_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 80 [2/2] (2.32ns)   --->   "%in_real_6_load = load i2 %in_real_6_addr"   --->   Operation 80 'load' 'in_real_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 81 [2/2] (2.32ns)   --->   "%in_real_7_load = load i2 %in_real_7_addr"   --->   Operation 81 'load' 'in_real_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 82 [2/2] (2.32ns)   --->   "%in_imag_0_load = load i2 %in_imag_0_addr"   --->   Operation 82 'load' 'in_imag_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 83 [2/2] (2.32ns)   --->   "%in_imag_1_load = load i2 %in_imag_1_addr"   --->   Operation 83 'load' 'in_imag_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 84 [2/2] (2.32ns)   --->   "%in_imag_2_load = load i2 %in_imag_2_addr"   --->   Operation 84 'load' 'in_imag_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 85 [2/2] (2.32ns)   --->   "%in_imag_3_load = load i2 %in_imag_3_addr"   --->   Operation 85 'load' 'in_imag_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 86 [2/2] (2.32ns)   --->   "%in_imag_4_load = load i2 %in_imag_4_addr"   --->   Operation 86 'load' 'in_imag_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 87 [2/2] (2.32ns)   --->   "%in_imag_5_load = load i2 %in_imag_5_addr"   --->   Operation 87 'load' 'in_imag_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 88 [2/2] (2.32ns)   --->   "%in_imag_6_load = load i2 %in_imag_6_addr"   --->   Operation 88 'load' 'in_imag_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 89 [2/2] (2.32ns)   --->   "%in_imag_7_load = load i2 %in_imag_7_addr"   --->   Operation 89 'load' 'in_imag_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%in_real_0_addr_2 = getelementptr i32 %in_real_0, i64 0, i64 3"   --->   Operation 90 'getelementptr' 'in_real_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%in_real_1_addr_2 = getelementptr i32 %in_real_1, i64 0, i64 3"   --->   Operation 91 'getelementptr' 'in_real_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%in_real_2_addr_2 = getelementptr i32 %in_real_2, i64 0, i64 3"   --->   Operation 92 'getelementptr' 'in_real_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%in_real_3_addr_2 = getelementptr i32 %in_real_3, i64 0, i64 3"   --->   Operation 93 'getelementptr' 'in_real_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%in_real_4_addr_2 = getelementptr i32 %in_real_4, i64 0, i64 3"   --->   Operation 94 'getelementptr' 'in_real_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%in_real_5_addr_2 = getelementptr i32 %in_real_5, i64 0, i64 3"   --->   Operation 95 'getelementptr' 'in_real_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%in_real_6_addr_2 = getelementptr i32 %in_real_6, i64 0, i64 3"   --->   Operation 96 'getelementptr' 'in_real_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%in_real_7_addr_2 = getelementptr i32 %in_real_7, i64 0, i64 3"   --->   Operation 97 'getelementptr' 'in_real_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%in_imag_0_addr_2 = getelementptr i32 %in_imag_0, i64 0, i64 3"   --->   Operation 98 'getelementptr' 'in_imag_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%in_imag_1_addr_2 = getelementptr i32 %in_imag_1, i64 0, i64 3"   --->   Operation 99 'getelementptr' 'in_imag_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%in_imag_2_addr_2 = getelementptr i32 %in_imag_2, i64 0, i64 3"   --->   Operation 100 'getelementptr' 'in_imag_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%in_imag_3_addr_2 = getelementptr i32 %in_imag_3, i64 0, i64 3"   --->   Operation 101 'getelementptr' 'in_imag_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%in_imag_4_addr_2 = getelementptr i32 %in_imag_4, i64 0, i64 3"   --->   Operation 102 'getelementptr' 'in_imag_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%in_imag_5_addr_2 = getelementptr i32 %in_imag_5, i64 0, i64 3"   --->   Operation 103 'getelementptr' 'in_imag_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%in_imag_6_addr_2 = getelementptr i32 %in_imag_6, i64 0, i64 3"   --->   Operation 104 'getelementptr' 'in_imag_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%in_imag_7_addr_2 = getelementptr i32 %in_imag_7, i64 0, i64 3"   --->   Operation 105 'getelementptr' 'in_imag_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (2.32ns)   --->   "%in_real_0_load_5 = load i2 %in_real_0_addr_2"   --->   Operation 106 'load' 'in_real_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 107 [2/2] (2.32ns)   --->   "%in_real_1_load_5 = load i2 %in_real_1_addr_2"   --->   Operation 107 'load' 'in_real_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 108 [2/2] (2.32ns)   --->   "%in_real_2_load_5 = load i2 %in_real_2_addr_2"   --->   Operation 108 'load' 'in_real_2_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 109 [2/2] (2.32ns)   --->   "%in_real_3_load_5 = load i2 %in_real_3_addr_2"   --->   Operation 109 'load' 'in_real_3_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 110 [2/2] (2.32ns)   --->   "%in_real_4_load_5 = load i2 %in_real_4_addr_2"   --->   Operation 110 'load' 'in_real_4_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 111 [2/2] (2.32ns)   --->   "%in_real_5_load_5 = load i2 %in_real_5_addr_2"   --->   Operation 111 'load' 'in_real_5_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 112 [2/2] (2.32ns)   --->   "%in_real_6_load_5 = load i2 %in_real_6_addr_2"   --->   Operation 112 'load' 'in_real_6_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 113 [2/2] (2.32ns)   --->   "%in_real_7_load_5 = load i2 %in_real_7_addr_2"   --->   Operation 113 'load' 'in_real_7_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 114 [2/2] (2.32ns)   --->   "%in_imag_0_load_5 = load i2 %in_imag_0_addr_2"   --->   Operation 114 'load' 'in_imag_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 115 [2/2] (2.32ns)   --->   "%in_imag_1_load_5 = load i2 %in_imag_1_addr_2"   --->   Operation 115 'load' 'in_imag_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 116 [2/2] (2.32ns)   --->   "%in_imag_2_load_5 = load i2 %in_imag_2_addr_2"   --->   Operation 116 'load' 'in_imag_2_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 117 [2/2] (2.32ns)   --->   "%in_imag_3_load_5 = load i2 %in_imag_3_addr_2"   --->   Operation 117 'load' 'in_imag_3_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 118 [2/2] (2.32ns)   --->   "%in_imag_4_load_5 = load i2 %in_imag_4_addr_2"   --->   Operation 118 'load' 'in_imag_4_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 119 [2/2] (2.32ns)   --->   "%in_imag_5_load_5 = load i2 %in_imag_5_addr_2"   --->   Operation 119 'load' 'in_imag_5_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 120 [2/2] (2.32ns)   --->   "%in_imag_6_load_5 = load i2 %in_imag_6_addr_2"   --->   Operation 120 'load' 'in_imag_6_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 121 [2/2] (2.32ns)   --->   "%in_imag_7_load_5 = load i2 %in_imag_7_addr_2"   --->   Operation 121 'load' 'in_imag_7_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 6.94>
ST_4 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln219 = call void @fft_16pt, i32 %e_in_real_V_11, i32 %e_in_real_V_12, i32 %e_in_real_V_13, i32 %e_in_real_V_14, i32 %e_in_imag_V_11, i32 %e_in_imag_V_12, i32 %e_in_imag_V_13, i32 %e_in_imag_V_14, i32 %e_out_real_V, i32 %e_out_real_V_8, i32 %e_out_real_V_9, i32 %e_out_real_V_10, i32 %e_out_imag_V, i32 %e_out_imag_V_8, i32 %e_out_imag_V_9, i32 %e_out_imag_V_10, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:219]   --->   Operation 122 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [1/2] (2.32ns)   --->   "%in_real_0_load = load i2 %in_real_0_addr"   --->   Operation 123 'load' 'in_real_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 124 [1/2] (2.32ns)   --->   "%in_real_1_load = load i2 %in_real_1_addr"   --->   Operation 124 'load' 'in_real_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 125 [1/2] (2.32ns)   --->   "%in_real_2_load = load i2 %in_real_2_addr"   --->   Operation 125 'load' 'in_real_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 126 [1/2] (2.32ns)   --->   "%in_real_3_load = load i2 %in_real_3_addr"   --->   Operation 126 'load' 'in_real_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 127 [1/2] (2.32ns)   --->   "%in_real_4_load = load i2 %in_real_4_addr"   --->   Operation 127 'load' 'in_real_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 128 [1/2] (2.32ns)   --->   "%in_real_5_load = load i2 %in_real_5_addr"   --->   Operation 128 'load' 'in_real_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 129 [1/2] (2.32ns)   --->   "%in_real_6_load = load i2 %in_real_6_addr"   --->   Operation 129 'load' 'in_real_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 130 [1/2] (2.32ns)   --->   "%in_real_7_load = load i2 %in_real_7_addr"   --->   Operation 130 'load' 'in_real_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 131 [1/2] (2.32ns)   --->   "%in_imag_0_load = load i2 %in_imag_0_addr"   --->   Operation 131 'load' 'in_imag_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 132 [1/2] (2.32ns)   --->   "%in_imag_1_load = load i2 %in_imag_1_addr"   --->   Operation 132 'load' 'in_imag_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 133 [1/2] (2.32ns)   --->   "%in_imag_2_load = load i2 %in_imag_2_addr"   --->   Operation 133 'load' 'in_imag_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 134 [1/2] (2.32ns)   --->   "%in_imag_3_load = load i2 %in_imag_3_addr"   --->   Operation 134 'load' 'in_imag_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 135 [1/2] (2.32ns)   --->   "%in_imag_4_load = load i2 %in_imag_4_addr"   --->   Operation 135 'load' 'in_imag_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 136 [1/2] (2.32ns)   --->   "%in_imag_5_load = load i2 %in_imag_5_addr"   --->   Operation 136 'load' 'in_imag_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 137 [1/2] (2.32ns)   --->   "%in_imag_6_load = load i2 %in_imag_6_addr"   --->   Operation 137 'load' 'in_imag_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 138 [1/2] (2.32ns)   --->   "%in_imag_7_load = load i2 %in_imag_7_addr"   --->   Operation 138 'load' 'in_imag_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 139 [1/2] (2.32ns)   --->   "%in_real_0_load_5 = load i2 %in_real_0_addr_2"   --->   Operation 139 'load' 'in_real_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 140 [1/2] (2.32ns)   --->   "%in_real_1_load_5 = load i2 %in_real_1_addr_2"   --->   Operation 140 'load' 'in_real_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 141 [1/2] (2.32ns)   --->   "%in_real_2_load_5 = load i2 %in_real_2_addr_2"   --->   Operation 141 'load' 'in_real_2_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 142 [1/2] (2.32ns)   --->   "%in_real_3_load_5 = load i2 %in_real_3_addr_2"   --->   Operation 142 'load' 'in_real_3_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 143 [1/2] (2.32ns)   --->   "%in_real_4_load_5 = load i2 %in_real_4_addr_2"   --->   Operation 143 'load' 'in_real_4_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 144 [1/2] (2.32ns)   --->   "%in_real_5_load_5 = load i2 %in_real_5_addr_2"   --->   Operation 144 'load' 'in_real_5_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 145 [1/2] (2.32ns)   --->   "%in_real_6_load_5 = load i2 %in_real_6_addr_2"   --->   Operation 145 'load' 'in_real_6_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 146 [1/2] (2.32ns)   --->   "%in_real_7_load_5 = load i2 %in_real_7_addr_2"   --->   Operation 146 'load' 'in_real_7_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 147 [1/2] (2.32ns)   --->   "%in_imag_0_load_5 = load i2 %in_imag_0_addr_2"   --->   Operation 147 'load' 'in_imag_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 148 [1/2] (2.32ns)   --->   "%in_imag_1_load_5 = load i2 %in_imag_1_addr_2"   --->   Operation 148 'load' 'in_imag_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 149 [1/2] (2.32ns)   --->   "%in_imag_2_load_5 = load i2 %in_imag_2_addr_2"   --->   Operation 149 'load' 'in_imag_2_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 150 [1/2] (2.32ns)   --->   "%in_imag_3_load_5 = load i2 %in_imag_3_addr_2"   --->   Operation 150 'load' 'in_imag_3_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 151 [1/2] (2.32ns)   --->   "%in_imag_4_load_5 = load i2 %in_imag_4_addr_2"   --->   Operation 151 'load' 'in_imag_4_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 152 [1/2] (2.32ns)   --->   "%in_imag_5_load_5 = load i2 %in_imag_5_addr_2"   --->   Operation 152 'load' 'in_imag_5_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 153 [1/2] (2.32ns)   --->   "%in_imag_6_load_5 = load i2 %in_imag_6_addr_2"   --->   Operation 153 'load' 'in_imag_6_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 154 [1/2] (2.32ns)   --->   "%in_imag_7_load_5 = load i2 %in_imag_7_addr_2"   --->   Operation 154 'load' 'in_imag_7_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 155 [2/2] (4.62ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_221_2, i32 %o2_in_imag_V_4, i32 %o2_in_imag_V, i32 %o2_in_real_V_4, i32 %o2_in_real_V, i32 %o1_in_imag_V_4, i32 %o1_in_imag_V, i32 %o1_in_real_V_4, i32 %o1_in_real_V, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i32 %in_real_4_load, i32 %in_real_5_load, i32 %in_real_6_load, i32 %in_real_7_load, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i32 %in_imag_4_load, i32 %in_imag_5_load, i32 %in_imag_6_load, i32 %in_imag_7_load, i32 %in_real_0_load_5, i32 %in_real_1_load_5, i32 %in_real_2_load_5, i32 %in_real_3_load_5, i32 %in_real_4_load_5, i32 %in_real_5_load_5, i32 %in_real_6_load_5, i32 %in_real_7_load_5, i32 %in_imag_0_load_5, i32 %in_imag_1_load_5, i32 %in_imag_2_load_5, i32 %in_imag_3_load_5, i32 %in_imag_4_load_5, i32 %in_imag_5_load_5, i32 %in_imag_6_load_5, i32 %in_imag_7_load_5"   --->   Operation 155 'call' 'call_ln0' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 156 [1/2] (0.00ns)   --->   "%call_ln219 = call void @fft_16pt, i32 %e_in_real_V_11, i32 %e_in_real_V_12, i32 %e_in_real_V_13, i32 %e_in_real_V_14, i32 %e_in_imag_V_11, i32 %e_in_imag_V_12, i32 %e_in_imag_V_13, i32 %e_in_imag_V_14, i32 %e_out_real_V, i32 %e_out_real_V_8, i32 %e_out_real_V_9, i32 %e_out_real_V_10, i32 %e_out_imag_V, i32 %e_out_imag_V_8, i32 %e_out_imag_V_9, i32 %e_out_imag_V_10, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:219]   --->   Operation 156 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_221_2, i32 %o2_in_imag_V_4, i32 %o2_in_imag_V, i32 %o2_in_real_V_4, i32 %o2_in_real_V, i32 %o1_in_imag_V_4, i32 %o1_in_imag_V, i32 %o1_in_real_V_4, i32 %o1_in_real_V, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i32 %in_real_4_load, i32 %in_real_5_load, i32 %in_real_6_load, i32 %in_real_7_load, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i32 %in_imag_4_load, i32 %in_imag_5_load, i32 %in_imag_6_load, i32 %in_imag_7_load, i32 %in_real_0_load_5, i32 %in_real_1_load_5, i32 %in_real_2_load_5, i32 %in_real_3_load_5, i32 %in_real_4_load_5, i32 %in_real_5_load_5, i32 %in_real_6_load_5, i32 %in_real_7_load_5, i32 %in_imag_0_load_5, i32 %in_imag_1_load_5, i32 %in_imag_2_load_5, i32 %in_imag_3_load_5, i32 %in_imag_4_load_5, i32 %in_imag_5_load_5, i32 %in_imag_6_load_5, i32 %in_imag_7_load_5"   --->   Operation 157 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_120_1, i32 %e_in_imag_V_10, i32 %e_in_imag_V_9, i32 %e_in_real_V_10, i32 %e_in_real_V_9, i32 %o1_in_real_V, i32 %o1_in_real_V_4, i32 %o1_in_imag_V, i32 %o1_in_imag_V_4"   --->   Operation 158 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_120_173, i32 %e_in_imag_V_8, i32 %e_in_imag_V, i32 %e_in_real_V_8, i32 %e_in_real_V, i32 %o2_in_real_V, i32 %o2_in_real_V_4, i32 %o2_in_imag_V, i32 %o2_in_imag_V_4"   --->   Operation 159 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 160 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_120_1, i32 %e_in_imag_V_10, i32 %e_in_imag_V_9, i32 %e_in_real_V_10, i32 %e_in_real_V_9, i32 %o1_in_real_V, i32 %o1_in_real_V_4, i32 %o1_in_imag_V, i32 %o1_in_imag_V_4"   --->   Operation 160 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_120_173, i32 %e_in_imag_V_8, i32 %e_in_imag_V, i32 %e_in_real_V_8, i32 %e_in_real_V, i32 %o2_in_real_V, i32 %o2_in_real_V_4, i32 %o2_in_imag_V, i32 %o2_in_imag_V_4"   --->   Operation 161 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%e_in_real_V_9_addr = getelementptr i32 %e_in_real_V_9, i64 0, i64 0" [radixfft/core.cpp:124]   --->   Operation 162 'getelementptr' 'e_in_real_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%e_in_imag_V_9_addr = getelementptr i32 %e_in_imag_V_9, i64 0, i64 0" [radixfft/core.cpp:124]   --->   Operation 163 'getelementptr' 'e_in_imag_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [2/2] (2.32ns)   --->   "%a_real_V = load i1 %e_in_real_V_9_addr" [radixfft/core.cpp:124]   --->   Operation 164 'load' 'a_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 165 [2/2] (2.32ns)   --->   "%a_imag_V = load i1 %e_in_imag_V_9_addr" [radixfft/core.cpp:124]   --->   Operation 165 'load' 'a_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%e_in_real_V_9_addr_1 = getelementptr i32 %e_in_real_V_9, i64 0, i64 1" [radixfft/core.cpp:96]   --->   Operation 166 'getelementptr' 'e_in_real_V_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%e_in_imag_V_9_addr_1 = getelementptr i32 %e_in_imag_V_9, i64 0, i64 1" [radixfft/core.cpp:96]   --->   Operation 167 'getelementptr' 'e_in_imag_V_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [2/2] (2.32ns)   --->   "%b_real_V = load i1 %e_in_real_V_9_addr_1" [radixfft/core.cpp:96]   --->   Operation 168 'load' 'b_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 169 [2/2] (2.32ns)   --->   "%b_imag_V = load i1 %e_in_imag_V_9_addr_1" [radixfft/core.cpp:96]   --->   Operation 169 'load' 'b_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%e_in_real_V_10_addr = getelementptr i32 %e_in_real_V_10, i64 0, i64 0" [radixfft/core.cpp:98]   --->   Operation 170 'getelementptr' 'e_in_real_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%e_in_imag_V_10_addr = getelementptr i32 %e_in_imag_V_10, i64 0, i64 0" [radixfft/core.cpp:98]   --->   Operation 171 'getelementptr' 'e_in_imag_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [2/2] (2.32ns)   --->   "%a_real_V_20 = load i1 %e_in_real_V_10_addr" [radixfft/core.cpp:98]   --->   Operation 172 'load' 'a_real_V_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 173 [2/2] (2.32ns)   --->   "%a_imag_V_13 = load i1 %e_in_imag_V_10_addr" [radixfft/core.cpp:98]   --->   Operation 173 'load' 'a_imag_V_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%e_in_real_V_10_addr_1 = getelementptr i32 %e_in_real_V_10, i64 0, i64 1" [radixfft/core.cpp:99]   --->   Operation 174 'getelementptr' 'e_in_real_V_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%e_in_imag_V_10_addr_1 = getelementptr i32 %e_in_imag_V_10, i64 0, i64 1" [radixfft/core.cpp:99]   --->   Operation 175 'getelementptr' 'e_in_imag_V_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [2/2] (2.32ns)   --->   "%b_real_V_11 = load i1 %e_in_real_V_10_addr_1" [radixfft/core.cpp:99]   --->   Operation 176 'load' 'b_real_V_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 177 [2/2] (2.32ns)   --->   "%b_imag_V_19 = load i1 %e_in_imag_V_10_addr_1" [radixfft/core.cpp:99]   --->   Operation 177 'load' 'b_imag_V_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 178 [1/2] (2.32ns)   --->   "%a_real_V = load i1 %e_in_real_V_9_addr" [radixfft/core.cpp:124]   --->   Operation 178 'load' 'a_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 179 [1/2] (2.32ns)   --->   "%a_imag_V = load i1 %e_in_imag_V_9_addr" [radixfft/core.cpp:124]   --->   Operation 179 'load' 'a_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 180 [1/2] (2.32ns)   --->   "%b_real_V = load i1 %e_in_real_V_9_addr_1" [radixfft/core.cpp:96]   --->   Operation 180 'load' 'b_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 181 [1/2] (2.32ns)   --->   "%b_imag_V = load i1 %e_in_imag_V_9_addr_1" [radixfft/core.cpp:96]   --->   Operation 181 'load' 'b_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 182 [1/2] (2.32ns)   --->   "%a_real_V_20 = load i1 %e_in_real_V_10_addr" [radixfft/core.cpp:98]   --->   Operation 182 'load' 'a_real_V_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 183 [1/2] (2.32ns)   --->   "%a_imag_V_13 = load i1 %e_in_imag_V_10_addr" [radixfft/core.cpp:98]   --->   Operation 183 'load' 'a_imag_V_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 184 [1/2] (2.32ns)   --->   "%b_real_V_11 = load i1 %e_in_real_V_10_addr_1" [radixfft/core.cpp:99]   --->   Operation 184 'load' 'b_real_V_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 185 [1/2] (2.32ns)   --->   "%b_imag_V_19 = load i1 %e_in_imag_V_10_addr_1" [radixfft/core.cpp:99]   --->   Operation 185 'load' 'b_imag_V_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%o1_in_real_V_addr = getelementptr i32 %o1_in_real_V, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 186 'getelementptr' 'o1_in_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%o1_in_imag_V_addr = getelementptr i32 %o1_in_imag_V, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 187 'getelementptr' 'o1_in_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [2/2] (2.32ns)   --->   "%a_real_V_26 = load i2 %o1_in_real_V_addr" [radixfft/core.cpp:127]   --->   Operation 188 'load' 'a_real_V_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 189 [2/2] (2.32ns)   --->   "%a_imag_V_19 = load i2 %o1_in_imag_V_addr" [radixfft/core.cpp:127]   --->   Operation 189 'load' 'a_imag_V_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%o1_in_real_V_4_addr = getelementptr i32 %o1_in_real_V_4, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 190 'getelementptr' 'o1_in_real_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%o1_in_imag_V_4_addr = getelementptr i32 %o1_in_imag_V_4, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 191 'getelementptr' 'o1_in_imag_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [2/2] (2.32ns)   --->   "%b_real_V_17 = load i2 %o1_in_real_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 192 'load' 'b_real_V_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 193 [2/2] (2.32ns)   --->   "%b_imag_V_24 = load i2 %o1_in_imag_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 193 'load' 'b_imag_V_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%o1_in_real_V_addr_1 = getelementptr i32 %o1_in_real_V, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 194 'getelementptr' 'o1_in_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%o1_in_imag_V_addr_1 = getelementptr i32 %o1_in_imag_V, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 195 'getelementptr' 'o1_in_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [2/2] (2.32ns)   --->   "%a_real_V_27 = load i2 %o1_in_real_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 196 'load' 'a_real_V_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 197 [2/2] (2.32ns)   --->   "%a_imag_V_20 = load i2 %o1_in_imag_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 197 'load' 'a_imag_V_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%o1_in_real_V_4_addr_1 = getelementptr i32 %o1_in_real_V_4, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 198 'getelementptr' 'o1_in_real_V_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%o1_in_imag_V_4_addr_1 = getelementptr i32 %o1_in_imag_V_4, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 199 'getelementptr' 'o1_in_imag_V_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [2/2] (2.32ns)   --->   "%b_real_V_18 = load i2 %o1_in_real_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 200 'load' 'b_real_V_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 201 [2/2] (2.32ns)   --->   "%b_imag_V_25 = load i2 %o1_in_imag_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 201 'load' 'b_imag_V_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 10 <SV = 9> <Delay = 5.10>
ST_10 : Operation 202 [1/1] (2.55ns)   --->   "%r_real_V_55 = add i32 %b_real_V, i32 %a_real_V"   --->   Operation 202 'add' 'r_real_V_55' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (2.55ns)   --->   "%r_imag_V_65 = add i32 %b_imag_V, i32 %a_imag_V"   --->   Operation 203 'add' 'r_imag_V_65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (2.55ns)   --->   "%r_real_V_56 = sub i32 %a_real_V, i32 %b_real_V"   --->   Operation 204 'sub' 'r_real_V_56' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (2.55ns)   --->   "%r_imag_V_66 = sub i32 %a_imag_V, i32 %b_imag_V"   --->   Operation 205 'sub' 'r_imag_V_66' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (2.55ns)   --->   "%r_real_V_57 = add i32 %b_real_V_11, i32 %a_real_V_20"   --->   Operation 206 'add' 'r_real_V_57' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (2.55ns)   --->   "%r_imag_V_67 = add i32 %b_imag_V_19, i32 %a_imag_V_13"   --->   Operation 207 'add' 'r_imag_V_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (2.55ns)   --->   "%r_real_V_58 = sub i32 %a_real_V_20, i32 %b_real_V_11"   --->   Operation 208 'sub' 'r_real_V_58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (2.55ns)   --->   "%r_imag_V_68 = sub i32 %a_imag_V_13, i32 %b_imag_V_19"   --->   Operation 209 'sub' 'r_imag_V_68' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (2.55ns)   --->   "%r_real_V = add i32 %r_real_V_57, i32 %r_real_V_55"   --->   Operation 210 'add' 'r_real_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (2.55ns)   --->   "%r_imag_V = add i32 %r_imag_V_67, i32 %r_imag_V_65"   --->   Operation 211 'add' 'r_imag_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (2.55ns)   --->   "%r_real_V_32 = add i32 %r_imag_V_68, i32 %r_real_V_56"   --->   Operation 212 'add' 'r_real_V_32' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (2.55ns)   --->   "%r_imag_V_45 = sub i32 %r_imag_V_66, i32 %r_real_V_58"   --->   Operation 213 'sub' 'r_imag_V_45' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (2.55ns)   --->   "%r_real_V_33 = sub i32 %r_real_V_55, i32 %r_real_V_57"   --->   Operation 214 'sub' 'r_real_V_33' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (2.55ns)   --->   "%r_imag_V_46 = sub i32 %r_imag_V_65, i32 %r_imag_V_67"   --->   Operation 215 'sub' 'r_imag_V_46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (2.55ns)   --->   "%r_real_V_34 = sub i32 %r_real_V_56, i32 %r_imag_V_68"   --->   Operation 216 'sub' 'r_real_V_34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (2.55ns)   --->   "%r_imag_V_47 = add i32 %r_real_V_58, i32 %r_imag_V_66"   --->   Operation 217 'add' 'r_imag_V_47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/2] (2.32ns)   --->   "%a_real_V_26 = load i2 %o1_in_real_V_addr" [radixfft/core.cpp:127]   --->   Operation 218 'load' 'a_real_V_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 219 [1/2] (2.32ns)   --->   "%a_imag_V_19 = load i2 %o1_in_imag_V_addr" [radixfft/core.cpp:127]   --->   Operation 219 'load' 'a_imag_V_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 220 [1/2] (2.32ns)   --->   "%b_real_V_17 = load i2 %o1_in_real_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 220 'load' 'b_real_V_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 221 [1/2] (2.32ns)   --->   "%b_imag_V_24 = load i2 %o1_in_imag_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 221 'load' 'b_imag_V_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 222 [1/1] (2.55ns)   --->   "%r_real_V_59 = add i32 %b_real_V_17, i32 %a_real_V_26"   --->   Operation 222 'add' 'r_real_V_59' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (2.55ns)   --->   "%r_imag_V_69 = add i32 %b_imag_V_24, i32 %a_imag_V_19"   --->   Operation 223 'add' 'r_imag_V_69' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (2.55ns)   --->   "%r_real_V_60 = sub i32 %a_real_V_26, i32 %b_real_V_17"   --->   Operation 224 'sub' 'r_real_V_60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 225 [1/1] (2.55ns)   --->   "%r_imag_V_70 = sub i32 %a_imag_V_19, i32 %b_imag_V_24"   --->   Operation 225 'sub' 'r_imag_V_70' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 226 [1/2] (2.32ns)   --->   "%a_real_V_27 = load i2 %o1_in_real_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 226 'load' 'a_real_V_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 227 [1/2] (2.32ns)   --->   "%a_imag_V_20 = load i2 %o1_in_imag_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 227 'load' 'a_imag_V_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 228 [1/2] (2.32ns)   --->   "%b_real_V_18 = load i2 %o1_in_real_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 228 'load' 'b_real_V_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 229 [1/2] (2.32ns)   --->   "%b_imag_V_25 = load i2 %o1_in_imag_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 229 'load' 'b_imag_V_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 230 [1/1] (2.55ns)   --->   "%r_real_V_61 = add i32 %b_real_V_18, i32 %a_real_V_27"   --->   Operation 230 'add' 'r_real_V_61' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (2.55ns)   --->   "%r_imag_V_71 = add i32 %b_imag_V_25, i32 %a_imag_V_20"   --->   Operation 231 'add' 'r_imag_V_71' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (2.55ns)   --->   "%r_real_V_62 = sub i32 %a_real_V_27, i32 %b_real_V_18"   --->   Operation 232 'sub' 'r_real_V_62' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [1/1] (2.55ns)   --->   "%r_imag_V_72 = sub i32 %a_imag_V_20, i32 %b_imag_V_25"   --->   Operation 233 'sub' 'r_imag_V_72' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [2/2] (0.00ns)   --->   "%call_ln813 = call void @fft_32pt_Pipeline_VITIS_LOOP_131_2, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V, i32 %r_real_V_59, i32 %r_real_V_60, i32 %r_imag_V_69, i32 %r_imag_V_70, i32 %r_real_V_61, i32 %r_real_V_62, i32 %r_imag_V_71, i32 %r_imag_V_72, i32 %r_real_V, i32 %r_real_V_32, i32 %r_imag_V, i32 %r_imag_V_45, i32 %r_real_V_33, i32 %r_real_V_34, i32 %r_imag_V_46, i32 %r_imag_V_47, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 234 'call' 'call_ln813' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%e_in_real_V_addr = getelementptr i32 %e_in_real_V, i64 0, i64 0" [radixfft/core.cpp:124]   --->   Operation 235 'getelementptr' 'e_in_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%e_in_imag_V_addr = getelementptr i32 %e_in_imag_V, i64 0, i64 0" [radixfft/core.cpp:124]   --->   Operation 236 'getelementptr' 'e_in_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [2/2] (2.32ns)   --->   "%a_real_V_28 = load i1 %e_in_real_V_addr" [radixfft/core.cpp:124]   --->   Operation 237 'load' 'a_real_V_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 238 [2/2] (2.32ns)   --->   "%a_imag_V_23 = load i1 %e_in_imag_V_addr" [radixfft/core.cpp:124]   --->   Operation 238 'load' 'a_imag_V_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%e_in_real_V_addr_1 = getelementptr i32 %e_in_real_V, i64 0, i64 1" [radixfft/core.cpp:96]   --->   Operation 239 'getelementptr' 'e_in_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%e_in_imag_V_addr_1 = getelementptr i32 %e_in_imag_V, i64 0, i64 1" [radixfft/core.cpp:96]   --->   Operation 240 'getelementptr' 'e_in_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [2/2] (2.32ns)   --->   "%b_real_V_19 = load i1 %e_in_real_V_addr_1" [radixfft/core.cpp:96]   --->   Operation 241 'load' 'b_real_V_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 242 [2/2] (2.32ns)   --->   "%b_imag_V_26 = load i1 %e_in_imag_V_addr_1" [radixfft/core.cpp:96]   --->   Operation 242 'load' 'b_imag_V_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%e_in_real_V_8_addr = getelementptr i32 %e_in_real_V_8, i64 0, i64 0" [radixfft/core.cpp:98]   --->   Operation 243 'getelementptr' 'e_in_real_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%e_in_imag_V_8_addr = getelementptr i32 %e_in_imag_V_8, i64 0, i64 0" [radixfft/core.cpp:98]   --->   Operation 244 'getelementptr' 'e_in_imag_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [2/2] (2.32ns)   --->   "%a_real_V_29 = load i1 %e_in_real_V_8_addr" [radixfft/core.cpp:98]   --->   Operation 245 'load' 'a_real_V_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 246 [2/2] (2.32ns)   --->   "%a_imag_V_24 = load i1 %e_in_imag_V_8_addr" [radixfft/core.cpp:98]   --->   Operation 246 'load' 'a_imag_V_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%e_in_real_V_8_addr_1 = getelementptr i32 %e_in_real_V_8, i64 0, i64 1" [radixfft/core.cpp:99]   --->   Operation 247 'getelementptr' 'e_in_real_V_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%e_in_imag_V_8_addr_1 = getelementptr i32 %e_in_imag_V_8, i64 0, i64 1" [radixfft/core.cpp:99]   --->   Operation 248 'getelementptr' 'e_in_imag_V_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [2/2] (2.32ns)   --->   "%b_real_V_20 = load i1 %e_in_real_V_8_addr_1" [radixfft/core.cpp:99]   --->   Operation 249 'load' 'b_real_V_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 250 [2/2] (2.32ns)   --->   "%b_imag_V_27 = load i1 %e_in_imag_V_8_addr_1" [radixfft/core.cpp:99]   --->   Operation 250 'load' 'b_imag_V_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 251 [1/2] (0.00ns)   --->   "%call_ln813 = call void @fft_32pt_Pipeline_VITIS_LOOP_131_2, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V, i32 %r_real_V_59, i32 %r_real_V_60, i32 %r_imag_V_69, i32 %r_imag_V_70, i32 %r_real_V_61, i32 %r_real_V_62, i32 %r_imag_V_71, i32 %r_imag_V_72, i32 %r_real_V, i32 %r_real_V_32, i32 %r_imag_V, i32 %r_imag_V_45, i32 %r_real_V_33, i32 %r_real_V_34, i32 %r_imag_V_46, i32 %r_imag_V_47, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 251 'call' 'call_ln813' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 252 [1/2] (2.32ns)   --->   "%a_real_V_28 = load i1 %e_in_real_V_addr" [radixfft/core.cpp:124]   --->   Operation 252 'load' 'a_real_V_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 253 [1/2] (2.32ns)   --->   "%a_imag_V_23 = load i1 %e_in_imag_V_addr" [radixfft/core.cpp:124]   --->   Operation 253 'load' 'a_imag_V_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 254 [1/2] (2.32ns)   --->   "%b_real_V_19 = load i1 %e_in_real_V_addr_1" [radixfft/core.cpp:96]   --->   Operation 254 'load' 'b_real_V_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 255 [1/2] (2.32ns)   --->   "%b_imag_V_26 = load i1 %e_in_imag_V_addr_1" [radixfft/core.cpp:96]   --->   Operation 255 'load' 'b_imag_V_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 256 [1/2] (2.32ns)   --->   "%a_real_V_29 = load i1 %e_in_real_V_8_addr" [radixfft/core.cpp:98]   --->   Operation 256 'load' 'a_real_V_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 257 [1/2] (2.32ns)   --->   "%a_imag_V_24 = load i1 %e_in_imag_V_8_addr" [radixfft/core.cpp:98]   --->   Operation 257 'load' 'a_imag_V_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 258 [1/2] (2.32ns)   --->   "%b_real_V_20 = load i1 %e_in_real_V_8_addr_1" [radixfft/core.cpp:99]   --->   Operation 258 'load' 'b_real_V_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 259 [1/2] (2.32ns)   --->   "%b_imag_V_27 = load i1 %e_in_imag_V_8_addr_1" [radixfft/core.cpp:99]   --->   Operation 259 'load' 'b_imag_V_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%o2_in_real_V_addr = getelementptr i32 %o2_in_real_V, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 260 'getelementptr' 'o2_in_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%o2_in_imag_V_addr = getelementptr i32 %o2_in_imag_V, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 261 'getelementptr' 'o2_in_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [2/2] (2.32ns)   --->   "%a_real_V_33 = load i2 %o2_in_real_V_addr" [radixfft/core.cpp:127]   --->   Operation 262 'load' 'a_real_V_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 263 [2/2] (2.32ns)   --->   "%a_imag_V_28 = load i2 %o2_in_imag_V_addr" [radixfft/core.cpp:127]   --->   Operation 263 'load' 'a_imag_V_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%o2_in_real_V_4_addr = getelementptr i32 %o2_in_real_V_4, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 264 'getelementptr' 'o2_in_real_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%o2_in_imag_V_4_addr = getelementptr i32 %o2_in_imag_V_4, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 265 'getelementptr' 'o2_in_imag_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [2/2] (2.32ns)   --->   "%b_real_V_22 = load i2 %o2_in_real_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 266 'load' 'b_real_V_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 267 [2/2] (2.32ns)   --->   "%b_imag_V_30 = load i2 %o2_in_imag_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 267 'load' 'b_imag_V_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%o2_in_real_V_addr_1 = getelementptr i32 %o2_in_real_V, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 268 'getelementptr' 'o2_in_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%o2_in_imag_V_addr_1 = getelementptr i32 %o2_in_imag_V, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 269 'getelementptr' 'o2_in_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [2/2] (2.32ns)   --->   "%a_real_V_34 = load i2 %o2_in_real_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 270 'load' 'a_real_V_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 271 [2/2] (2.32ns)   --->   "%a_imag_V_29 = load i2 %o2_in_imag_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 271 'load' 'a_imag_V_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%o2_in_real_V_4_addr_1 = getelementptr i32 %o2_in_real_V_4, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 272 'getelementptr' 'o2_in_real_V_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%o2_in_imag_V_4_addr_1 = getelementptr i32 %o2_in_imag_V_4, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 273 'getelementptr' 'o2_in_imag_V_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [2/2] (2.32ns)   --->   "%b_real_V_23 = load i2 %o2_in_real_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 274 'load' 'b_real_V_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 275 [2/2] (2.32ns)   --->   "%b_imag_V_31 = load i2 %o2_in_imag_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 275 'load' 'b_imag_V_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 12 <SV = 11> <Delay = 5.10>
ST_12 : Operation 276 [1/1] (2.55ns)   --->   "%r_real_V_63 = add i32 %b_real_V_19, i32 %a_real_V_28"   --->   Operation 276 'add' 'r_real_V_63' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 277 [1/1] (2.55ns)   --->   "%r_imag_V_73 = add i32 %b_imag_V_26, i32 %a_imag_V_23"   --->   Operation 277 'add' 'r_imag_V_73' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 278 [1/1] (2.55ns)   --->   "%r_real_V_64 = sub i32 %a_real_V_28, i32 %b_real_V_19"   --->   Operation 278 'sub' 'r_real_V_64' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 279 [1/1] (2.55ns)   --->   "%r_imag_V_74 = sub i32 %a_imag_V_23, i32 %b_imag_V_26"   --->   Operation 279 'sub' 'r_imag_V_74' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 280 [1/1] (2.55ns)   --->   "%r_real_V_65 = add i32 %b_real_V_20, i32 %a_real_V_29"   --->   Operation 280 'add' 'r_real_V_65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 281 [1/1] (2.55ns)   --->   "%r_imag_V_75 = add i32 %b_imag_V_27, i32 %a_imag_V_24"   --->   Operation 281 'add' 'r_imag_V_75' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 282 [1/1] (2.55ns)   --->   "%r_real_V_66 = sub i32 %a_real_V_29, i32 %b_real_V_20"   --->   Operation 282 'sub' 'r_real_V_66' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 283 [1/1] (2.55ns)   --->   "%r_imag_V_76 = sub i32 %a_imag_V_24, i32 %b_imag_V_27"   --->   Operation 283 'sub' 'r_imag_V_76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 284 [1/1] (2.55ns)   --->   "%r_real_V_47 = add i32 %r_real_V_65, i32 %r_real_V_63"   --->   Operation 284 'add' 'r_real_V_47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 285 [1/1] (2.55ns)   --->   "%r_imag_V_56 = add i32 %r_imag_V_75, i32 %r_imag_V_73"   --->   Operation 285 'add' 'r_imag_V_56' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 286 [1/1] (2.55ns)   --->   "%r_real_V_48 = add i32 %r_imag_V_76, i32 %r_real_V_64"   --->   Operation 286 'add' 'r_real_V_48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 287 [1/1] (2.55ns)   --->   "%r_imag_V_58 = sub i32 %r_imag_V_74, i32 %r_real_V_66"   --->   Operation 287 'sub' 'r_imag_V_58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 288 [1/1] (2.55ns)   --->   "%r_real_V_49 = sub i32 %r_real_V_63, i32 %r_real_V_65"   --->   Operation 288 'sub' 'r_real_V_49' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [1/1] (2.55ns)   --->   "%r_imag_V_59 = sub i32 %r_imag_V_73, i32 %r_imag_V_75"   --->   Operation 289 'sub' 'r_imag_V_59' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 290 [1/1] (2.55ns)   --->   "%r_real_V_50 = sub i32 %r_real_V_64, i32 %r_imag_V_76"   --->   Operation 290 'sub' 'r_real_V_50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [1/1] (2.55ns)   --->   "%r_imag_V_60 = add i32 %r_real_V_66, i32 %r_imag_V_74"   --->   Operation 291 'add' 'r_imag_V_60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [1/2] (2.32ns)   --->   "%a_real_V_33 = load i2 %o2_in_real_V_addr" [radixfft/core.cpp:127]   --->   Operation 292 'load' 'a_real_V_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 293 [1/2] (2.32ns)   --->   "%a_imag_V_28 = load i2 %o2_in_imag_V_addr" [radixfft/core.cpp:127]   --->   Operation 293 'load' 'a_imag_V_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 294 [1/2] (2.32ns)   --->   "%b_real_V_22 = load i2 %o2_in_real_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 294 'load' 'b_real_V_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 295 [1/2] (2.32ns)   --->   "%b_imag_V_30 = load i2 %o2_in_imag_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 295 'load' 'b_imag_V_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 296 [1/1] (2.55ns)   --->   "%r_real_V_67 = add i32 %b_real_V_22, i32 %a_real_V_33"   --->   Operation 296 'add' 'r_real_V_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [1/1] (2.55ns)   --->   "%r_imag_V_77 = add i32 %b_imag_V_30, i32 %a_imag_V_28"   --->   Operation 297 'add' 'r_imag_V_77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (2.55ns)   --->   "%r_real_V_68 = sub i32 %a_real_V_33, i32 %b_real_V_22"   --->   Operation 298 'sub' 'r_real_V_68' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (2.55ns)   --->   "%r_imag_V_78 = sub i32 %a_imag_V_28, i32 %b_imag_V_30"   --->   Operation 299 'sub' 'r_imag_V_78' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [1/2] (2.32ns)   --->   "%a_real_V_34 = load i2 %o2_in_real_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 300 'load' 'a_real_V_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 301 [1/2] (2.32ns)   --->   "%a_imag_V_29 = load i2 %o2_in_imag_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 301 'load' 'a_imag_V_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 302 [1/2] (2.32ns)   --->   "%b_real_V_23 = load i2 %o2_in_real_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 302 'load' 'b_real_V_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 303 [1/2] (2.32ns)   --->   "%b_imag_V_31 = load i2 %o2_in_imag_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 303 'load' 'b_imag_V_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 304 [1/1] (2.55ns)   --->   "%r_real_V_69 = add i32 %b_real_V_23, i32 %a_real_V_34"   --->   Operation 304 'add' 'r_real_V_69' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (2.55ns)   --->   "%r_imag_V_79 = add i32 %b_imag_V_31, i32 %a_imag_V_29"   --->   Operation 305 'add' 'r_imag_V_79' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 306 [1/1] (2.55ns)   --->   "%r_real_V_70 = sub i32 %a_real_V_34, i32 %b_real_V_23"   --->   Operation 306 'sub' 'r_real_V_70' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (2.55ns)   --->   "%r_imag_V_80 = sub i32 %a_imag_V_29, i32 %b_imag_V_31"   --->   Operation 307 'sub' 'r_imag_V_80' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [2/2] (0.00ns)   --->   "%call_ln813 = call void @fft_32pt_Pipeline_VITIS_LOOP_131_274, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V, i32 %r_real_V_67, i32 %r_real_V_68, i32 %r_imag_V_77, i32 %r_imag_V_78, i32 %r_real_V_69, i32 %r_real_V_70, i32 %r_imag_V_79, i32 %r_imag_V_80, i32 %r_real_V_47, i32 %r_real_V_48, i32 %r_imag_V_56, i32 %r_imag_V_58, i32 %r_real_V_49, i32 %r_real_V_50, i32 %r_imag_V_59, i32 %r_imag_V_60, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 308 'call' 'call_ln813' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 309 [1/2] (0.00ns)   --->   "%call_ln813 = call void @fft_32pt_Pipeline_VITIS_LOOP_131_274, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V, i32 %r_real_V_67, i32 %r_real_V_68, i32 %r_imag_V_77, i32 %r_imag_V_78, i32 %r_real_V_69, i32 %r_real_V_70, i32 %r_imag_V_79, i32 %r_imag_V_80, i32 %r_real_V_47, i32 %r_real_V_48, i32 %r_imag_V_56, i32 %r_imag_V_58, i32 %r_real_V_49, i32 %r_real_V_50, i32 %r_imag_V_59, i32 %r_imag_V_60, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 309 'call' 'call_ln813' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 310 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_231_3, i32 %e_out_real_V_9, i32 %e_out_real_V_10, i32 %e_out_imag_V_9, i32 %e_out_imag_V_10, i32 %out_real_2, i32 %out_real_3, i32 %out_imag_2, i32 %out_imag_3, i32 %out_real_4, i32 %out_imag_4, i32 %out_imag_5, i32 %out_real_6, i32 %out_imag_6, i32 %out_imag_7, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_7, i32 %out_real_5, i32 %out_real_1, i32 %out_real_0, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %e_out_real_V, i32 %e_out_real_V_8, i32 %e_out_imag_V, i32 %e_out_imag_V_8, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 310 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 311 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_231_3, i32 %e_out_real_V_9, i32 %e_out_real_V_10, i32 %e_out_imag_V_9, i32 %e_out_imag_V_10, i32 %out_real_2, i32 %out_real_3, i32 %out_imag_2, i32 %out_imag_3, i32 %out_real_4, i32 %out_imag_4, i32 %out_imag_5, i32 %out_real_6, i32 %out_imag_6, i32 %out_imag_7, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_7, i32 %out_real_5, i32 %out_real_1, i32 %out_real_0, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %e_out_real_V, i32 %e_out_real_V_8, i32 %e_out_imag_V, i32 %e_out_imag_V_8, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 311 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 312 [1/1] (0.00ns)   --->   "%ret_ln247 = ret" [radixfft/core.cpp:247]   --->   Operation 312 'ret' 'ret_ln247' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('in_real_0_addr') [77]  (0 ns)
	'load' operation ('in_real_0_load') on array 'in_real_0' [93]  (2.32 ns)

 <State 4>: 6.95ns
The critical path consists of the following:
	'load' operation ('in_real_0_load') on array 'in_real_0' [93]  (2.32 ns)
	'call' operation ('call_ln0') to 'fft_32pt_Pipeline_VITIS_LOOP_221_2' [141]  (4.63 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('e_in_real_V_9_addr', radixfft/core.cpp:124) [143]  (0 ns)
	'load' operation ('a.real.V', radixfft/core.cpp:124) on array 'e_in.real.V', radixfft/core.cpp:115 [145]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('a.real.V', radixfft/core.cpp:124) on array 'e_in.real.V', radixfft/core.cpp:115 [145]  (2.32 ns)

 <State 10>: 5.1ns
The critical path consists of the following:
	'add' operation ('r.real.V') [151]  (2.55 ns)
	'add' operation ('r.real.V') [167]  (2.55 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'load' operation ('a.real.V', radixfft/core.cpp:124) on array 'e_in.real.V', radixfft/core.cpp:115 [203]  (2.32 ns)

 <State 12>: 5.1ns
The critical path consists of the following:
	'add' operation ('r.real.V') [209]  (2.55 ns)
	'add' operation ('r.real.V') [225]  (2.55 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
