<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.223 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;firmware/myproject.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5538]" key="HLS 207-5538" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5538]" key="HLS 207-5538" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5538]" key="HLS 207-5538" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;keep&apos; (firmware/nnet_utils/nnet_helpers.h:285:99)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;data&apos; (firmware/nnet_utils/nnet_function_stubs.h:14:36)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;buffer&apos; (firmware/nnet_utils/nnet_function_stubs.h:15:36)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;partition&apos; (firmware/nnet_utils/nnet_function_stubs.h:16:44)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;data&apos; (firmware/nnet_utils/nnet_function_stubs.h:24:24)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;buffer&apos; (firmware/nnet_utils/nnet_function_stubs.h:25:24)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;partition&apos; (firmware/nnet_utils/nnet_function_stubs.h:26:32)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;data&apos; (firmware/nnet_utils/nnet_function_stubs.h:33:30)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;res&apos; (firmware/nnet_utils/nnet_function_stubs.h:33:58)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;weights&apos; (firmware/nnet_utils/nnet_function_stubs.h:34:51)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;biases&apos; (firmware/nnet_utils/nnet_function_stubs.h:35:49)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;data&apos; (firmware/nnet_utils/nnet_function_stubs.h:42:29)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;res&apos; (firmware/nnet_utils/nnet_function_stubs.h:42:80)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;weights&apos; (firmware/nnet_utils/nnet_function_stubs.h:43:50)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;biases&apos; (firmware/nnet_utils/nnet_function_stubs.h:44:48)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;data&apos; (firmware/nnet_utils/nnet_code_gen.h:16:39)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;res&apos; (firmware/nnet_utils/nnet_code_gen.h:17:38)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;weights&apos; (firmware/nnet_utils/nnet_code_gen.h:18:60)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;biases&apos; (firmware/nnet_utils/nnet_code_gen.h:19:58)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 9.08 seconds. CPU system time: 1.12 seconds. Elapsed time: 10.47 seconds; current allocated memory: 314.371 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 17,259 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 229,363 instructions in the design after the &apos;Unroll/Inline&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 68,158 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 67,333 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 66,551 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 35,366 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 9,290 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 9,290 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 6,994 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 6,849 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 6,448 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 6,072 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 5,878 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 5,878 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 5,440 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 5,297 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;nnet::product::mult&lt;ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;9, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::product(ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;9, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;void nnet::dense_latency&lt;ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config3&gt;(ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config3::weight_t*, config3::bias_t*)&apos; (firmware/nnet_utils/nnet_dense_latency.h:42:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;nnet::DenseLatency&lt;ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config3&gt;::dense(ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;9, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;20, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;void nnet::dense&lt;ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config3&gt;(ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config3::weight_t*, config3::bias_t*)&apos; (firmware/nnet_utils/nnet_dense.h:45:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;nnet::product::mult&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;8, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::product(ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;8, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;void nnet::dense_latency&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;(ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config8::weight_t*, config8::bias_t*)&apos; (firmware/nnet_utils/nnet_dense_latency.h:42:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;nnet::DenseLatency&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;::dense(ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;8, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;18, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;void nnet::dense&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;(ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config8::weight_t*, config8::bias_t*)&apos; (firmware/nnet_utils/nnet_dense.h:45:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;nnet::product::mult&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::product(ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;void nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config13&gt;(ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config13::weight_t*, config13::bias_t*)&apos; (firmware/nnet_utils/nnet_dense_latency.h:42:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;nnet::DenseLatency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config13&gt;::dense(ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;8, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;void nnet::dense&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config13&gt;(ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config13::weight_t*, config13::bias_t*)&apos; (firmware/nnet_utils/nnet_dense.h:45:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;nnet::product::mult&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;7, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::product(ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;7, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;void nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config18&gt;(ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config18::weight_t*, config18::bias_t*)&apos; (firmware/nnet_utils/nnet_dense_latency.h:42:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;nnet::DenseLatency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config18&gt;::dense(ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;7, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;14, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;void nnet::dense&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config18&gt;(ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config18::weight_t*, config18::bias_t*)&apos; (firmware/nnet_utils/nnet_dense.h:45:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::h_quantize&lt;ap_fixed&lt;13, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;13, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;myproject(ap_fixed&lt;13, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (firmware/myproject.cpp:40:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::h_dense_3_quantizer&lt;ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;myproject(ap_fixed&lt;13, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (firmware/myproject.cpp:82:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::dense&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config18&gt;(ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config18::weight_t*, config18::bias_t*)&apos; into &apos;myproject(ap_fixed&lt;13, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (firmware/myproject.cpp:80:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::dense&lt;ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config3&gt;(ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config3::weight_t*, config3::bias_t*)&apos; into &apos;myproject(ap_fixed&lt;13, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (firmware/myproject.cpp:44:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::h_dense_relu_quantizer&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;myproject(ap_fixed&lt;13, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (firmware/myproject.cpp:52:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::h_dense_2_relu_quantizer&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;myproject(ap_fixed&lt;13, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (firmware/myproject.cpp:76:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::dense&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;(ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config8::weight_t*, config8::bias_t*)&apos; into &apos;myproject(ap_fixed&lt;13, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (firmware/myproject.cpp:56:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::h_dense_1_relu_quantizer&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;myproject(ap_fixed&lt;13, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (firmware/myproject.cpp:64:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void nnet::dense&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config13&gt;(ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config13::weight_t*, config13::bias_t*)&apos; into &apos;myproject(ap_fixed&lt;13, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (firmware/myproject.cpp:68:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Result&apos; is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Accum1&apos; is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Accum2&apos; is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;ResetAccum&apos; is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Product1&apos; is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Product2&apos; is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_43_1&apos; is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Result&apos; (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config18&gt;&apos; completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum1&apos; (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config18&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum2&apos; (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config18&gt;&apos; completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;ResetAccum&apos; (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config18&gt;&apos; completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product1&apos; (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config18&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product2&apos; (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config18&gt;&apos; completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_43_1&apos; (firmware/nnet_utils/nnet_activation.h:43:22) in function &apos;nnet::relu&lt;ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ReLU_config16&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_activation.h:39:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Result&apos; (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config13&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum1&apos; (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config13&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum2&apos; (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config13&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;ResetAccum&apos; (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config13&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product1&apos; (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config13&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product2&apos; (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config13&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_43_1&apos; (firmware/nnet_utils/nnet_activation.h:43:22) in function &apos;nnet::relu&lt;ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ReLU_config11&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_activation.h:39:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Result&apos; (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum1&apos; (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum2&apos; (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;ResetAccum&apos; (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product1&apos; (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product2&apos; (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_43_1&apos; (firmware/nnet_utils/nnet_activation.h:43:22) in function &apos;nnet::relu&lt;ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ReLU_config6&gt;&apos; completely with a factor of 64 (firmware/nnet_utils/nnet_activation.h:39:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Result&apos; (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config3&gt;&apos; completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum1&apos; (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config3&gt;&apos; completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Accum2&apos; (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config3&gt;&apos; completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;ResetAccum&apos; (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config3&gt;&apos; completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product1&apos; (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config3&gt;&apos; completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Product2&apos; (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function &apos;nnet::dense_latency&lt;ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config3&gt;&apos; completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::enable_if&lt;!(std::is_same&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt; &gt;::value), ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::type nnet::cast&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;(config8::accum_t)&apos; into &apos;void nnet::dense_latency&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;(ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config8::weight_t*, config8::bias_t*)&apos; (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::enable_if&lt;!(std::is_same&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt; &gt;::value), ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::type nnet::cast&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config13&gt;(config13::accum_t)&apos; into &apos;void nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config13&gt;(ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config13::weight_t*, config13::bias_t*)&apos; (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::enable_if&lt;!(std::is_same&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt; &gt;::value), ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::type nnet::cast&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config18&gt;(config18::accum_t)&apos; into &apos;void nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config18&gt;(ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config18::weight_t*, config18::bias_t*)&apos; (firmware/nnet_utils/nnet_dense_latency.h:15:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;b18&apos;: Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;b13&apos;: Complete partitioning on dimension 1. (firmware/weights/b13.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;b8&apos;: Complete partitioning on dimension 1. (firmware/weights/b8.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;b3&apos;: Complete partitioning on dimension 1. (firmware/weights/b3.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;mult&apos;: Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer2_out&apos;: Complete partitioning on dimension 1. (firmware/myproject.cpp:38:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer3_out&apos;: Complete partitioning on dimension 1. (firmware/myproject.cpp:42:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer6_out&apos;: Complete partitioning on dimension 1. (firmware/myproject.cpp:46:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer7_out&apos;: Complete partitioning on dimension 1. (firmware/myproject.cpp:50:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer8_out&apos;: Complete partitioning on dimension 1. (firmware/myproject.cpp:54:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer11_out&apos;: Complete partitioning on dimension 1. (firmware/myproject.cpp:58:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer12_out&apos;: Complete partitioning on dimension 1. (firmware/myproject.cpp:62:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer13_out&apos;: Complete partitioning on dimension 1. (firmware/myproject.cpp:66:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer16_out&apos;: Complete partitioning on dimension 1. (firmware/myproject.cpp:70:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer17_out&apos;: Complete partitioning on dimension 1. (firmware/myproject.cpp:74:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer18_out&apos;: Complete partitioning on dimension 1. (firmware/myproject.cpp:78:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer20_out&apos;: Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_reshape to &apos;input_1&apos;: Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-364]" key="HLS 214-364" tag="" content="Automatically inlining function &apos;std::enable_if&lt;!(std::is_same&lt;ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_uint&lt;1&gt; &gt;::value), ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::type nnet::cast&lt;ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config3&gt;(config3::accum_t)&apos; to improve effectiveness of pipeline pragma in function &apos;void nnet::dense_latency&lt;ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config3&gt;(ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, config3::weight_t*, config3::bias_t*)&apos; (firmware/nnet_utils/nnet_dense_latency.h:66:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 48.43 seconds. CPU system time: 1.3 seconds. Elapsed time: 54.41 seconds; current allocated memory: 329.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 329.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 335.211 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 338.941 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config18&gt;&apos; (firmware/nnet_utils/nnet_dense_latency.h:13:1)...43 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;9, 7, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;11, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config13&gt;&apos; (firmware/nnet_utils/nnet_mult.h:33:12)...100 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;nnet::dense_latency&lt;ap_ufixed&lt;10, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 10, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config8&gt;&apos; (firmware/nnet_utils/nnet_dense_latency.h:33:21)...210 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;nnet::dense_latency&lt;ap_fixed&lt;12, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;12, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, config3&gt;&apos; (firmware/nnet_utils/nnet_dense_latency.h:33:21)...287 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 366.520 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 434.230 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;myproject&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dense_latency&lt;ap_fixed&lt;12, 5, 5, 3, 0&gt;, ap_fixed&lt;12, 8, 5, 3, 0&gt;, config3&gt;&apos; to &apos;dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;relu&lt;ap_fixed&lt;12, 8, 5, 3, 0&gt;, ap_ufixed&lt;10, 6, 5, 3, 0&gt;, ReLU_config6&gt;&apos; to &apos;relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dense_latency&lt;ap_ufixed&lt;10, 6, 5, 3, 0&gt;, ap_fixed&lt;12, 10, 5, 3, 0&gt;, config8&gt;&apos; to &apos;dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;relu&lt;ap_fixed&lt;12, 10, 5, 3, 0&gt;, ap_ufixed&lt;9, 7, 5, 3, 0&gt;, ReLU_config11&gt;&apos; to &apos;relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dense_latency&lt;ap_ufixed&lt;9, 7, 5, 3, 0&gt;, ap_fixed&lt;11, 9, 5, 3, 0&gt;, config13&gt;&apos; to &apos;dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;relu&lt;ap_fixed&lt;11, 9, 5, 3, 0&gt;, ap_ufixed&lt;9, 7, 5, 3, 0&gt;, ReLU_config16&gt;&apos; to &apos;relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dense_latency&lt;ap_ufixed&lt;9, 7, 5, 3, 0&gt;, ap_fixed&lt;12, 6, 5, 3, 0&gt;, config18&gt;&apos; to &apos;dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-223]" key="ASSGN_RESOURCE_WARN_469" tag="" content="Checking resource limit in &apos;dense_latency&lt;ap_ufixed&lt;9, 7, 5, 3, 0&gt;, ap_fixed&lt;11, 9, 5, 3, 0&gt;, config13&gt;&apos;: cannot find any operation of &apos;mul&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;dense_latency&lt;ap_fixed&lt;12, 5, 5, 3, 0&gt;, ap_fixed&lt;12, 8, 5, 3, 0&gt;, config3&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 12, function &apos;dense_latency&lt;ap_fixed&lt;12, 5, 5, 3, 0&gt;, ap_fixed&lt;12, 8, 5, 3, 0&gt;, config3&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 443.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_690" tag="" content="Starting global binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 443.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;relu&lt;ap_fixed&lt;12, 8, 5, 3, 0&gt;, ap_ufixed&lt;10, 6, 5, 3, 0&gt;, ReLU_config6&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;relu&lt;ap_fixed&lt;12, 8, 5, 3, 0&gt;, ap_ufixed&lt;10, 6, 5, 3, 0&gt;, ReLU_config6&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 443.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 443.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1015]" key="HLS 200-1015" tag="SCHEDULE,VITIS_KERNEL" content="Estimated delay Estimated delay (5.415ns)  of &apos;mul&apos; operation 15 bit (&apos;mult&apos;, firmware/nnet_utils/nnet_mult.h:73-&gt;firmware/nnet_utils/nnet_dense_latency.h:42-&gt;firmware/myproject.cpp:54) exceeds the target cycle time (target cycle time: 5.000ns, clock uncertainty: 1.350ns, effective cycle time: 3.650ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1015.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;dense_latency&lt;ap_ufixed&lt;10, 6, 5, 3, 0&gt;, ap_fixed&lt;12, 10, 5, 3, 0&gt;, config8&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 10, function &apos;dense_latency&lt;ap_ufixed&lt;10, 6, 5, 3, 0&gt;, ap_fixed&lt;12, 10, 5, 3, 0&gt;, config8&gt;&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (5.415 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s&apos; consists of the following:
	wire read operation (&apos;conv8_i_i_i535_i_read&apos;) on port &apos;conv8_i_i_i535_i&apos; [40]  (0.000 ns)
	&apos;mul&apos; operation 15 bit (&apos;mult&apos;, firmware/nnet_utils/nnet_mult.h:73-&gt;firmware/nnet_utils/nnet_dense_latency.h:42-&gt;firmware/myproject.cpp:54) [289]  (5.415 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 450.875 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_690" tag="" content="Starting global binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 450.875 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;relu&lt;ap_fixed&lt;12, 10, 5, 3, 0&gt;, ap_ufixed&lt;9, 7, 5, 3, 0&gt;, ReLU_config11&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;relu&lt;ap_fixed&lt;12, 10, 5, 3, 0&gt;, ap_ufixed&lt;9, 7, 5, 3, 0&gt;, ReLU_config11&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 450.875 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 450.875 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;dense_latency&lt;ap_ufixed&lt;9, 7, 5, 3, 0&gt;, ap_fixed&lt;11, 9, 5, 3, 0&gt;, config13&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, function &apos;dense_latency&lt;ap_ufixed&lt;9, 7, 5, 3, 0&gt;, ap_fixed&lt;11, 9, 5, 3, 0&gt;, config13&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 454.051 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 454.051 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;relu&lt;ap_fixed&lt;11, 9, 5, 3, 0&gt;, ap_ufixed&lt;9, 7, 5, 3, 0&gt;, ReLU_config16&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;relu&lt;ap_fixed&lt;11, 9, 5, 3, 0&gt;, ap_ufixed&lt;9, 7, 5, 3, 0&gt;, ReLU_config16&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 454.051 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 454.051 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1015]" key="HLS 200-1015" tag="SCHEDULE,VITIS_KERNEL" content="Estimated delay Estimated delay (6.016ns)  of &apos;mul&apos; operation 12 bit (&apos;mul_ln42&apos;, firmware/nnet_utils/nnet_dense_latency.h:42) exceeds the target cycle time (target cycle time: 5.000ns, clock uncertainty: 1.350ns, effective cycle time: 3.650ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1015.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;dense_latency&lt;ap_ufixed&lt;9, 7, 5, 3, 0&gt;, ap_fixed&lt;12, 6, 5, 3, 0&gt;, config18&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, function &apos;dense_latency&lt;ap_ufixed&lt;9, 7, 5, 3, 0&gt;, ap_fixed&lt;12, 6, 5, 3, 0&gt;, config18&gt;&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (6.016 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s&apos; consists of the following:
	wire read operation (&apos;data_11_val_read&apos;, firmware/nnet_utils/nnet_dense_latency.h:13) on port &apos;data_11_val&apos; (firmware/nnet_utils/nnet_dense_latency.h:13) [21]  (0.000 ns)
	&apos;mul&apos; operation 12 bit (&apos;mul_ln42&apos;, firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (6.016 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 456.270 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_690" tag="" content="Starting global binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 456.270 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;myproject&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1015]" key="HLS 200-1015" tag="SCHEDULE,VITIS_KERNEL" content="Estimated delay Estimated delay (6.016ns)  of &apos;call&apos; operation 60 bit (&apos;call_ret6&apos;, firmware/nnet_utils/nnet_dense.h:54-&gt;firmware/nnet_utils/nnet_dense.h:45-&gt;firmware/myproject.cpp:80) to &apos;dense_latency&lt;ap_ufixed&lt;9, 7, 5, 3, 0&gt;, ap_fixed&lt;12, 6, 5, 3, 0&gt;, config18&gt;&apos; exceeds the target cycle time (target cycle time: 5.000ns, clock uncertainty: 1.350ns, effective cycle time: 3.650ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1015.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;myproject&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 42, function &apos;myproject&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (6.016 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;myproject&apos; consists of the following:
	&apos;call&apos; operation 60 bit (&apos;call_ret6&apos;, firmware/nnet_utils/nnet_dense.h:54-&gt;firmware/nnet_utils/nnet_dense.h:45-&gt;firmware/myproject.cpp:80) to &apos;dense_latency&lt;ap_ufixed&lt;9, 7, 5, 3, 0&gt;, ap_fixed&lt;12, 6, 5, 3, 0&gt;, config18&gt;&apos; [305]  (6.016 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 458.152 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 458.648 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s&apos; is 10104 from HDL expression: ((1&apos;b0 == ap_block_pp0_stage0_11001) &amp; (1&apos;b1 == ap_ce_reg))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_11s_7s_18_2_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_12s_8s_19_2_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 468.113 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.4 seconds; current allocated memory: 486.465 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_8ns_7s_15_5_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 494.309 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.32 seconds; current allocated memory: 511.344 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 513.809 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 521.883 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_7ns_6ns_12_5_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_9ns_6ns_14_5_0&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 527.754 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;myproject&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;myproject/input_1&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;myproject/layer20_out_0&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;myproject/layer20_out_1&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;myproject/layer20_out_2&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;myproject/layer20_out_3&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;myproject/layer20_out_4&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;myproject&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;myproject&apos; pipeline &apos;myproject&apos; pipeline type &apos;function pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;myproject&apos; is 11321 from HDL expression: ((1&apos;b1 == ap_CS_fsm_pp0_stage0) &amp; (1&apos;b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) &amp; (1&apos;b0 == ap_block_pp0_stage0_11001_ignoreCallOp123_grp0))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;myproject&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 537.316 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 543.492 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.45 seconds; current allocated memory: 560.574 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for myproject." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for myproject." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 166.22 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2161]" key="HLS 200-2161" tag="" content="Finished Command csynth_design Elapsed time: 00:01:09; Allocated memory: 252.352 MB." resolution=""/>
</Messages>
