m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vmux81_case
Z0 !s110 1661428794
!i10b 1
!s100 BB^FaA1zfZ9kK;RTlI2IC1
I2ZE1mEXC=?QP;Zo=kl::W1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Github/FPGA/ModelSim/Mux81
w1661423188
8D:/Github/FPGA/ModelSim/Mux81/mux81_case.v
FD:/Github/FPGA/ModelSim/Mux81/mux81_case.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1661428794.000000
!s107 D:/Github/FPGA/ModelSim/Mux81/mux81_case.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/FPGA/ModelSim/Mux81/mux81_case.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vtb_mux81
R0
!i10b 1
!s100 EO8=I52G3mCOK6o=hP]En1
IX1]NZ?mA:3eEAbhA69T;N1
R1
R2
w1661428761
8D:/Github/FPGA/ModelSim/Mux81/tb_mux81.v
FD:/Github/FPGA/ModelSim/Mux81/tb_mux81.v
L0 2
R3
r1
!s85 0
31
R4
!s107 D:/Github/FPGA/ModelSim/Mux81/tb_mux81.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/FPGA/ModelSim/Mux81/tb_mux81.v|
!i113 1
R5
R6
