// Seed: 1352733329
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    input wire id_7,
    output tri0 id_8,
    output tri0 id_9,
    output wand id_10,
    output wand id_11,
    input tri0 id_12
    , id_17,
    input wire id_13,
    input supply0 id_14,
    output uwire id_15
);
  assign id_10 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input tri id_2,
    input wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    output supply0 id_6,
    output supply0 id_7,
    output uwire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri0 id_11
);
  wire id_13;
  xor primCall (id_7, id_0, id_4, id_1, id_2, id_9, id_11, id_3);
  module_0 modCall_1 (
      id_8,
      id_5,
      id_8,
      id_5,
      id_8,
      id_9,
      id_9,
      id_9,
      id_10,
      id_8,
      id_5,
      id_10,
      id_2,
      id_2,
      id_4,
      id_7
  );
endmodule
