Fitter report for OV5640_SDRAM
Wed Oct 24 20:51:56 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Other Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Oct 24 20:51:56 2018       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; OV5640_SDRAM                                ;
; Top-level Entity Name              ; OV5640_SDRAM                                ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,976 / 10,320 ( 19 % )                     ;
;     Total combinational functions  ; 1,747 / 10,320 ( 17 % )                     ;
;     Dedicated logic registers      ; 903 / 10,320 ( 9 % )                        ;
; Total registers                    ; 903                                         ;
; Total pins                         ; 78 / 180 ( 43 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 37,584 / 423,936 ( 9 % )                    ;
; Embedded Multiplier 9-bit elements ; 30 / 46 ( 65 % )                            ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.60        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  20.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------+
; I/O Assignment Warnings                 ;
+----------------+------------------------+
; Pin Name       ; Reason                 ;
+----------------+------------------------+
; cmos_sclk      ; Missing drive strength ;
; cmos_xclk      ; Missing drive strength ;
; cmos_rst_n     ; Missing drive strength ;
; cmos_pwdn      ; Missing drive strength ;
; sdram_clk      ; Missing drive strength ;
; sdram_cke      ; Missing drive strength ;
; sdram_cs_n     ; Missing drive strength ;
; sdram_we_n     ; Missing drive strength ;
; sdram_cas_n    ; Missing drive strength ;
; sdram_ras_n    ; Missing drive strength ;
; sdram_dqm[0]   ; Missing drive strength ;
; sdram_dqm[1]   ; Missing drive strength ;
; sdram_ba[0]    ; Missing drive strength ;
; sdram_ba[1]    ; Missing drive strength ;
; sdram_addr[0]  ; Missing drive strength ;
; sdram_addr[1]  ; Missing drive strength ;
; sdram_addr[2]  ; Missing drive strength ;
; sdram_addr[3]  ; Missing drive strength ;
; sdram_addr[4]  ; Missing drive strength ;
; sdram_addr[5]  ; Missing drive strength ;
; sdram_addr[6]  ; Missing drive strength ;
; sdram_addr[7]  ; Missing drive strength ;
; sdram_addr[8]  ; Missing drive strength ;
; sdram_addr[9]  ; Missing drive strength ;
; sdram_addr[10] ; Missing drive strength ;
; sdram_addr[11] ; Missing drive strength ;
; sdram_addr[12] ; Missing drive strength ;
; TFT_VCLK       ; Missing drive strength ;
; TFT_HS         ; Missing drive strength ;
; TFT_VS         ; Missing drive strength ;
; TFT_DE         ; Missing drive strength ;
; TFT_RGB[0]     ; Missing drive strength ;
; TFT_RGB[1]     ; Missing drive strength ;
; TFT_RGB[2]     ; Missing drive strength ;
; TFT_RGB[3]     ; Missing drive strength ;
; TFT_RGB[4]     ; Missing drive strength ;
; TFT_RGB[5]     ; Missing drive strength ;
; TFT_RGB[6]     ; Missing drive strength ;
; TFT_RGB[7]     ; Missing drive strength ;
; TFT_RGB[8]     ; Missing drive strength ;
; TFT_RGB[9]     ; Missing drive strength ;
; TFT_RGB[10]    ; Missing drive strength ;
; TFT_RGB[11]    ; Missing drive strength ;
; TFT_RGB[12]    ; Missing drive strength ;
; TFT_RGB[13]    ; Missing drive strength ;
; TFT_RGB[14]    ; Missing drive strength ;
; TFT_RGB[15]    ; Missing drive strength ;
; TFT_BL         ; Missing drive strength ;
; cmos_sdat      ; Missing drive strength ;
; sdram_dq[0]    ; Missing drive strength ;
; sdram_dq[1]    ; Missing drive strength ;
; sdram_dq[2]    ; Missing drive strength ;
; sdram_dq[3]    ; Missing drive strength ;
; sdram_dq[4]    ; Missing drive strength ;
; sdram_dq[5]    ; Missing drive strength ;
; sdram_dq[6]    ; Missing drive strength ;
; sdram_dq[7]    ; Missing drive strength ;
; sdram_dq[8]    ; Missing drive strength ;
; sdram_dq[9]    ; Missing drive strength ;
; sdram_dq[10]   ; Missing drive strength ;
; sdram_dq[11]   ; Missing drive strength ;
; sdram_dq[12]   ; Missing drive strength ;
; sdram_dq[13]   ; Missing drive strength ;
; sdram_dq[14]   ; Missing drive strength ;
; sdram_dq[15]   ; Missing drive strength ;
+----------------+------------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Location     ;                ;              ; pio_key[0] ; PIN_M16       ; QSF Assignment ;
; Location     ;                ;              ; pio_key[1] ; PIN_E15       ; QSF Assignment ;
; Location     ;                ;              ; pio_led[0] ; PIN_A2        ; QSF Assignment ;
; Location     ;                ;              ; pio_led[1] ; PIN_B3        ; QSF Assignment ;
; Location     ;                ;              ; pio_led[2] ; PIN_A4        ; QSF Assignment ;
; Location     ;                ;              ; pio_led[3] ; PIN_A3        ; QSF Assignment ;
; Location     ;                ;              ; uart_0_rxd ; PIN_A6        ; QSF Assignment ;
; Location     ;                ;              ; uart_0_txd ; PIN_B5        ; QSF Assignment ;
; I/O Standard ;                ;              ; pio_key[0] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; pio_key[1] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; pio_led[0] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; pio_led[1] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; pio_led[2] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; pio_led[3] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; uart_0_rxd ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; uart_0_txd ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2949 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2949 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 2934    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 15      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/output_files/OV5640_SDRAM.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,976 / 10,320 ( 19 % )   ;
;     -- Combinational with no register       ; 1073                      ;
;     -- Register only                        ; 229                       ;
;     -- Combinational with a register        ; 674                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 745                       ;
;     -- 3 input functions                    ; 626                       ;
;     -- <=2 input functions                  ; 376                       ;
;     -- Register only                        ; 229                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1162                      ;
;     -- arithmetic mode                      ; 585                       ;
;                                             ;                           ;
; Total registers*                            ; 903 / 11,172 ( 8 % )      ;
;     -- Dedicated logic registers            ; 903 / 10,320 ( 9 % )      ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 180 / 645 ( 28 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 78 / 180 ( 43 % )         ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 8                         ;
; M9Ks                                        ; 6 / 46 ( 13 % )           ;
; Total block memory bits                     ; 37,584 / 423,936 ( 9 % )  ;
; Total block memory implementation bits      ; 55,296 / 423,936 ( 13 % ) ;
; Embedded Multiplier 9-bit elements          ; 30 / 46 ( 65 % )          ;
; PLLs                                        ; 1 / 2 ( 50 % )            ;
; Global clocks                               ; 8 / 10 ( 80 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 5% / 5% / 5%              ;
; Peak interconnect usage (total/H/V)         ; 9% / 7% / 11%             ;
; Maximum fan-out                             ; 406                       ;
; Highest non-global fan-out                  ; 162                       ;
; Total fan-out                               ; 9316                      ;
; Average fan-out                             ; 3.03                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1976 / 10320 ( 19 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 1073                  ; 0                              ;
;     -- Register only                        ; 229                   ; 0                              ;
;     -- Combinational with a register        ; 674                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 745                   ; 0                              ;
;     -- 3 input functions                    ; 626                   ; 0                              ;
;     -- <=2 input functions                  ; 376                   ; 0                              ;
;     -- Register only                        ; 229                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1162                  ; 0                              ;
;     -- arithmetic mode                      ; 585                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 903                   ; 0                              ;
;     -- Dedicated logic registers            ; 903 / 10320 ( 9 % )   ; 0 / 10320 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 180 / 645 ( 28 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 78                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 30 / 46 ( 65 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 37584                 ; 0                              ;
; Total RAM block bits                        ; 55296                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 6 / 46 ( 13 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )       ; 4 / 12 ( 33 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 801                   ; 1                              ;
;     -- Registered Input Connections         ; 763                   ; 0                              ;
;     -- Output Connections                   ; 18                    ; 784                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 9970                  ; 795                            ;
;     -- Registered Connections               ; 4765                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 34                    ; 785                            ;
;     -- hard_block:auto_generated_inst       ; 785                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 13                    ; 1                              ;
;     -- Output Ports                         ; 48                    ; 4                              ;
;     -- Bidir Ports                          ; 17                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk          ; E1    ; 1        ; 0            ; 11           ; 7            ; 77                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; cmos_data[0] ; K10   ; 4        ; 25           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; cmos_data[1] ; P8    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; cmos_data[2] ; M7    ; 3        ; 9            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; cmos_data[3] ; T6    ; 3        ; 11           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; cmos_data[4] ; N6    ; 3        ; 7            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; cmos_data[5] ; P6    ; 3        ; 7            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; cmos_data[6] ; L7    ; 3        ; 11           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; cmos_data[7] ; P3    ; 3        ; 1            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; cmos_href    ; N3    ; 3        ; 1            ; 0            ; 21           ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; cmos_pclk    ; M2    ; 2        ; 0            ; 11           ; 14           ; 90                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; cmos_vsync   ; M6    ; 3        ; 7            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; reset_n      ; E16   ; 6        ; 34           ; 12           ; 7            ; 267                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; TFT_BL         ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_DE         ; J11   ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_HS         ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[0]     ; L15   ; 5        ; 34           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[10]    ; L12   ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[11]    ; N13   ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[12]    ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[13]    ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[14]    ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[15]    ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[1]     ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[2]     ; K16   ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[3]     ; K15   ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[4]     ; J16   ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[5]     ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[6]     ; L14   ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[7]     ; M12   ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[8]     ; L13   ; 5        ; 34           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_RGB[9]     ; K12   ; 5        ; 34           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_VCLK       ; J15   ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_VS         ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_pwdn      ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_rst_n     ; T7    ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_sclk      ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_xclk      ; N5    ; 3        ; 7            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; R13   ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; L10   ; 4        ; 25           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; P14   ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; T13   ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; L11   ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; T12   ; 4        ; 25           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; M9    ; 4        ; 21           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; R11   ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; T11   ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; T10   ; 4        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; T8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; R10   ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; T9    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------------------------------------------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                             ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------------------------------------------------------+---------------------+
; cmos_sdat    ; R7    ; 3        ; 11           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|SDO~3 (inverted) ; -                   ;
; sdram_dq[0]  ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
; sdram_dq[10] ; L9    ; 4        ; 18           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
; sdram_dq[11] ; K8    ; 3        ; 9            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
; sdram_dq[12] ; L8    ; 3        ; 13           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
; sdram_dq[13] ; M8    ; 3        ; 13           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
; sdram_dq[14] ; N8    ; 3        ; 16           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
; sdram_dq[15] ; P9    ; 4        ; 25           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
; sdram_dq[1]  ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
; sdram_dq[2]  ; R4    ; 3        ; 5            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
; sdram_dq[3]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
; sdram_dq[4]  ; R5    ; 3        ; 9            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
; sdram_dq[5]  ; T5    ; 3        ; 9            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
; sdram_dq[6]  ; R6    ; 3        ; 11           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
; sdram_dq[7]  ; R8    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
; sdram_dq[8]  ; R9    ; 4        ; 18           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
; sdram_dq[9]  ; K9    ; 4        ; 18           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                           ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; TFT_RGB[4]              ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; TFT_VCLK                ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % )   ; 3.3V          ; --           ;
; 2        ; 2 / 19 ( 11 % )   ; 3.3V          ; --           ;
; 3        ; 26 / 26 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 27 / 27 ( 100 % ) ; 3.3V          ; --           ;
; 5        ; 21 / 25 ( 84 % )  ; 3.3V          ; --           ;
; 6        ; 2 / 14 ( 14 % )   ; 3.3V          ; --           ;
; 7        ; 0 / 26 ( 0 % )    ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )    ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; reset_n                                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; TFT_DE                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; TFT_BL                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; TFT_RGB[1]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; TFT_VS                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; TFT_VCLK                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; TFT_RGB[4]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; sdram_dq[11]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K9       ; 76         ; 4        ; sdram_dq[9]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; cmos_data[0]                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; TFT_HS                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; TFT_RGB[9]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; TFT_RGB[3]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; TFT_RGB[2]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; cmos_data[6]                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 68         ; 3        ; sdram_dq[12]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 77         ; 4        ; sdram_dq[10]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 88         ; 4        ; sdram_addr[1]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 99         ; 4        ; sdram_addr[6]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; TFT_RGB[10]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; TFT_RGB[8]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; TFT_RGB[6]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; TFT_RGB[0]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; cmos_pclk                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; cmos_vsync                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 59         ; 3        ; cmos_data[2]                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 69         ; 3        ; sdram_dq[13]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 78         ; 4        ; sdram_ba[1]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; sdram_addr[10]                                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; sdram_addr[5]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; TFT_RGB[7]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; cmos_href                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; cmos_xclk                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 56         ; 3        ; cmos_data[4]                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; sdram_dq[14]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 79         ; 4        ; sdram_ras_n                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; sdram_addr[12]                                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; sdram_addr[4]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; TFT_RGB[11]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; TFT_RGB[14]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; TFT_RGB[5]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; cmos_pwdn                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; cmos_data[7]                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; cmos_data[5]                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; cmos_data[1]                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 89         ; 4        ; sdram_dq[15]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; sdram_addr[0]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sdram_addr[2]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; TFT_RGB[12]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; TFT_RGB[15]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; sdram_dq[0]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; sdram_dq[2]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; sdram_dq[4]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; sdram_dq[6]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; cmos_sdat                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; sdram_dq[7]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; sdram_dq[8]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; sdram_dqm[1]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; sdram_cas_n                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; sdram_cs_n                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; sdram_addr[11]                                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; sdram_addr[8]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; TFT_RGB[13]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; cmos_sclk                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; sdram_dq[1]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; sdram_dq[3]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; sdram_dq[5]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; cmos_data[3]                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; cmos_rst_n                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; sdram_dqm[0]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; sdram_we_n                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; sdram_clk                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; sdram_cke                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; sdram_ba[0]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 92         ; 4        ; sdram_addr[3]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 95         ; 4        ; sdram_addr[9]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; sdram_addr[7]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                    ;
+-------------------------------+----------------------------------------------------------------+
; Name                          ; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------+
; SDC pin name                  ; pll|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                         ;
; Compensate clock              ; clock0                                                         ;
; Compensated input/output pins ; --                                                             ;
; Switchover type               ; --                                                             ;
; Input frequency 0             ; 50.0 MHz                                                       ;
; Input frequency 1             ; --                                                             ;
; Nominal PFD frequency         ; 50.0 MHz                                                       ;
; Nominal VCO frequency         ; 599.9 MHz                                                      ;
; VCO post scale K counter      ; 2                                                              ;
; VCO frequency control         ; Auto                                                           ;
; VCO phase shift step          ; 208 ps                                                         ;
; VCO multiply                  ; --                                                             ;
; VCO divide                    ; --                                                             ;
; Freq min lock                 ; 25.0 MHz                                                       ;
; Freq max lock                 ; 54.18 MHz                                                      ;
; M VCO Tap                     ; 4                                                              ;
; M Initial                     ; 2                                                              ;
; M value                       ; 12                                                             ;
; N value                       ; 1                                                              ;
; Charge pump current           ; setting 1                                                      ;
; Loop filter resistance        ; setting 27                                                     ;
; Loop filter capacitance       ; setting 0                                                      ;
; Bandwidth                     ; 680 kHz to 980 kHz                                             ;
; Bandwidth type                ; Medium                                                         ;
; Real time reconfigurable      ; Off                                                            ;
; Scan chain MIF file           ; --                                                             ;
; Preserve PLL counter order    ; Off                                                            ;
; PLL location                  ; PLL_1                                                          ;
; Inclk0 signal                 ; clk                                                            ;
; Inclk1 signal                 ; --                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                  ;
; Inclk1 signal type            ; --                                                             ;
+-------------------------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+
; Name                                                                       ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                    ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 2       ; 4       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -90 (-2500 ps) ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 3    ; 5   ; 30.0 MHz         ; 0 (0 ps)       ; 2.25 (208 ps)    ; 50/50      ; C3      ; 20            ; 10/10 Even ; --            ; 2       ; 4       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 12   ; 25  ; 24.0 MHz         ; 0 (0 ps)       ; 1.80 (208 ps)    ; 50/50      ; C2      ; 25            ; 13/12 Odd  ; --            ; 2       ; 4       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                 ; Library Name ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |OV5640_SDRAM                                               ; 1976 (3)    ; 903 (0)                   ; 0 (0)         ; 37584       ; 6    ; 30           ; 18      ; 6         ; 78   ; 0            ; 1073 (2)     ; 229 (0)           ; 674 (1)          ; |OV5640_SDRAM                                                                                                                                                                       ;              ;
;    |CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|              ; 41 (41)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 4 (4)             ; 31 (31)          ; |OV5640_SDRAM|CMOS_Capture_RGB565:u_CMOS_Capture_RGB565                                                                                                                             ;              ;
;    |I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|        ; 576 (70)    ; 76 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 500 (14)     ; 9 (9)             ; 67 (30)          ; |OV5640_SDRAM|I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565                                                                                                                       ;              ;
;       |I2C_Controller:u_I2C_Controller|                     ; 134 (134)   ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (114)    ; 0 (0)             ; 20 (20)          ; |OV5640_SDRAM|I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller                                                                                       ;              ;
;       |I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config| ; 389 (389)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 372 (372)    ; 0 (0)             ; 17 (17)          ; |OV5640_SDRAM|I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config                                                                   ;              ;
;    |Sdram_Control_4Port:Sdram_Control_4Port|                ; 683 (203)   ; 501 (126)                 ; 0 (0)         ; 18432       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 181 (77)     ; 155 (11)          ; 347 (115)        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port                                                                                                                               ;              ;
;       |Sdram_RD_FIFO:read_fifo1|                            ; 138 (0)     ; 116 (0)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 56 (0)            ; 60 (0)           ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1                                                                                                      ;              ;
;          |dcfifo:dcfifo_component|                          ; 138 (0)     ; 116 (0)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 56 (0)            ; 60 (0)           ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ;              ;
;             |dcfifo_peq1:auto_generated|                    ; 138 (41)    ; 116 (30)                  ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (5)       ; 56 (24)           ; 60 (9)           ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated                                                   ;              ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|            ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                   ;              ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|            ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                   ;              ;
;                |a_graycounter_1lc:wrptr_g1p|                ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 15 (15)          ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p                       ;              ;
;                |a_graycounter_577:rdptr_g1p|                ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 15 (15)          ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p                       ;              ;
;                |alt_synch_pipe_qld:rs_dgwp|                 ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 6 (0)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp                        ;              ;
;                   |dffpipe_pe9:dffpipe13|                   ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 6 (6)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13  ;              ;
;                |alt_synch_pipe_rld:ws_dgrp|                 ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 3 (0)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp                        ;              ;
;                   |dffpipe_qe9:dffpipe16|                   ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 3 (3)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16  ;              ;
;                |altsyncram_rf51:fifo_ram|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram                          ;              ;
;                |cmpr_n76:rdempty_eq_comp|                   ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp                          ;              ;
;                |cmpr_n76:wrfull_eq_comp|                    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:wrfull_eq_comp                           ;              ;
;                |dffpipe_oe9:ws_brp|                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp                                ;              ;
;                |dffpipe_oe9:ws_bwp|                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp                                ;              ;
;       |Sdram_WR_FIFO:write_fifo1|                           ; 137 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 52 (0)            ; 65 (0)           ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|                          ; 137 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 52 (0)            ; 65 (0)           ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ;              ;
;             |dcfifo_peq1:auto_generated|                    ; 137 (41)    ; 116 (30)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (5)       ; 52 (22)           ; 65 (11)          ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated                                                  ;              ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|            ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ;              ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|            ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ;              ;
;                |a_graycounter_1lc:wrptr_g1p|                ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ;              ;
;                |a_graycounter_577:rdptr_g1p|                ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 17 (17)          ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p                      ;              ;
;                |alt_synch_pipe_qld:rs_dgwp|                 ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp                       ;              ;
;                   |dffpipe_pe9:dffpipe13|                   ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;              ;
;                |alt_synch_pipe_rld:ws_dgrp|                 ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp                       ;              ;
;                   |dffpipe_qe9:dffpipe16|                   ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;              ;
;                |altsyncram_rf51:fifo_ram|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram                         ;              ;
;                |cmpr_n76:rdempty_eq_comp|                   ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp                         ;              ;
;                |cmpr_n76:wrfull_eq_comp|                    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:wrfull_eq_comp                          ;              ;
;                |dffpipe_oe9:rs_brp|                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp                               ;              ;
;                |dffpipe_oe9:rs_bwp|                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp                               ;              ;
;       |Sdram_WR_FIFO:write_fifo2|                           ; 53 (0)      ; 33 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 10 (0)            ; 25 (0)           ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|                          ; 53 (0)      ; 33 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 10 (0)            ; 25 (0)           ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                             ;              ;
;             |dcfifo_peq1:auto_generated|                    ; 53 (19)     ; 33 (10)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (7)       ; 10 (6)            ; 25 (4)           ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated                                                  ;              ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|            ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ;              ;
;                |a_graycounter_577:rdptr_g1p|                ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p                      ;              ;
;                |altsyncram_rf51:fifo_ram|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram                         ;              ;
;                |cmpr_n76:rdempty_eq_comp|                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp                         ;              ;
;                |dffpipe_oe9:rs_brp|                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 5 (5)            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp                               ;              ;
;       |command:command1|                                    ; 71 (71)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 8 (8)             ; 44 (44)          ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1                                                                                                              ;              ;
;       |control_interface:control1|                          ; 86 (86)     ; 61 (61)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 18 (18)           ; 43 (43)          ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1                                                                                                    ;              ;
;    |TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|          ; 56 (56)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 25 (25)          ; |OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit                                                                                                                         ;              ;
;    |pll:pll|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|pll:pll                                                                                                                                                               ;              ;
;       |altpll:altpll_component|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|pll:pll|altpll:altpll_component                                                                                                                                       ;              ;
;          |pll_altpll:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                             ;              ;
;    |sobel:sobel_inst|                                       ; 620 (25)    ; 267 (2)                   ; 0 (0)         ; 19152       ; 3    ; 30           ; 18      ; 6         ; 0    ; 0            ; 353 (9)      ; 61 (0)            ; 206 (15)         ; |OV5640_SDRAM|sobel:sobel_inst                                                                                                                                                      ;              ;
;       |LineBuffer:LineBuffer_inst|                          ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 19152       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|LineBuffer:LineBuffer_inst                                                                                                                           ;              ;
;          |altshift_taps:ALTSHIFT_TAPS_component|            ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 19152       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                     ;              ;
;             |shift_taps_6rv:auto_generated|                 ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 19152       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated                                                       ;              ;
;                |altsyncram_5ka1:altsyncram2|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 19152       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2                           ;              ;
;                |cntr_auf:cntr1|                             ; 15 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 10 (10)          ; |OV5640_SDRAM|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1                                        ;              ;
;                   |cmpr_7ic:cmpr4|                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4                         ;              ;
;       |MAC_3:x0|                                            ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x0                                                                                                                                             ;              ;
;          |altmult_add:ALTMULT_ADD_component|                ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component                                                                                                           ;              ;
;             |mult_add_fk74:auto_generated|                  ; 44 (36)     ; 26 (18)                   ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (18)      ; 8 (0)             ; 18 (18)          ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                              ;              ;
;                |ded_mult_1ba1:ded_mult1|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                      ;              ;
;                |ded_mult_1ba1:ded_mult2|                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                      ;              ;
;                |ded_mult_3f91:ded_mult3|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                      ;              ;
;       |MAC_3:x1|                                            ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 7 (0)             ; 19 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x1                                                                                                                                             ;              ;
;          |altmult_add:ALTMULT_ADD_component|                ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 7 (0)             ; 19 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component                                                                                                           ;              ;
;             |mult_add_fk74:auto_generated|                  ; 44 (36)     ; 26 (18)                   ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (18)      ; 7 (0)             ; 19 (18)          ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                              ;              ;
;                |ded_mult_1ba1:ded_mult1|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                      ;              ;
;                |ded_mult_1ba1:ded_mult2|                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                      ;              ;
;                |ded_mult_3f91:ded_mult3|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                      ;              ;
;       |MAC_3:x2|                                            ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x2                                                                                                                                             ;              ;
;          |altmult_add:ALTMULT_ADD_component|                ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component                                                                                                           ;              ;
;             |mult_add_fk74:auto_generated|                  ; 44 (36)     ; 26 (18)                   ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (18)      ; 8 (0)             ; 18 (18)          ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                              ;              ;
;                |ded_mult_1ba1:ded_mult1|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                      ;              ;
;                |ded_mult_1ba1:ded_mult2|                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                      ;              ;
;                |ded_mult_3f91:ded_mult3|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                      ;              ;
;       |MAC_3:y0|                                            ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y0                                                                                                                                             ;              ;
;          |altmult_add:ALTMULT_ADD_component|                ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component                                                                                                           ;              ;
;             |mult_add_fk74:auto_generated|                  ; 44 (36)     ; 26 (18)                   ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (18)      ; 8 (0)             ; 18 (18)          ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                              ;              ;
;                |ded_mult_1ba1:ded_mult1|                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                      ;              ;
;                |ded_mult_1ba1:ded_mult2|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                      ;              ;
;                |ded_mult_3f91:ded_mult3|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                      ;              ;
;       |MAC_3:y1|                                            ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y1                                                                                                                                             ;              ;
;          |altmult_add:ALTMULT_ADD_component|                ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component                                                                                                           ;              ;
;             |mult_add_fk74:auto_generated|                  ; 44 (36)     ; 26 (18)                   ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (18)      ; 8 (0)             ; 18 (18)          ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                              ;              ;
;                |ded_mult_1ba1:ded_mult1|                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                      ;              ;
;                |ded_mult_1ba1:ded_mult2|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                      ;              ;
;                |ded_mult_3f91:ded_mult3|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                      ;              ;
;       |MAC_3:y2|                                            ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y2                                                                                                                                             ;              ;
;          |altmult_add:ALTMULT_ADD_component|                ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component                                                                                                           ;              ;
;             |mult_add_fk74:auto_generated|                  ; 44 (36)     ; 26 (18)                   ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (18)      ; 8 (0)             ; 18 (18)          ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                              ;              ;
;                |ded_mult_1ba1:ded_mult1|                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                      ;              ;
;                |ded_mult_1ba1:ded_mult2|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                      ;              ;
;                |ded_mult_3f91:ded_mult3|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                      ;              ;
;       |PA_3:pa0|                                            ; 48 (0)      ; 39 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 7 (0)             ; 33 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|PA_3:pa0                                                                                                                                             ;              ;
;          |parallel_add:parallel_add_component|              ; 48 (0)      ; 39 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 7 (0)             ; 33 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component                                                                                                         ;              ;
;             |par_add_n9f:auto_generated|                    ; 48 (48)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 7 (7)             ; 33 (33)          ; |OV5640_SDRAM|sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated                                                                              ;              ;
;       |PA_3:pa1|                                            ; 47 (0)      ; 38 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 7 (0)             ; 31 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|PA_3:pa1                                                                                                                                             ;              ;
;          |parallel_add:parallel_add_component|              ; 47 (0)      ; 38 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 7 (0)             ; 31 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component                                                                                                         ;              ;
;             |par_add_n9f:auto_generated|                    ; 47 (47)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 7 (7)             ; 31 (31)          ; |OV5640_SDRAM|sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated                                                                              ;              ;
;       |SQRT:sqrt0|                                          ; 229 (0)     ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 206 (0)      ; 0 (0)             ; 23 (0)           ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0                                                                                                                                           ;              ;
;          |altsqrt:ALTSQRT_component|                        ; 229 (82)    ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 206 (81)     ; 0 (0)             ; 23 (9)           ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component                                                                                                                 ;              ;
;             |dffpipe:a_delay|                               ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay                                                                                                 ;              ;
;             |dffpipe:b_dffe[7]|                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]                                                                                               ;              ;
;             |dffpipe:r_dffe[7]|                             ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]                                                                                               ;              ;
;             |lpm_add_sub:subtractors[10]|                   ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                     ;              ;
;                |add_sub_qqc:auto_generated|                 ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                          ;              ;
;             |lpm_add_sub:subtractors[11]|                   ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]                                                                                     ;              ;
;                |add_sub_rqc:auto_generated|                 ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated                                                          ;              ;
;             |lpm_add_sub:subtractors[12]|                   ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]                                                                                     ;              ;
;                |add_sub_sqc:auto_generated|                 ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated                                                          ;              ;
;             |lpm_add_sub:subtractors[13]|                   ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]                                                                                     ;              ;
;                |add_sub_tqc:auto_generated|                 ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated                                                          ;              ;
;             |lpm_add_sub:subtractors[14]|                   ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]                                                                                     ;              ;
;                |add_sub_uqc:auto_generated|                 ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated                                                          ;              ;
;             |lpm_add_sub:subtractors[15]|                   ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]                                                                                     ;              ;
;                |add_sub_vqc:auto_generated|                 ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_vqc:auto_generated                                                          ;              ;
;             |lpm_add_sub:subtractors[6]|                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                      ;              ;
;                |add_sub_fpc:auto_generated|                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                           ;              ;
;             |lpm_add_sub:subtractors[7]|                    ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                      ;              ;
;                |add_sub_nqc:auto_generated|                 ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                           ;              ;
;             |lpm_add_sub:subtractors[8]|                    ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                      ;              ;
;                |add_sub_oqc:auto_generated|                 ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                           ;              ;
;             |lpm_add_sub:subtractors[9]|                    ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                      ;              ;
;                |add_sub_pqc:auto_generated|                 ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                           ;              ;
;       |lpm_mult:Mult0|                                      ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|lpm_mult:Mult0                                                                                                                                       ;              ;
;          |mult_rct:auto_generated|                          ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated                                                                                                               ;              ;
;       |lpm_mult:Mult1|                                      ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|lpm_mult:Mult1                                                                                                                                       ;              ;
;          |mult_rct:auto_generated|                          ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |OV5640_SDRAM|sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated                                                                                                               ;              ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; cmos_sclk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_xclk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_rst_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_pwdn      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_VCLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_HS         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_VS         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_DE         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_RGB[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_BL         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_sdat      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[0]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[1]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[2]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[3]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[4]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[5]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[6]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[7]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[8]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[10]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[11]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[12]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[13]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[14]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[15]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; clk            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; reset_n        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cmos_pclk      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cmos_data[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_href      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[1]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[5]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[6]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_data[7]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_vsync     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                               ;
+------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                            ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------+-------------------+---------+
; cmos_sdat                                                                                      ;                   ;         ;
;      - I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw1~1 ; 0                 ; 6       ;
;      - I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2~0 ; 0                 ; 6       ;
;      - I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3~0 ; 0                 ; 6       ;
;      - I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw4~4 ; 0                 ; 6       ;
; sdram_dq[0]                                                                                    ;                   ;         ;
; sdram_dq[1]                                                                                    ;                   ;         ;
; sdram_dq[2]                                                                                    ;                   ;         ;
; sdram_dq[3]                                                                                    ;                   ;         ;
; sdram_dq[4]                                                                                    ;                   ;         ;
; sdram_dq[5]                                                                                    ;                   ;         ;
; sdram_dq[6]                                                                                    ;                   ;         ;
; sdram_dq[7]                                                                                    ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[7]~feeder                              ; 0                 ; 6       ;
; sdram_dq[8]                                                                                    ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[8]~feeder                              ; 0                 ; 6       ;
; sdram_dq[9]                                                                                    ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[9]~feeder                              ; 0                 ; 6       ;
; sdram_dq[10]                                                                                   ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[10]~feeder                             ; 1                 ; 6       ;
; sdram_dq[11]                                                                                   ;                   ;         ;
; sdram_dq[12]                                                                                   ;                   ;         ;
; sdram_dq[13]                                                                                   ;                   ;         ;
; sdram_dq[14]                                                                                   ;                   ;         ;
; sdram_dq[15]                                                                                   ;                   ;         ;
; clk                                                                                            ;                   ;         ;
; reset_n                                                                                        ;                   ;         ;
; cmos_pclk                                                                                      ;                   ;         ;
; cmos_data[0]                                                                                   ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                          ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~0                                  ; 0                 ; 6       ;
; cmos_href                                                                                      ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0                        ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag~0                                   ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~0                                  ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~1                                  ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~2                                  ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~3                                  ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~4                                  ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~5                                  ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~6                                  ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~7                                  ; 0                 ; 6       ;
; cmos_data[1]                                                                                   ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                          ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~1                                  ; 0                 ; 6       ;
; cmos_data[2]                                                                                   ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                          ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~2                                  ; 0                 ; 6       ;
; cmos_data[3]                                                                                   ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                          ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~3                                  ; 0                 ; 6       ;
; cmos_data[4]                                                                                   ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                          ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~4                                  ; 0                 ; 6       ;
; cmos_data[5]                                                                                   ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                          ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~5                                  ; 0                 ; 6       ;
; cmos_data[6]                                                                                   ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                          ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~6                                  ; 1                 ; 6       ;
; cmos_data[7]                                                                                   ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                          ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~7                                  ; 0                 ; 6       ;
; cmos_vsync                                                                                     ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]~feeder                        ; 1                 ; 6       ;
+------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                       ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0                                                                           ; LCCOMB_X29_Y5_N2   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|SDO~3                                                      ; LCCOMB_X4_Y9_N20   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|always0~0                                                  ; LCCOMB_X3_Y10_N2   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk~13                                                    ; LCCOMB_X1_Y10_N14  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6]~13                                           ; LCCOMB_X3_Y10_N0   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|LessThan0~4                                                                                ; LCCOMB_X2_Y11_N6   ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[32]~0                                                                             ; LCCOMB_X7_Y11_N14  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_negclk                                                                                 ; LCCOMB_X1_Y10_N18  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                                                                  ; FF_X1_Y10_N5       ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                                                               ; FF_X5_Y11_N27      ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]~16                                                                            ; LCCOMB_X1_Y10_N0   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|CMD[1]~0                                                                                           ; LCCOMB_X28_Y8_N2   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan2~6                                                                                        ; LCCOMB_X28_Y9_N24  ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|op_2~16                ; LCCOMB_X12_Y10_N30 ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|valid_rdreq~0          ; LCCOMB_X12_Y7_N16  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|valid_wrreq~0          ; LCCOMB_X11_Y6_N6   ; 19      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|valid_rdreq~0         ; LCCOMB_X26_Y7_N6   ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|valid_wrreq~0         ; LCCOMB_X29_Y5_N16  ; 19      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|valid_rdreq~0         ; LCCOMB_X16_Y6_N30  ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]~2                                                                                       ; LCCOMB_X24_Y9_N24  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|always2~0                                                                                          ; LCCOMB_X28_Y9_N26  ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE                                                                                ; FF_X30_Y8_N15      ; 16      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]~1                                                                     ; LCCOMB_X31_Y9_N2   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|INIT_REQ                                                                ; FF_X29_Y10_N7      ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|LessThan0~3                                                             ; LCCOMB_X29_Y10_N10 ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ~1                                                               ; LCCOMB_X30_Y8_N6   ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]~5                                                                                       ; LCCOMB_X24_Y9_N30  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[8]~50                                                                                    ; LCCOMB_X25_Y12_N4  ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[8]~51                                                                                    ; LCCOMB_X29_Y9_N10  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21]~50                                                                                   ; LCCOMB_X25_Y9_N16  ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21]~51                                                                                   ; LCCOMB_X29_Y9_N2   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|Equal0~2                                                                                     ; LCCOMB_X17_Y8_N30  ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|TFT_DE~3                                                                                     ; LCCOMB_X17_Y9_N0   ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                        ; PIN_E1             ; 77      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; cmos_pclk                                                                                                                                  ; PIN_M2             ; 90      ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; comb~0                                                                                                                                     ; LCCOMB_X33_Y12_N2  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                     ; LCCOMB_X33_Y12_N2  ; 251     ; Async. clear                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; comb~1                                                                                                                                     ; LCCOMB_X33_Y12_N28 ; 234     ; Async. clear                          ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                 ; PLL_1              ; 406     ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                                 ; PLL_1              ; 376     ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; reset_n                                                                                                                                    ; PIN_E16            ; 26      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; reset_n                                                                                                                                    ; PIN_E16            ; 242     ; Async. clear                          ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|cout_actual ; LCCOMB_X16_Y11_N14 ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                            ;
+----------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                       ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; cmos_pclk                                                                  ; PIN_M2             ; 90      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; comb~0                                                                     ; LCCOMB_X33_Y12_N2  ; 251     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; comb~1                                                                     ; LCCOMB_X33_Y12_N28 ; 234     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 406     ; 6                                    ; Global Clock         ; GCLK0            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1              ; 376     ; 221                                  ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; reset_n                                                                    ; PIN_E16            ; 242     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
+----------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                             ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                                                                                                     ; 162     ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                                                                                                     ; 160     ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                                                                                                     ; 157     ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                                                                                                     ; 149     ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                                                                                                     ; 146     ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                                                                                                     ; 135     ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                                                                                                     ; 130     ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                                                                                                     ; 103     ;
; clk~input                                                                                                                                                                        ; 77      ;
; ~GND                                                                                                                                                                             ; 51      ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0]                                                                                    ; 46      ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1]                                                                                    ; 45      ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5]                                                                                    ; 35      ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3]                                                                                    ; 31      ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2]                                                                                    ; 29      ;
; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; 27      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|op_2~16                                                      ; 27      ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|INIT_REQ                                                                                                      ; 26      ;
; Sdram_Control_4Port:Sdram_Control_4Port|ST[2]                                                                                                                                    ; 26      ;
; reset_n~input                                                                                                                                                                    ; 25      ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                                                                                                           ; 25      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|op_1~16                                                     ; 25      ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                                                                                                     ; 25      ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[32]~0                                                                                                                   ; 24      ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]~5                                                                                                                             ; 24      ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4]                                                                                    ; 24      ;
; Sdram_Control_4Port:Sdram_Control_4Port|always2~0                                                                                                                                ; 21      ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan2~6                                                                                                                              ; 21      ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; 21      ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|TFT_DE~3                                                                                                                           ; 21      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|valid_wrreq~0                                                ; 20      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|valid_rdreq~0                                               ; 20      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|valid_rdreq~0                                               ; 20      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|valid_wrreq~0                                               ; 20      ;
; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]                                                                                                                               ; 20      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Equal0~1                                                                                                                                 ; 20      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|valid_rdreq~0                                                ; 19      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated|op_1~32                                                             ; 19      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated|op_1~30                                                             ; 19      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated|op_1~28                                                             ; 19      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated|op_1~24                                                             ; 19      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated|op_1~20                                                              ; 19      ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6]                                                                                    ; 19      ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                        ; 18      ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_negclk                                                                                                                       ; 18      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated|op_1~34                                                             ; 18      ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|LessThan0~4                                                                                                                      ; 17      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated|op_1~14                                                              ; 17      ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ~1                                                                                                     ; 16      ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[8]~51                                                                                                                          ; 16      ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[8]~50                                                                                                                          ; 16      ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21]~51                                                                                                                         ; 16      ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21]~50                                                                                                                         ; 16      ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0                                                                                                                 ; 16      ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                         ; 16      ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE                                                                                                                      ; 16      ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|LessThan0~3                                                                                                   ; 15      ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|Equal0~2                                                                                                                           ; 15      ;
; sobel:sobel_inst|oDATA[1]                                                                                                                                                        ; 15      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Equal6~0                                                                                                                                 ; 14      ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; 14      ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|always4~0                                                                                                               ; 12      ;
; cmos_href~input                                                                                                                                                                  ; 11      ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag~1                                                                                                               ; 11      ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit                                                                                          ; 11      ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; 11      ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|cout_actual                                       ; 10      ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; 10      ;
; Sdram_Control_4Port:Sdram_Control_4Port|ST[9]~2                                                                                                                                  ; 10      ;
; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; 10      ;
; Sdram_Control_4Port:Sdram_Control_4Port|ST[1]~0                                                                                                                                  ; 9       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0]                                                                                                 ; 9       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1]                                                                                                 ; 9       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|LessThan1~0                                                                                                                      ; 9       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                                                                                                        ; 9       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; 9       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; 8       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; 8       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; 8       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; 8       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Equal5~2                                                                                                                                 ; 8       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]~16                                                                                                                  ; 8       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|always0~0                                                                                        ; 8       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                                ; 8       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                                ; 8       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                                ; 8       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                                ; 8       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                                ; 8       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                                ; 8       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                                ; 8       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                                ; 8       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                                ; 8       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                                ; 8       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; 8       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end                                                                                          ; 8       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[0]                                                                                                        ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; 7       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                                                      ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|ST[1]                                                                                                                                    ; 7       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6]~13                                                                                 ; 7       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|Decoder0~1                                                                                       ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[9]                                                                                                 ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                   ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5]                                                   ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Write                                                                                                                                    ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[2]                                                                                                 ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[15]                                                                                                ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[14]                                                                                                ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; 5       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                        ; 5       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                        ; 5       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                        ; 5       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                        ; 5       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr0~1                                                                    ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|PM_STOP                                                                                                                                  ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[1]                                                   ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4]                                                   ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[7]                                                   ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[8]                                                   ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                   ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Equal4~0                                                                                                                                 ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Pre_RD                                                                                                                                   ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; 5       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr3~0                                                                    ; 5       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]                                                                                                                        ; 5       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[9]                                                                                                                        ; 5       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                        ; 5       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                        ; 5       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10]                                                                                                                       ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[5]                                                                                                 ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[3]                                                                                                 ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[4]                                                                                                 ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[8]                                                                                                 ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[7]                                                                                                 ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[6]                                                                                                 ; 5       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated|op_1~8                                                               ; 5       ;
; sobel:sobel_inst|Add0~38                                                                                                                                                         ; 5       ;
; sobel:sobel_inst|Add0~36                                                                                                                                                         ; 5       ;
; cmos_sdat~input                                                                                                                                                                  ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~1                             ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; 4       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|LessThan0~0                                                                                                                            ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~0                              ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~2                             ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~2                             ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; 4       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                        ; 4       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr0~0                                                                    ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]~1                                                                                                           ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor3                        ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor6                        ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]                                                   ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor3                         ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor3                         ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3]                                                   ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor6                         ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor6                         ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                   ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor3                        ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin|xor3                        ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor6                        ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin|xor6                        ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|always0~5                                                                                                               ; 4       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1~0                                                                                          ; 4       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw1~0                                                                                          ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]~15                                                                                                                ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]                                                                                                                               ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|mWR                                                                                                                                      ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag~0                                                                                                               ; 4       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|Equal1~3                                                                                                                           ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Equal7~0                                                                                                                                 ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|ST[4]                                                                                                                                    ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|ST[8]                                                                                                                                    ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|ST[3]                                                                                                                                    ; 4       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr3~1                                                                    ; 4       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                                                                                                        ; 4       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                                                                                                   ; 4       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                                                                                                   ; 4       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                        ; 4       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk                                                                                             ; 4       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw4~0                                                                                          ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[3]                               ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[4]                               ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[5]                               ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[6]                               ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[7]                               ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[2]                               ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[1]                               ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[9]                               ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[10]                              ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[11]                              ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[12]                              ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[13]                              ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[14]                              ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[15]                              ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[0]                               ; 4       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[8]                               ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~34                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~32                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~30                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~28                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~26                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~24                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~22                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~20                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~18                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~16                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~14                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~12                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~10                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~8                                                                                  ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~6                                                                                  ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~4                                                                                  ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~2                                                                                  ; 4       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~0                                                                                  ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~34                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~32                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~30                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~28                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~26                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~24                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~22                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~20                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~18                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~16                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~14                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~12                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~10                                                                                 ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~8                                                                                  ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~6                                                                                  ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~4                                                                                  ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~2                                                                                  ; 4       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~0                                                                                  ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[13]                                                                                                ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK~_wirecell                                                                                                       ; 3       ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~1                              ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~0                              ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~2                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~1                              ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~4                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~4                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; 3       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                              ; 3       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                        ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]~0                                                                                                           ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|LOAD_MODE~1                                                                                                   ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|LessThan1~0                                                                                                   ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[7]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[8]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[1]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]~2                                                                                                                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1~2                                                                                          ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3~0                                                                                          ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|Selector9~0                                                                                      ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|Selector11~0                                                                                     ; 3       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated|op_1~1                                                               ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Equal7~1                                                                                                                                 ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2                                                                                            ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3                                                                                            ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2                                                                                            ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw1                                                                                            ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|Selector10~0                                                                                     ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                                                                                                   ; 3       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][4]                                                                                                   ; 3       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][6]                                                                                                   ; 3       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][8]                                                                                                   ; 3       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][10]                                                                                                  ; 3       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][12]                                                                                                  ; 3       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]                                                                                                  ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Equal5~0                                                                                                                                 ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r1                                                                                                                        ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr14~0                                                                   ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|Equal1~1                                                                                                                           ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                        ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                        ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                        ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                        ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                       ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                       ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[2]                                                                                                                        ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                        ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                        ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                        ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                        ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                        ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                        ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                        ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                        ; 3       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                       ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|Decoder0~0                                                                                       ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                                                                                                     ; 3       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[16]                              ; 3       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[17]                              ; 3       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[18]                              ; 3       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[19]                              ; 3       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[20]                              ; 3       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[21]                              ; 3       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[22]                              ; 3       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[23]                              ; 3       ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT15                                             ; 3       ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[20]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[20]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[19]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[19]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[19]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[18]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[18]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[18]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[17]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[17]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[17]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[8]                                                                                                                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[8]                                                                                                                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]                                                                                                                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[16]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[16]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[16]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[7]                                                                                                                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[15]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[15]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[15]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[6]                                                                                                                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[5]                                                                                                                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[14]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[14]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[14]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[4]                                                                                                                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[13]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[13]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[13]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[12]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[12]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[12]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[3]                                                                                                                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[11]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[11]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[11]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[10]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[10]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[10]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[9]                                                                                                                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[9]                                                                                                                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[9]                                                                                                                             ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[22]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[22]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[22]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[21]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[21]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[1]                                                                                                 ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[23]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[23]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23]                                                                                                                            ; 3       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; 3       ;
; cmos_data[7]~input                                                                                                                                                               ; 2       ;
; cmos_data[6]~input                                                                                                                                                               ; 2       ;
; cmos_data[5]~input                                                                                                                                                               ; 2       ;
; cmos_data[4]~input                                                                                                                                                               ; 2       ;
; cmos_data[3]~input                                                                                                                                                               ; 2       ;
; cmos_data[2]~input                                                                                                                                                               ; 2       ;
; cmos_data[1]~input                                                                                                                                                               ; 2       ;
; cmos_data[0]~input                                                                                                                                                               ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~101                                                                                                                      ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~100                                                                                                                      ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~99                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~98                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~97                                                                                                                       ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk~13                                                                                          ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|ram_address_b[8]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                             ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|cntr_cout[1]~0                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~2                              ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~5               ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~0               ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~3                             ; 2       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~2                                                                                                                      ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~2                              ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|CMD[1]~0                                                                                                                                 ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|LessThan0~2                                                                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~5                             ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~5                             ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr14~15                                                                  ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr14~1                                                                   ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr20~0                                                                   ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr0~11                                                                   ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr0~2                                                                    ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr2~3                                                                    ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr2~2                                                                    ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr2~1                                                                    ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr5~7                                                                    ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr4~8                                                                    ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr4~7                                                                    ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr4~5                                                                    ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr3~2                                                                    ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr4~0                                                                    ; 2       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe39                                                                                  ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|always3~0                                                                                                               ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|CMD[1]                                                                                                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|CMD[0]                                                                                                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|always4~4                                                                                                     ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|always4~0                                                                                                     ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|LOAD_MODE~2                                                                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|LessThan1~2                                                                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|LessThan1~1                                                                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|PRECHARGE~0                                                                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|ram_address_b[8]                                            ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|ram_address_b[8]                                            ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[32]                                                                                                                     ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|Mux1~17                                                                                          ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit~4                                                                                        ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor8                         ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|WRITEA                                                                                                        ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|READA                                                                                                         ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_done                                                                                                                 ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|Selector8~1                                                                                      ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw4~2                                                                                          ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2~0                                                                                          ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|Selector10~1                                                                                     ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw1~1                                                                                          ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|Decoder0~2                                                                                       ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Read~0                                                                                                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE~0                                                                                                                               ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Equal8~0                                                                                                                                 ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Write~0                                                                                                                                  ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]~4                                                                                                                             ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]~3                                                                                                                             ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]~1                                                                                                                             ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]~0                                                                                                                             ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|ST[9]~1                                                                                                                                  ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Pre_WR                                                                                                                                   ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|WE_N~0                                                                                                                  ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_initial                                                                                                              ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ack~2                                                                                            ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4                                                                                            ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3                                                                                            ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1                                                                                            ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw4                                                                                            ; 2       ;
; sobel:sobel_inst|oDATA~3                                                                                                                                                         ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][2]                                                                                                   ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][3]                                                                                                   ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~76                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~75                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~74                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~73                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~72                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~71                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~70                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~69                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~68                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~67                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~66                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~65                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][5]                                                                                                   ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~62                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~61                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~60                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~59                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~58                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~57                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~56                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~55                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~54                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~53                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~52                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][7]                                                                                                   ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~48                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~47                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~46                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~45                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~44                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~43                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~42                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~41                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~40                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~39                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~38                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][9]                                                                                                   ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~35                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~34                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~33                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~32                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~31                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~30                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~29                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~28                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~27                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][11]                                                                                                  ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~25                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~24                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~23                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~22                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~21                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~20                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][13]                                                                                                  ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~18                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~17                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~16                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~15                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~14                                                                                                                       ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]                                                                                                  ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0]                                                                                                 ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1]                                                                                                 ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2]                                                                                                 ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3]                                                                                                 ; 2       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[0]                                                                                                                        ; 2       ;
; comb~0                                                                                                                                                                           ; 2       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                        ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|DQM~0                                                                                                                                    ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Equal0~2                                                                                                                                 ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|ST[5]                                                                                                                                    ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|ST[6]                                                                                                                                    ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|ST[7]                                                                                                                                    ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|ST[9]                                                                                                                                    ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit~0                                                                                        ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|LessThan2~0                                                                                                                      ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|LessThan13~0                                                                                     ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|Decoder0~0                                                                   ; 2       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|LessThan0~1                                                                                                                        ; 2       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|Equal0~1                                                                                                                           ; 2       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|LessThan0~0                                                                                                                        ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_sclk~12                                                                                      ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|Mux1~0                                                                                           ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; 2       ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                              ; 2       ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                              ; 2       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~38                                                                                 ; 2       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~36                                                                                 ; 2       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~38                                                                                 ; 2       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|op_2~36                                                                                 ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[15]                                                                                                     ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[14]                                                                                                     ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[13]                                                                                                     ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[12]                                                                                                     ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[11]                                                                                                     ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[10]                                                                                                     ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[9]                                                                                                      ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[8]                                                                                                      ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[7]                                                                                                      ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[6]                                                                                                      ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[5]                                                                                                      ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[4]                                                                                                      ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[3]                                                                                                      ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[2]                                                                                                      ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[1]                                                                                                      ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[0]                                                                                                      ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[12]                                                                                                ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[11]                                                                                                ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[10]                                                                                                ; 2       ;
; sobel:sobel_inst|Add0~34                                                                                                                                                         ; 2       ;
; sobel:sobel_inst|Add0~32                                                                                                                                                         ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated|op_1~18                                                              ; 2       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated|op_1~12                                                              ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                                                                                                   ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                                                                                                   ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                                                                                                   ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                                                                                                   ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                                                                                                   ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                                                                                                   ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                                                                                                   ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                                                                                                                  ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                                                                                                                  ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                                                                                                                  ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                                                                                                                  ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                                                                                                                  ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                                                                                                                  ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                                                                                                   ; 2       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe39~feeder                                                                           ; 1       ;
; cmos_vsync~input                                                                                                                                                                 ; 1       ;
; sdram_dq[10]~input                                                                                                                                                               ; 1       ;
; sdram_dq[9]~input                                                                                                                                                                ; 1       ;
; sdram_dq[8]~input                                                                                                                                                                ; 1       ;
; sdram_dq[7]~input                                                                                                                                                                ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0~_wirecell            ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0~_wirecell            ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0~_wirecell             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]~0                                                 ; 1       ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe38~0                                                                                ; 1       ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe38~0                                                                                ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]~0                                                ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]~0                                                ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]~0                                                ; 1       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0]~0                                                                                               ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]~6                                                                                                                             ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr1~5                                                                    ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr1~4                                                                    ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr3~12                                                                   ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr3~11                                                                   ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr8~8                                                                    ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr8~7                                                                    ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr8~6                                                                    ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr8~5                                                                    ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr11~23                                                                  ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr11~22                                                                  ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr20~25                                                                  ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr20~24                                                                  ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr16~24                                                                  ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr16~23                                                                  ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr13~16                                                                  ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr13~15                                                                  ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr13~14                                                                  ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr13~13                                                                  ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr12~21                                                                  ; 1       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config|WideOr17~26                                                                  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REFRESH~2                                                                                                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]~5                                                                                                                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|always0~6                                                                                                               ; 1       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~103                                                                                                                      ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA~26                                                                                                                   ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA~25                                                                                                                   ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA~24                                                                                                                   ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA~23                                                                                                                   ; 1       ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|_~102                                                                                                                      ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay~7                                                                                                         ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay~6                                                                                                         ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[7]                                                                                                        ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[10]                                                                                                                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[9]                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[8]                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[7]                                                                                                                              ; 1       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4|aneb_result_wire[0]~2              ; 1       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4|aneb_result_wire[0]~1              ; 1       ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4|aneb_result_wire[0]~0              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay~5                                                                                                         ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                        ; 1       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|TFT_RGB[10]~3                                                                                                                      ; 1       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|TFT_RGB[9]~2                                                                                                                       ; 1       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|TFT_RGB[8]~1                                                                                                                       ; 1       ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|TFT_RGB[7]~0                                                                                                                       ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~7                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~6                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay~4                                                                                                         ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                           ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                           ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                           ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                           ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                           ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                           ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                           ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                           ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~5                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift~6                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift~5                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay~3                                                                                                         ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~9                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~8                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~7                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~4                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~3                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~9                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~8                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~7                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift~4                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay~2                                                                                                         ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                        ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~8                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~7                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~8                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~7                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~6                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~4               ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~3               ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~2               ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~1               ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~6                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift~3                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay~1                                                                                                         ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~7                                                                                                                           ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~6                                                                                                                           ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~5                                                                                                                           ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~4                                                                                                                           ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~3                                                                                                                           ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~2                                                                                                                           ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~1                                                                                                                           ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~0                                                                                                                           ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~6                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~6                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~5                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~4                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~0                             ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag~0                                                                                                                            ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~5                                                                                                                      ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~4                                                                                                                      ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|Add0~0                                                                                                                                 ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~3                                                                                                                      ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~1                                                                                                                      ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0                                                                                                                      ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~5                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~4                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~3                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID~0                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9~0                     ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                          ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                          ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                          ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                          ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                          ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                          ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                          ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                          ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                          ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                          ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Selector0~0                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Selector1~0                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write~1                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write~0                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read~1                                                                                                               ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read~0                                                                                                               ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift~2                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK~0                                                                                                               ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay~0                                                                                                         ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]~43                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|LessThan0~1                                                                                                   ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|LessThan0~0                                                                                                   ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan3~2                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan3~1                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan3~0                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[8]~49                                                                                                                          ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[8]~48                                                                                                                          ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan2~5                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan2~4                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan2~3                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan2~2                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan2~1                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan2~0                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan1~2                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan1~1                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan1~0                                                                                                                              ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21]~49                                                                                                                         ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21]~48                                                                                                                         ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[7]                                                                                                                          ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[6]                                                                                                                          ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[5]                                                                                                                          ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[4]                                                                                                                          ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[3]                                                                                                                          ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[2]                                                                                                                          ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[1]                                                                                                                          ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[0]                                                                                                                          ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~3                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~1                             ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1~0                    ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|_~0                             ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------+----------------------+-----------------+-----------------+
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 512                         ; 4                           ; 512                         ; 4                           ; 2048                ; 1    ; None ; M9K_X15_Y6_N0                                  ; Don't care           ; Old data        ; Old data        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X27_Y7_N0                                  ; Don't care           ; Old data        ; Old data        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X15_Y5_N0                                  ; Don't care           ; Old data        ; Old data        ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ALTSYNCRAM   ; M9K  ; Simple Dual Port ; Single Clock ; 798          ; 24           ; 798          ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 19152 ; 798                         ; 24                          ; 798                         ; 24                          ; 19152               ; 3    ; None ; M9K_X15_Y13_N0, M9K_X15_Y12_N0, M9K_X15_Y11_N0 ; Old data             ; Old data        ; Old data        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 18          ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 6           ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 15          ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 30          ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 6           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 18          ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                           ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated|mac_out4                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                                           ;                            ; DSPMULT_X20_Y21_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated|mac_out6                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                                           ;                            ; DSPMULT_X20_Y22_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated|w321w[0]                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                                           ;                            ; DSPMULT_X20_Y19_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated|mac_out4                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                                           ;                            ; DSPMULT_X20_Y12_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated|mac_out6                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                                           ;                            ; DSPMULT_X20_Y11_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated|w321w[0]                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                                           ;                            ; DSPMULT_X20_Y15_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9  ;                            ; DSPMULT_X20_Y17_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y20_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9  ;                            ; DSPMULT_X20_Y20_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y18_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11 ;                            ; DSPMULT_X20_Y18_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9  ;                            ; DSPMULT_X20_Y16_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y13_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9  ;                            ; DSPMULT_X20_Y13_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y14_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11 ;                            ; DSPMULT_X20_Y14_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9  ;                            ; DSPMULT_X20_Y8_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9  ;                            ; DSPMULT_X20_Y10_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11 ;                            ; DSPMULT_X20_Y9_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y17_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9  ;                            ; DSPMULT_X20_Y17_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9  ;                            ; DSPMULT_X20_Y20_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11 ;                            ; DSPMULT_X20_Y18_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y16_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9  ;                            ; DSPMULT_X20_Y16_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9  ;                            ; DSPMULT_X20_Y13_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11 ;                            ; DSPMULT_X20_Y14_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y8_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9  ;                            ; DSPMULT_X20_Y8_N1  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y10_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9  ;                            ; DSPMULT_X20_Y10_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y9_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11 ;                            ; DSPMULT_X20_Y9_N1  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 2,658 / 32,401 ( 8 % )  ;
; C16 interconnects           ; 27 / 1,326 ( 2 % )      ;
; C4 interconnects            ; 1,285 / 21,816 ( 6 % )  ;
; Direct links                ; 515 / 32,401 ( 2 % )    ;
; Global clocks               ; 8 / 10 ( 80 % )         ;
; Local interconnects         ; 1,055 / 10,320 ( 10 % ) ;
; R24 interconnects           ; 39 / 1,289 ( 3 % )      ;
; R4 interconnects            ; 1,465 / 28,186 ( 5 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 10.98) ; Number of LABs  (Total = 180) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 16                            ;
; 2                                           ; 17                            ;
; 3                                           ; 6                             ;
; 4                                           ; 0                             ;
; 5                                           ; 3                             ;
; 6                                           ; 2                             ;
; 7                                           ; 0                             ;
; 8                                           ; 1                             ;
; 9                                           ; 20                            ;
; 10                                          ; 5                             ;
; 11                                          ; 8                             ;
; 12                                          ; 7                             ;
; 13                                          ; 7                             ;
; 14                                          ; 7                             ;
; 15                                          ; 14                            ;
; 16                                          ; 67                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.45) ; Number of LABs  (Total = 180) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 89                            ;
; 1 Clock                            ; 108                           ;
; 1 Clock enable                     ; 37                            ;
; 1 Sync. clear                      ; 13                            ;
; 1 Sync. load                       ; 6                             ;
; 2 Clock enables                    ; 1                             ;
; 2 Clocks                           ; 7                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 15.43) ; Number of LABs  (Total = 180) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 11                            ;
; 2                                            ; 13                            ;
; 3                                            ; 5                             ;
; 4                                            ; 9                             ;
; 5                                            ; 2                             ;
; 6                                            ; 0                             ;
; 7                                            ; 1                             ;
; 8                                            ; 0                             ;
; 9                                            ; 11                            ;
; 10                                           ; 2                             ;
; 11                                           ; 4                             ;
; 12                                           ; 1                             ;
; 13                                           ; 3                             ;
; 14                                           ; 2                             ;
; 15                                           ; 12                            ;
; 16                                           ; 24                            ;
; 17                                           ; 2                             ;
; 18                                           ; 13                            ;
; 19                                           ; 5                             ;
; 20                                           ; 11                            ;
; 21                                           ; 1                             ;
; 22                                           ; 7                             ;
; 23                                           ; 5                             ;
; 24                                           ; 4                             ;
; 25                                           ; 4                             ;
; 26                                           ; 4                             ;
; 27                                           ; 9                             ;
; 28                                           ; 2                             ;
; 29                                           ; 5                             ;
; 30                                           ; 3                             ;
; 31                                           ; 1                             ;
; 32                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.98) ; Number of LABs  (Total = 180) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 25                            ;
; 2                                               ; 16                            ;
; 3                                               ; 14                            ;
; 4                                               ; 13                            ;
; 5                                               ; 7                             ;
; 6                                               ; 9                             ;
; 7                                               ; 9                             ;
; 8                                               ; 3                             ;
; 9                                               ; 26                            ;
; 10                                              ; 15                            ;
; 11                                              ; 11                            ;
; 12                                              ; 9                             ;
; 13                                              ; 7                             ;
; 14                                              ; 6                             ;
; 15                                              ; 3                             ;
; 16                                              ; 5                             ;
; 17                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 12.88) ; Number of LABs  (Total = 180) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 4                             ;
; 3                                            ; 15                            ;
; 4                                            ; 12                            ;
; 5                                            ; 7                             ;
; 6                                            ; 8                             ;
; 7                                            ; 9                             ;
; 8                                            ; 7                             ;
; 9                                            ; 10                            ;
; 10                                           ; 9                             ;
; 11                                           ; 7                             ;
; 12                                           ; 11                            ;
; 13                                           ; 4                             ;
; 14                                           ; 3                             ;
; 15                                           ; 5                             ;
; 16                                           ; 5                             ;
; 17                                           ; 1                             ;
; 18                                           ; 8                             ;
; 19                                           ; 11                            ;
; 20                                           ; 15                            ;
; 21                                           ; 5                             ;
; 22                                           ; 7                             ;
; 23                                           ; 7                             ;
; 24                                           ; 1                             ;
; 25                                           ; 0                             ;
; 26                                           ; 2                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 0                             ;
; 30                                           ; 3                             ;
; 31                                           ; 0                             ;
; 32                                           ; 1                             ;
; 33                                           ; 0                             ;
; 34                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 78        ; 0            ; 78        ; 0            ; 0            ; 78        ; 78        ; 0            ; 78        ; 78        ; 0            ; 0            ; 0            ; 0            ; 30           ; 0            ; 0            ; 30           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 78        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 78           ; 0         ; 78           ; 78           ; 0         ; 0         ; 78           ; 0         ; 0         ; 78           ; 78           ; 78           ; 78           ; 48           ; 78           ; 78           ; 48           ; 78           ; 78           ; 78           ; 78           ; 78           ; 78           ; 78           ; 78           ; 78           ; 0         ; 78           ; 78           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; cmos_sclk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_xclk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_rst_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pwdn          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_VCLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_DE             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_RGB[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_BL             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_sdat          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset_n            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pclk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_href          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_vsync         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                         ;
+-------------------------------------------------+-------------------------------------------------+-------------------+
; Source Clock(s)                                 ; Destination Clock(s)                            ; Delay Added in ns ;
+-------------------------------------------------+-------------------------------------------------+-------------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 6.3               ;
; I/O                                             ; clk                                             ; 5.4               ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.6               ;
+-------------------------------------------------+-------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                  ; Destination Register                                                                                                                                                           ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; clk                                                                                                                                                                              ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                                                                                                                ; 1.201             ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                                ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a1~portb_address_reg0    ; 0.348             ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                                ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a1~portb_address_reg0    ; 0.348             ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                                ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a1~portb_address_reg0    ; 0.347             ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                                ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a1~portb_address_reg0    ; 0.347             ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                                ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a1~portb_address_reg0    ; 0.347             ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                                ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a1~portb_address_reg0    ; 0.347             ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                                ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a1~portb_address_reg0    ; 0.347             ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                                ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a1~portb_address_reg0    ; 0.347             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.223             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.223             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.223             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.223             ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                                ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a1~portb_address_reg0    ; 0.160             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                     ; 0.142             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                ; 0.137             ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[19]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[10]                                                                                                                ; 0.132             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                             ; 0.132             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                             ; 0.131             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                             ; 0.128             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                             ; 0.126             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.106             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.106             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                     ; 0.072             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]               ; 0.071             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; 0.071             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                     ; 0.069             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]               ; 0.069             ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                      ; 0.058             ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                      ; 0.058             ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                                ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a1~portb_address_reg0    ; 0.036             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                ; 0.024             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                     ; 0.022             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                     ; 0.022             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                     ; 0.020             ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                     ; 0.019             ;
; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                     ; 0.019             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                             ; 0.016             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; 0.013             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                             ; 0.012             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                             ; 0.012             ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]                                                                                                                 ; 0.011             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                             ; 0.011             ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[11]                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|SA[11]                                                                                                                                 ; 0.010             ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[6]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|SA[6]                                                                                                                                  ; 0.010             ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[5]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|SA[5]                                                                                                                                  ; 0.010             ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[4]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|SA[4]                                                                                                                                  ; 0.010             ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|RAS_N                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|RAS_N                                                                                                                                  ; 0.010             ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CAS_N                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|CAS_N                                                                                                                                  ; 0.010             ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|WE_N                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|WE_N                                                                                                                                   ; 0.010             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                               ; 0.010             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Write                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                               ; 0.010             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 52 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "OV5640_SDRAM"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (15535): Implemented PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 3, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] port
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_peq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'OV5640_SDRAM.sdc'
Warning (332174): Ignored filter at OV5640_SDRAM.sdc(41): altera_reserved_tck could not be matched with a port
Warning (332049): Ignored create_clock at OV5640_SDRAM.sdc(41): Argument <targets> is an empty collection
    Info (332050): create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}]
Warning (332174): Ignored filter at OV5640_SDRAM.sdc(64): altera_reserved_tck could not be matched with a clock
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(64): Argument -rise_from with value [get_clocks {altera_reserved_tck}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(64): Argument -rise_to with value [get_clocks {altera_reserved_tck}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(65): Argument -rise_from with value [get_clocks {altera_reserved_tck}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(65): Argument -fall_to with value [get_clocks {altera_reserved_tck}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(66): Argument -fall_from with value [get_clocks {altera_reserved_tck}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(66): Argument -rise_to with value [get_clocks {altera_reserved_tck}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(67): Argument -fall_from with value [get_clocks {altera_reserved_tck}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(67): Argument -fall_to with value [get_clocks {altera_reserved_tck}] contains zero elements
Warning (332174): Ignored filter at OV5640_SDRAM.sdc(129): *altera_std_synchronizer:*|din_s1 could not be matched with a keeper
Warning (332049): Ignored set_false_path at OV5640_SDRAM.sdc(129): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Warning (332174): Ignored filter at OV5640_SDRAM.sdc(130): *ws_dgrp|dffpipe_se9:dffpipe9|dffe10a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at OV5640_SDRAM.sdc(130): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_se9:dffpipe9|dffe10a*}]
Warning (332174): Ignored filter at OV5640_SDRAM.sdc(131): *rs_dgwp|dffpipe_re9:dffpipe6|dffe7a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at OV5640_SDRAM.sdc(131): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_re9:dffpipe6|dffe7a*}]
Warning (332060): Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: pll|altpll_component|auto_generated|pll1|clk[2] was found on node: pll|altpll_component|auto_generated|pll1|clk[2] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 3, found: 16), -divide_by (expected: 5, found: 25)
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          clk
    Info (332111):   10.000 pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   31.250 pll|altpll_component|auto_generated|pll1|clk[2]
Info (176353): Automatically promoted node pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C3 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node cmos_pclk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node reset_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0]
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|WE_N
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CAS_N
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|RAS_N
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[10]
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE
        Info (176357): Destination node comb~0
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]~1
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA~0
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node comb~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node comb~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sobel:sobel_inst|oDATA[1]
        Info (176357): Destination node sobel:sobel_inst|oDATA[0]
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[2] feeds output pin "TFT_VCLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[3] feeds output pin "cmos_xclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "pio_key[0]"
    Warning (15710): Ignored I/O standard assignment to node "pio_key[1]"
    Warning (15710): Ignored I/O standard assignment to node "pio_led[0]"
    Warning (15710): Ignored I/O standard assignment to node "pio_led[1]"
    Warning (15710): Ignored I/O standard assignment to node "pio_led[2]"
    Warning (15710): Ignored I/O standard assignment to node "pio_led[3]"
    Warning (15710): Ignored I/O standard assignment to node "uart_0_rxd"
    Warning (15710): Ignored I/O standard assignment to node "uart_0_txd"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "pio_key[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pio_key[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pio_led[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pio_led[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pio_led[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pio_led[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "uart_0_rxd" is assigned to location or region, but does not exist in design
    Warning (15706): Node "uart_0_txd" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.92 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 30 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin cmos_sdat uses I/O standard 3.3-V LVTTL at R7
    Info (169178): Pin sdram_dq[0] uses I/O standard 3.3-V LVTTL at R3
    Info (169178): Pin sdram_dq[1] uses I/O standard 3.3-V LVTTL at T3
    Info (169178): Pin sdram_dq[2] uses I/O standard 3.3-V LVTTL at R4
    Info (169178): Pin sdram_dq[3] uses I/O standard 3.3-V LVTTL at T4
    Info (169178): Pin sdram_dq[4] uses I/O standard 3.3-V LVTTL at R5
    Info (169178): Pin sdram_dq[5] uses I/O standard 3.3-V LVTTL at T5
    Info (169178): Pin sdram_dq[6] uses I/O standard 3.3-V LVTTL at R6
    Info (169178): Pin sdram_dq[7] uses I/O standard 3.3-V LVTTL at R8
    Info (169178): Pin sdram_dq[8] uses I/O standard 3.3-V LVTTL at R9
    Info (169178): Pin sdram_dq[9] uses I/O standard 3.3-V LVTTL at K9
    Info (169178): Pin sdram_dq[10] uses I/O standard 3.3-V LVTTL at L9
    Info (169178): Pin sdram_dq[11] uses I/O standard 3.3-V LVTTL at K8
    Info (169178): Pin sdram_dq[12] uses I/O standard 3.3-V LVTTL at L8
    Info (169178): Pin sdram_dq[13] uses I/O standard 3.3-V LVTTL at M8
    Info (169178): Pin sdram_dq[14] uses I/O standard 3.3-V LVTTL at N8
    Info (169178): Pin sdram_dq[15] uses I/O standard 3.3-V LVTTL at P9
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at E1
    Info (169178): Pin reset_n uses I/O standard 3.3-V LVTTL at E16
    Info (169178): Pin cmos_pclk uses I/O standard 3.3-V LVTTL at M2
    Info (169178): Pin cmos_data[0] uses I/O standard 3.3-V LVTTL at K10
    Info (169178): Pin cmos_href uses I/O standard 3.3-V LVTTL at N3
    Info (169178): Pin cmos_data[1] uses I/O standard 3.3-V LVTTL at P8
    Info (169178): Pin cmos_data[2] uses I/O standard 3.3-V LVTTL at M7
    Info (169178): Pin cmos_data[3] uses I/O standard 3.3-V LVTTL at T6
    Info (169178): Pin cmos_data[4] uses I/O standard 3.3-V LVTTL at N6
    Info (169178): Pin cmos_data[5] uses I/O standard 3.3-V LVTTL at P6
    Info (169178): Pin cmos_data[6] uses I/O standard 3.3-V LVTTL at L7
    Info (169178): Pin cmos_data[7] uses I/O standard 3.3-V LVTTL at P3
    Info (169178): Pin cmos_vsync uses I/O standard 3.3-V LVTTL at M6
Info (144001): Generated suppressed messages file C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/output_files/OV5640_SDRAM.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 1090 megabytes
    Info: Processing ended: Wed Oct 24 20:51:57 2018
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:21


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/output_files/OV5640_SDRAM.fit.smsg.


