module top
#(parameter param284 = (((((^~(8'ha2)) ? ((7'h43) ? (7'h42) : (8'ha6)) : ((8'ha1) ? (8'ha7) : (8'hbc))) ? ((~^(8'h9e)) < ((8'haa) ? (8'hb7) : (8'haa))) : (((7'h40) || (8'hb4)) && ((8'ha9) >>> (8'hb8)))) ~^ (&({(8'hb2), (8'ha6)} ? ((8'hb1) < (8'ha9)) : (~&(8'hac))))) ? {{(&(~^(8'ha0))), ((^(8'ha0)) < (+(8'hb2)))}, (|(((8'haf) == (8'hbf)) ? {(8'ha6), (8'hb1)} : (^~(8'h9d))))} : ((((+(8'h9d)) ? (~&(8'haf)) : (8'ha0)) ? ((+(7'h42)) - ((7'h43) ? (8'hb1) : (8'hb8))) : {((8'hb7) ? (8'hb9) : (8'ha6)), ((8'hbe) || (8'hb6))}) != (-(((8'hbb) ? (8'h9e) : (8'hb5)) << (8'h9d))))), 
parameter param285 = param284)
(y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h318):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h11):(1'h0)] wire0;
  input wire [(4'hb):(1'h0)] wire1;
  input wire signed [(2'h3):(1'h0)] wire2;
  input wire [(4'hd):(1'h0)] wire3;
  wire [(5'h14):(1'h0)] wire283;
  wire signed [(4'ha):(1'h0)] wire9;
  wire [(5'h12):(1'h0)] wire10;
  wire signed [(5'h11):(1'h0)] wire49;
  wire signed [(4'hf):(1'h0)] wire50;
  wire [(4'h8):(1'h0)] wire51;
  wire [(4'he):(1'h0)] wire52;
  wire signed [(2'h3):(1'h0)] wire53;
  wire signed [(5'h15):(1'h0)] wire54;
  wire [(5'h10):(1'h0)] wire55;
  wire signed [(3'h5):(1'h0)] wire56;
  wire [(3'h6):(1'h0)] wire57;
  wire [(3'h5):(1'h0)] wire58;
  wire [(3'h7):(1'h0)] wire59;
  wire signed [(5'h14):(1'h0)] wire60;
  wire signed [(4'h8):(1'h0)] wire281;
  reg signed [(4'hf):(1'h0)] reg4 = (1'h0);
  reg [(2'h2):(1'h0)] reg5 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg6 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg7 = (1'h0);
  reg [(4'he):(1'h0)] reg8 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg11 = (1'h0);
  reg [(5'h12):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg13 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg14 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg15 = (1'h0);
  reg [(4'he):(1'h0)] reg16 = (1'h0);
  reg [(5'h11):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg18 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg19 = (1'h0);
  reg [(4'hc):(1'h0)] reg20 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg21 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg22 = (1'h0);
  reg [(4'hf):(1'h0)] reg23 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg24 = (1'h0);
  reg [(5'h13):(1'h0)] reg25 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg26 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg27 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg28 = (1'h0);
  reg [(5'h10):(1'h0)] reg29 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg30 = (1'h0);
  reg [(5'h13):(1'h0)] reg31 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg32 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg33 = (1'h0);
  reg [(5'h12):(1'h0)] reg34 = (1'h0);
  reg [(4'hf):(1'h0)] reg35 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg36 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg37 = (1'h0);
  reg [(2'h3):(1'h0)] reg38 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg39 = (1'h0);
  reg [(4'hd):(1'h0)] reg40 = (1'h0);
  reg [(2'h3):(1'h0)] reg41 = (1'h0);
  reg [(4'hb):(1'h0)] reg42 = (1'h0);
  reg signed [(4'he):(1'h0)] reg43 = (1'h0);
  reg [(3'h5):(1'h0)] reg44 = (1'h0);
  reg [(5'h14):(1'h0)] reg45 = (1'h0);
  reg [(4'hf):(1'h0)] reg46 = (1'h0);
  reg signed [(4'he):(1'h0)] reg47 = (1'h0);
  reg [(4'hc):(1'h0)] reg48 = (1'h0);
  reg [(3'h6):(1'h0)] reg61 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg62 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg63 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg64 = (1'h0);
  reg [(4'h9):(1'h0)] reg65 = (1'h0);
  reg [(5'h15):(1'h0)] reg66 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg67 = (1'h0);
  assign y = {wire283,
                 wire9,
                 wire10,
                 wire49,
                 wire50,
                 wire51,
                 wire52,
                 wire53,
                 wire54,
                 wire55,
                 wire56,
                 wire57,
                 wire58,
                 wire59,
                 wire60,
                 wire281,
                 reg4,
                 reg5,
                 reg6,
                 reg7,
                 reg8,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg19,
                 reg20,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg26,
                 reg27,
                 reg28,
                 reg29,
                 reg30,
                 reg31,
                 reg32,
                 reg33,
                 reg34,
                 reg35,
                 reg36,
                 reg37,
                 reg38,
                 reg39,
                 reg40,
                 reg41,
                 reg42,
                 reg43,
                 reg44,
                 reg45,
                 reg46,
                 reg47,
                 reg48,
                 reg61,
                 reg62,
                 reg63,
                 reg64,
                 reg65,
                 reg66,
                 reg67,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= wire0;
      reg5 <= (&($unsigned((8'haa)) << $unsigned($unsigned(wire1[(3'h7):(1'h1)]))));
    end
  always
    @(posedge clk) begin
      reg6 <= {$unsigned(($signed(wire3) ?
              $unsigned($signed(wire3)) : (((8'hb3) ? wire0 : reg4) >= (wire1 ?
                  wire3 : wire3)))),
          wire3[(1'h1):(1'h0)]};
      reg7 <= wire1;
      reg8 <= reg4;
    end
  assign wire9 = ((($unsigned(reg4) - ($unsigned((8'hb6)) ?
                         reg6 : $unsigned(reg7))) > (($unsigned((8'hb1)) ?
                         $unsigned(wire1) : (~&wire0)) | ($unsigned((8'hbc)) ?
                         $signed(reg4) : (|(8'h9c))))) ?
                     $unsigned(((wire2 ?
                         {wire2} : (~|wire3)) != {$signed((8'had)),
                         wire1[(3'h4):(2'h2)]})) : ($signed((-wire0)) | wire0[(4'he):(2'h3)]));
  assign wire10 = (reg7 ?
                      $unsigned($signed((reg4[(3'h5):(1'h1)] ?
                          (~&(8'hba)) : $unsigned(wire1)))) : {(reg5[(2'h2):(1'h0)] < (^reg4[(4'h9):(2'h2)])),
                          (^(wire2 ? {wire9} : reg7[(4'h8):(2'h3)]))});
  always
    @(posedge clk) begin
      reg11 <= {($unsigned($signed((wire3 ? wire2 : wire9))) ?
              wire3 : $unsigned((~|(~^reg8)))),
          {(~$unsigned(wire1[(3'h7):(1'h1)]))}};
      reg12 <= wire10[(4'h8):(3'h6)];
      reg13 <= (|(8'ha2));
      if ($unsigned($unsigned({(~^((8'hb5) && wire3))})))
        begin
          if (reg6[(2'h3):(2'h3)])
            begin
              reg14 <= (~&(($signed(reg5[(1'h1):(1'h0)]) ?
                  ($unsigned(wire3) <= reg11[(4'ha):(3'h5)]) : $signed(wire2[(2'h3):(1'h0)])) * (wire2[(1'h1):(1'h0)] ?
                  reg5 : $signed($unsigned(wire0)))));
              reg15 <= {(wire0 >> $unsigned(reg6)),
                  (($unsigned((wire10 != (8'hb3))) & {$signed(reg14)}) ^~ wire0[(3'h7):(3'h6)])};
              reg16 <= reg6;
              reg17 <= ($signed((wire2 <= $unsigned($unsigned(wire0)))) ?
                  $unsigned(wire3[(4'h8):(2'h2)]) : reg14);
              reg18 <= $unsigned((8'hbc));
            end
          else
            begin
              reg14 <= reg4;
              reg15 <= $signed({(reg12[(3'h7):(2'h3)] ?
                      ((8'hb8) ? (|reg13) : $signed(reg7)) : (reg15 ?
                          $signed(wire3) : ((8'hb8) & wire3))),
                  (8'ha8)});
              reg16 <= ($signed($signed(reg5[(2'h2):(2'h2)])) ^ $signed(wire0[(4'hd):(4'hc)]));
              reg17 <= wire10[(4'hb):(3'h4)];
            end
          reg19 <= $signed($unsigned(($unsigned(wire0) >> wire0)));
          reg20 <= $unsigned(wire2[(2'h2):(2'h2)]);
        end
      else
        begin
          reg14 <= (reg12[(4'h8):(3'h6)] != {reg19, reg19[(1'h0):(1'h0)]});
          reg15 <= ({(~$unsigned($unsigned(reg17))),
                  $unsigned(($unsigned((8'hb8)) ?
                      (reg11 || wire0) : (&reg20)))} ?
              wire9 : {($unsigned({wire0, reg15}) * ((8'hbe) ?
                      $signed(reg4) : (reg12 ? reg8 : reg13)))});
        end
    end
  always
    @(posedge clk) begin
      reg21 <= wire1;
      if (reg11[(2'h2):(2'h2)])
        begin
          reg22 <= ($signed((^reg20)) ?
              $signed(((|$signed((8'ha1))) <<< (8'hb2))) : ((&reg7[(4'h8):(2'h3)]) ?
                  (((reg16 ? reg18 : reg17) * reg6[(2'h3):(2'h3)]) ?
                      $unsigned(reg18[(3'h5):(2'h2)]) : ($unsigned(wire10) ?
                          wire9 : wire1[(2'h2):(1'h0)])) : reg13));
          reg23 <= $unsigned(($signed($signed((8'ha7))) ?
              $signed(wire2[(1'h1):(1'h0)]) : $signed($signed({reg20,
                  wire10}))));
        end
      else
        begin
          if ((~^reg23[(2'h3):(1'h1)]))
            begin
              reg22 <= (~^{$unsigned((&wire1[(3'h7):(3'h7)])), reg16});
              reg23 <= $signed(($signed(($unsigned(reg18) >= (8'ha7))) < {(+reg7[(3'h6):(2'h3)])}));
              reg24 <= $signed({wire2,
                  {reg7[(5'h11):(1'h0)], $unsigned($unsigned(reg17))}});
              reg25 <= reg6;
              reg26 <= $signed(reg18[(4'hb):(4'h8)]);
            end
          else
            begin
              reg22 <= (^$unsigned($signed({reg22, $unsigned(reg11)})));
              reg23 <= wire3;
            end
        end
      if (reg19[(2'h2):(1'h1)])
        begin
          reg27 <= reg5;
          reg28 <= ($signed({((reg17 ? (8'hbf) : reg15) - (reg16 ?
                      wire9 : reg18)),
                  reg20}) ?
              ((reg18[(2'h2):(2'h2)] ?
                  {reg20,
                      (reg5 >= reg18)} : ($unsigned(reg18) - ((8'hb3) > reg22))) ~^ $unsigned(((&reg20) != $signed(reg13)))) : $signed(($unsigned($signed(wire0)) ?
                  (^~(reg12 ? reg16 : reg25)) : (reg25 <<< (wire3 ?
                      reg14 : reg11)))));
        end
      else
        begin
          reg27 <= reg16[(4'hc):(1'h1)];
          if ((((&{wire2}) ?
              ($signed((reg15 * wire10)) <<< (^(~&(8'ha0)))) : $unsigned({reg28[(4'h8):(1'h0)],
                  {reg12, reg6}})) ~^ (({reg19[(1'h1):(1'h0)]} ?
                  reg26[(5'h12):(5'h11)] : $signed($signed((8'haf)))) ?
              reg25 : $unsigned($unsigned((8'hba))))))
            begin
              reg28 <= ((^$signed(($unsigned(reg8) ?
                  (8'hb7) : ((8'hbb) ~^ reg24)))) <<< ((8'hbd) == ((-(8'hb9)) >= reg19[(2'h3):(1'h0)])));
              reg29 <= (($unsigned(((~&(7'h40)) ?
                  $signed(reg15) : (reg23 ^~ wire9))) >> wire10) <= ($unsigned({reg13[(4'he):(4'hc)],
                      reg23}) ?
                  $signed(($signed(wire10) ? (~(8'hb4)) : wire0)) : {((reg11 ?
                              reg15 : reg21) ?
                          {(8'h9d), reg12} : reg4),
                      (reg28 ? (reg24 ? reg4 : reg21) : {reg28})}));
            end
          else
            begin
              reg28 <= reg20;
              reg29 <= $unsigned(($unsigned({{reg7,
                      reg29}}) >>> (reg25[(5'h13):(5'h12)] >> reg12)));
              reg30 <= (wire9[(3'h4):(3'h4)] != (8'ha2));
              reg31 <= (!({reg23, $signed((reg11 ? wire0 : (8'hb6)))} ?
                  ({$unsigned(reg21), reg28} || ((reg23 * reg5) ?
                      (reg11 - reg26) : reg7)) : wire1[(2'h3):(2'h3)]));
              reg32 <= (((($unsigned(reg8) ?
                          (reg18 ? wire10 : reg16) : reg31[(4'h8):(1'h1)]) ?
                      $signed((reg12 <<< (8'ha1))) : (+wire0[(2'h2):(1'h0)])) ?
                  wire0 : $signed(wire3[(1'h0):(1'h0)])) + (($signed({wire3}) ?
                      reg11[(4'h8):(2'h2)] : {(^~reg21)}) ?
                  reg14[(3'h5):(1'h0)] : (7'h40)));
            end
          if ($unsigned($signed($signed(wire2[(2'h3):(2'h3)]))))
            begin
              reg33 <= reg21;
              reg34 <= $unsigned(((+(reg30[(4'hd):(4'h8)] ?
                      reg33[(1'h1):(1'h0)] : {reg23})) ?
                  reg21 : (|wire2[(2'h2):(1'h1)])));
            end
          else
            begin
              reg33 <= ($signed(reg15[(3'h5):(1'h1)]) ?
                  reg8 : {($signed($signed(reg16)) ?
                          (reg31[(4'hb):(1'h0)] <<< reg18) : (~^$signed(reg5))),
                      (~^(-(^~reg27)))});
            end
          reg35 <= $unsigned((8'hb5));
          if (reg13[(4'hd):(4'hb)])
            begin
              reg36 <= (~&$signed($unsigned(($signed(reg14) >= (&reg31)))));
            end
          else
            begin
              reg36 <= {$signed(reg11), wire3[(2'h2):(1'h1)]};
              reg37 <= (($unsigned($unsigned($unsigned(reg34))) >> reg17[(5'h10):(1'h0)]) || {(+$signed((&(8'hbc))))});
              reg38 <= $signed((($unsigned(reg35) >>> reg24[(1'h0):(1'h0)]) - ($signed((reg18 ?
                  reg14 : reg5)) >>> ($unsigned(reg37) << $signed((8'hb7))))));
            end
        end
      reg39 <= reg24[(2'h2):(1'h1)];
      if (reg6[(3'h5):(2'h2)])
        begin
          if ((-reg37[(3'h5):(3'h4)]))
            begin
              reg40 <= (8'hbc);
              reg41 <= $signed($unsigned($signed({(reg26 <<< reg37),
                  ((8'hb9) ? reg25 : reg19)})));
              reg42 <= (|((reg39[(3'h6):(1'h1)] ?
                  (((8'haf) ? reg11 : reg40) ?
                      (reg36 >= reg16) : $unsigned(reg12)) : $unsigned($signed(reg6))) >> ($unsigned(wire0[(3'h6):(1'h0)]) ?
                  $unsigned((reg38 ?
                      reg17 : (8'hb6))) : (~&reg37[(5'h13):(4'hf)]))));
            end
          else
            begin
              reg40 <= ((reg8[(2'h3):(1'h0)] && reg23[(3'h4):(3'h4)]) >> reg40[(4'hb):(4'h9)]);
              reg41 <= ((^~(|$signed($unsigned(reg21)))) < ($signed($unsigned((reg21 && reg19))) ~^ (&$unsigned(reg11[(4'h9):(3'h6)]))));
              reg42 <= (~&(^~((~&reg19) ?
                  ((reg26 << reg25) ?
                      reg18 : (reg21 ? reg26 : reg7)) : (~|$signed(reg33)))));
            end
          reg43 <= reg28[(4'ha):(2'h3)];
          reg44 <= reg28;
          reg45 <= (^~reg8);
          reg46 <= ((({(^~(8'hba)),
                  ((8'ha2) & reg11)} == (reg20[(4'h9):(3'h6)] ?
                  $signed(reg6) : (~&reg18))) * $unsigned((reg12 ^ (reg45 ?
                  reg25 : (8'hbe))))) ?
              (reg13[(4'hb):(1'h1)] ?
                  $unsigned(reg45) : (!reg18)) : (^~wire2[(2'h2):(1'h1)]));
        end
      else
        begin
          reg40 <= (reg42[(3'h7):(3'h4)] >= ($unsigned(reg40[(1'h0):(1'h0)]) ?
              reg28[(3'h6):(2'h3)] : (^((8'ha3) > $unsigned(reg31)))));
          reg41 <= reg7[(5'h12):(1'h1)];
          if ({({((~&(7'h41)) ? (&reg21) : ((8'hb6) ^~ reg23)),
                  reg38} >> (8'hb6)),
              ($signed(reg32[(1'h1):(1'h1)]) ?
                  $unsigned(reg40[(3'h7):(2'h2)]) : (&((8'ha6) ?
                      (wire0 ? (8'hbd) : reg31) : (reg38 * reg8))))})
            begin
              reg42 <= reg29[(3'h7):(3'h6)];
              reg43 <= reg21;
            end
          else
            begin
              reg42 <= $signed(wire10[(4'ha):(3'h4)]);
              reg43 <= reg33;
              reg44 <= (({reg35[(3'h4):(2'h3)]} == (&reg46)) ?
                  (wire10 ? (&(-{reg27})) : reg25[(4'hf):(2'h2)]) : reg18);
            end
          if (reg22[(2'h2):(2'h2)])
            begin
              reg45 <= reg38;
              reg46 <= (|$unsigned(reg33[(1'h0):(1'h0)]));
              reg47 <= reg24;
            end
          else
            begin
              reg45 <= (((^reg15) ? reg4[(2'h3):(2'h2)] : (^reg6)) ?
                  (reg32[(4'hc):(4'h8)] ^~ reg30) : $unsigned($unsigned((reg30[(4'hb):(3'h5)] ?
                      reg14[(2'h2):(1'h1)] : $unsigned((8'hac))))));
              reg46 <= reg33[(3'h5):(2'h3)];
            end
          reg48 <= reg41;
        end
    end
  assign wire49 = $unsigned((~&reg23));
  assign wire50 = reg43;
  assign wire51 = reg43;
  assign wire52 = $unsigned((($unsigned((&reg5)) ?
                      ($unsigned(reg6) ~^ wire49[(4'he):(1'h1)]) : ((reg29 ?
                              wire0 : wire51) ?
                          wire49[(4'h8):(1'h1)] : (+(8'hae)))) != $unsigned({(~&reg12),
                      $signed((8'ha8))})));
  assign wire53 = ((~(^~$unsigned((reg33 == (8'hb1))))) ^~ (~^reg12));
  assign wire54 = $unsigned($signed(reg5[(2'h2):(2'h2)]));
  assign wire55 = reg40[(4'h9):(3'h4)];
  assign wire56 = $unsigned((^~(-reg17)));
  assign wire57 = $signed((!((reg47[(4'hc):(4'hc)] ?
                      {wire50} : (wire0 ?
                          reg6 : reg19)) || wire50[(2'h3):(2'h3)])));
  assign wire58 = (~$unsigned((8'hb4)));
  assign wire59 = (($unsigned(($signed((8'hbe)) != $unsigned(reg14))) ~^ $unsigned($unsigned((8'ha8)))) <<< reg4[(3'h5):(3'h4)]);
  assign wire60 = wire10;
  always
    @(posedge clk) begin
      if ((^((&reg13) ? wire56[(2'h3):(1'h1)] : reg23[(4'hf):(1'h0)])))
        begin
          reg61 <= wire57[(1'h1):(1'h0)];
          reg62 <= (($signed($signed(reg16[(4'he):(4'hb)])) ?
              ($signed(wire59[(1'h0):(1'h0)]) <= (reg4[(2'h3):(2'h2)] ?
                  $signed((8'hbe)) : (~reg7))) : ($signed((!wire58)) ?
                  $unsigned((^~wire54)) : (~(wire1 < wire51)))) != (-(8'hb8)));
          reg63 <= reg47[(3'h7):(3'h6)];
        end
      else
        begin
          if (reg4)
            begin
              reg61 <= wire52[(4'he):(1'h1)];
              reg62 <= $unsigned({(~((reg63 ?
                      wire10 : reg34) || reg34[(3'h4):(1'h0)])),
                  $unsigned(((~|reg25) ?
                      (reg15 ? reg30 : reg38) : (~|wire56)))});
              reg63 <= (~^reg19[(1'h1):(1'h1)]);
              reg64 <= $signed(reg8[(1'h0):(1'h0)]);
            end
          else
            begin
              reg61 <= $unsigned($unsigned(reg33[(2'h2):(2'h2)]));
            end
          reg65 <= wire57[(3'h6):(1'h0)];
          reg66 <= ((-(reg21 & (~|(|wire55)))) == $unsigned($signed(($signed((8'hb1)) != ((8'hba) ?
              wire49 : wire52)))));
        end
      reg67 <= {$unsigned(reg65[(1'h1):(1'h0)])};
    end
  module68 #() modinst282 (.wire69(reg28), .y(wire281), .wire72(reg12), .wire71(wire0), .wire70(reg8), .clk(clk));
  assign wire283 = $signed(wire52[(1'h1):(1'h1)]);
endmodule

module module68
#(parameter param280 = ((&({((8'ha7) ? (8'ha7) : (8'h9f)), (+(8'hbf))} ? {((7'h43) - (8'ha5)), (~(8'h9c))} : (8'ha2))) ? ((&(((8'hb2) ? (8'ha3) : (8'h9e)) ? ((8'hb6) ? (8'hba) : (7'h41)) : ((8'hb5) ? (8'hab) : (8'hb4)))) >> ((^((8'hb9) ~^ (8'hbd))) ? (8'ha4) : ((~(8'ha1)) ? ((8'ha9) <<< (8'h9f)) : ((8'ha5) || (8'ha6))))) : (~&(8'hb6))))
(y, clk, wire72, wire71, wire70, wire69);
  output wire [(32'hfc):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h11):(1'h0)] wire72;
  input wire signed [(5'h11):(1'h0)] wire71;
  input wire [(4'he):(1'h0)] wire70;
  input wire [(5'h13):(1'h0)] wire69;
  wire [(2'h2):(1'h0)] wire279;
  wire [(5'h15):(1'h0)] wire198;
  wire signed [(4'hc):(1'h0)] wire140;
  wire [(3'h6):(1'h0)] wire108;
  wire [(5'h13):(1'h0)] wire106;
  wire [(5'h15):(1'h0)] wire105;
  wire [(4'h8):(1'h0)] wire104;
  wire [(5'h11):(1'h0)] wire102;
  wire signed [(4'h9):(1'h0)] wire177;
  wire signed [(5'h13):(1'h0)] wire200;
  wire [(3'h4):(1'h0)] wire201;
  wire [(5'h10):(1'h0)] wire277;
  reg signed [(3'h7):(1'h0)] reg186 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg185 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg184 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg183 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg182 = (1'h0);
  reg [(5'h10):(1'h0)] reg181 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg180 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg179 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg107 = (1'h0);
  assign y = {wire279,
                 wire198,
                 wire140,
                 wire108,
                 wire106,
                 wire105,
                 wire104,
                 wire102,
                 wire177,
                 wire200,
                 wire201,
                 wire277,
                 reg186,
                 reg185,
                 reg184,
                 reg183,
                 reg182,
                 reg181,
                 reg180,
                 reg179,
                 reg107,
                 (1'h0)};
  module73 #() modinst103 (.y(wire102), .wire77(wire72), .wire75(wire70), .wire76(wire71), .clk(clk), .wire78(wire69), .wire74((8'ha8)));
  assign wire104 = {{$signed($unsigned(wire102[(3'h4):(3'h4)])),
                           (&wire70[(4'hc):(3'h4)])}};
  assign wire105 = wire69;
  assign wire106 = wire70[(4'hb):(3'h5)];
  always
    @(posedge clk) begin
      reg107 <= ({wire102[(4'ha):(4'ha)]} ?
          (wire105[(5'h11):(4'ha)] ?
              wire105[(5'h11):(4'hf)] : $signed({wire106[(4'h9):(4'h8)],
                  wire69})) : wire70[(2'h3):(1'h1)]);
    end
  assign wire108 = {wire72[(4'hb):(4'hb)],
                       ($signed((^wire69)) ?
                           $unsigned((^~$signed((8'hbc)))) : $unsigned(((~&wire105) << wire70)))};
  module109 #() modinst141 (.clk(clk), .wire111(wire102), .wire110(reg107), .wire113(wire70), .y(wire140), .wire112(wire69));
  module142 #() modinst178 (wire177, clk, wire106, wire70, wire105, wire69, wire102);
  always
    @(posedge clk) begin
      if ((wire140 ~^ $unsigned(wire106)))
        begin
          reg179 <= (+wire140);
        end
      else
        begin
          reg179 <= {(|$signed(wire140[(4'h9):(3'h4)]))};
          if ($unsigned((-$signed($unsigned(wire71[(4'h9):(3'h4)])))))
            begin
              reg180 <= {$unsigned(((wire69 ?
                      (!wire177) : (wire140 <<< wire140)) + ((^wire106) ~^ (wire105 ?
                      wire69 : wire70))))};
              reg181 <= wire69;
              reg182 <= (~({(wire105 ?
                      wire69 : (~^reg107))} ^~ $unsigned(reg179[(2'h3):(1'h1)])));
              reg183 <= $signed($unsigned(($unsigned({reg179}) & $unsigned((reg179 <= (8'ha1))))));
            end
          else
            begin
              reg180 <= (wire69 ?
                  (reg180 * reg183) : {reg180[(1'h1):(1'h0)],
                      $signed((^~$signed((8'hb4))))});
              reg181 <= (+(8'ha9));
            end
          reg184 <= ($signed(reg182) >>> $signed(wire104[(2'h3):(2'h2)]));
          reg185 <= wire72;
        end
      reg186 <= (+($signed($unsigned({reg180})) ^ $signed(((wire140 ?
          reg185 : wire71) + (|(8'hbb))))));
    end
  module187 #() modinst199 (wire198, clk, reg183, wire106, wire105, reg184, wire72);
  assign wire200 = {(&$signed($unsigned(((7'h43) <<< reg180)))),
                       ({(~^wire104), (reg181[(4'h8):(2'h2)] >> (^(8'hb8)))} ?
                           wire140[(3'h7):(1'h1)] : reg183[(3'h4):(2'h2)])};
  assign wire201 = ((~&$unsigned($signed($unsigned(wire102)))) >> wire140[(4'hc):(4'h9)]);
  module202 #() modinst278 (wire277, clk, reg179, wire198, wire71, wire105, reg107);
  assign wire279 = reg179;
endmodule

module module202
#(parameter param275 = (+{(^((^~(8'h9f)) ? (~^(8'hae)) : ((8'h9f) + (8'ha8))))}), 
parameter param276 = (8'hbc))
(y, clk, wire207, wire206, wire205, wire204, wire203);
  output wire [(32'h2d4):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire207;
  input wire signed [(5'h15):(1'h0)] wire206;
  input wire [(5'h11):(1'h0)] wire205;
  input wire [(4'hb):(1'h0)] wire204;
  input wire signed [(3'h4):(1'h0)] wire203;
  wire signed [(3'h4):(1'h0)] wire253;
  wire [(3'h7):(1'h0)] wire242;
  wire [(2'h3):(1'h0)] wire241;
  wire [(2'h2):(1'h0)] wire237;
  wire signed [(5'h12):(1'h0)] wire236;
  wire signed [(4'he):(1'h0)] wire234;
  wire signed [(4'hc):(1'h0)] wire233;
  wire [(5'h11):(1'h0)] wire232;
  wire [(3'h7):(1'h0)] wire225;
  wire [(2'h3):(1'h0)] wire224;
  wire signed [(3'h5):(1'h0)] wire223;
  wire [(4'ha):(1'h0)] wire222;
  wire signed [(2'h3):(1'h0)] wire221;
  wire signed [(2'h3):(1'h0)] wire209;
  wire signed [(4'hb):(1'h0)] wire208;
  reg signed [(2'h2):(1'h0)] reg274 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg273 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg272 = (1'h0);
  reg [(2'h2):(1'h0)] reg271 = (1'h0);
  reg [(5'h15):(1'h0)] reg270 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg269 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg268 = (1'h0);
  reg [(5'h15):(1'h0)] reg267 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg266 = (1'h0);
  reg [(5'h12):(1'h0)] reg265 = (1'h0);
  reg [(5'h10):(1'h0)] reg264 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg263 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg262 = (1'h0);
  reg [(3'h5):(1'h0)] reg261 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg260 = (1'h0);
  reg [(4'ha):(1'h0)] reg259 = (1'h0);
  reg [(4'he):(1'h0)] reg258 = (1'h0);
  reg [(4'ha):(1'h0)] reg257 = (1'h0);
  reg [(5'h12):(1'h0)] reg256 = (1'h0);
  reg [(4'h8):(1'h0)] reg255 = (1'h0);
  reg [(4'h8):(1'h0)] reg254 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg252 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg251 = (1'h0);
  reg [(4'h9):(1'h0)] reg250 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg249 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg248 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg247 = (1'h0);
  reg [(2'h2):(1'h0)] reg246 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg245 = (1'h0);
  reg [(3'h6):(1'h0)] reg244 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg243 = (1'h0);
  reg [(3'h6):(1'h0)] reg240 = (1'h0);
  reg [(5'h14):(1'h0)] reg239 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg238 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg235 = (1'h0);
  reg [(5'h15):(1'h0)] reg231 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg230 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg229 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg228 = (1'h0);
  reg signed [(4'he):(1'h0)] reg227 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg226 = (1'h0);
  reg [(3'h7):(1'h0)] reg220 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg219 = (1'h0);
  reg [(2'h2):(1'h0)] reg218 = (1'h0);
  reg [(5'h15):(1'h0)] reg217 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg216 = (1'h0);
  reg [(3'h6):(1'h0)] reg215 = (1'h0);
  reg [(4'ha):(1'h0)] reg214 = (1'h0);
  reg [(4'hb):(1'h0)] reg213 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg212 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg211 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg210 = (1'h0);
  assign y = {wire253,
                 wire242,
                 wire241,
                 wire237,
                 wire236,
                 wire234,
                 wire233,
                 wire232,
                 wire225,
                 wire224,
                 wire223,
                 wire222,
                 wire221,
                 wire209,
                 wire208,
                 reg274,
                 reg273,
                 reg272,
                 reg271,
                 reg270,
                 reg269,
                 reg268,
                 reg267,
                 reg266,
                 reg265,
                 reg264,
                 reg263,
                 reg262,
                 reg261,
                 reg260,
                 reg259,
                 reg258,
                 reg257,
                 reg256,
                 reg255,
                 reg254,
                 reg252,
                 reg251,
                 reg250,
                 reg249,
                 reg248,
                 reg247,
                 reg246,
                 reg245,
                 reg244,
                 reg243,
                 reg240,
                 reg239,
                 reg238,
                 reg235,
                 reg231,
                 reg230,
                 reg229,
                 reg228,
                 reg227,
                 reg226,
                 reg220,
                 reg219,
                 reg218,
                 reg217,
                 reg216,
                 reg215,
                 reg214,
                 reg213,
                 reg212,
                 reg211,
                 reg210,
                 (1'h0)};
  assign wire208 = $signed((-$unsigned(wire204)));
  assign wire209 = {wire204,
                       ($signed((^~wire205[(2'h2):(1'h0)])) * wire205[(3'h4):(1'h0)])};
  always
    @(posedge clk) begin
      if (wire208)
        begin
          reg210 <= ($unsigned(((&$signed(wire203)) ?
              ((-wire208) ?
                  (~|wire208) : wire205) : wire207)) < ($signed((8'hae)) || (~$signed((wire204 ?
              wire209 : wire209)))));
          if ($signed($signed($unsigned(({wire203,
              (8'hb1)} && $signed(wire207))))))
            begin
              reg211 <= $unsigned($unsigned($signed(((wire205 ?
                      wire204 : wire205) ?
                  ((8'ha1) ? wire203 : reg210) : (wire208 ?
                      wire206 : wire209)))));
              reg212 <= wire204;
            end
          else
            begin
              reg211 <= wire208[(3'h6):(2'h2)];
            end
          if (($signed(wire205[(5'h10):(3'h5)]) ?
              $unsigned(({wire207[(1'h1):(1'h0)]} ?
                  $signed($signed(wire207)) : (~|(-wire204)))) : ((($unsigned(reg211) > (-wire209)) ?
                      (~^$unsigned((7'h43))) : (+(reg212 && wire203))) ?
                  reg212 : (~&((reg211 ^~ wire206) ?
                      $unsigned((8'ha7)) : $signed(reg211))))))
            begin
              reg213 <= $unsigned($unsigned(($signed(reg211) ?
                  $unsigned((wire208 ? wire209 : wire207)) : reg212)));
              reg214 <= wire205[(1'h0):(1'h0)];
              reg215 <= reg214[(2'h2):(1'h1)];
            end
          else
            begin
              reg213 <= $signed(wire209);
              reg214 <= (wire207[(3'h6):(3'h5)] ?
                  {wire207, reg212} : ({$unsigned((reg210 && (8'hb6))),
                      wire209[(1'h0):(1'h0)]} == ($unsigned($signed(reg213)) ?
                      reg214[(1'h1):(1'h0)] : ((wire209 ?
                          reg213 : wire205) ~^ (reg210 ? wire204 : reg212)))));
              reg215 <= ((reg210[(4'ha):(2'h2)] ?
                      (|((wire205 + (7'h40)) == (-wire209))) : ($unsigned((&reg213)) ?
                          (^~reg214[(2'h3):(1'h1)]) : reg211)) ?
                  ($unsigned($unsigned((-reg210))) > ($unsigned($signed(reg214)) ?
                      reg213[(4'hb):(3'h7)] : $signed(wire206))) : reg215[(1'h1):(1'h1)]);
              reg216 <= (+$signed({$unsigned(reg213[(4'hb):(2'h3)])}));
              reg217 <= reg213;
            end
          reg218 <= wire203[(2'h2):(1'h0)];
          reg219 <= reg215;
        end
      else
        begin
          reg210 <= (8'hab);
        end
      reg220 <= $signed($unsigned(($unsigned(((8'hb1) || wire206)) ?
          (-(reg211 || wire209)) : $signed((~&wire208)))));
    end
  assign wire221 = $unsigned((wire207[(2'h2):(1'h0)] <<< $signed($unsigned((wire209 << reg212)))));
  assign wire222 = (8'hbc);
  assign wire223 = reg212;
  assign wire224 = {$signed((({(8'h9c), reg218} ?
                           (reg212 <= (8'hb7)) : (reg212 >= reg212)) <<< $signed((8'hac))))};
  assign wire225 = (-wire206[(4'hb):(2'h3)]);
  always
    @(posedge clk) begin
      if ({wire204[(2'h2):(1'h1)]})
        begin
          if ((wire222[(1'h0):(1'h0)] || reg220))
            begin
              reg226 <= $unsigned(reg215);
              reg227 <= reg215;
              reg228 <= wire223[(2'h2):(2'h2)];
              reg229 <= (7'h42);
            end
          else
            begin
              reg226 <= reg210[(4'hb):(1'h0)];
              reg227 <= {$signed($unsigned((reg213 ?
                      reg210[(4'h9):(4'h8)] : $signed(reg213)))),
                  $signed(((8'hb4) != (|reg229)))};
            end
        end
      else
        begin
          reg226 <= ($signed(reg219) ?
              (!(8'hb6)) : (reg210 ?
                  (reg214[(2'h2):(1'h0)] ?
                      wire203[(1'h0):(1'h0)] : (~&$unsigned((8'hb9)))) : $unsigned(({wire206,
                          reg214} ?
                      (wire225 ? reg229 : reg210) : (7'h44)))));
          reg227 <= (^$unsigned(wire225));
          reg228 <= wire204[(3'h4):(1'h0)];
          reg229 <= wire206;
          reg230 <= ((&reg227[(3'h4):(1'h1)]) ?
              ($unsigned(wire207) ?
                  wire224[(2'h2):(2'h2)] : (reg216[(1'h1):(1'h0)] ~^ $unsigned(((8'h9c) ?
                      reg213 : (8'ha9))))) : (~|(!((reg210 ?
                  reg211 : (8'haa)) ^~ $signed(reg228)))));
        end
      reg231 <= {{(~(reg230[(3'h6):(2'h2)] ?
                  (+wire222) : (wire209 - reg216)))}};
    end
  assign wire232 = $unsigned($signed($signed($signed({wire209, reg219}))));
  assign wire233 = {((&($unsigned(wire222) - ((7'h44) && wire205))) ?
                           $unsigned($signed(((8'hbd) > wire209))) : (+($signed(reg228) ?
                               (wire232 ? reg212 : (8'ha6)) : ((8'ha4) ?
                                   reg227 : wire207)))),
                       (reg229 ?
                           ($unsigned($signed((8'haf))) ?
                               (~&wire224[(2'h2):(2'h2)]) : ($unsigned(reg227) ?
                                   (|wire206) : $signed(reg220))) : (8'ha7))};
  assign wire234 = reg217[(4'he):(3'h7)];
  always
    @(posedge clk) begin
      reg235 <= wire233[(1'h0):(1'h0)];
    end
  assign wire236 = $signed(wire209[(1'h1):(1'h1)]);
  assign wire237 = $signed(((~((wire209 ?
                       reg229 : wire207) <<< (~|(8'hbc)))) || ($unsigned($unsigned(reg235)) << {$signed((8'h9e)),
                       (^wire234)})));
  always
    @(posedge clk) begin
      reg238 <= ((~&{$signed((wire207 & wire222)), {(~^reg220), reg210}}) ?
          $signed((+{reg235})) : reg220);
      reg239 <= $unsigned((|wire203));
      reg240 <= $signed($unsigned((8'hbf)));
    end
  assign wire241 = reg228;
  assign wire242 = wire241;
  always
    @(posedge clk) begin
      reg243 <= wire232[(4'he):(3'h6)];
      reg244 <= $unsigned((&(reg219 ^ reg243[(4'h9):(4'h9)])));
      if ((&$unsigned((($unsigned((8'ha1)) << (wire204 <<< reg218)) > $unsigned(reg219)))))
        begin
          reg245 <= $unsigned(((~|$signed((~|reg240))) ?
              (reg231 ^~ $unsigned((|reg215))) : {$unsigned((wire236 <= wire242)),
                  (reg212 ^ $unsigned(reg226))}));
          reg246 <= ($unsigned({$signed((reg226 != reg219)),
              wire204[(4'hb):(4'h8)]}) - $signed($signed((8'hb2))));
        end
      else
        begin
          reg245 <= $unsigned(reg238);
          reg246 <= ($unsigned($signed(reg226[(3'h6):(2'h3)])) || $unsigned((~|(reg239 ?
              (reg214 ? reg214 : (8'h9d)) : (^reg210)))));
          reg247 <= $unsigned((8'had));
        end
      reg248 <= reg235;
      reg249 <= {$signed($unsigned($signed($signed(reg212))))};
    end
  always
    @(posedge clk) begin
      reg250 <= $signed($unsigned((((reg231 ? wire241 : reg246) ?
          $signed(reg226) : (7'h41)) ~^ ((~^wire207) ?
          $signed(reg235) : $signed(reg210)))));
      reg251 <= (((~|({wire203} - (reg216 ? reg216 : wire221))) ?
              reg210[(3'h6):(3'h5)] : ((wire223[(2'h2):(1'h1)] ?
                      {wire237} : $unsigned(wire225)) ?
                  (!reg211) : ((reg228 ?
                      (7'h44) : reg238) < $unsigned(wire221)))) ?
          reg245 : ($unsigned($unsigned((reg219 ?
              reg248 : reg212))) && ($unsigned({wire208, reg248}) ?
              {$signed(wire205), $signed(wire206)} : wire208[(2'h2):(1'h1)])));
      reg252 <= $unsigned($unsigned($signed($unsigned(reg243))));
    end
  assign wire253 = wire209[(2'h3):(1'h1)];
  always
    @(posedge clk) begin
      if (wire234[(4'h9):(4'h9)])
        begin
          reg254 <= $unsigned({$unsigned(($signed(reg220) <= wire222[(3'h6):(1'h0)]))});
        end
      else
        begin
          if ((|$unsigned($unsigned($signed($signed(reg238))))))
            begin
              reg254 <= reg217[(5'h10):(1'h1)];
            end
          else
            begin
              reg254 <= $signed($unsigned($unsigned(reg215)));
              reg255 <= $unsigned(wire237[(1'h0):(1'h0)]);
              reg256 <= ((wire224[(1'h1):(1'h0)] << reg214) ?
                  reg249 : wire222[(3'h7):(3'h4)]);
              reg257 <= (reg256[(3'h7):(1'h1)] >>> $unsigned({reg238[(2'h2):(1'h1)]}));
            end
        end
      reg258 <= reg217;
      reg259 <= $unsigned(((reg230[(4'hc):(3'h5)] ?
          wire207 : ((reg212 ?
              wire253 : (8'hbb)) > $signed(wire207))) <<< $signed(reg244)));
      reg260 <= {((((!reg220) ? $signed(reg248) : wire209[(2'h2):(1'h1)]) ?
                  $signed((!reg220)) : wire207) ?
              reg254[(1'h0):(1'h0)] : $unsigned({wire253[(2'h3):(2'h2)],
                  (~reg254)}))};
      reg261 <= reg246[(1'h0):(1'h0)];
    end
  always
    @(posedge clk) begin
      reg262 <= (wire234[(3'h4):(2'h3)] ?
          $signed((^~$signed($unsigned(reg254)))) : (reg261 << $signed($unsigned({reg210,
              reg217}))));
      if ({((wire221[(1'h1):(1'h0)] ^ reg251) > $unsigned((wire253[(1'h0):(1'h0)] << $unsigned(reg262))))})
        begin
          if ((!(($signed((reg215 ? reg259 : (8'ha8))) ?
              (~&(reg230 ?
                  reg255 : wire207)) : (~&$signed(reg252))) >>> ({wire223[(2'h3):(1'h0)]} && $unsigned((reg243 + reg244))))))
            begin
              reg263 <= $signed(reg231);
              reg264 <= $unsigned(($signed($unsigned((!wire204))) ^ $signed($unsigned(reg229))));
              reg265 <= $signed($unsigned(reg256[(4'h9):(3'h6)]));
              reg266 <= $signed((8'ha5));
            end
          else
            begin
              reg263 <= $unsigned(({reg266[(4'hc):(1'h0)]} && $unsigned((&{(8'hae)}))));
              reg264 <= ((7'h40) ?
                  $unsigned(reg219) : {$signed($unsigned($unsigned(reg215))),
                      reg215[(1'h1):(1'h1)]});
            end
        end
      else
        begin
          reg263 <= (-reg238[(1'h0):(1'h0)]);
          reg264 <= (~|wire234);
          reg265 <= $signed($signed((reg257[(2'h3):(1'h0)] & reg212[(2'h2):(2'h2)])));
          if ((~reg240[(1'h1):(1'h0)]))
            begin
              reg266 <= reg260[(1'h0):(1'h0)];
              reg267 <= (~&wire223[(1'h0):(1'h0)]);
              reg268 <= {$unsigned(reg265[(4'ha):(2'h2)]), $unsigned(wire233)};
              reg269 <= reg231;
              reg270 <= $unsigned(wire224[(2'h3):(2'h3)]);
            end
          else
            begin
              reg266 <= $signed(($signed((-reg266[(1'h1):(1'h0)])) ?
                  wire222 : $unsigned(reg270[(4'hf):(4'hd)])));
            end
          if (wire221)
            begin
              reg271 <= reg210;
              reg272 <= wire234[(4'ha):(4'ha)];
            end
          else
            begin
              reg271 <= $signed((reg244[(1'h1):(1'h0)] ?
                  (reg267 << (~^wire204[(3'h7):(3'h4)])) : reg219[(2'h3):(2'h2)]));
              reg272 <= (^~(reg235 == (((^~reg211) & reg229) ?
                  ($unsigned(reg270) ?
                      $signed(reg210) : (reg247 <<< reg257)) : {(|reg266),
                      $unsigned(reg272)})));
              reg273 <= reg214[(3'h5):(1'h1)];
              reg274 <= $signed($unsigned((7'h40)));
            end
        end
    end
endmodule

module module187  (y, clk, wire192, wire191, wire190, wire189, wire188);
  output wire [(32'h3a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire192;
  input wire signed [(4'ha):(1'h0)] wire191;
  input wire [(4'hd):(1'h0)] wire190;
  input wire [(3'h4):(1'h0)] wire189;
  input wire signed [(4'h8):(1'h0)] wire188;
  wire signed [(4'h8):(1'h0)] wire197;
  wire signed [(5'h14):(1'h0)] wire196;
  wire signed [(2'h3):(1'h0)] wire195;
  wire signed [(5'h15):(1'h0)] wire194;
  wire signed [(3'h5):(1'h0)] wire193;
  assign y = {wire197, wire196, wire195, wire194, wire193, (1'h0)};
  assign wire193 = ((((8'hb2) ?
                           ({wire191} ?
                               {(8'ha0), wire191} : (wire192 ?
                                   wire191 : wire190)) : wire192) != wire190) ?
                       (({(|wire189), (~wire190)} ^ wire189) ?
                           $signed({wire189,
                               $signed((8'ha0))}) : wire191) : (wire191 ?
                           wire190 : $signed((|wire191[(4'ha):(2'h2)]))));
  assign wire194 = $signed((~&(((wire192 ? wire192 : wire193) && (wire192 ?
                       (8'hbc) : wire193)) >= ((wire189 ? wire189 : wire188) ?
                       wire188 : (wire188 ? wire189 : (8'ha6))))));
  assign wire195 = (~(!$unsigned(wire194)));
  assign wire196 = ((~&{(~|(^wire195)),
                           ((wire195 ~^ (8'hb5)) ~^ (wire194 ?
                               wire191 : wire193))}) ?
                       {{(wire191[(1'h1):(1'h0)] >= ((8'hb7) ^ wire189))},
                           $signed(wire193)} : $signed($unsigned($unsigned({wire195,
                           wire190}))));
  assign wire197 = (!(+(&((~^wire191) ? wire193 : (~^wire193)))));
endmodule

module module142
#(parameter param175 = ((^((-((7'h43) ? (7'h44) : (8'hbf))) == ((&(7'h44)) ? (~&(8'hba)) : (8'hb2)))) || (~|(8'hb0))), 
parameter param176 = (-param175))
(y, clk, wire147, wire146, wire145, wire144, wire143);
  output wire [(32'h11d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h8):(1'h0)] wire147;
  input wire [(4'ha):(1'h0)] wire146;
  input wire [(4'h8):(1'h0)] wire145;
  input wire signed [(4'hd):(1'h0)] wire144;
  input wire signed [(3'h4):(1'h0)] wire143;
  wire [(4'h9):(1'h0)] wire174;
  wire [(4'h8):(1'h0)] wire173;
  wire signed [(2'h3):(1'h0)] wire172;
  wire [(5'h11):(1'h0)] wire171;
  wire [(4'h9):(1'h0)] wire170;
  wire signed [(4'he):(1'h0)] wire169;
  wire [(2'h2):(1'h0)] wire159;
  wire [(3'h7):(1'h0)] wire158;
  wire [(5'h15):(1'h0)] wire156;
  wire signed [(4'ha):(1'h0)] wire155;
  wire [(2'h2):(1'h0)] wire154;
  wire signed [(4'hc):(1'h0)] wire153;
  wire [(4'h9):(1'h0)] wire152;
  wire signed [(2'h3):(1'h0)] wire151;
  wire [(5'h11):(1'h0)] wire150;
  wire signed [(4'hb):(1'h0)] wire149;
  wire signed [(3'h4):(1'h0)] wire148;
  reg signed [(5'h14):(1'h0)] reg168 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg167 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg166 = (1'h0);
  reg [(3'h5):(1'h0)] reg165 = (1'h0);
  reg [(5'h10):(1'h0)] reg164 = (1'h0);
  reg [(3'h4):(1'h0)] reg163 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg162 = (1'h0);
  reg [(4'he):(1'h0)] reg161 = (1'h0);
  reg [(5'h12):(1'h0)] reg160 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg157 = (1'h0);
  assign y = {wire174,
                 wire173,
                 wire172,
                 wire171,
                 wire170,
                 wire169,
                 wire159,
                 wire158,
                 wire156,
                 wire155,
                 wire154,
                 wire153,
                 wire152,
                 wire151,
                 wire150,
                 wire149,
                 wire148,
                 reg168,
                 reg167,
                 reg166,
                 reg165,
                 reg164,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg157,
                 (1'h0)};
  assign wire148 = $signed({wire147, (+$unsigned($unsigned(wire143)))});
  assign wire149 = (-(((wire144[(3'h4):(1'h0)] ? wire145 : (8'h9c)) ?
                       wire145[(3'h5):(2'h2)] : (~wire143)) >> ((~^wire144[(4'h8):(3'h5)]) ?
                       {$unsigned(wire147), $unsigned((8'hb1))} : ((wire148 ?
                           wire147 : wire145) - {(8'hbf)}))));
  assign wire150 = ($unsigned(wire144) * ((8'hbf) ?
                       $unsigned((~^{wire147,
                           wire148})) : $signed(wire148[(1'h0):(1'h0)])));
  assign wire151 = wire148[(3'h4):(3'h4)];
  assign wire152 = wire147;
  assign wire153 = (~&wire147);
  assign wire154 = (wire151[(2'h2):(1'h1)] ?
                       $unsigned((((wire148 * wire144) >> $signed(wire150)) >>> $signed({wire149}))) : wire148[(3'h4):(1'h0)]);
  assign wire155 = wire151[(2'h3):(2'h3)];
  assign wire156 = $signed(($unsigned(($unsigned(wire150) - (-wire143))) - ((wire145 > (wire150 && wire154)) ?
                       $signed(wire154) : (wire144 || (wire154 != (8'hac))))));
  always
    @(posedge clk) begin
      reg157 <= (~{(wire152 ?
              wire149[(4'h9):(3'h4)] : (((8'h9d) ? wire147 : wire149) ?
                  (wire148 ? (7'h43) : wire154) : $signed(wire153)))});
    end
  assign wire158 = $signed((+(wire145[(2'h2):(2'h2)] << ((wire148 ?
                       wire146 : wire152) | $unsigned(wire152)))));
  assign wire159 = $signed((~|$signed($unsigned((wire156 ?
                       wire143 : wire147)))));
  always
    @(posedge clk) begin
      if (($unsigned($unsigned(wire144[(1'h1):(1'h0)])) - $unsigned((|(8'hbf)))))
        begin
          reg160 <= wire145;
          reg161 <= {{$signed((wire150[(4'hc):(3'h5)] << $signed(wire155))),
                  wire158}};
          reg162 <= (8'hbb);
          if ((wire151 ?
              reg161[(4'hd):(4'hd)] : ({(&(wire147 > wire156)), {{wire143}}} ?
                  $unsigned(($unsigned(wire144) & {wire155})) : ($signed((8'hb6)) ?
                      {(+reg157), $unsigned((8'h9e))} : ((wire151 ?
                              wire144 : wire145) ?
                          wire147[(3'h5):(2'h3)] : (~|wire150))))))
            begin
              reg163 <= wire149[(2'h3):(2'h2)];
              reg164 <= wire149[(3'h7):(1'h1)];
              reg165 <= $signed((~&{$unsigned({wire158, wire146})}));
              reg166 <= (((+reg165) << (wire143[(2'h3):(1'h1)] ?
                  $signed((wire158 ? reg165 : (7'h43))) : ($signed(wire152) ?
                      wire152 : (~&reg165)))) == $unsigned((!$signed($unsigned(wire151)))));
            end
          else
            begin
              reg163 <= ({$unsigned((^~(wire151 ? reg161 : reg162))),
                      $unsigned(({wire155, wire152} * (~wire159)))} ?
                  wire149[(4'hb):(4'h9)] : wire147);
              reg164 <= {$unsigned($unsigned(($unsigned(wire156) >> (reg157 ?
                      wire156 : reg162)))),
                  reg166[(3'h6):(3'h6)]};
              reg165 <= (|reg162);
              reg166 <= (($signed(wire144[(3'h6):(3'h5)]) ?
                  ($unsigned((reg157 ? wire156 : wire153)) ?
                      (8'hbf) : $unsigned((^~(8'hbc)))) : (+($signed(wire143) ?
                      ((8'ha1) ? wire148 : reg164) : (wire152 ?
                          wire153 : wire146)))) <<< $unsigned($signed(wire148[(3'h4):(1'h0)])));
            end
        end
      else
        begin
          reg160 <= wire144;
          reg161 <= (!($unsigned(wire156) >> $signed(wire146)));
          reg162 <= {wire158[(2'h3):(2'h3)]};
          reg163 <= reg166;
        end
    end
  always
    @(posedge clk) begin
      reg167 <= ((reg161 ?
          (~|($unsigned(wire152) ?
              $unsigned((8'hbd)) : (~^wire153))) : $signed(reg165[(1'h0):(1'h0)])) - wire144);
      reg168 <= wire145[(3'h6):(3'h6)];
    end
  assign wire169 = $unsigned($unsigned(wire158));
  assign wire170 = (((|(wire147[(3'h5):(2'h3)] ?
                               $unsigned(wire158) : {(7'h43)})) ?
                           (~^{$signed(wire153),
                               ((8'ha0) <= wire155)}) : wire144) ?
                       $unsigned($signed(((wire144 ? wire146 : reg164) ?
                           wire145[(3'h7):(3'h4)] : (|wire148)))) : reg161[(2'h2):(1'h0)]);
  assign wire171 = wire143[(1'h1):(1'h0)];
  assign wire172 = (((&{(wire153 ? reg165 : reg168),
                           (reg157 ?
                               wire144 : (7'h40))}) & $unsigned((^~wire171[(4'he):(1'h0)]))) ?
                       wire144[(4'h9):(3'h5)] : reg165);
  assign wire173 = (-(!((wire154[(1'h1):(1'h0)] != (reg162 ?
                       reg166 : wire146)) + reg165)));
  assign wire174 = (!wire171);
endmodule

module module109
#(parameter param139 = (({(8'ha7)} <= (((&(8'hba)) ? (+(7'h41)) : {(8'hb2)}) ? (8'ha2) : (8'had))) ? ((&{((8'hbf) ? (8'ha4) : (8'hbd)), (^~(8'ha1))}) == (-(((8'h9e) ? (8'ha6) : (8'hb5)) ^~ ((8'ha7) ? (7'h44) : (8'haf))))) : {(((-(8'hb6)) ? (-(8'hba)) : ((8'ha3) || (7'h44))) ? ((|(8'ha4)) ? (+(8'hb2)) : ((8'hb6) ? (8'hae) : (8'hbc))) : (^~{(8'ha1), (8'ha4)}))}))
(y, clk, wire113, wire112, wire111, wire110);
  output wire [(32'h12d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire113;
  input wire signed [(5'h13):(1'h0)] wire112;
  input wire [(5'h11):(1'h0)] wire111;
  input wire [(5'h10):(1'h0)] wire110;
  wire signed [(4'hc):(1'h0)] wire138;
  wire [(5'h10):(1'h0)] wire137;
  wire signed [(5'h13):(1'h0)] wire136;
  wire signed [(4'hf):(1'h0)] wire135;
  wire signed [(3'h6):(1'h0)] wire134;
  wire [(4'h9):(1'h0)] wire133;
  wire signed [(2'h3):(1'h0)] wire132;
  wire [(4'hc):(1'h0)] wire131;
  wire [(5'h14):(1'h0)] wire130;
  wire signed [(3'h7):(1'h0)] wire129;
  wire [(5'h13):(1'h0)] wire128;
  wire [(3'h7):(1'h0)] wire127;
  wire signed [(2'h2):(1'h0)] wire126;
  wire signed [(4'he):(1'h0)] wire122;
  wire signed [(3'h5):(1'h0)] wire121;
  wire [(4'he):(1'h0)] wire120;
  wire [(5'h14):(1'h0)] wire119;
  wire signed [(5'h12):(1'h0)] wire118;
  wire signed [(4'hc):(1'h0)] wire117;
  wire [(2'h2):(1'h0)] wire116;
  reg signed [(4'hf):(1'h0)] reg125 = (1'h0);
  reg [(4'ha):(1'h0)] reg124 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg123 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg115 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg114 = (1'h0);
  assign y = {wire138,
                 wire137,
                 wire136,
                 wire135,
                 wire134,
                 wire133,
                 wire132,
                 wire131,
                 wire130,
                 wire129,
                 wire128,
                 wire127,
                 wire126,
                 wire122,
                 wire121,
                 wire120,
                 wire119,
                 wire118,
                 wire117,
                 wire116,
                 reg125,
                 reg124,
                 reg123,
                 reg115,
                 reg114,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg114 <= wire112[(3'h7):(3'h7)];
      reg115 <= $unsigned((($unsigned($signed(wire113)) ?
              $unsigned({wire111}) : (+$signed((8'ha5)))) ?
          reg114 : $signed({(wire111 ? wire113 : wire113),
              ((7'h41) >>> wire110)})));
    end
  assign wire116 = ({wire110, $unsigned(wire110)} + wire112[(4'hd):(4'hc)]);
  assign wire117 = (($signed($unsigned($signed(wire116))) ?
                       wire111 : ((^~$unsigned((8'hae))) ?
                           (reg114[(4'h9):(4'h8)] | wire116[(1'h1):(1'h1)]) : (8'hb5))) << wire110);
  assign wire118 = $unsigned(({($signed(wire110) ?
                               {wire116, wire117} : (wire116 ?
                                   reg114 : wire110))} ?
                       (|$signed(reg114[(3'h7):(2'h2)])) : $unsigned(wire117)));
  assign wire119 = (&$unsigned((+{(8'had), (|(8'hb6))})));
  assign wire120 = ($signed($signed(((reg114 | wire111) ?
                       $unsigned((8'had)) : {wire110}))) >= wire118[(5'h12):(2'h2)]);
  assign wire121 = ((|$signed(wire110[(3'h7):(1'h1)])) >= reg114);
  assign wire122 = $unsigned(wire111);
  always
    @(posedge clk) begin
      reg123 <= $signed(wire119);
      reg124 <= {$unsigned(reg114[(1'h1):(1'h1)])};
      reg125 <= (8'ha8);
    end
  assign wire126 = wire112;
  assign wire127 = {wire111};
  assign wire128 = reg123[(2'h3):(2'h2)];
  assign wire129 = $signed({(reg125[(4'hf):(3'h7)] ?
                           $signed((wire110 ? wire121 : reg114)) : (&{reg125,
                               reg125})),
                       $signed(((wire128 > wire112) >>> (wire127 >= wire120)))});
  assign wire130 = (((((~^wire129) ?
                               {reg125, (7'h43)} : wire122[(4'hd):(1'h0)]) ?
                           wire126 : $unsigned(wire119)) < $signed(((8'hb8) >> (wire121 | wire127)))) ?
                       $unsigned((wire122 == (-wire113[(3'h4):(2'h2)]))) : {$signed((8'hbb)),
                           wire111});
  assign wire131 = reg125;
  assign wire132 = $unsigned(wire128[(5'h12):(4'he)]);
  assign wire133 = (8'hb0);
  assign wire134 = wire128[(4'hd):(4'h8)];
  assign wire135 = (($signed($unsigned((wire118 | wire121))) ?
                           {(&(wire110 ? (7'h41) : wire113)),
                               $unsigned((wire121 != wire119))} : {({reg123} ?
                                   (wire128 != reg123) : $unsigned(wire127))}) ?
                       wire127 : wire116);
  assign wire136 = wire110;
  assign wire137 = $signed(wire135[(4'hc):(4'h8)]);
  assign wire138 = $signed(((~^$signed(wire126[(1'h0):(1'h0)])) ?
                       (~{(reg115 << wire120)}) : $unsigned($signed((wire136 ?
                           reg125 : wire134)))));
endmodule

module module73
#(parameter param100 = (^~{(&(8'hb0)), ((((7'h40) & (8'hb3)) ? ((8'hbb) ? (8'ha7) : (8'ha1)) : {(8'ha3), (7'h40)}) ? (((7'h42) - (8'hbe)) >>> ((8'ha5) * (8'ha2))) : (((8'hb7) ? (8'ha7) : (8'h9e)) + (8'ha0)))}), 
parameter param101 = param100)
(y, clk, wire78, wire77, wire76, wire75, wire74);
  output wire [(32'h10c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire78;
  input wire [(4'h9):(1'h0)] wire77;
  input wire signed [(4'h9):(1'h0)] wire76;
  input wire signed [(4'he):(1'h0)] wire75;
  input wire [(4'ha):(1'h0)] wire74;
  wire signed [(3'h4):(1'h0)] wire99;
  wire [(4'hd):(1'h0)] wire98;
  wire signed [(5'h14):(1'h0)] wire97;
  wire signed [(2'h3):(1'h0)] wire96;
  wire signed [(3'h4):(1'h0)] wire95;
  wire [(3'h4):(1'h0)] wire94;
  wire [(4'he):(1'h0)] wire93;
  wire [(4'hf):(1'h0)] wire92;
  wire [(4'hc):(1'h0)] wire91;
  wire [(5'h13):(1'h0)] wire90;
  wire signed [(5'h12):(1'h0)] wire89;
  wire signed [(4'hf):(1'h0)] wire88;
  wire signed [(5'h15):(1'h0)] wire87;
  wire signed [(4'h8):(1'h0)] wire86;
  wire signed [(5'h12):(1'h0)] wire85;
  wire [(5'h14):(1'h0)] wire84;
  wire signed [(4'hc):(1'h0)] wire83;
  wire [(5'h10):(1'h0)] wire82;
  wire signed [(2'h3):(1'h0)] wire81;
  wire signed [(5'h15):(1'h0)] wire80;
  wire [(3'h7):(1'h0)] wire79;
  assign y = {wire99,
                 wire98,
                 wire97,
                 wire96,
                 wire95,
                 wire94,
                 wire93,
                 wire92,
                 wire91,
                 wire90,
                 wire89,
                 wire88,
                 wire87,
                 wire86,
                 wire85,
                 wire84,
                 wire83,
                 wire82,
                 wire81,
                 wire80,
                 wire79,
                 (1'h0)};
  assign wire79 = $signed(($unsigned(({wire77, wire78} ?
                          (wire77 || wire78) : (-wire78))) ?
                      wire75 : $signed((!$signed(wire76)))));
  assign wire80 = ($signed(wire74[(1'h1):(1'h1)]) ?
                      ({(wire75[(1'h0):(1'h0)] * (wire75 ?
                              wire76 : wire75))} << ({$signed(wire79),
                              (-wire78)} ?
                          (wire79 ^ $signed(wire78)) : $signed(wire75[(4'hd):(1'h1)]))) : ((((-wire77) ?
                              (wire74 ^ (8'ha1)) : $signed(wire77)) <= (^~$unsigned(wire77))) ?
                          (-(!((8'hb4) ?
                              wire78 : (8'hbf)))) : $unsigned(({wire77,
                                  wire77} ?
                              wire79 : {wire77}))));
  assign wire81 = ((~|(((8'haa) * ((8'hbe) ? wire77 : wire79)) ?
                      {$unsigned((8'ha0)), $unsigned(wire79)} : (wire74 ?
                          (8'hb5) : (wire75 >= wire76)))) >>> $signed(wire80[(4'he):(3'h6)]));
  assign wire82 = ((&(|wire80[(3'h6):(3'h6)])) ~^ wire76[(1'h0):(1'h0)]);
  assign wire83 = (-(|wire79));
  assign wire84 = (!$unsigned((wire78 ?
                      ((^(8'ha5)) ?
                          wire83 : wire78) : $unsigned($signed(wire81)))));
  assign wire85 = (({wire78} + (&wire81[(1'h1):(1'h0)])) ?
                      $signed($signed(wire76)) : wire76[(3'h6):(1'h1)]);
  assign wire86 = ((!(+wire75[(3'h7):(3'h7)])) > ((wire76[(1'h1):(1'h0)] ?
                      ((wire81 ?
                          wire84 : wire82) ~^ (8'hbb)) : wire77[(3'h5):(1'h0)]) || (^wire85[(3'h6):(2'h3)])));
  assign wire87 = (-wire84);
  assign wire88 = wire78;
  assign wire89 = ($unsigned(($unsigned((&(8'ha4))) > wire83)) * ($signed($unsigned(((8'had) ?
                          wire74 : wire86))) ?
                      $unsigned((wire83 ^~ wire82)) : ({(wire78 ?
                                  (8'hb0) : wire85),
                              (-wire78)} ?
                          wire80[(3'h4):(2'h3)] : wire77[(1'h1):(1'h1)])));
  assign wire90 = ({$unsigned({(wire86 <<< (8'hb1)),
                          $unsigned(wire87)})} < $unsigned((8'ha3)));
  assign wire91 = $unsigned($unsigned(({wire84} * $signed((~^wire78)))));
  assign wire92 = ((($unsigned(wire80[(5'h12):(3'h7)]) ?
                      wire89 : $unsigned(wire91)) >>> $unsigned((wire74 > wire79[(2'h3):(2'h2)]))) > $signed($signed($signed((~&wire82)))));
  assign wire93 = (^~($unsigned($signed((~(8'ha1)))) ^ $signed($unsigned($unsigned(wire92)))));
  assign wire94 = (-$signed((wire77[(3'h5):(2'h2)] ?
                      wire82 : wire75[(4'ha):(3'h7)])));
  assign wire95 = ($signed((~&$unsigned((~wire81)))) && (wire75[(4'ha):(1'h0)] ?
                      $unsigned(wire87[(1'h1):(1'h1)]) : wire75));
  assign wire96 = wire78[(2'h3):(2'h3)];
  assign wire97 = $signed(wire86);
  assign wire98 = wire92[(2'h3):(1'h0)];
  assign wire99 = wire92;
endmodule
