# This file was automatically generated by vpl
set_param project.loadTopLevelOOCConstrs 1
set_param compiler.enablePerformanceTrace true
set_param bitstream.enablePR 4123
set_param hd.supportClockNetCrossDiffReconfigurablePartitions true
set_param project.runs.noReportGeneration true
set_param project.writeIntermediateCheckpoints 0
set_param bd.ForceAppCoreUpgrade 1
set_param hd.Visual 0
set_param project.enablePRFlowIPI 1
set_param ips.enableSVCosim 1
set_param project.allowSharedLibraryType 1
set_param project.copyShLibsToCurrRunDir 1
set_param bd.generateHybridSystemC true
set_param ips.enableSystemCForQuesta 0

# Params added by user
set_param bitstream.enablePR 4123
set_param hd.routingContainmentAreaExpansion true
set_param hd.supportClockNetCrossDiffReconfigurablePartitions 1
set_param physynth.ultraRAMOptOutput false
set_param synth.elaboration.rodinMoreOptions {rt::set_parameter disableOregPackingUram true}
