Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a0d22311033e4af9b589f9b2d05321f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSyncs_behav xil_defaultlib.testSyncs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'R' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/countUD5L.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'R' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/countUD5L.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'R' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/countUD5L.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'R' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/countUD5L.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'R' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/countUD5L.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'Q' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/new/Top_Module.v:89]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'Q' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/new/Top_Module.v:112]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'Q' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/new/Top_Module.v:133]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'Q' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/new/Top_Module.v:155]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Q' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/new/Top_Module.v:177]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'i0' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/new/Top_Module.v:181]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'Q' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/new/Top_Module.v:268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'R' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/sources_1/new/ringCounter.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'R' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/sources_1/new/ringCounter.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'R' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/sources_1/new/ringCounter.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'R' [C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/sources_1/new/ringCounter.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.counterUD15L
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.labVGA_clks
Compiling module xil_defaultlib.VGAController
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.countUD5L(INIT=5'b01100)
Compiling module xil_defaultlib.countUD5L(INIT=5'b01001)
Compiling module xil_defaultlib.counterUD15L(INIT=15'b0100101100...
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.countUD5L(INIT=5'b0100)
Compiling module xil_defaultlib.countUD5L(INIT=5'b11100)
Compiling module xil_defaultlib.counterUD15L(INIT=15'b0111000010...
Compiling module xil_defaultlib.countUD5L(INIT=5'b11000)
Compiling module xil_defaultlib.countUD5L(INIT=5'b10010)
Compiling module xil_defaultlib.counterUD15L(INIT=15'b0100101100...
Compiling module xil_defaultlib.countUD5L(INIT=5'b010)
Compiling module xil_defaultlib.countUD5L(INIT=5'b10100)
Compiling module xil_defaultlib.counterUD15L(INIT=15'b0101000001...
Compiling module xil_defaultlib.multiplex
Compiling module xil_defaultlib.countUD5L(INIT=5'b0111)
Compiling module xil_defaultlib.countUD5L(INIT=5'b0110)
Compiling module xil_defaultlib.counterUD15L(INIT=15'b011000111)
Compiling module xil_defaultlib.counterUD15L(INIT=15'b010001100)
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.Top_Module_default
Compiling module xil_defaultlib.check_the_sync_signals
Compiling module xil_defaultlib.check_the_rgb_signals
Compiling module xil_defaultlib.testSyncs
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSyncs_behav
