// Seed: 2352394896
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_27 = id_1;
  assign id_22 = 1;
  tri0 id_28 = id_9 - id_12;
  assign id_9 = 1;
  wire id_29 = id_13;
  wire id_30;
  wire id_31;
  wire id_32;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input tri id_2,
    input supply0 id_3,
    input wand id_4,
    input wor id_5,
    input wire id_6
);
  assign id_8 = 1 - id_6;
  supply1 id_9, id_10, id_11;
  assign id_10 = 1;
  assign id_9  = 1;
  module_0(
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_10,
      id_8,
      id_10,
      id_10,
      id_10,
      id_8,
      id_9,
      id_11,
      id_8,
      id_9,
      id_10,
      id_8,
      id_8,
      id_10,
      id_10,
      id_9,
      id_9,
      id_8,
      id_10,
      id_11
  );
  always begin
    id_9 = 1'b0;
    id_9 = 1;
  end
endmodule
