vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/sim/bd_a878_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_vdma_1_0/sim/design_1_axi_vdma_1_0.vhd" \
"../../../../path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_Axi_lite_s_axi.vhd" \
"../../../../path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1.vhd" \
"../../../../path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis_regslice_both.vhd" \
"../../../../path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/vhdl/path_thr_axis.vhd" \
"../../../bd/design_1/ip/design_1_path_thr_axis_0_0/sim/design_1_path_thr_axis_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
