

Implementation tool: Xilinx Vivado v.2018.2
Project:             mlp
Solution:            area_optimized
Device target:       xc7k325tffg676-2
Report date:         Sat Oct 26 22:31:05 -0700 2019

#=== Post-Implementation Resource usage ===
SLICE:          249
LUT:            732
FF:             665
DSP:              6
BRAM:             1
SRL:             13
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    2.787
CP achieved post-implementation:    3.021
Timing met
