# vsim -c proc_hier_bench -lib __work 
# Start time: 02:38:31 on Mar 13,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-46-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.stageFetch
# Loading __work.reg_16
# Loading __work.reg_1
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nand2
# Loading __work.dff
# Loading __work.memory2c
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.stageDecode
# Loading __work.control
# Loading __work.rf
# Loading __work.decoder_3_8
# Loading __work.mux2_1_16bit
# Loading __work.stageExecute
# Loading __work.alu_control
# Loading __work.alu
# Loading __work.alu_1b
# Loading __work.barrelShifter
# Loading __work.opMux
# Loading __work.stageMemory
# Loading __work.stageWriteback
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(96)
#    Time: 4600 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 02:38:31 on Mar 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
