Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 21 14:29:24 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                          Path #1                                                                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.289 |                                                                                                                                                                                                                                                    14.133 |                     0.626 |
| Logic Delay               | 0.099(35%)                | 5.621(40%)                                                                                                                                                                                                                                                | 0.097(16%)                |
| Net Delay                 | 0.190(65%)                | 8.512(60%)                                                                                                                                                                                                                                                | 0.529(84%)                |
| Clock Skew                |                    -0.486 |                                                                                                                                                                                                                                                    -0.037 |                    -0.704 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                   -10.606 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 6% x 3%                                                                                                                                                                                                                                                   | 0% x 4%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                    | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                       279 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                        48 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                        48 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                        16 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[18]/C     | sr_p.sr_1[17]/C                                                                                                                                                                                                                                           | sr_p.sr_1[477]/C          |
| End Point Pin             | sr_p.sr_1[17]/D           | sr_p.sr_1[477]/D                                                                                                                                                                                                                                          | delay_block[0][477]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                     Path #2                                                                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                           3.572 |                     0.000 |
| Path Delay                |                     0.289 |                                                                                                                                                                                                                                          14.126 |                     1.002 |
| Logic Delay               | 0.099(35%)                | 5.301(38%)                                                                                                                                                                                                                                      | 0.096(10%)                |
| Net Delay                 | 0.190(65%)                | 8.825(62%)                                                                                                                                                                                                                                      | 0.906(90%)                |
| Clock Skew                |                    -0.486 |                                                                                                                                                                                                                                          -0.041 |                    -0.697 |
| Slack                     |                       inf |                                                                                                                                                                                                                                         -10.603 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                 | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 6% x 3%                                                                                                                                                                                                                                         | 0% x 3%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                          | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                             270 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                    | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                              46 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                              46 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                             | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                             | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                            | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                            | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                              15 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                          | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                          | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[18]/C     | sr_p.sr_1[17]/C                                                                                                                                                                                                                                 | sr_p.sr_1[592]/C          |
| End Point Pin             | sr_p.sr_1[17]/D           | sr_p.sr_1[592]/D                                                                                                                                                                                                                                | delay_block[0][592]/D     |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                          Path #3                                                                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.289 |                                                                                                                                                                                                                                                    14.132 |                     0.819 |
| Logic Delay               | 0.099(35%)                | 5.621(40%)                                                                                                                                                                                                                                                | 0.093(12%)                |
| Net Delay                 | 0.190(65%)                | 8.511(60%)                                                                                                                                                                                                                                                | 0.726(88%)                |
| Clock Skew                |                    -0.486 |                                                                                                                                                                                                                                                    -0.032 |                    -0.730 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                   -10.600 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 6% x 3%                                                                                                                                                                                                                                                   | 0% x 4%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                    | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                       279 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                        48 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                        48 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                        16 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[18]/C     | sr_p.sr_1[17]/C                                                                                                                                                                                                                                           | sr_p.sr_1[490]/C          |
| End Point Pin             | sr_p.sr_1[17]/D           | sr_p.sr_1[490]/D                                                                                                                                                                                                                                          | delay_block[0][490]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                          Path #4                                                                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.289 |                                                                                                                                                                                                                                                    14.132 |                     1.060 |
| Logic Delay               | 0.099(35%)                | 5.435(39%)                                                                                                                                                                                                                                                | 0.096(10%)                |
| Net Delay                 | 0.190(65%)                | 8.697(61%)                                                                                                                                                                                                                                                | 0.964(90%)                |
| Clock Skew                |                    -0.486 |                                                                                                                                                                                                                                                    -0.029 |                    -0.800 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                   -10.597 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 6% x 3%                                                                                                                                                                                                                                                   | 0% x 4%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                    | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                       282 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                        48 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                        48 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                        16 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[18]/C     | sr_p.sr_1[17]/C                                                                                                                                                                                                                                           | sr_p.sr_1[555]/C          |
| End Point Pin             | sr_p.sr_1[17]/D           | sr_p.sr_1[555]/D                                                                                                                                                                                                                                          | delay_block[0][555]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                        Path #5                                                                                                                       |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                3.572 |                     0.000 |
| Path Delay                |                     0.289 |                                                                                                                                                                                                                                               14.137 |                     0.743 |
| Logic Delay               | 0.099(35%)                | 5.130(37%)                                                                                                                                                                                                                                           | 0.096(13%)                |
| Net Delay                 | 0.190(65%)                | 9.007(63%)                                                                                                                                                                                                                                           | 0.647(87%)                |
| Clock Skew                |                    -0.486 |                                                                                                                                                                                                                                               -0.022 |                    -0.733 |
| Slack                     |                       inf |                                                                                                                                                                                                                                              -10.595 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                      | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 6% x 4%                                                                                                                                                                                                                                              | 1% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                               | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                  297 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                    0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                    0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                    0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                    0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                         | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                   47 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                   47 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                  | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                  | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                 | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                 | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                    0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                    0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                    0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                   24 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                    0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                    0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                               | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                               | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[18]/C     | sr_p.sr_1[17]/C                                                                                                                                                                                                                                      | sr_p.sr_1[213]/C          |
| End Point Pin             | sr_p.sr_1[17]/D           | sr_p.sr_1[213]/D                                                                                                                                                                                                                                     | delay_block[0][213]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                          Path #6                                                                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.289 |                                                                                                                                                                                                                                                    14.091 |                     0.815 |
| Logic Delay               | 0.099(35%)                | 5.203(37%)                                                                                                                                                                                                                                                | 0.096(12%)                |
| Net Delay                 | 0.190(65%)                | 8.888(63%)                                                                                                                                                                                                                                                | 0.719(88%)                |
| Clock Skew                |                    -0.486 |                                                                                                                                                                                                                                                    -0.063 |                    -0.738 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                   -10.591 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 8% x 3%                                                                                                                                                                                                                                                   | 0% x 3%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                    | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                       298 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                        48 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                        48 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                        27 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[18]/C     | sr_p.sr_1[17]/C                                                                                                                                                                                                                                           | sr_p.sr_1[112]/C          |
| End Point Pin             | sr_p.sr_1[17]/D           | sr_p.sr_1[112]/D                                                                                                                                                                                                                                          | delay_block[0][112]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                          Path #7                                                                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.289 |                                                                                                                                                                                                                                                    14.188 |                     0.770 |
| Logic Delay               | 0.099(35%)                | 5.483(39%)                                                                                                                                                                                                                                                | 0.097(13%)                |
| Net Delay                 | 0.190(65%)                | 8.705(61%)                                                                                                                                                                                                                                                | 0.673(87%)                |
| Clock Skew                |                    -0.486 |                                                                                                                                                                                                                                                     0.038 |                    -0.878 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                   -10.586 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 6% x 3%                                                                                                                                                                                                                                                   | 0% x 5%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                    | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                       282 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                        48 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                        48 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                        16 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[18]/C     | sr_p.sr_1[17]/C                                                                                                                                                                                                                                           | sr_p.sr_1[542]/C          |
| End Point Pin             | sr_p.sr_1[17]/D           | sr_p.sr_1[542]/D                                                                                                                                                                                                                                          | delay_block[0][542]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                          Path #8                                                                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.289 |                                                                                                                                                                                                                                                    14.312 |                     0.563 |
| Logic Delay               | 0.099(35%)                | 5.121(36%)                                                                                                                                                                                                                                                | 0.093(17%)                |
| Net Delay                 | 0.190(65%)                | 9.191(64%)                                                                                                                                                                                                                                                | 0.470(83%)                |
| Clock Skew                |                    -0.486 |                                                                                                                                                                                                                                                     0.162 |                    -0.858 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                   -10.586 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 8% x 4%                                                                                                                                                                                                                                                   | 0% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                                                                    | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                       300 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                        48 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                        48 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                         1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                        24 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[18]/C     | sr_p.sr_1[17]/C                                                                                                                                                                                                                                           | sr_p.sr_1[359]/C          |
| End Point Pin             | sr_p.sr_1[17]/D           | sr_p.sr_1[359]/D                                                                                                                                                                                                                                          | delay_block[0][359]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                          Path #9                                                                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.289 |                                                                                                                                                                                                                                                    14.301 |                     0.868 |
| Logic Delay               | 0.099(35%)                | 5.060(36%)                                                                                                                                                                                                                                                | 0.096(12%)                |
| Net Delay                 | 0.190(65%)                | 9.241(64%)                                                                                                                                                                                                                                                | 0.772(88%)                |
| Clock Skew                |                    -0.486 |                                                                                                                                                                                                                                                     0.151 |                    -0.946 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                   -10.586 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 8% x 4%                                                                                                                                                                                                                                                   | 1% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                                                                    | (1, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                       300 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                        48 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                        48 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                         1 |                         1 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                        24 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[18]/C     | sr_p.sr_1[17]/C                                                                                                                                                                                                                                           | sr_p.sr_1[346]/C          |
| End Point Pin             | sr_p.sr_1[17]/D           | sr_p.sr_1[346]/D                                                                                                                                                                                                                                          | delay_block[0][346]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                          Path #10                                                                                                                         |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.289 |                                                                                                                                                                                                                                                    14.149 |                     0.474 |
| Logic Delay               | 0.099(35%)                | 5.221(37%)                                                                                                                                                                                                                                                | 0.096(21%)                |
| Net Delay                 | 0.190(65%)                | 8.928(63%)                                                                                                                                                                                                                                                | 0.378(79%)                |
| Clock Skew                |                    -0.486 |                                                                                                                                                                                                                                                    -0.001 |                    -0.783 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                   -10.586 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 6% x 4%                                                                                                                                                                                                                                                   | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                       300 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                        48 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                        48 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                        24 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[18]/C     | sr_p.sr_1[17]/C                                                                                                                                                                                                                                           | sr_p.sr_1[396]/C          |
| End Point Pin             | sr_p.sr_1[17]/D           | sr_p.sr_1[396]/D                                                                                                                                                                                                                                          | delay_block[0][396]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+----+-----+-----+----+
| End Point Clock | Requirement | 10 | 40 | 41 | 44 | 45 | 46 |  47 |  48 | 49 |
+-----------------+-------------+----+----+----+----+----+----+-----+-----+----+
| clk             | 3.572ns     | 64 |  8 | 20 | 16 | 13 | 98 | 246 | 157 | 18 |
+-----------------+-------------+----+----+----+----+----+----+-----+-----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 640 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------+------------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+-------------+------------+-----+------+------+------+
|  Instance  |                                       Module                                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |     LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------+------------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+-------------+------------+-----+------+------+------+
| (top)      |                                                                            wrapper | 0.75 |           4.25 |           13205 | 0(0.0%) |  68(0.6%) | 491(4.4%) | 2303(20.7%) | 6280(56.5%) | 1965(17.7%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst  | muon_sorter_I064_O064_D000_BITONIC_SEL_TOPVHDL_PT4BIT-freq280x400retfan10000_rev_1 | 0.63 |           4.72 |           10861 | 0(0.0%) |  35(0.3%) | 459(4.2%) | 2122(19.5%) | 6280(57.8%) | 1965(18.1%) |          0 |   0 |    0 |    0 |    0 |
|  reducer_1 |                                                                            reducer | 0.06 |           1.00 |            1163 | 0(0.0%) | 32(13.1%) | 32(13.1%) |  181(73.9%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------+------------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       105% | (CLEM_X65Y384,CLEL_R_X66Y387) | wrapper(100%) |            0% |       5.03125 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |       110% | (CLEL_R_X68Y387,CLEM_X69Y388) | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |       103% | (CLEM_X70Y380,CLEL_R_X71Y383) | wrapper(100%) |            0% |       5.02344 | 100%         | 0%         |  15% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        90% | (CLEM_X65Y397,CLEM_X65Y397)   | wrapper(100%) |            0% |         4.875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.097% | (CLEM_X64Y420,CLEM_X67Y423)   | wrapper(100%) |            0% |       4.89063 | 99%          | 0%         |   7% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                3 |           0.106% | (CLEM_X60Y374,CLEM_X67Y405)   | wrapper(100%) |            0% |       4.90072 | 98%          | 0%         |   2% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                2 |           0.040% | (CLEM_X64Y388,CLEM_X67Y395)   | wrapper(100%) |            0% |       5.26823 | 100%         | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.042% | (CLEM_X64Y392,CLEM_X67Y399)   | wrapper(100%) |            0% |       5.13021 | 99%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.017% | (CLEM_X70Y379,CLEL_R_X72Y381) | wrapper(100%) |            0% |          4.85 | 95%          | 0%         |  18% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                1 |           0.035% | (CLEM_X63Y408,CLEM_X64Y411)   | wrapper(100%) |            0% |        4.8125 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                0 |           0.004% | (CLEM_X60Y380,CLEM_X60Y380)   | wrapper(100%) |            0% |             4 | 75%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                0 |           0.003% | (CLEM_X66Y395,CLEM_X66Y395)   | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.253% | (CLEM_X64Y380,CLEM_X71Y427)   | wrapper(100%) |            0% |       4.82357 | 97%          | 0%         |   4% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.222% | (CLEM_X60Y380,CLEM_X67Y411)   | wrapper(100%) |            0% |       4.89811 | 98%          | 0%         |   3% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.277% | (CLEM_X56Y377,CLEM_X71Y400)   | wrapper(100%) |            0% |       4.48177 | 90%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.213% | (CLEM_X64Y388,CLEM_X71Y419)   | wrapper(100%) |            0% |        4.8916 | 99%          | 0%         |   2% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y407 | 379             | 510          | 64%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y408 | 379             | 509          | 63%                  | wrapper(100%) | N                   |
| CLEL_R_X65Y421 | 386             | 495          | 62%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y406 | 379             | 511          | 58%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y409 | 379             | 508          | 58%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y419 | 379             | 498          | 56%                  | wrapper(100%) | N                   |
| CLEM_X64Y407   | 380             | 510          | 56%                  | wrapper(100%) | N                   |
| CLEL_R_X65Y420 | 386             | 496          | 55%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y422 | 386             | 494          | 55%                  | wrapper(100%) | Y                   |
| CLEM_X64Y408   | 380             | 509          | 54%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X64Y407   | 380             | 510          | 34%                  | wrapper(100%) | N                   |
| CLEL_R_X65Y394 | 386             | 523          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y407 | 379             | 510          | 33%                  | wrapper(100%) | N                   |
| CLEM_X65Y409   | 384             | 508          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X65Y394   | 384             | 523          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X66Y392   | 389             | 525          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X66Y395   | 389             | 522          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y396 | 386             | 521          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y392 | 386             | 525          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y395 | 386             | 522          | 31%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


