Running: /media/olesja/DATA/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /media/olesja/DATA/Cash/cache/L1_tag_ch_test_isim_beh.exe -prj /media/olesja/DATA/Cash/cache/L1_tag_ch_test_beh.prj work.L1_tag_ch_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/media/olesja/DATA/Cash/cache/L1_tag_ch.vhd" into library work
Parsing VHDL file "/media/olesja/DATA/Cash/cache/L1_tag_ch_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96508 KB
Fuse CPU Usage: 1240 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture l1_tag_ch_arch of entity L1_tag_ch [\L1_tag_ch(8,3,3)\]
Compiling architecture behavior of entity l1_tag_ch_test
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /media/olesja/DATA/Cash/cache/L1_tag_ch_test_isim_beh.exe
Fuse Memory Usage: 668800 KB
Fuse CPU Usage: 1350 ms
GCC CPU Usage: 2610 ms
