TimeQuest Timing Analyzer report for cpu_core
Tue Apr 16 14:26:47 2019
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CORE_CLK'
 13. Slow 1200mV 85C Model Hold: 'i_CORE_CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'i_CORE_CLK'
 27. Slow 1200mV 0C Model Hold: 'i_CORE_CLK'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'i_CORE_CLK'
 40. Fast 1200mV 0C Model Hold: 'i_CORE_CLK'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Slow Corner Signal Integrity Metrics
 55. Fast Corner Signal Integrity Metrics
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; cpu_core                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F256C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; i_CORE_CLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CORE_CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 214.82 MHz ; 214.82 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_CORE_CLK ; -3.655 ; -222.489      ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_CORE_CLK ; 0.321 ; 0.000         ;
+------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------+--------+-----------------------------+
; Clock      ; Slack  ; End Point TNS               ;
+------------+--------+-----------------------------+
; i_CORE_CLK ; -3.000 ; -233.656                    ;
+------------+--------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.655 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.280      ; 4.930      ;
; -3.625 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.278      ; 4.898      ;
; -3.583 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.280      ; 4.858      ;
; -3.553 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.278      ; 4.826      ;
; -3.496 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.784      ;
; -3.477 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 4.733      ;
; -3.435 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.278      ; 4.708      ;
; -3.424 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.712      ;
; -3.420 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.280      ; 4.695      ;
; -3.405 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 4.661      ;
; -3.404 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.687      ;
; -3.365 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 4.652      ;
; -3.355 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.280      ; 4.630      ;
; -3.326 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.071     ; 4.250      ;
; -3.325 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.278      ; 4.598      ;
; -3.321 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.604      ;
; -3.315 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.369     ; 3.941      ;
; -3.293 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 4.580      ;
; -3.290 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.278      ; 4.563      ;
; -3.284 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.572      ;
; -3.283 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 4.539      ;
; -3.281 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.569      ;
; -3.272 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.560      ;
; -3.262 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.284      ; 4.541      ;
; -3.252 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.280      ; 4.527      ;
; -3.249 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.532      ;
; -3.237 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.279      ; 4.511      ;
; -3.236 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.519      ;
; -3.234 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.517      ;
; -3.231 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.284      ; 4.510      ;
; -3.230 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 4.486      ;
; -3.225 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.508      ;
; -3.221 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 4.477      ;
; -3.207 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.490      ;
; -3.196 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.484      ;
; -3.195 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.284      ; 4.474      ;
; -3.177 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 4.433      ;
; -3.164 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.447      ;
; -3.164 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.278      ; 4.437      ;
; -3.161 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|tmp[8]                       ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.276      ; 4.432      ;
; -3.161 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.098     ; 4.058      ;
; -3.159 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.284      ; 4.438      ;
; -3.157 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.280      ; 4.432      ;
; -3.157 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.440      ;
; -3.155 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.278      ; 4.428      ;
; -3.154 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.308      ; 4.457      ;
; -3.150 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.284      ; 4.429      ;
; -3.148 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.280      ; 4.423      ;
; -3.148 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.431      ;
; -3.147 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.430      ;
; -3.142 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 4.431      ;
; -3.138 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 4.394      ;
; -3.136 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 4.423      ;
; -3.117 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.081     ; 4.031      ;
; -3.117 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.075     ; 4.037      ;
; -3.116 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.404      ;
; -3.115 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.079     ; 4.031      ;
; -3.113 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.279      ; 4.387      ;
; -3.106 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.394      ;
; -3.095 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.067     ; 4.023      ;
; -3.093 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 4.349      ;
; -3.089 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|tmp[8]                       ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.276      ; 4.360      ;
; -3.065 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 4.352      ;
; -3.059 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.342      ;
; -3.055 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 4.311      ;
; -3.044 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 4.300      ;
; -3.043 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.285      ; 4.323      ;
; -3.036 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 4.323      ;
; -3.033 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.367     ; 3.661      ;
; -3.033 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 4.322      ;
; -3.029 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.317      ;
; -3.027 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.284      ; 4.306      ;
; -3.027 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 4.314      ;
; -3.021 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.304      ;
; -3.019 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.307      ;
; -3.018 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 4.307      ;
; -3.017 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 4.304      ;
; -3.016 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 4.273      ;
; -3.015 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.630      ;
; -3.014 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 4.271      ;
; -3.011 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.299      ;
; -3.010 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.023     ; 3.982      ;
; -3.000 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.308      ; 4.303      ;
; -2.998 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.286      ;
; -2.996 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 4.283      ;
; -2.994 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.282      ;
; -2.989 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.066     ; 3.918      ;
; -2.989 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.278      ; 4.262      ;
; -2.985 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 4.275      ;
; -2.985 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.285      ; 4.265      ;
; -2.982 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.265      ;
; -2.982 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.280      ; 4.257      ;
; -2.982 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.265      ;
; -2.981 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.299      ; 4.275      ;
; -2.979 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.262      ;
; -2.975 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 4.264      ;
; -2.974 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.382     ; 3.587      ;
; -2.969 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.257      ;
; -2.968 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 4.255      ;
; -2.968 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 4.255      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.321 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.886      ;
; 0.331 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 0.898      ;
; 0.339 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 0.897      ;
; 0.340 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 0.907      ;
; 0.342 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.365      ; 0.894      ;
; 0.343 ; ALU:INST_ALU|r_ALU_Result[0]                                   ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[7]                                   ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[1]                                   ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[3]                                   ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[2]                                   ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.910      ;
; 0.345 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 0.904      ;
; 0.345 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.365      ; 0.897      ;
; 0.348 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.913      ;
; 0.349 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 0.907      ;
; 0.350 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.915      ;
; 0.353 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.918      ;
; 0.354 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 0.921      ;
; 0.355 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 0.914      ;
; 0.359 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 0.926      ;
; 0.362 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.367 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 0.925      ;
; 0.370 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 0.929      ;
; 0.371 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.936      ;
; 0.371 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 0.929      ;
; 0.373 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.365      ; 0.925      ;
; 0.375 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1] ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.594      ;
; 0.378 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 0.937      ;
; 0.405 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.970      ;
; 0.408 ; control_unit:INST_control_unit|r_state[0]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.626      ;
; 0.478 ; branch_control:INST_branch_control|o_ADDRESS[4]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.697      ;
; 0.500 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.718      ;
; 0.508 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[16]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.060      ; 0.725      ;
; 0.514 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.104      ; 0.775      ;
; 0.518 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[9]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.060      ; 0.735      ;
; 0.521 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.740      ;
; 0.524 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[12]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.104      ; 0.785      ;
; 0.535 ; branch_control:INST_branch_control|o_ADDRESS[0]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.063      ; 0.755      ;
; 0.536 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.429      ; 1.122      ;
; 0.538 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.756      ;
; 0.538 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.771      ;
; 0.539 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.381      ; 1.107      ;
; 0.539 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 1.106      ;
; 0.544 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.763      ;
; 0.545 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.764      ;
; 0.546 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.765      ;
; 0.546 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.765      ;
; 0.554 ; branch_control:INST_branch_control|o_ADDRESS[6]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.773      ;
; 0.556 ; branch_control:INST_branch_control|o_ADDRESS[7]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.775      ;
; 0.568 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 1.127      ;
; 0.571 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 1.137      ;
; 0.572 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 1.131      ;
; 0.577 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[18]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.796      ;
; 0.579 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 1.139      ;
; 0.587 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.805      ;
; 0.594 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.813      ;
; 0.597 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.816      ;
; 0.598 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.817      ;
; 0.601 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.820      ;
; 0.602 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.821      ;
; 0.603 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.168      ;
; 0.604 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 1.164      ;
; 0.606 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.824      ;
; 0.608 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 1.167      ;
; 0.614 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.833      ;
; 0.616 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.834      ;
; 0.620 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.423      ; 1.200      ;
; 0.621 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 1.179      ;
; 0.623 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.371      ; 1.181      ;
; 0.625 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 1.184      ;
; 0.632 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.372      ; 1.191      ;
; 0.634 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 1.194      ;
; 0.638 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.362      ; 1.187      ;
; 0.651 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 1.213      ;
; 0.662 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.428      ; 1.247      ;
; 0.674 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.361      ; 1.222      ;
; 0.683 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[0] ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.063      ; 0.903      ;
; 0.684 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.411      ; 1.252      ;
; 0.692 ; branch_control:INST_branch_control|o_ADDRESS[9]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.911      ;
; 0.692 ; branch_control:INST_branch_control|o_ADDRESS[5]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.911      ;
; 0.697 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 1.263      ;
; 0.700 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.918      ;
; 0.708 ; control_unit:INST_control_unit|r_state[2]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.926      ;
; 0.709 ; control_unit:INST_control_unit|r_state[2]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.927      ;
; 0.728 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.946      ;
; 0.731 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[18]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.074      ; 0.962      ;
; 0.731 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.429      ; 1.317      ;
; 0.744 ; ALU:INST_ALU|r_ALU_Result[3]                                   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.287     ; 0.614      ;
; 0.779 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.380      ; 1.346      ;
; 0.790 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.355      ;
; 0.794 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9] ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.065      ; 1.016      ;
; 0.796 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 1.014      ;
; 0.805 ; ALU:INST_ALU|r_ALU_Result[7]                                   ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.047      ; 1.009      ;
; 0.806 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 1.024      ;
; 0.808 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.396      ; 1.361      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                 ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[1]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[2]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                                ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.239 ; 0.360 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.483 ; 0.347 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 7.458 ; 7.594 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 7.458 ; 7.594 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 6.358 ; 6.347 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 6.093 ; 6.103 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.157 ; 6.142 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 6.523 ; 6.576 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.948 ; 7.012 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 6.091 ; 6.109 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.921 ; 5.956 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 5.786 ; 5.818 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 7.313 ; 7.447 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 6.206 ; 6.194 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 5.958 ; 5.967 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.013 ; 5.996 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 6.364 ; 6.413 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.773 ; 6.832 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 5.950 ; 5.966 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.786 ; 5.818 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 240.5 MHz ; 240.5 MHz       ; i_CORE_CLK ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_CORE_CLK ; -3.158 ; -184.430      ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_CORE_CLK ; 0.298 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; i_CORE_CLK ; -3.000 ; -233.656                   ;
+------------+--------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.158 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.257      ; 4.410      ;
; -3.108 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.254      ; 4.357      ;
; -3.097 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.257      ; 4.349      ;
; -3.047 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.254      ; 4.296      ;
; -3.026 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 4.283      ;
; -3.007 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.254      ; 4.256      ;
; -2.982 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.238      ; 4.215      ;
; -2.965 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 4.222      ;
; -2.952 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.257      ; 4.204      ;
; -2.941 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 4.199      ;
; -2.921 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.238      ; 4.154      ;
; -2.907 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.330     ; 3.572      ;
; -2.892 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.257      ; 4.144      ;
; -2.877 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 4.134      ;
; -2.877 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.254      ; 4.126      ;
; -2.877 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 3.808      ;
; -2.874 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 4.129      ;
; -2.869 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 4.126      ;
; -2.847 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 4.105      ;
; -2.844 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 4.101      ;
; -2.842 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.254      ; 4.091      ;
; -2.841 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.238      ; 4.074      ;
; -2.838 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 4.096      ;
; -2.830 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 4.088      ;
; -2.813 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 4.068      ;
; -2.811 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.238      ; 4.044      ;
; -2.807 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 4.061      ;
; -2.807 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.257      ; 4.059      ;
; -2.803 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.238      ; 4.036      ;
; -2.796 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 4.054      ;
; -2.786 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 4.044      ;
; -2.770 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.254      ; 4.019      ;
; -2.769 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.257      ; 4.021      ;
; -2.765 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 4.023      ;
; -2.762 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.254      ; 4.011      ;
; -2.761 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.257      ; 4.013      ;
; -2.760 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 4.017      ;
; -2.759 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.256      ; 4.010      ;
; -2.757 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 4.015      ;
; -2.756 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 4.014      ;
; -2.755 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 4.009      ;
; -2.737 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 3.995      ;
; -2.737 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.991      ;
; -2.733 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.276      ; 4.004      ;
; -2.729 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.986      ;
; -2.716 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.238      ; 3.949      ;
; -2.711 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.238      ; 3.944      ;
; -2.711 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.089     ; 3.617      ;
; -2.707 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 3.965      ;
; -2.699 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.956      ;
; -2.694 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.948      ;
; -2.691 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.067     ; 3.619      ;
; -2.690 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                   ; ALU:INST_ALU|tmp[8]                       ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.246      ; 3.931      ;
; -2.690 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 3.948      ;
; -2.687 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.941      ;
; -2.685 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.238      ; 3.918      ;
; -2.684 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.264      ; 3.943      ;
; -2.677 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.073     ; 3.599      ;
; -2.673 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.068     ; 3.600      ;
; -2.668 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.923      ;
; -2.664 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.919      ;
; -2.663 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.238      ; 3.896      ;
; -2.659 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.070     ; 3.584      ;
; -2.656 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.913      ;
; -2.656 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.256      ; 3.907      ;
; -2.656 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.911      ;
; -2.640 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.238      ; 3.873      ;
; -2.630 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.014     ; 3.611      ;
; -2.629 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                        ; ALU:INST_ALU|tmp[8]                       ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.246      ; 3.870      ;
; -2.624 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.328     ; 3.291      ;
; -2.622 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.254      ; 3.871      ;
; -2.621 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.257      ; 3.873      ;
; -2.619 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.876      ;
; -2.617 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 3.875      ;
; -2.617 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 3.875      ;
; -2.614 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.264      ; 3.873      ;
; -2.612 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.869      ;
; -2.612 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.869      ;
; -2.609 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.865      ;
; -2.608 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.863      ;
; -2.606 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.261      ;
; -2.601 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.858      ;
; -2.599 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.065     ; 3.529      ;
; -2.595 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                   ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.240      ; 3.830      ;
; -2.592 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.846      ;
; -2.591 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.276      ; 3.862      ;
; -2.581 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 3.839      ;
; -2.581 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.264      ; 3.840      ;
; -2.574 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.829      ;
; -2.573 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.342     ; 3.226      ;
; -2.573 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.273      ; 3.841      ;
; -2.570 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.240      ; 3.805      ;
; -2.569 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.224      ;
; -2.562 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                   ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 3.820      ;
; -2.562 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                   ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 3.820      ;
; -2.561 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                   ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.264      ; 3.820      ;
; -2.560 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.817      ;
; -2.552 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.271      ; 3.818      ;
; -2.549 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.254      ; 3.798      ;
; -2.548 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.257      ; 3.800      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; ALU:INST_ALU|r_ALU_Result[0]                                   ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_Result[7]                                   ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_Result[1]                                   ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_Result[3]                                   ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_Result[2]                                   ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.309 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.816      ;
; 0.320 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.330      ; 0.825      ;
; 0.328 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.835      ;
; 0.328 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.837      ;
; 0.329 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.326      ; 0.824      ;
; 0.330 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.837      ;
; 0.331 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.840      ;
; 0.332 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.326      ; 0.827      ;
; 0.333 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.330      ; 0.832      ;
; 0.333 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.331      ; 0.833      ;
; 0.337 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.844      ;
; 0.339 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.331      ; 0.839      ;
; 0.339 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.846      ;
; 0.340 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1] ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.539      ;
; 0.345 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.854      ;
; 0.348 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.330      ; 0.847      ;
; 0.350 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.857      ;
; 0.353 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.331      ; 0.853      ;
; 0.354 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 0.863      ;
; 0.354 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.330      ; 0.853      ;
; 0.358 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.326      ; 0.853      ;
; 0.360 ; control_unit:INST_control_unit|r_state[0]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.559      ;
; 0.361 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.331      ; 0.861      ;
; 0.385 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.892      ;
; 0.431 ; branch_control:INST_branch_control|o_ADDRESS[4]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.630      ;
; 0.440 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.639      ;
; 0.458 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.657      ;
; 0.459 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.096      ; 0.699      ;
; 0.464 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[16]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.662      ;
; 0.468 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[12]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.096      ; 0.708      ;
; 0.473 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[9]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.053      ; 0.670      ;
; 0.480 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.383      ; 1.007      ;
; 0.483 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.695      ;
; 0.484 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.683      ;
; 0.490 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.689      ;
; 0.490 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.689      ;
; 0.491 ; branch_control:INST_branch_control|o_ADDRESS[0]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.057      ; 0.692      ;
; 0.491 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.690      ;
; 0.491 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.690      ;
; 0.498 ; branch_control:INST_branch_control|o_ADDRESS[6]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.697      ;
; 0.500 ; branch_control:INST_branch_control|o_ADDRESS[7]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.699      ;
; 0.513 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.022      ;
; 0.515 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[18]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.024      ;
; 0.526 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.725      ;
; 0.533 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.732      ;
; 0.533 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.732      ;
; 0.533 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.732      ;
; 0.534 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.331      ; 1.034      ;
; 0.537 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.736      ;
; 0.540 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.739      ;
; 0.541 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.740      ;
; 0.543 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.742      ;
; 0.544 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.051      ;
; 0.546 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.330      ; 1.045      ;
; 0.550 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.749      ;
; 0.554 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.331      ; 1.054      ;
; 0.566 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.384      ; 1.094      ;
; 0.573 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.080      ;
; 0.578 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.331      ; 1.078      ;
; 0.581 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.330      ; 1.080      ;
; 0.585 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.330      ; 1.084      ;
; 0.591 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.330      ; 1.090      ;
; 0.593 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.330      ; 1.092      ;
; 0.599 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.331      ; 1.099      ;
; 0.602 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.331      ; 1.102      ;
; 0.606 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.323      ; 1.098      ;
; 0.615 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.382      ; 1.141      ;
; 0.615 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 1.119      ;
; 0.623 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.367      ; 1.134      ;
; 0.626 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.825      ;
; 0.628 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[0] ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.827      ;
; 0.630 ; branch_control:INST_branch_control|o_ADDRESS[9]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.829      ;
; 0.631 ; branch_control:INST_branch_control|o_ADDRESS[5]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.830      ;
; 0.633 ; control_unit:INST_control_unit|r_state[2]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.832      ;
; 0.634 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.321      ; 1.124      ;
; 0.634 ; control_unit:INST_control_unit|r_state[2]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.833      ;
; 0.659 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.166      ;
; 0.663 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.862      ;
; 0.665 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[18]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 0.875      ;
; 0.671 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.383      ; 1.198      ;
; 0.677 ; ALU:INST_ALU|r_ALU_Result[3]                                   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.264     ; 0.557      ;
; 0.715 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.914      ;
; 0.721 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.920      ;
; 0.725 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.340      ; 1.234      ;
; 0.729 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9] ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.059      ; 0.932      ;
; 0.731 ; ALU:INST_ALU|r_ALU_Result[7]                                   ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.040      ; 0.915      ;
; 0.735 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7] ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.059      ; 0.938      ;
; 0.739 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.246      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[1]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[2]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                                ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.214 ; 0.389 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.424 ; 0.248 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 7.132 ; 7.212 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 7.132 ; 7.212 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 6.017 ; 5.992 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 5.789 ; 5.758 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 5.830 ; 5.797 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 6.166 ; 6.175 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.560 ; 6.550 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 5.759 ; 5.726 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.611 ; 5.595 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 5.490 ; 5.472 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 7.001 ; 7.081 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.880 ; 5.854 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 5.667 ; 5.638 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 5.701 ; 5.667 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 6.023 ; 6.029 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.401 ; 6.390 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 5.632 ; 5.598 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.490 ; 5.472 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_CORE_CLK ; -1.658 ; -56.134       ;
+------------+--------+---------------+


+------------------------------------+
; Fast 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_CORE_CLK ; 0.162 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; i_CORE_CLK ; -3.000 ; -195.768                   ;
+------------+--------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                     ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -1.658 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.150      ; 2.795      ;
; -1.629 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.764      ;
; -1.615 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.150      ; 2.752      ;
; -1.586 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.721      ;
; -1.571 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.141      ; 2.699      ;
; -1.560 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.703      ;
; -1.528 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.141      ; 2.656      ;
; -1.522 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.150      ; 2.659      ;
; -1.517 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.660      ;
; -1.505 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.646      ;
; -1.493 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.628      ;
; -1.491 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.150      ; 2.628      ;
; -1.488 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.630      ;
; -1.470 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.040     ; 2.417      ;
; -1.467 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.610      ;
; -1.462 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.597      ;
; -1.445 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.587      ;
; -1.435 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.141      ; 2.563      ;
; -1.427 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.569      ;
; -1.422 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2] ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.150      ; 2.559      ;
; -1.410 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.151      ; 2.548      ;
; -1.405 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2] ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.546      ;
; -1.404 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.141      ; 2.532      ;
; -1.403 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.546      ;
; -1.397 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|tmp[8]          ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.144      ; 2.528      ;
; -1.397 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.538      ;
; -1.396 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.539      ;
; -1.393 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.536      ;
; -1.393 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.528      ;
; -1.393 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.151      ; 2.531      ;
; -1.392 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.151      ; 2.530      ;
; -1.386 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4] ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.149      ; 2.522      ;
; -1.384 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.526      ;
; -1.383 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.150      ; 2.520      ;
; -1.380 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.522      ;
; -1.380 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.524      ;
; -1.377 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.166      ; 2.530      ;
; -1.376 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.150      ; 2.513      ;
; -1.375 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.516      ;
; -1.367 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.510      ;
; -1.367 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.044     ; 2.310      ;
; -1.367 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.151      ; 2.505      ;
; -1.365 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.507      ;
; -1.361 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.502      ;
; -1.361 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 2.295      ;
; -1.358 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.151      ; 2.496      ;
; -1.354 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|tmp[8]          ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.144      ; 2.485      ;
; -1.354 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.495      ;
; -1.346 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.166      ; 2.499      ;
; -1.344 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.043     ; 2.288      ;
; -1.342 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.046     ; 2.283      ;
; -1.338 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.141      ; 2.466      ;
; -1.337 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.141      ; 2.465      ;
; -1.335 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 2.283      ;
; -1.335 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.141      ; 2.463      ;
; -1.324 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                      ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.466      ;
; -1.321 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.463      ;
; -1.318 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.141      ; 2.446      ;
; -1.317 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.142      ; 2.446      ;
; -1.317 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.459      ;
; -1.316 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.455      ;
; -1.312 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.149      ; 2.448      ;
; -1.311 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.454      ;
; -1.309 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.451      ;
; -1.306 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.450      ;
; -1.298 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.445      ;
; -1.298 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.443      ;
; -1.293 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.436      ;
; -1.292 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.151      ; 2.430      ;
; -1.291 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.150      ; 2.428      ;
; -1.290 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.425      ;
; -1.288 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.431      ;
; -1.287 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.141      ; 2.415      ;
; -1.284 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.428      ;
; -1.283 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.142      ; 2.412      ;
; -1.283 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5] ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.142      ; 2.412      ;
; -1.283 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.148      ; 2.418      ;
; -1.282 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.424      ;
; -1.280 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.422      ;
; -1.278 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.421      ;
; -1.274 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.417      ;
; -1.269 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.414      ;
; -1.269 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.410      ;
; -1.265 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2] ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.407      ;
; -1.265 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.161      ; 2.413      ;
; -1.264 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.407      ;
; -1.263 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.164      ; 2.414      ;
; -1.261 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|tmp[8]          ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.144      ; 2.392      ;
; -1.260 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.402      ;
; -1.260 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.403      ;
; -1.256 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.399      ;
; -1.251 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.393      ;
; -1.250 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.392      ;
; -1.250 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5] ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.394      ;
; -1.249 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.388      ;
; -1.248 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.391      ;
; -1.244 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.150      ; 2.381      ;
; -1.244 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5] ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.387      ;
; -1.243 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.151      ; 2.381      ;
; -1.241 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.141      ; 2.369      ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.162 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.485      ;
; 0.166 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.491      ;
; 0.167 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.492      ;
; 0.169 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.489      ;
; 0.171 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.496      ;
; 0.172 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.496      ;
; 0.173 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.496      ;
; 0.175 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.499      ;
; 0.175 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.498      ;
; 0.176 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.496      ;
; 0.177 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.502      ;
; 0.179 ; ALU:INST_ALU|r_ALU_Result[7]                                   ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ALU:INST_ALU|r_ALU_Result[1]                                   ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ALU:INST_ALU|r_ALU_Result[2]                                   ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ALU:INST_ALU|r_ALU_Result[0]                                   ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.500      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[3]                                   ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.210      ; 0.494      ;
; 0.182 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.210      ; 0.496      ;
; 0.185 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.505      ;
; 0.186 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.507      ;
; 0.187 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.507      ;
; 0.188 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.512      ;
; 0.192 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.210      ; 0.506      ;
; 0.194 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.516      ;
; 0.195 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1] ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.518      ;
; 0.202 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.526      ;
; 0.219 ; control_unit:INST_control_unit|r_state[0]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.339      ;
; 0.253 ; branch_control:INST_branch_control|o_ADDRESS[4]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.373      ;
; 0.261 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[16]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.380      ;
; 0.266 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[9]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.034      ; 0.384      ;
; 0.273 ; branch_control:INST_branch_control|o_ADDRESS[0]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.598      ;
; 0.274 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[11]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.058      ; 0.416      ;
; 0.275 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.600      ;
; 0.278 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[12]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.058      ; 0.420      ;
; 0.281 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.401      ;
; 0.283 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.403      ;
; 0.285 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.406      ;
; 0.288 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.609      ;
; 0.288 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.415      ;
; 0.290 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.610      ;
; 0.292 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.233      ; 0.609      ;
; 0.296 ; branch_control:INST_branch_control|o_ADDRESS[7]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; branch_control:INST_branch_control|o_ADDRESS[6]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.623      ;
; 0.302 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.623      ;
; 0.304 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.424      ;
; 0.307 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[18]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.426      ;
; 0.310 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.635      ;
; 0.314 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.434      ;
; 0.320 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.642      ;
; 0.323 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.643      ;
; 0.323 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.643      ;
; 0.325 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.646      ;
; 0.327 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.648      ;
; 0.328 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.649      ;
; 0.329 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.449      ;
; 0.332 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.452      ;
; 0.336 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.656      ;
; 0.336 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.232      ; 0.652      ;
; 0.342 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.663      ;
; 0.347 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.208      ; 0.659      ;
; 0.347 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[0] ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.467      ;
; 0.357 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.681      ;
; 0.358 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.206      ; 0.668      ;
; 0.360 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.232      ; 0.676      ;
; 0.362 ; branch_control:INST_branch_control|o_ADDRESS[9]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.482      ;
; 0.363 ; branch_control:INST_branch_control|o_ADDRESS[5]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.483      ;
; 0.366 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.486      ;
; 0.373 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.678      ;
; 0.380 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[18]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.044      ; 0.508      ;
; 0.381 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.500      ;
; 0.383 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.233      ; 0.700      ;
; 0.386 ; control_unit:INST_control_unit|r_state[2]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.506      ;
; 0.387 ; control_unit:INST_control_unit|r_state[2]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.507      ;
; 0.397 ; ALU:INST_ALU|r_ALU_Result[3]                                   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.154     ; 0.327      ;
; 0.409 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.221      ; 0.734      ;
; 0.415 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.739      ;
; 0.420 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.540      ;
; 0.423 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9] ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.040      ; 0.547      ;
; 0.425 ; ALU:INST_ALU|r_ALU_Result[7]                                   ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.029      ; 0.538      ;
; 0.426 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.546      ;
; 0.429 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[7]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.038      ; 0.551      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[1]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[2]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]                                                            ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.137 ; 0.436 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+--------------+------------+-------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+--------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.302 ; -0.025 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 4.552 ; 4.749 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 4.552 ; 4.749 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 3.742 ; 3.852 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 3.627 ; 3.680 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 3.605 ; 3.697 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 3.860 ; 3.992 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 4.103 ; 4.242 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 3.599 ; 3.668 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 3.500 ; 3.563 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 3.421 ; 3.481 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 4.469 ; 4.662 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 3.653 ; 3.758 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 3.549 ; 3.600 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 3.523 ; 3.611 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 3.767 ; 3.893 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 4.002 ; 4.135 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 3.516 ; 3.582 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 3.421 ; 3.481 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.655   ; 0.162 ; N/A      ; N/A     ; -3.000              ;
;  i_CORE_CLK      ; -3.655   ; 0.162 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -222.489 ; 0.0   ; 0.0      ; 0.0     ; -233.656            ;
;  i_CORE_CLK      ; -222.489 ; 0.000 ; N/A      ; N/A     ; -233.656            ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.239 ; 0.436 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.483 ; 0.347 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 7.458 ; 7.594 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 7.458 ; 7.594 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 6.358 ; 6.347 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 6.093 ; 6.103 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.157 ; 6.142 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 6.523 ; 6.576 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.948 ; 7.012 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 6.091 ; 6.109 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.921 ; 5.956 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 3.421 ; 3.481 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 4.469 ; 4.662 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 3.653 ; 3.758 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 3.549 ; 3.600 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 3.523 ; 3.611 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 3.767 ; 3.893 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 4.002 ; 4.135 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 3.516 ; 3.582 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 3.421 ; 3.481 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_DATA[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_CORE_HALT             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_RESET            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_CORE_CLK ; i_CORE_CLK ; 2183     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_CORE_CLK ; i_CORE_CLK ; 2183     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Tue Apr 16 14:26:45 2019
Info: Command: quartus_sta cpu_core -c cpu_core
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CORE_CLK i_CORE_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.655
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.655            -222.489 i_CORE_CLK 
Info (332146): Worst-case hold slack is 0.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.321               0.000 i_CORE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -233.656 i_CORE_CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.158            -184.430 i_CORE_CLK 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 i_CORE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -233.656 i_CORE_CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.658
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.658             -56.134 i_CORE_CLK 
Info (332146): Worst-case hold slack is 0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.162               0.000 i_CORE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -195.768 i_CORE_CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4639 megabytes
    Info: Processing ended: Tue Apr 16 14:26:47 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


