{:input (genetic.crossover/dumb-crossover 1872399765 (genetic.mutation/change-constant-value 989436778 (genetic.mutation/change-names-remove-clause 1290753624 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif")))) (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire:missing_edge , \\wire7_:missing , wire8_38, \\wire60_39_48_50_36_64_9_45_:missing_42 , \\wire10_:missing , \\wire:missing_12 , \\wire13_:missing , wire14, wire16_12, wire17_12, wire18_44, wire19_12, wire20_52, wire21_54, wire23_58);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  input \\wire10_:missing ;\n  wire \\wire10_:missing ;\n  wire wire12_53;\n  input \\wire13_:missing ;\n  wire \\wire13_:missing ;\n  input wire14;\n  wire wire14;\n  wire wire14_37;\n  wire wire14_49;\n  wire wire14_54;\n  wire wire14_55;\n  wire wire14_63;\n  wire wire14_65;\n  wire wire14_66;\n  output wire16_12;\n  wire wire16_12;\n  output wire17_12;\n  wire wire17_12;\n  output wire18_44;\n  wire wire18_44;\n  output wire19_12;\n  wire wire19_12;\n  output wire20_52;\n  wire wire20_52;\n  output wire21_54;\n  wire wire21_54;\n  output wire23_58;\n  wire wire23_58;\n  wire wire25_12;\n  wire wire25_35;\n  wire wire26_12;\n  wire wire27_57;\n  wire wire27_59;\n  wire wire27_60;\n  wire wire28_61;\n  wire wire28_63;\n  wire wire28_64;\n  wire wire29_66;\n  wire \\wire29_:missing ;\n  wire wire30_40;\n  wire wire30_42;\n  wire wire31_12;\n  wire wire31_43;\n  wire wire31_45;\n  wire wire32_46;\n  wire wire32_47;\n  wire wire32_48;\n  wire wire33_12;\n  wire wire33_51;\n  wire wire34_12;\n  wire \\wire35_:missing ;\n  wire \\wire40_:missing ;\n  wire wire43_44;\n  wire \\wire46_:missing ;\n  wire wire51_52;\n  wire wire57_58;\n  wire wire5_6;\n  wire \\wire5_:missing ;\n  input \\wire60_39_48_50_36_64_9_45_:missing_42 ;\n  wire \\wire60_39_48_50_36_64_9_45_:missing_42 ;\n  input \\wire7_:missing ;\n  wire \\wire7_:missing ;\n  input wire8_38;\n  wire wire8_38;\n  input \\wire:missing_12 ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_50 ;\n  wire \\wire:missing_62 ;\n  wire \\wire:missing_65 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire31_43 = 4'h8 >> { wire31_45, wire31_12 };\n  assign wire32_46 = 4'h8 >> { wire32_48, wire32_47 };\n  assign wire33_51 = 4'h8 >> { wire33_12, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire34_12 };\n  assign \\wire5_:missing  = 4'h4 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire25_35 = 4'h8 >> { wire25_12, wire25_12 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire26_12 };\n  assign wire27_57 = 4'h8 >> { wire27_60, wire27_59 };\n  assign wire28_61 = 4'h8 >> { wire28_64, wire28_63 };\n  assign \\wire29_:missing  = 4'h8 >> { \\wire:missing_edge , wire29_66 };\n  assign wire30_40 = 4'h8 >> { wire30_42, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire29_66 = wire14_66;\n  assign \\wire:missing_65  = wire14_65;\n  assign wire28_64 = \\wire60_39_48_50_36_64_9_45_:missing_42 ;\n  assign wire28_63 = wire14_63;\n  assign \\wire:missing_62  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire28_61;\n  assign wire27_60 = \\wire60_39_48_50_36_64_9_45_:missing_42 ;\n  assign wire27_59 = \\wire:missing_edge ;\n  assign wire23_58 = wire57_58;\n  assign wire57_58 = wire27_57;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire14_55;\n  assign wire21_54 = wire14_54;\n  assign \\wire:missing_edge  = wire12_53;\n  assign wire20_52 = wire51_52;\n  assign wire51_52 = wire33_51;\n  assign \\wire:missing_50  = \\wire60_39_48_50_36_64_9_45_:missing_42 ;\n  assign \\wire:missing_49  = wire14_49;\n  assign wire32_48 = \\wire60_39_48_50_36_64_9_45_:missing_42 ;\n  assign wire32_47 = \\wire:missing_edge ;\n  assign \\wire46_:missing  = wire32_46;\n  assign wire31_45 = \\wire60_39_48_50_36_64_9_45_:missing_42 ;\n  assign wire18_44 = wire43_44;\n  assign wire43_44 = wire31_43;\n  assign wire30_42 = \\wire60_39_48_50_36_64_9_45_:missing_42 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire40_:missing  = wire30_40;\n  assign \\wire:missing_edge  = \\wire60_39_48_50_36_64_9_45_:missing_42 ;\n  assign \\wire:missing_edge  = wire8_38;\n  assign \\wire:missing_edge  = wire14_37;\n  assign \\wire:missing_36  = \\wire60_39_48_50_36_64_9_45_:missing_42 ;\n  assign \\wire35_:missing  = wire25_35;\n  assign \\wire:missing_edge  = wire5_6;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:3.1-128.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire:missing_edge , \\wire7_:missing , wire8_38, \\wire60_39_48_50_36_64_9_45_:missing_42 , \\wire10_:missing , \\wire:missing_12 , \\wire13_:missing , wire14, wire16_12, wire17_12, wire18_44, wire19_12, wire20_52, wire21_54, wire23_58);\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:7.9-7.25\" *)\n  input \\wire10_:missing ;\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:9.8-9.17\" *)\n  wire wire12_53;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:10.9-10.25\" *)\n  input \\wire13_:missing ;\n  wire \\wire13_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:12.9-12.15\" *)\n  input wire14;\n  wire wire14;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:14.8-14.17\" *)\n  wire wire14_37;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:16.8-16.17\" *)\n  wire wire14_54;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:17.8-17.17\" *)\n  wire wire14_55;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:21.10-21.19\" *)\n  output wire16_12;\n  wire wire16_12;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:23.10-23.19\" *)\n  output wire17_12;\n  wire wire17_12;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:25.10-25.19\" *)\n  output wire18_44;\n  wire wire18_44;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:27.10-27.19\" *)\n  output wire19_12;\n  wire wire19_12;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:29.10-29.19\" *)\n  output wire20_52;\n  wire wire20_52;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:31.10-31.19\" *)\n  output wire21_54;\n  wire wire21_54;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:33.10-33.19\" *)\n  output wire23_58;\n  wire wire23_58;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:38.8-38.17\" *)\n  wire wire27_57;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:39.8-39.17\" *)\n  wire wire27_59;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:40.8-40.17\" *)\n  wire wire27_60;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:41.8-41.17\" *)\n  wire wire28_61;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:43.8-43.17\" *)\n  wire wire28_64;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:46.8-46.17\" *)\n  wire wire30_40;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:47.8-47.17\" *)\n  wire wire30_42;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:48.8-48.17\" *)\n  wire wire31_12;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:49.8-49.17\" *)\n  wire wire31_43;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:50.8-50.17\" *)\n  wire wire31_45;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:51.8-51.17\" *)\n  wire wire32_46;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:52.8-52.17\" *)\n  wire wire32_47;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:53.8-53.17\" *)\n  wire wire32_48;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:54.8-54.17\" *)\n  wire wire33_12;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:55.8-55.17\" *)\n  wire wire33_51;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:58.8-58.24\" *)\n  wire \\wire40_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:59.8-59.17\" *)\n  wire wire43_44;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:60.8-60.24\" *)\n  wire \\wire46_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:61.8-61.17\" *)\n  wire wire51_52;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:62.8-62.17\" *)\n  wire wire57_58;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:63.8-63.15\" *)\n  wire wire5_6;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:64.8-64.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:65.9-65.48\" *)\n  input \\wire60_39_48_50_36_64_9_45_:missing_42 ;\n  wire \\wire60_39_48_50_36_64_9_45_:missing_42 ;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:67.9-67.24\" *)\n  input \\wire7_:missing ;\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:69.9-69.17\" *)\n  input wire8_38;\n  wire wire8_38;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:71.9-71.25\" *)\n  input \\wire:missing_12 ;\n  wire \\wire:missing_12 ;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:73.8-73.24\" *)\n  wire \\wire:missing_36 ;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:75.8-75.24\" *)\n  wire \\wire:missing_50 ;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:76.8-76.24\" *)\n  wire \\wire:missing_62 ;\n  (* src = \"/tmp/fuzzmount745B5940/9B4C9A52.v:78.9-78.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_53 = 1'h1;\n  assign wire14_37 = 1'h1;\n  assign wire14_54 = 1'hx;\n  assign wire14_55 = 1'h1;\n  assign wire16_12 = 1'hx;\n  assign wire17_12 = 1'hx;\n  assign wire18_44 = 1'hx;\n  assign wire19_12 = 1'hx;\n  assign wire20_52 = 1'hx;\n  assign wire21_54 = 1'hx;\n  assign wire23_58 = 1'h1;\n  assign wire27_57 = 1'h1;\n  assign wire27_59 = 1'h1;\n  assign wire27_60 = 1'h1;\n  assign wire28_61 = 1'h1;\n  assign wire28_64 = 1'h1;\n  assign wire30_40 = 1'h1;\n  assign wire30_42 = 1'h1;\n  assign wire31_12 = 1'hx;\n  assign wire31_43 = 1'hx;\n  assign wire31_45 = 1'h1;\n  assign wire32_46 = 1'h1;\n  assign wire32_47 = 1'h1;\n  assign wire32_48 = 1'h1;\n  assign wire33_12 = 1'hx;\n  assign wire33_51 = 1'hx;\n  assign \\wire40_:missing  = 1'h1;\n  assign wire43_44 = 1'hx;\n  assign \\wire46_:missing  = 1'h1;\n  assign wire51_52 = 1'hx;\n  assign wire57_58 = 1'h1;\n  assign wire5_6 = 1'h1;\n  assign \\wire5_:missing  = 1'h0;\n  assign \\wire60_39_48_50_36_64_9_45_:missing_42  = 1'h1;\n  assign wire8_38 = 1'h1;\n  assign \\wire:missing_36  = 1'h1;\n  assign \\wire:missing_50  = 1'h1;\n  assign \\wire:missing_62  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 23:56:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko/src/top.v'.\nSBY 23:56:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] Copy '/tmp/fuzzmount745B5940/9B4C9A52.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko/src/9B4C9A52.v'.\nSBY 23:56:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] Copy '/tmp/fuzzmount745B5940/9B4C9A52.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko/src/9B4C9A52.post.v'.\nSBY 23:56:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] engine_0: abc pdr\nSBY 23:56:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] base: /tmp/fuzzmount745B5940/top.v:33: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/9B4C9A52.v:89$74_Y [0] between cell $shr$/tmp/fuzzmount745B5940/9B4C9A52.v:89$74.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/9B4C9A52.v:84$69_Y [0] between cell $shr$/tmp/fuzzmount745B5940/9B4C9A52.v:84$69.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/9B4C9A52.v:87$72_Y [0] between cell $shr$/tmp/fuzzmount745B5940/9B4C9A52.v:87$72.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] base: Warning: Wire presynth.\\wire21_54 is used but has no driver.\nSBY 23:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] base: Warning: Wire presynth.\\wire19_12 is used but has no driver.\nSBY 23:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] base: Warning: Wire presynth.\\wire17_12 is used but has no driver.\nSBY 23:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] base: Warning: Wire presynth.\\wire16_12 is used but has no driver.\nSBY 23:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] base: Warning: Wire presynth.\\wire33_12 is used but has no driver.\nSBY 23:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] base: Warning: Wire presynth.\\wire31_12 is used but has no driver.\nSBY 23:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 23:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 23:56:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] base: finished (returncode=0)\nSBY 23:56:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:56:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] aig: Warning: Wire presynth.\\wire21_54 is used but has no driver.\nSBY 23:56:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] aig: Warning: Wire presynth.\\wire19_12 is used but has no driver.\nSBY 23:56:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] aig: Warning: Wire presynth.\\wire17_12 is used but has no driver.\nSBY 23:56:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] aig: Warning: Wire presynth.\\wire16_12 is used but has no driver.\nSBY 23:56:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] aig: Warning: Wire presynth.\\wire33_12 is used but has no driver.\nSBY 23:56:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] aig: Warning: Wire presynth.\\wire31_12 is used but has no driver.\nSBY 23:56:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 23:56:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 23:56:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:56:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] aig: finished (returncode=0)\nSBY 23:56:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:56:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:56:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] engine_0: Warning: The network has no constraints.\nSBY 23:56:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:56:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] engine_0: finished (returncode=0)\nSBY 23:56:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] engine_0: Status returned by engine: FAIL\nSBY 23:56:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 23:56:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 23:56:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:56:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko'.\nSBY 23:56:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwjelnvko] DONE (FAIL, rc=2)\n", :err ""}}}