

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0'
================================================================
* Date:           Fri Jan 13 14:29:33 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.349 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.34>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3 'read' 'data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %data_V_read_2 to i26" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 4 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %data_V_read_2 to i24" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 5 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %data_V_read_2 to i25" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 6 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (3.34ns)   --->   "%mul_ln1118 = mul i25 %sext_ln1118_3, 223" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 7 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %data_V_read_2, i7 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 8 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i23 %tmp to i24" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 9 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.28ns)   --->   "%sub_ln1118 = sub i24 %sext_ln1118_2, %sext_ln1118_4" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 10 'sub' 'sub_ln1118' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %sub_ln1118, i32 10, i32 23)" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 11 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (3.34ns)   --->   "%mul_ln1118_1 = mul i26 %sext_ln1118, 991" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 12 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 13 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 3, [4 x i8]* @p_str15, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_mult.h:82->firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 14 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:59]   --->   Operation 15 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (3.34ns)   --->   "%mul_ln1118 = mul i25 %sext_ln1118_3, 223" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 16 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118, i32 10, i32 24)" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i15 %trunc_ln to i16" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 18 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%acc_1_V = sext i14 %trunc_ln708_2 to i16" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 19 'sext' 'acc_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (3.34ns)   --->   "%mul_ln1118_1 = mul i26 %sext_ln1118, 991" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 20 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%acc_2_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:63]   --->   Operation 21 'partselect' 'acc_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:73]   --->   Operation 22 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16 } undef, i16 %sext_ln708, 0" [firmware/nnet_utils/nnet_dense_latency.h:85]   --->   Operation 23 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16 } %mrv, i16 %acc_1_V, 1" [firmware/nnet_utils/nnet_dense_latency.h:85]   --->   Operation 24 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16 } %mrv_1, i16 %acc_2_V, 2" [firmware/nnet_utils/nnet_dense_latency.h:85]   --->   Operation 25 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret { i16, i16, i16 } %mrv_2" [firmware/nnet_utils/nnet_dense_latency.h:85]   --->   Operation 26 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.35ns
The critical path consists of the following:
	wire read on port 'data_V_read' (firmware/nnet_utils/nnet_dense_latency.h:33) [2]  (0 ns)
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63) [9]  (3.35 ns)

 <State 2>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_latency.h:63) [9]  (3.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
