-- ==============================================================
-- Generated by Dot2Vhdl ver. 0.21
-- File created: Fri Feb 19 00:14:05 2021

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity sparseDemo is 
port (
    B_id_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    B_id_ce0 : OUT STD_LOGIC;
    B_id_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    B_val_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    B_val_ce0 : OUT STD_LOGIC;
    B_val_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    C_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce0 : OUT STD_LOGIC;
    C_we0 : OUT STD_LOGIC;
    C_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    C_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (0 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	A_ptr_address0 : out std_logic_vector (31 downto 0);
	A_ptr_ce0 : out std_logic;
	A_ptr_we0 : out std_logic;
	A_ptr_dout0 : out std_logic_vector (31 downto 0);
	A_ptr_din0 : in std_logic_vector (31 downto 0);
	A_ptr_address1 : out std_logic_vector (31 downto 0);
	A_ptr_ce1 : out std_logic;
	A_ptr_we1 : out std_logic;
	A_ptr_dout1 : out std_logic_vector (31 downto 0);
	A_ptr_din1 : in std_logic_vector (31 downto 0);
	A_id_address0 : out std_logic_vector (31 downto 0);
	A_id_ce0 : out std_logic;
	A_id_we0 : out std_logic;
	A_id_dout0 : out std_logic_vector (31 downto 0);
	A_id_din0 : in std_logic_vector (31 downto 0);
	A_id_address1 : out std_logic_vector (31 downto 0);
	A_id_ce1 : out std_logic;
	A_id_we1 : out std_logic;
	A_id_dout1 : out std_logic_vector (31 downto 0);
	A_id_din1 : in std_logic_vector (31 downto 0);
	A_val_address0 : out std_logic_vector (31 downto 0);
	A_val_ce0 : out std_logic;
	A_val_we0 : out std_logic;
	A_val_dout0 : out std_logic_vector (31 downto 0);
	A_val_din0 : in std_logic_vector (31 downto 0);
	A_val_address1 : out std_logic_vector (31 downto 0);
	A_val_ce1 : out std_logic;
	A_val_we1 : out std_logic;
	A_val_dout1 : out std_logic_vector (31 downto 0);
	A_val_din1 : in std_logic_vector (31 downto 0);
	B_ptr_address0 : out std_logic_vector (31 downto 0);
	B_ptr_ce0 : out std_logic;
	B_ptr_we0 : out std_logic;
	B_ptr_dout0 : out std_logic_vector (31 downto 0);
	B_ptr_din0 : in std_logic_vector (31 downto 0);
	B_ptr_address1 : out std_logic_vector (31 downto 0);
	B_ptr_ce1 : out std_logic;
	B_ptr_we1 : out std_logic;
	B_ptr_dout1 : out std_logic_vector (31 downto 0);
	B_ptr_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of sparseDemo is 

	signal MC_A_ptr_clk : std_logic;
	signal MC_A_ptr_rst : std_logic;
	signal MC_A_ptr_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_ptr_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_A_ptr_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_A_ptr_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_A_ptr_pValidArray_0 : std_logic := '0';
	signal MC_A_ptr_pValidArray_1 : std_logic := '0';
	signal MC_A_ptr_pValidArray_2 : std_logic := '0';
	signal MC_A_ptr_pValidArray_3 : std_logic := '0';
	signal MC_A_ptr_readyArray_0 : std_logic;
	signal MC_A_ptr_readyArray_1 : std_logic;
	signal MC_A_ptr_readyArray_2 : std_logic;
	signal MC_A_ptr_readyArray_3 : std_logic;
	signal MC_A_ptr_nReadyArray_0 : std_logic;
	signal MC_A_ptr_validArray_0 : std_logic;
	signal MC_A_ptr_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_ptr_nReadyArray_1 : std_logic;
	signal MC_A_ptr_validArray_1 : std_logic;
	signal MC_A_ptr_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_A_ptr_we0_ce0 : std_logic;

	signal MC_A_id_clk : std_logic;
	signal MC_A_id_rst : std_logic;
	signal MC_A_id_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_id_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_A_id_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_A_id_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_A_id_pValidArray_0 : std_logic := '0';
	signal MC_A_id_pValidArray_1 : std_logic := '0';
	signal MC_A_id_pValidArray_2 : std_logic := '0';
	signal MC_A_id_pValidArray_3 : std_logic := '0';
	signal MC_A_id_readyArray_0 : std_logic;
	signal MC_A_id_readyArray_1 : std_logic;
	signal MC_A_id_readyArray_2 : std_logic;
	signal MC_A_id_readyArray_3 : std_logic;
	signal MC_A_id_nReadyArray_0 : std_logic;
	signal MC_A_id_validArray_0 : std_logic;
	signal MC_A_id_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_id_nReadyArray_1 : std_logic;
	signal MC_A_id_validArray_1 : std_logic;
	signal MC_A_id_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_A_id_we0_ce0 : std_logic;

	signal MC_A_val_clk : std_logic;
	signal MC_A_val_rst : std_logic;
	signal MC_A_val_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_val_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_A_val_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_A_val_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_A_val_pValidArray_0 : std_logic := '0';
	signal MC_A_val_pValidArray_1 : std_logic := '0';
	signal MC_A_val_pValidArray_2 : std_logic := '0';
	signal MC_A_val_pValidArray_3 : std_logic := '0';
	signal MC_A_val_readyArray_0 : std_logic;
	signal MC_A_val_readyArray_1 : std_logic;
	signal MC_A_val_readyArray_2 : std_logic;
	signal MC_A_val_readyArray_3 : std_logic;
	signal MC_A_val_nReadyArray_0 : std_logic;
	signal MC_A_val_validArray_0 : std_logic;
	signal MC_A_val_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_val_nReadyArray_1 : std_logic;
	signal MC_A_val_validArray_1 : std_logic;
	signal MC_A_val_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_A_val_we0_ce0 : std_logic;

	signal MC_B_ptr_clk : std_logic;
	signal MC_B_ptr_rst : std_logic;
	signal MC_B_ptr_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_B_ptr_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_B_ptr_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_B_ptr_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_B_ptr_dataInArray_4 : std_logic_vector(31 downto 0);
	signal MC_B_ptr_pValidArray_0 : std_logic := '0';
	signal MC_B_ptr_pValidArray_1 : std_logic := '0';
	signal MC_B_ptr_pValidArray_2 : std_logic := '0';
	signal MC_B_ptr_pValidArray_3 : std_logic := '0';
	signal MC_B_ptr_pValidArray_4 : std_logic := '0';
	signal MC_B_ptr_readyArray_0 : std_logic;
	signal MC_B_ptr_readyArray_1 : std_logic;
	signal MC_B_ptr_readyArray_2 : std_logic;
	signal MC_B_ptr_readyArray_3 : std_logic;
	signal MC_B_ptr_readyArray_4 : std_logic;
	signal MC_B_ptr_nReadyArray_0 : std_logic;
	signal MC_B_ptr_validArray_0 : std_logic;
	signal MC_B_ptr_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_B_ptr_nReadyArray_1 : std_logic;
	signal MC_B_ptr_validArray_1 : std_logic;
	signal MC_B_ptr_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal MC_B_ptr_nReadyArray_2 : std_logic;
	signal MC_B_ptr_validArray_2 : std_logic;
	signal MC_B_ptr_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal MC_B_ptr_we0_ce0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_3 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_4 : std_logic_vector(0 downto 0);
	signal end_0_pValidArray_0 : std_logic := '0';
	signal end_0_pValidArray_1 : std_logic := '0';
	signal end_0_pValidArray_2 : std_logic := '0';
	signal end_0_pValidArray_3 : std_logic := '0';
	signal end_0_pValidArray_4 : std_logic := '0';
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_readyArray_3 : std_logic;
	signal end_0_readyArray_4 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

	signal sink_0_clk : std_logic;
	signal sink_0_rst : std_logic;
	signal sink_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_0_pValidArray_0 : std_logic := '0';
	signal sink_0_readyArray_0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_1_pValidArray_0 : std_logic := '0';
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_2_pValidArray_0 : std_logic := '0';
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_3_pValidArray_0 : std_logic := '0';
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_4_pValidArray_0 : std_logic := '0';
	signal sink_4_readyArray_0 : std_logic;

	signal sink_5_clk : std_logic;
	signal sink_5_rst : std_logic;
	signal sink_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_5_pValidArray_0 : std_logic := '0';
	signal sink_5_readyArray_0 : std_logic;

	signal sink_6_clk : std_logic;
	signal sink_6_rst : std_logic;
	signal sink_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_6_pValidArray_0 : std_logic := '0';
	signal sink_6_readyArray_0 : std_logic;

	signal sink_7_clk : std_logic;
	signal sink_7_rst : std_logic;
	signal sink_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_7_pValidArray_0 : std_logic := '0';
	signal sink_7_readyArray_0 : std_logic;

	signal sink_8_clk : std_logic;
	signal sink_8_rst : std_logic;
	signal sink_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_8_pValidArray_0 : std_logic := '0';
	signal sink_8_readyArray_0 : std_logic;

	signal sink_9_clk : std_logic;
	signal sink_9_rst : std_logic;
	signal sink_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_9_pValidArray_0 : std_logic := '0';
	signal sink_9_readyArray_0 : std_logic;

	signal sink_10_clk : std_logic;
	signal sink_10_rst : std_logic;
	signal sink_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_10_pValidArray_0 : std_logic := '0';
	signal sink_10_readyArray_0 : std_logic;

	signal sink_11_clk : std_logic;
	signal sink_11_rst : std_logic;
	signal sink_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_11_pValidArray_0 : std_logic := '0';
	signal sink_11_readyArray_0 : std_logic;

	signal sink_12_clk : std_logic;
	signal sink_12_rst : std_logic;
	signal sink_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_12_pValidArray_0 : std_logic := '0';
	signal sink_12_readyArray_0 : std_logic;

	signal sink_13_clk : std_logic;
	signal sink_13_rst : std_logic;
	signal sink_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_13_pValidArray_0 : std_logic := '0';
	signal sink_13_readyArray_0 : std_logic;

	signal brCst_block1_clk : std_logic;
	signal brCst_block1_rst : std_logic;
	signal brCst_block1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block1_pValidArray_0 : std_logic := '0';
	signal brCst_block1_readyArray_0 : std_logic;
	signal brCst_block1_nReadyArray_0 : std_logic;
	signal brCst_block1_validArray_0 : std_logic;
	signal brCst_block1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_0_pValidArray_0 : std_logic := '0';
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_1_pValidArray_0 : std_logic := '0';
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_0_clk : std_logic;
	signal branch_0_rst : std_logic;
	signal branch_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_0_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_0_pValidArray_0 : std_logic := '0';
	signal branch_0_pValidArray_1 : std_logic := '0';
	signal branch_0_readyArray_0 : std_logic;
	signal branch_0_readyArray_1 : std_logic;
	signal branch_0_nReadyArray_0 : std_logic;
	signal branch_0_validArray_0 : std_logic;
	signal branch_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_0_nReadyArray_1 : std_logic;
	signal branch_0_validArray_1 : std_logic;
	signal branch_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_1_clk : std_logic;
	signal branch_1_rst : std_logic;
	signal branch_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_1_pValidArray_0 : std_logic := '0';
	signal branch_1_pValidArray_1 : std_logic := '0';
	signal branch_1_readyArray_0 : std_logic;
	signal branch_1_readyArray_1 : std_logic;
	signal branch_1_nReadyArray_0 : std_logic;
	signal branch_1_validArray_0 : std_logic;
	signal branch_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_nReadyArray_1 : std_logic;
	signal branch_1_validArray_1 : std_logic;
	signal branch_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_10_clk : std_logic;
	signal fork_10_rst : std_logic;
	signal fork_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_10_pValidArray_0 : std_logic := '0';
	signal fork_10_readyArray_0 : std_logic;
	signal fork_10_nReadyArray_0 : std_logic;
	signal fork_10_validArray_0 : std_logic;
	signal fork_10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_10_nReadyArray_1 : std_logic;
	signal fork_10_validArray_1 : std_logic;
	signal fork_10_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_10_nReadyArray_2 : std_logic;
	signal fork_10_validArray_2 : std_logic;
	signal fork_10_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic := '0';
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_16_clk : std_logic;
	signal forkC_16_rst : std_logic;
	signal forkC_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_16_pValidArray_0 : std_logic := '0';
	signal forkC_16_readyArray_0 : std_logic;
	signal forkC_16_nReadyArray_0 : std_logic;
	signal forkC_16_validArray_0 : std_logic;
	signal forkC_16_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_1 : std_logic;
	signal forkC_16_validArray_1 : std_logic;
	signal forkC_16_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_2 : std_logic;
	signal forkC_16_validArray_2 : std_logic;
	signal forkC_16_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_3 : std_logic;
	signal forkC_16_validArray_3 : std_logic;
	signal forkC_16_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal branchC_16_clk : std_logic;
	signal branchC_16_rst : std_logic;
	signal branchC_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_16_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_16_pValidArray_0 : std_logic := '0';
	signal branchC_16_pValidArray_1 : std_logic := '0';
	signal branchC_16_readyArray_0 : std_logic;
	signal branchC_16_readyArray_1 : std_logic;
	signal branchC_16_nReadyArray_0 : std_logic;
	signal branchC_16_validArray_0 : std_logic;
	signal branchC_16_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_16_nReadyArray_1 : std_logic;
	signal branchC_16_validArray_1 : std_logic;
	signal branchC_16_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_8_clk : std_logic;
	signal Buffer_8_rst : std_logic;
	signal Buffer_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_8_pValidArray_0 : std_logic := '0';
	signal Buffer_8_readyArray_0 : std_logic;
	signal Buffer_8_nReadyArray_0 : std_logic;
	signal Buffer_8_validArray_0 : std_logic;
	signal Buffer_8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_9_clk : std_logic;
	signal Buffer_9_rst : std_logic;
	signal Buffer_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_9_pValidArray_0 : std_logic := '0';
	signal Buffer_9_readyArray_0 : std_logic;
	signal Buffer_9_nReadyArray_0 : std_logic;
	signal Buffer_9_validArray_0 : std_logic;
	signal Buffer_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_17_clk : std_logic;
	signal Buffer_17_rst : std_logic;
	signal Buffer_17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_17_pValidArray_0 : std_logic := '0';
	signal Buffer_17_readyArray_0 : std_logic;
	signal Buffer_17_nReadyArray_0 : std_logic;
	signal Buffer_17_validArray_0 : std_logic;
	signal Buffer_17_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_1_clk : std_logic;
	signal phi_1_rst : std_logic;
	signal phi_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_1_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_1_pValidArray_0 : std_logic := '0';
	signal phi_1_pValidArray_1 : std_logic := '0';
	signal phi_1_pValidArray_2 : std_logic := '0';
	signal phi_1_readyArray_0 : std_logic;
	signal phi_1_readyArray_1 : std_logic;
	signal phi_1_readyArray_2 : std_logic;
	signal phi_1_nReadyArray_0 : std_logic;
	signal phi_1_validArray_0 : std_logic;
	signal phi_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_2_clk : std_logic;
	signal phi_2_rst : std_logic;
	signal phi_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_2_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_2_pValidArray_0 : std_logic := '0';
	signal phi_2_pValidArray_1 : std_logic := '0';
	signal phi_2_pValidArray_2 : std_logic := '0';
	signal phi_2_readyArray_0 : std_logic;
	signal phi_2_readyArray_1 : std_logic;
	signal phi_2_readyArray_2 : std_logic;
	signal phi_2_nReadyArray_0 : std_logic;
	signal phi_2_validArray_0 : std_logic;
	signal phi_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_2_pValidArray_0 : std_logic := '0';
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_3_clk : std_logic;
	signal add_3_rst : std_logic;
	signal add_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_3_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_3_pValidArray_0 : std_logic := '0';
	signal add_3_pValidArray_1 : std_logic := '0';
	signal add_3_readyArray_0 : std_logic;
	signal add_3_readyArray_1 : std_logic;
	signal add_3_nReadyArray_0 : std_logic;
	signal add_3_validArray_0 : std_logic;
	signal add_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_6_clk : std_logic;
	signal load_6_rst : std_logic;
	signal load_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_6_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_6_pValidArray_0 : std_logic := '0';
	signal load_6_pValidArray_1 : std_logic := '0';
	signal load_6_readyArray_0 : std_logic;
	signal load_6_readyArray_1 : std_logic;
	signal load_6_nReadyArray_0 : std_logic;
	signal load_6_validArray_0 : std_logic;
	signal load_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_6_nReadyArray_1 : std_logic;
	signal load_6_validArray_1 : std_logic;
	signal load_6_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_3_pValidArray_0 : std_logic := '0';
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mul_7_clk : std_logic;
	signal mul_7_rst : std_logic;
	signal mul_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_7_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_7_pValidArray_0 : std_logic := '0';
	signal mul_7_pValidArray_1 : std_logic := '0';
	signal mul_7_readyArray_0 : std_logic;
	signal mul_7_readyArray_1 : std_logic;
	signal mul_7_nReadyArray_0 : std_logic;
	signal mul_7_validArray_0 : std_logic;
	signal mul_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_8_clk : std_logic;
	signal icmp_8_rst : std_logic;
	signal icmp_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_8_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_8_pValidArray_0 : std_logic := '0';
	signal icmp_8_pValidArray_1 : std_logic := '0';
	signal icmp_8_readyArray_0 : std_logic;
	signal icmp_8_readyArray_1 : std_logic;
	signal icmp_8_nReadyArray_0 : std_logic;
	signal icmp_8_validArray_0 : std_logic;
	signal icmp_8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_pValidArray_0 : std_logic := '0';
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_2 : std_logic;
	signal fork_0_validArray_2 : std_logic;
	signal fork_0_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_1_clk : std_logic;
	signal fork_1_rst : std_logic;
	signal fork_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_pValidArray_0 : std_logic := '0';
	signal fork_1_readyArray_0 : std_logic;
	signal fork_1_nReadyArray_0 : std_logic;
	signal fork_1_validArray_0 : std_logic;
	signal fork_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_nReadyArray_1 : std_logic;
	signal fork_1_validArray_1 : std_logic;
	signal fork_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_pValidArray_0 : std_logic := '0';
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_2_pValidArray_0 : std_logic := '0';
	signal branch_2_pValidArray_1 : std_logic := '0';
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_3_clk : std_logic;
	signal branch_3_rst : std_logic;
	signal branch_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_3_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_3_pValidArray_0 : std_logic := '0';
	signal branch_3_pValidArray_1 : std_logic := '0';
	signal branch_3_readyArray_0 : std_logic;
	signal branch_3_readyArray_1 : std_logic;
	signal branch_3_nReadyArray_0 : std_logic;
	signal branch_3_validArray_0 : std_logic;
	signal branch_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_3_nReadyArray_1 : std_logic;
	signal branch_3_validArray_1 : std_logic;
	signal branch_3_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_4_clk : std_logic;
	signal branch_4_rst : std_logic;
	signal branch_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_4_pValidArray_0 : std_logic := '0';
	signal branch_4_pValidArray_1 : std_logic := '0';
	signal branch_4_readyArray_0 : std_logic;
	signal branch_4_readyArray_1 : std_logic;
	signal branch_4_nReadyArray_0 : std_logic;
	signal branch_4_validArray_0 : std_logic;
	signal branch_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_nReadyArray_1 : std_logic;
	signal branch_4_validArray_1 : std_logic;
	signal branch_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_5_clk : std_logic;
	signal branch_5_rst : std_logic;
	signal branch_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_5_pValidArray_0 : std_logic := '0';
	signal branch_5_pValidArray_1 : std_logic := '0';
	signal branch_5_readyArray_0 : std_logic;
	signal branch_5_readyArray_1 : std_logic;
	signal branch_5_nReadyArray_0 : std_logic;
	signal branch_5_validArray_0 : std_logic;
	signal branch_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_nReadyArray_1 : std_logic;
	signal branch_5_validArray_1 : std_logic;
	signal branch_5_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_11_clk : std_logic;
	signal fork_11_rst : std_logic;
	signal fork_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_11_pValidArray_0 : std_logic := '0';
	signal fork_11_readyArray_0 : std_logic;
	signal fork_11_nReadyArray_0 : std_logic;
	signal fork_11_validArray_0 : std_logic;
	signal fork_11_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_11_nReadyArray_1 : std_logic;
	signal fork_11_validArray_1 : std_logic;
	signal fork_11_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_11_nReadyArray_2 : std_logic;
	signal fork_11_validArray_2 : std_logic;
	signal fork_11_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_11_nReadyArray_3 : std_logic;
	signal fork_11_validArray_3 : std_logic;
	signal fork_11_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_11_nReadyArray_4 : std_logic;
	signal fork_11_validArray_4 : std_logic;
	signal fork_11_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal phiC_9_clk : std_logic;
	signal phiC_9_rst : std_logic;
	signal phiC_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_9_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_9_pValidArray_0 : std_logic := '0';
	signal phiC_9_pValidArray_1 : std_logic := '0';
	signal phiC_9_readyArray_0 : std_logic;
	signal phiC_9_readyArray_1 : std_logic;
	signal phiC_9_nReadyArray_0 : std_logic;
	signal phiC_9_validArray_0 : std_logic;
	signal phiC_9_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_9_nReadyArray_1 : std_logic;
	signal phiC_9_validArray_1 : std_logic;
	signal phiC_9_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_17_clk : std_logic;
	signal branchC_17_rst : std_logic;
	signal branchC_17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_17_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_17_pValidArray_0 : std_logic := '0';
	signal branchC_17_pValidArray_1 : std_logic := '0';
	signal branchC_17_readyArray_0 : std_logic;
	signal branchC_17_readyArray_1 : std_logic;
	signal branchC_17_nReadyArray_0 : std_logic;
	signal branchC_17_validArray_0 : std_logic;
	signal branchC_17_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_17_nReadyArray_1 : std_logic;
	signal branchC_17_validArray_1 : std_logic;
	signal branchC_17_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_0_clk : std_logic;
	signal source_0_rst : std_logic;
	signal source_0_nReadyArray_0 : std_logic;
	signal source_0_validArray_0 : std_logic;
	signal source_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal source_1_clk : std_logic;
	signal source_1_rst : std_logic;
	signal source_1_nReadyArray_0 : std_logic;
	signal source_1_validArray_0 : std_logic;
	signal source_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork_22_clk : std_logic;
	signal fork_22_rst : std_logic;
	signal fork_22_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_22_pValidArray_0 : std_logic := '0';
	signal fork_22_readyArray_0 : std_logic;
	signal fork_22_nReadyArray_0 : std_logic;
	signal fork_22_validArray_0 : std_logic;
	signal fork_22_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_22_nReadyArray_1 : std_logic;
	signal fork_22_validArray_1 : std_logic;
	signal fork_22_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_1_clk : std_logic;
	signal Buffer_1_rst : std_logic;
	signal Buffer_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_1_pValidArray_0 : std_logic := '0';
	signal Buffer_1_readyArray_0 : std_logic;
	signal Buffer_1_nReadyArray_0 : std_logic;
	signal Buffer_1_validArray_0 : std_logic;
	signal Buffer_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_2_clk : std_logic;
	signal Buffer_2_rst : std_logic;
	signal Buffer_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_2_pValidArray_0 : std_logic := '0';
	signal Buffer_2_readyArray_0 : std_logic;
	signal Buffer_2_nReadyArray_0 : std_logic;
	signal Buffer_2_validArray_0 : std_logic;
	signal Buffer_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_7_clk : std_logic;
	signal Buffer_7_rst : std_logic;
	signal Buffer_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_7_pValidArray_0 : std_logic := '0';
	signal Buffer_7_readyArray_0 : std_logic;
	signal Buffer_7_nReadyArray_0 : std_logic;
	signal Buffer_7_validArray_0 : std_logic;
	signal Buffer_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_10_clk : std_logic;
	signal Buffer_10_rst : std_logic;
	signal Buffer_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_10_pValidArray_0 : std_logic := '0';
	signal Buffer_10_readyArray_0 : std_logic;
	signal Buffer_10_nReadyArray_0 : std_logic;
	signal Buffer_10_validArray_0 : std_logic;
	signal Buffer_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_11_clk : std_logic;
	signal Buffer_11_rst : std_logic;
	signal Buffer_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_11_pValidArray_0 : std_logic := '0';
	signal Buffer_11_readyArray_0 : std_logic;
	signal Buffer_11_nReadyArray_0 : std_logic;
	signal Buffer_11_validArray_0 : std_logic;
	signal Buffer_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_12_clk : std_logic;
	signal Buffer_12_rst : std_logic;
	signal Buffer_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_12_pValidArray_0 : std_logic := '0';
	signal Buffer_12_readyArray_0 : std_logic;
	signal Buffer_12_nReadyArray_0 : std_logic;
	signal Buffer_12_validArray_0 : std_logic;
	signal Buffer_12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_13_clk : std_logic;
	signal Buffer_13_rst : std_logic;
	signal Buffer_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_13_pValidArray_0 : std_logic := '0';
	signal Buffer_13_readyArray_0 : std_logic;
	signal Buffer_13_nReadyArray_0 : std_logic;
	signal Buffer_13_validArray_0 : std_logic;
	signal Buffer_13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_14_clk : std_logic;
	signal Buffer_14_rst : std_logic;
	signal Buffer_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_14_pValidArray_0 : std_logic := '0';
	signal Buffer_14_readyArray_0 : std_logic;
	signal Buffer_14_nReadyArray_0 : std_logic;
	signal Buffer_14_validArray_0 : std_logic;
	signal Buffer_14_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_18_clk : std_logic;
	signal Buffer_18_rst : std_logic;
	signal Buffer_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_18_pValidArray_0 : std_logic := '0';
	signal Buffer_18_readyArray_0 : std_logic;
	signal Buffer_18_nReadyArray_0 : std_logic;
	signal Buffer_18_validArray_0 : std_logic;
	signal Buffer_18_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_19_clk : std_logic;
	signal Buffer_19_rst : std_logic;
	signal Buffer_19_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_19_pValidArray_0 : std_logic := '0';
	signal Buffer_19_readyArray_0 : std_logic;
	signal Buffer_19_nReadyArray_0 : std_logic;
	signal Buffer_19_validArray_0 : std_logic;
	signal Buffer_19_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal brCst_block3_clk : std_logic;
	signal brCst_block3_rst : std_logic;
	signal brCst_block3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block3_pValidArray_0 : std_logic := '0';
	signal brCst_block3_readyArray_0 : std_logic;
	signal brCst_block3_nReadyArray_0 : std_logic;
	signal brCst_block3_validArray_0 : std_logic;
	signal brCst_block3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n2_clk : std_logic;
	signal phi_n2_rst : std_logic;
	signal phi_n2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n2_pValidArray_0 : std_logic := '0';
	signal phi_n2_readyArray_0 : std_logic;
	signal phi_n2_nReadyArray_0 : std_logic;
	signal phi_n2_validArray_0 : std_logic;
	signal phi_n2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n3_clk : std_logic;
	signal phi_n3_rst : std_logic;
	signal phi_n3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n3_pValidArray_0 : std_logic := '0';
	signal phi_n3_readyArray_0 : std_logic;
	signal phi_n3_nReadyArray_0 : std_logic;
	signal phi_n3_validArray_0 : std_logic;
	signal phi_n3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n4_clk : std_logic;
	signal phi_n4_rst : std_logic;
	signal phi_n4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n4_pValidArray_0 : std_logic := '0';
	signal phi_n4_readyArray_0 : std_logic;
	signal phi_n4_nReadyArray_0 : std_logic;
	signal phi_n4_validArray_0 : std_logic;
	signal phi_n4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n5_clk : std_logic;
	signal phi_n5_rst : std_logic;
	signal phi_n5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n5_pValidArray_0 : std_logic := '0';
	signal phi_n5_readyArray_0 : std_logic;
	signal phi_n5_nReadyArray_0 : std_logic;
	signal phi_n5_validArray_0 : std_logic;
	signal phi_n5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_6_clk : std_logic;
	signal branch_6_rst : std_logic;
	signal branch_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_6_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_6_pValidArray_0 : std_logic := '0';
	signal branch_6_pValidArray_1 : std_logic := '0';
	signal branch_6_readyArray_0 : std_logic;
	signal branch_6_readyArray_1 : std_logic;
	signal branch_6_nReadyArray_0 : std_logic;
	signal branch_6_validArray_0 : std_logic;
	signal branch_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_6_nReadyArray_1 : std_logic;
	signal branch_6_validArray_1 : std_logic;
	signal branch_6_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_7_clk : std_logic;
	signal branch_7_rst : std_logic;
	signal branch_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_7_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_7_pValidArray_0 : std_logic := '0';
	signal branch_7_pValidArray_1 : std_logic := '0';
	signal branch_7_readyArray_0 : std_logic;
	signal branch_7_readyArray_1 : std_logic;
	signal branch_7_nReadyArray_0 : std_logic;
	signal branch_7_validArray_0 : std_logic;
	signal branch_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_7_nReadyArray_1 : std_logic;
	signal branch_7_validArray_1 : std_logic;
	signal branch_7_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_8_clk : std_logic;
	signal branch_8_rst : std_logic;
	signal branch_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_8_pValidArray_0 : std_logic := '0';
	signal branch_8_pValidArray_1 : std_logic := '0';
	signal branch_8_readyArray_0 : std_logic;
	signal branch_8_readyArray_1 : std_logic;
	signal branch_8_nReadyArray_0 : std_logic;
	signal branch_8_validArray_0 : std_logic;
	signal branch_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_nReadyArray_1 : std_logic;
	signal branch_8_validArray_1 : std_logic;
	signal branch_8_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_9_clk : std_logic;
	signal branch_9_rst : std_logic;
	signal branch_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_9_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_9_pValidArray_0 : std_logic := '0';
	signal branch_9_pValidArray_1 : std_logic := '0';
	signal branch_9_readyArray_0 : std_logic;
	signal branch_9_readyArray_1 : std_logic;
	signal branch_9_nReadyArray_0 : std_logic;
	signal branch_9_validArray_0 : std_logic;
	signal branch_9_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_9_nReadyArray_1 : std_logic;
	signal branch_9_validArray_1 : std_logic;
	signal branch_9_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_12_clk : std_logic;
	signal fork_12_rst : std_logic;
	signal fork_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_12_pValidArray_0 : std_logic := '0';
	signal fork_12_readyArray_0 : std_logic;
	signal fork_12_nReadyArray_0 : std_logic;
	signal fork_12_validArray_0 : std_logic;
	signal fork_12_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_12_nReadyArray_1 : std_logic;
	signal fork_12_validArray_1 : std_logic;
	signal fork_12_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_12_nReadyArray_2 : std_logic;
	signal fork_12_validArray_2 : std_logic;
	signal fork_12_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_12_nReadyArray_3 : std_logic;
	signal fork_12_validArray_3 : std_logic;
	signal fork_12_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_12_nReadyArray_4 : std_logic;
	signal fork_12_validArray_4 : std_logic;
	signal fork_12_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal phiC_10_clk : std_logic;
	signal phiC_10_rst : std_logic;
	signal phiC_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_10_pValidArray_0 : std_logic := '0';
	signal phiC_10_readyArray_0 : std_logic;
	signal phiC_10_nReadyArray_0 : std_logic;
	signal phiC_10_validArray_0 : std_logic;
	signal phiC_10_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_18_clk : std_logic;
	signal forkC_18_rst : std_logic;
	signal forkC_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_18_pValidArray_0 : std_logic := '0';
	signal forkC_18_readyArray_0 : std_logic;
	signal forkC_18_nReadyArray_0 : std_logic;
	signal forkC_18_validArray_0 : std_logic;
	signal forkC_18_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_18_nReadyArray_1 : std_logic;
	signal forkC_18_validArray_1 : std_logic;
	signal forkC_18_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_18_clk : std_logic;
	signal branchC_18_rst : std_logic;
	signal branchC_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_18_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_18_pValidArray_0 : std_logic := '0';
	signal branchC_18_pValidArray_1 : std_logic := '0';
	signal branchC_18_readyArray_0 : std_logic;
	signal branchC_18_readyArray_1 : std_logic;
	signal branchC_18_nReadyArray_0 : std_logic;
	signal branchC_18_validArray_0 : std_logic;
	signal branchC_18_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_18_nReadyArray_1 : std_logic;
	signal branchC_18_validArray_1 : std_logic;
	signal branchC_18_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phi_11_clk : std_logic;
	signal phi_11_rst : std_logic;
	signal phi_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_11_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_11_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_11_pValidArray_0 : std_logic := '0';
	signal phi_11_pValidArray_1 : std_logic := '0';
	signal phi_11_pValidArray_2 : std_logic := '0';
	signal phi_11_readyArray_0 : std_logic;
	signal phi_11_readyArray_1 : std_logic;
	signal phi_11_readyArray_2 : std_logic;
	signal phi_11_nReadyArray_0 : std_logic;
	signal phi_11_validArray_0 : std_logic;
	signal phi_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_14_clk : std_logic;
	signal load_14_rst : std_logic;
	signal load_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_14_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_14_pValidArray_0 : std_logic := '0';
	signal load_14_pValidArray_1 : std_logic := '0';
	signal load_14_readyArray_0 : std_logic;
	signal load_14_readyArray_1 : std_logic;
	signal load_14_nReadyArray_0 : std_logic;
	signal load_14_validArray_0 : std_logic;
	signal load_14_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_14_nReadyArray_1 : std_logic;
	signal load_14_validArray_1 : std_logic;
	signal load_14_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_17_clk : std_logic;
	signal load_17_rst : std_logic;
	signal load_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_17_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_17_pValidArray_0 : std_logic := '0';
	signal load_17_pValidArray_1 : std_logic := '0';
	signal load_17_readyArray_0 : std_logic;
	signal load_17_readyArray_1 : std_logic;
	signal load_17_nReadyArray_0 : std_logic;
	signal load_17_validArray_0 : std_logic;
	signal load_17_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_17_nReadyArray_1 : std_logic;
	signal load_17_validArray_1 : std_logic;
	signal load_17_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_20_clk : std_logic;
	signal load_20_rst : std_logic;
	signal load_20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_20_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_20_pValidArray_0 : std_logic := '0';
	signal load_20_pValidArray_1 : std_logic := '0';
	signal load_20_readyArray_0 : std_logic;
	signal load_20_readyArray_1 : std_logic;
	signal load_20_nReadyArray_0 : std_logic;
	signal load_20_validArray_0 : std_logic;
	signal load_20_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_20_nReadyArray_1 : std_logic;
	signal load_20_validArray_1 : std_logic;
	signal load_20_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_4_pValidArray_0 : std_logic := '0';
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_21_clk : std_logic;
	signal add_21_rst : std_logic;
	signal add_21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_21_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_21_pValidArray_0 : std_logic := '0';
	signal add_21_pValidArray_1 : std_logic := '0';
	signal add_21_readyArray_0 : std_logic;
	signal add_21_readyArray_1 : std_logic;
	signal add_21_nReadyArray_0 : std_logic;
	signal add_21_validArray_0 : std_logic;
	signal add_21_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_24_clk : std_logic;
	signal load_24_rst : std_logic;
	signal load_24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_24_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_24_pValidArray_0 : std_logic := '0';
	signal load_24_pValidArray_1 : std_logic := '0';
	signal load_24_readyArray_0 : std_logic;
	signal load_24_readyArray_1 : std_logic;
	signal load_24_nReadyArray_0 : std_logic;
	signal load_24_validArray_0 : std_logic;
	signal load_24_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_24_nReadyArray_1 : std_logic;
	signal load_24_validArray_1 : std_logic;
	signal load_24_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal call_0_clk : std_logic;
	signal call_0_rst : std_logic;
	signal call_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal call_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal call_0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal call_0_dataInArray_3 : std_logic_vector(31 downto 0);
	signal call_0_pValidArray_0 : std_logic := '0';
	signal call_0_pValidArray_1 : std_logic := '0';
	signal call_0_pValidArray_2 : std_logic := '0';
	signal call_0_pValidArray_3 : std_logic := '0';
	signal call_0_readyArray_0 : std_logic;
	signal call_0_readyArray_1 : std_logic;
	signal call_0_readyArray_2 : std_logic;
	signal call_0_readyArray_3 : std_logic;

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_5_pValidArray_0 : std_logic := '0';
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_25_clk : std_logic;
	signal add_25_rst : std_logic;
	signal add_25_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_25_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_25_pValidArray_0 : std_logic := '0';
	signal add_25_pValidArray_1 : std_logic := '0';
	signal add_25_readyArray_0 : std_logic;
	signal add_25_readyArray_1 : std_logic;
	signal add_25_nReadyArray_0 : std_logic;
	signal add_25_validArray_0 : std_logic;
	signal add_25_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_26_clk : std_logic;
	signal icmp_26_rst : std_logic;
	signal icmp_26_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_26_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_26_pValidArray_0 : std_logic := '0';
	signal icmp_26_pValidArray_1 : std_logic := '0';
	signal icmp_26_readyArray_0 : std_logic;
	signal icmp_26_readyArray_1 : std_logic;
	signal icmp_26_nReadyArray_0 : std_logic;
	signal icmp_26_validArray_0 : std_logic;
	signal icmp_26_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n6_clk : std_logic;
	signal phi_n6_rst : std_logic;
	signal phi_n6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n6_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n6_pValidArray_0 : std_logic := '0';
	signal phi_n6_pValidArray_1 : std_logic := '0';
	signal phi_n6_readyArray_0 : std_logic;
	signal phi_n6_readyArray_1 : std_logic;
	signal phi_n6_nReadyArray_0 : std_logic;
	signal phi_n6_validArray_0 : std_logic;
	signal phi_n6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n7_clk : std_logic;
	signal phi_n7_rst : std_logic;
	signal phi_n7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n7_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n7_pValidArray_0 : std_logic := '0';
	signal phi_n7_pValidArray_1 : std_logic := '0';
	signal phi_n7_readyArray_0 : std_logic;
	signal phi_n7_readyArray_1 : std_logic;
	signal phi_n7_nReadyArray_0 : std_logic;
	signal phi_n7_validArray_0 : std_logic;
	signal phi_n7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n8_clk : std_logic;
	signal phi_n8_rst : std_logic;
	signal phi_n8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n8_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n8_pValidArray_0 : std_logic := '0';
	signal phi_n8_pValidArray_1 : std_logic := '0';
	signal phi_n8_readyArray_0 : std_logic;
	signal phi_n8_readyArray_1 : std_logic;
	signal phi_n8_nReadyArray_0 : std_logic;
	signal phi_n8_validArray_0 : std_logic;
	signal phi_n8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork_3_clk : std_logic;
	signal fork_3_rst : std_logic;
	signal fork_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_pValidArray_0 : std_logic := '0';
	signal fork_3_readyArray_0 : std_logic;
	signal fork_3_nReadyArray_0 : std_logic;
	signal fork_3_validArray_0 : std_logic;
	signal fork_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_nReadyArray_1 : std_logic;
	signal fork_3_validArray_1 : std_logic;
	signal fork_3_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_3_nReadyArray_2 : std_logic;
	signal fork_3_validArray_2 : std_logic;
	signal fork_3_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_4_clk : std_logic;
	signal fork_4_rst : std_logic;
	signal fork_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_pValidArray_0 : std_logic := '0';
	signal fork_4_readyArray_0 : std_logic;
	signal fork_4_nReadyArray_0 : std_logic;
	signal fork_4_validArray_0 : std_logic;
	signal fork_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_nReadyArray_1 : std_logic;
	signal fork_4_validArray_1 : std_logic;
	signal fork_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_pValidArray_0 : std_logic := '0';
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_7_clk : std_logic;
	signal fork_7_rst : std_logic;
	signal fork_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_pValidArray_0 : std_logic := '0';
	signal fork_7_readyArray_0 : std_logic;
	signal fork_7_nReadyArray_0 : std_logic;
	signal fork_7_validArray_0 : std_logic;
	signal fork_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_1 : std_logic;
	signal fork_7_validArray_1 : std_logic;
	signal fork_7_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_8_clk : std_logic;
	signal fork_8_rst : std_logic;
	signal fork_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_pValidArray_0 : std_logic := '0';
	signal fork_8_readyArray_0 : std_logic;
	signal fork_8_nReadyArray_0 : std_logic;
	signal fork_8_validArray_0 : std_logic;
	signal fork_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_1 : std_logic;
	signal fork_8_validArray_1 : std_logic;
	signal fork_8_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_10_clk : std_logic;
	signal branch_10_rst : std_logic;
	signal branch_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_10_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_10_pValidArray_0 : std_logic := '0';
	signal branch_10_pValidArray_1 : std_logic := '0';
	signal branch_10_readyArray_0 : std_logic;
	signal branch_10_readyArray_1 : std_logic;
	signal branch_10_nReadyArray_0 : std_logic;
	signal branch_10_validArray_0 : std_logic;
	signal branch_10_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_10_nReadyArray_1 : std_logic;
	signal branch_10_validArray_1 : std_logic;
	signal branch_10_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_11_clk : std_logic;
	signal branch_11_rst : std_logic;
	signal branch_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_11_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_11_pValidArray_0 : std_logic := '0';
	signal branch_11_pValidArray_1 : std_logic := '0';
	signal branch_11_readyArray_0 : std_logic;
	signal branch_11_readyArray_1 : std_logic;
	signal branch_11_nReadyArray_0 : std_logic;
	signal branch_11_validArray_0 : std_logic;
	signal branch_11_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_11_nReadyArray_1 : std_logic;
	signal branch_11_validArray_1 : std_logic;
	signal branch_11_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_12_clk : std_logic;
	signal branch_12_rst : std_logic;
	signal branch_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_12_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_12_pValidArray_0 : std_logic := '0';
	signal branch_12_pValidArray_1 : std_logic := '0';
	signal branch_12_readyArray_0 : std_logic;
	signal branch_12_readyArray_1 : std_logic;
	signal branch_12_nReadyArray_0 : std_logic;
	signal branch_12_validArray_0 : std_logic;
	signal branch_12_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_12_nReadyArray_1 : std_logic;
	signal branch_12_validArray_1 : std_logic;
	signal branch_12_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_13_clk : std_logic;
	signal branch_13_rst : std_logic;
	signal branch_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_13_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_13_pValidArray_0 : std_logic := '0';
	signal branch_13_pValidArray_1 : std_logic := '0';
	signal branch_13_readyArray_0 : std_logic;
	signal branch_13_readyArray_1 : std_logic;
	signal branch_13_nReadyArray_0 : std_logic;
	signal branch_13_validArray_0 : std_logic;
	signal branch_13_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_13_nReadyArray_1 : std_logic;
	signal branch_13_validArray_1 : std_logic;
	signal branch_13_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_13_clk : std_logic;
	signal fork_13_rst : std_logic;
	signal fork_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_13_pValidArray_0 : std_logic := '0';
	signal fork_13_readyArray_0 : std_logic;
	signal fork_13_nReadyArray_0 : std_logic;
	signal fork_13_validArray_0 : std_logic;
	signal fork_13_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_13_nReadyArray_1 : std_logic;
	signal fork_13_validArray_1 : std_logic;
	signal fork_13_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_13_nReadyArray_2 : std_logic;
	signal fork_13_validArray_2 : std_logic;
	signal fork_13_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_13_nReadyArray_3 : std_logic;
	signal fork_13_validArray_3 : std_logic;
	signal fork_13_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_13_nReadyArray_4 : std_logic;
	signal fork_13_validArray_4 : std_logic;
	signal fork_13_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal phiC_11_clk : std_logic;
	signal phiC_11_rst : std_logic;
	signal phiC_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_11_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_11_pValidArray_0 : std_logic := '0';
	signal phiC_11_pValidArray_1 : std_logic := '0';
	signal phiC_11_readyArray_0 : std_logic;
	signal phiC_11_readyArray_1 : std_logic;
	signal phiC_11_nReadyArray_0 : std_logic;
	signal phiC_11_validArray_0 : std_logic;
	signal phiC_11_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_11_nReadyArray_1 : std_logic;
	signal phiC_11_validArray_1 : std_logic;
	signal phiC_11_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_19_clk : std_logic;
	signal branchC_19_rst : std_logic;
	signal branchC_19_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_19_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_19_pValidArray_0 : std_logic := '0';
	signal branchC_19_pValidArray_1 : std_logic := '0';
	signal branchC_19_readyArray_0 : std_logic;
	signal branchC_19_readyArray_1 : std_logic;
	signal branchC_19_nReadyArray_0 : std_logic;
	signal branchC_19_validArray_0 : std_logic;
	signal branchC_19_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_19_nReadyArray_1 : std_logic;
	signal branchC_19_validArray_1 : std_logic;
	signal branchC_19_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_2_clk : std_logic;
	signal source_2_rst : std_logic;
	signal source_2_nReadyArray_0 : std_logic;
	signal source_2_validArray_0 : std_logic;
	signal source_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal source_3_clk : std_logic;
	signal source_3_rst : std_logic;
	signal source_3_nReadyArray_0 : std_logic;
	signal source_3_validArray_0 : std_logic;
	signal source_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_3_clk : std_logic;
	signal Buffer_3_rst : std_logic;
	signal Buffer_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_3_pValidArray_0 : std_logic := '0';
	signal Buffer_3_readyArray_0 : std_logic;
	signal Buffer_3_nReadyArray_0 : std_logic;
	signal Buffer_3_validArray_0 : std_logic;
	signal Buffer_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_4_clk : std_logic;
	signal Buffer_4_rst : std_logic;
	signal Buffer_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_4_pValidArray_0 : std_logic := '0';
	signal Buffer_4_readyArray_0 : std_logic;
	signal Buffer_4_nReadyArray_0 : std_logic;
	signal Buffer_4_validArray_0 : std_logic;
	signal Buffer_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_5_clk : std_logic;
	signal Buffer_5_rst : std_logic;
	signal Buffer_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_5_pValidArray_0 : std_logic := '0';
	signal Buffer_5_readyArray_0 : std_logic;
	signal Buffer_5_nReadyArray_0 : std_logic;
	signal Buffer_5_validArray_0 : std_logic;
	signal Buffer_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_6_clk : std_logic;
	signal Buffer_6_rst : std_logic;
	signal Buffer_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_6_pValidArray_0 : std_logic := '0';
	signal Buffer_6_readyArray_0 : std_logic;
	signal Buffer_6_nReadyArray_0 : std_logic;
	signal Buffer_6_validArray_0 : std_logic;
	signal Buffer_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_15_clk : std_logic;
	signal Buffer_15_rst : std_logic;
	signal Buffer_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_15_pValidArray_0 : std_logic := '0';
	signal Buffer_15_readyArray_0 : std_logic;
	signal Buffer_15_nReadyArray_0 : std_logic;
	signal Buffer_15_validArray_0 : std_logic;
	signal Buffer_15_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_16_clk : std_logic;
	signal Buffer_16_rst : std_logic;
	signal Buffer_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_16_pValidArray_0 : std_logic := '0';
	signal Buffer_16_readyArray_0 : std_logic;
	signal Buffer_16_nReadyArray_0 : std_logic;
	signal Buffer_16_validArray_0 : std_logic;
	signal Buffer_16_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_20_clk : std_logic;
	signal Buffer_20_rst : std_logic;
	signal Buffer_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_20_pValidArray_0 : std_logic := '0';
	signal Buffer_20_readyArray_0 : std_logic;
	signal Buffer_20_nReadyArray_0 : std_logic;
	signal Buffer_20_validArray_0 : std_logic;
	signal Buffer_20_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_21_clk : std_logic;
	signal Buffer_21_rst : std_logic;
	signal Buffer_21_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_21_pValidArray_0 : std_logic := '0';
	signal Buffer_21_readyArray_0 : std_logic;
	signal Buffer_21_nReadyArray_0 : std_logic;
	signal Buffer_21_validArray_0 : std_logic;
	signal Buffer_21_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_6_clk : std_logic;
	signal cst_6_rst : std_logic;
	signal cst_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_6_pValidArray_0 : std_logic := '0';
	signal cst_6_readyArray_0 : std_logic;
	signal cst_6_nReadyArray_0 : std_logic;
	signal cst_6_validArray_0 : std_logic;
	signal cst_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_28_clk : std_logic;
	signal add_28_rst : std_logic;
	signal add_28_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_28_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_28_pValidArray_0 : std_logic := '0';
	signal add_28_pValidArray_1 : std_logic := '0';
	signal add_28_readyArray_0 : std_logic;
	signal add_28_readyArray_1 : std_logic;
	signal add_28_nReadyArray_0 : std_logic;
	signal add_28_validArray_0 : std_logic;
	signal add_28_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_7_clk : std_logic;
	signal cst_7_rst : std_logic;
	signal cst_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_7_pValidArray_0 : std_logic := '0';
	signal cst_7_readyArray_0 : std_logic;
	signal cst_7_nReadyArray_0 : std_logic;
	signal cst_7_validArray_0 : std_logic;
	signal cst_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_29_clk : std_logic;
	signal icmp_29_rst : std_logic;
	signal icmp_29_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_29_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_29_pValidArray_0 : std_logic := '0';
	signal icmp_29_pValidArray_1 : std_logic := '0';
	signal icmp_29_readyArray_0 : std_logic;
	signal icmp_29_readyArray_1 : std_logic;
	signal icmp_29_nReadyArray_0 : std_logic;
	signal icmp_29_validArray_0 : std_logic;
	signal icmp_29_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n0_clk : std_logic;
	signal phi_n0_rst : std_logic;
	signal phi_n0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n0_pValidArray_0 : std_logic := '0';
	signal phi_n0_pValidArray_1 : std_logic := '0';
	signal phi_n0_readyArray_0 : std_logic;
	signal phi_n0_readyArray_1 : std_logic;
	signal phi_n0_nReadyArray_0 : std_logic;
	signal phi_n0_validArray_0 : std_logic;
	signal phi_n0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n1_clk : std_logic;
	signal phi_n1_rst : std_logic;
	signal phi_n1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n1_pValidArray_0 : std_logic := '0';
	signal phi_n1_pValidArray_1 : std_logic := '0';
	signal phi_n1_readyArray_0 : std_logic;
	signal phi_n1_readyArray_1 : std_logic;
	signal phi_n1_nReadyArray_0 : std_logic;
	signal phi_n1_validArray_0 : std_logic;
	signal phi_n1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork_6_clk : std_logic;
	signal fork_6_rst : std_logic;
	signal fork_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_6_pValidArray_0 : std_logic := '0';
	signal fork_6_readyArray_0 : std_logic;
	signal fork_6_nReadyArray_0 : std_logic;
	signal fork_6_validArray_0 : std_logic;
	signal fork_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_6_nReadyArray_1 : std_logic;
	signal fork_6_validArray_1 : std_logic;
	signal fork_6_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_14_clk : std_logic;
	signal branch_14_rst : std_logic;
	signal branch_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_14_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_14_pValidArray_0 : std_logic := '0';
	signal branch_14_pValidArray_1 : std_logic := '0';
	signal branch_14_readyArray_0 : std_logic;
	signal branch_14_readyArray_1 : std_logic;
	signal branch_14_nReadyArray_0 : std_logic;
	signal branch_14_validArray_0 : std_logic;
	signal branch_14_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_14_nReadyArray_1 : std_logic;
	signal branch_14_validArray_1 : std_logic;
	signal branch_14_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_15_clk : std_logic;
	signal branch_15_rst : std_logic;
	signal branch_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_15_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_15_pValidArray_0 : std_logic := '0';
	signal branch_15_pValidArray_1 : std_logic := '0';
	signal branch_15_readyArray_0 : std_logic;
	signal branch_15_readyArray_1 : std_logic;
	signal branch_15_nReadyArray_0 : std_logic;
	signal branch_15_validArray_0 : std_logic;
	signal branch_15_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_15_nReadyArray_1 : std_logic;
	signal branch_15_validArray_1 : std_logic;
	signal branch_15_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_14_clk : std_logic;
	signal fork_14_rst : std_logic;
	signal fork_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_14_pValidArray_0 : std_logic := '0';
	signal fork_14_readyArray_0 : std_logic;
	signal fork_14_nReadyArray_0 : std_logic;
	signal fork_14_validArray_0 : std_logic;
	signal fork_14_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_14_nReadyArray_1 : std_logic;
	signal fork_14_validArray_1 : std_logic;
	signal fork_14_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_14_nReadyArray_2 : std_logic;
	signal fork_14_validArray_2 : std_logic;
	signal fork_14_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phiC_12_clk : std_logic;
	signal phiC_12_rst : std_logic;
	signal phiC_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_12_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_12_pValidArray_0 : std_logic := '0';
	signal phiC_12_pValidArray_1 : std_logic := '0';
	signal phiC_12_readyArray_0 : std_logic;
	signal phiC_12_readyArray_1 : std_logic;
	signal phiC_12_nReadyArray_0 : std_logic;
	signal phiC_12_validArray_0 : std_logic;
	signal phiC_12_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_20_clk : std_logic;
	signal branchC_20_rst : std_logic;
	signal branchC_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_20_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_20_pValidArray_0 : std_logic := '0';
	signal branchC_20_pValidArray_1 : std_logic := '0';
	signal branchC_20_readyArray_0 : std_logic;
	signal branchC_20_readyArray_1 : std_logic;
	signal branchC_20_nReadyArray_0 : std_logic;
	signal branchC_20_validArray_0 : std_logic;
	signal branchC_20_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_20_nReadyArray_1 : std_logic;
	signal branchC_20_validArray_1 : std_logic;
	signal branchC_20_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_4_clk : std_logic;
	signal source_4_rst : std_logic;
	signal source_4_nReadyArray_0 : std_logic;
	signal source_4_validArray_0 : std_logic;
	signal source_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal source_5_clk : std_logic;
	signal source_5_rst : std_logic;
	signal source_5_nReadyArray_0 : std_logic;
	signal source_5_validArray_0 : std_logic;
	signal source_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_22_clk : std_logic;
	signal Buffer_22_rst : std_logic;
	signal Buffer_22_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_22_pValidArray_0 : std_logic := '0';
	signal Buffer_22_readyArray_0 : std_logic;
	signal Buffer_22_nReadyArray_0 : std_logic;
	signal Buffer_22_validArray_0 : std_logic;
	signal Buffer_22_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal ret_0_pValidArray_0 : std_logic := '0';
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_13_clk : std_logic;
	signal phiC_13_rst : std_logic;
	signal phiC_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_13_pValidArray_0 : std_logic := '0';
	signal phiC_13_readyArray_0 : std_logic;
	signal phiC_13_nReadyArray_0 : std_logic;
	signal phiC_13_validArray_0 : std_logic;
	signal phiC_13_dataOutArray_0 : std_logic_vector(0 downto 0);

begin


	MC_A_ptr_clk <= clk;
	MC_A_ptr_rst <= rst;
	A_ptr_we1 <= '0';
	A_ptr_dout1 <= (others => '0');
	A_ptr_ce0 <= MC_A_ptr_we0_ce0;
	A_ptr_we0 <= MC_A_ptr_we0_ce0;
	load_6_pValidArray_0 <= MC_A_ptr_validArray_0;
	MC_A_ptr_nReadyArray_0 <= load_6_readyArray_0;
	load_6_dataInArray_0 <= MC_A_ptr_dataOutArray_0;
	end_0_pValidArray_0 <= MC_A_ptr_validArray_1;
	MC_A_ptr_nReadyArray_1 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= MC_A_ptr_dataOutArray_1;

	MC_A_id_clk <= clk;
	MC_A_id_rst <= rst;
	A_id_we1 <= '0';
	A_id_dout1 <= (others => '0');
	A_id_ce0 <= MC_A_id_we0_ce0;
	A_id_we0 <= MC_A_id_we0_ce0;
	load_14_pValidArray_0 <= MC_A_id_validArray_0;
	MC_A_id_nReadyArray_0 <= load_14_readyArray_0;
	load_14_dataInArray_0 <= MC_A_id_dataOutArray_0;
	end_0_pValidArray_1 <= MC_A_id_validArray_1;
	MC_A_id_nReadyArray_1 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= MC_A_id_dataOutArray_1;

	MC_A_val_clk <= clk;
	MC_A_val_rst <= rst;
	A_val_we1 <= '0';
	A_val_dout1 <= (others => '0');
	A_val_ce0 <= MC_A_val_we0_ce0;
	A_val_we0 <= MC_A_val_we0_ce0;
	load_17_pValidArray_0 <= MC_A_val_validArray_0;
	MC_A_val_nReadyArray_0 <= load_17_readyArray_0;
	load_17_dataInArray_0 <= MC_A_val_dataOutArray_0;
	end_0_pValidArray_2 <= MC_A_val_validArray_1;
	MC_A_val_nReadyArray_1 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= MC_A_val_dataOutArray_1;

	MC_B_ptr_clk <= clk;
	MC_B_ptr_rst <= rst;
	B_ptr_we1 <= '0';
	B_ptr_dout1 <= (others => '0');
	B_ptr_ce0 <= MC_B_ptr_we0_ce0;
	B_ptr_we0 <= MC_B_ptr_we0_ce0;
	load_20_pValidArray_0 <= MC_B_ptr_validArray_0;
	MC_B_ptr_nReadyArray_0 <= load_20_readyArray_0;
	load_20_dataInArray_0 <= MC_B_ptr_dataOutArray_0;
	load_24_pValidArray_0 <= MC_B_ptr_validArray_1;
	MC_B_ptr_nReadyArray_1 <= load_24_readyArray_0;
	load_24_dataInArray_0 <= MC_B_ptr_dataOutArray_1;
	end_0_pValidArray_3 <= MC_B_ptr_validArray_2;
	MC_B_ptr_nReadyArray_2 <= end_0_readyArray_3;
	end_0_dataInArray_3 <= MC_B_ptr_dataOutArray_2;

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

	sink_0_clk <= clk;
	sink_0_rst <= rst;

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

	sink_5_clk <= clk;
	sink_5_rst <= rst;

	sink_6_clk <= clk;
	sink_6_rst <= rst;

	sink_7_clk <= clk;
	sink_7_rst <= rst;

	sink_8_clk <= clk;
	sink_8_rst <= rst;

	sink_9_clk <= clk;
	sink_9_rst <= rst;

	sink_10_clk <= clk;
	sink_10_rst <= rst;

	sink_11_clk <= clk;
	sink_11_rst <= rst;

	sink_12_clk <= clk;
	sink_12_rst <= rst;

	sink_13_clk <= clk;
	sink_13_rst <= rst;

	brCst_block1_clk <= clk;
	brCst_block1_rst <= rst;
	fork_10_pValidArray_0 <= brCst_block1_validArray_0;
	brCst_block1_nReadyArray_0 <= fork_10_readyArray_0;
	fork_10_dataInArray_0 <= brCst_block1_dataOutArray_0;

	cst_0_clk <= clk;
	cst_0_rst <= rst;
	branch_0_pValidArray_0 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= branch_0_readyArray_0;
	branch_0_dataInArray_0 <= cst_0_dataOutArray_0;

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	branch_1_pValidArray_0 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= branch_1_readyArray_0;
	branch_1_dataInArray_0 <= cst_1_dataOutArray_0;

	branch_0_clk <= clk;
	branch_0_rst <= rst;
	Buffer_8_pValidArray_0 <= branch_0_validArray_0;
	branch_0_nReadyArray_0 <= Buffer_8_readyArray_0;
	Buffer_8_dataInArray_0 <= branch_0_dataOutArray_0;
	sink_0_pValidArray_0 <= branch_0_validArray_1;
	branch_0_nReadyArray_1 <= sink_0_readyArray_0;
	sink_0_dataInArray_0 <= branch_0_dataOutArray_1;

	branch_1_clk <= clk;
	branch_1_rst <= rst;
	Buffer_9_pValidArray_0 <= branch_1_validArray_0;
	branch_1_nReadyArray_0 <= Buffer_9_readyArray_0;
	Buffer_9_dataInArray_0 <= branch_1_dataOutArray_0;
	sink_1_pValidArray_0 <= branch_1_validArray_1;
	branch_1_nReadyArray_1 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= branch_1_dataOutArray_1;

	fork_10_clk <= clk;
	fork_10_rst <= rst;
	branch_1_pValidArray_1 <= fork_10_validArray_0;
	fork_10_nReadyArray_0 <= branch_1_readyArray_1;
	branch_1_dataInArray_1 <= fork_10_dataOutArray_0;
	branch_0_pValidArray_1 <= fork_10_validArray_1;
	fork_10_nReadyArray_1 <= branch_0_readyArray_1;
	branch_0_dataInArray_1 <= fork_10_dataOutArray_1;
	branchC_16_pValidArray_1 <= fork_10_validArray_2;
	fork_10_nReadyArray_2 <= branchC_16_readyArray_1;
	branchC_16_dataInArray_1 <= fork_10_dataOutArray_2;

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_16_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_16_readyArray_0;
	forkC_16_dataInArray_0 <= start_0_dataOutArray_0;

	forkC_16_clk <= clk;
	forkC_16_rst <= rst;
	cst_0_pValidArray_0 <= forkC_16_validArray_0;
	forkC_16_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "00000000000000000000000000000000";
	cst_1_pValidArray_0 <= forkC_16_validArray_1;
	forkC_16_nReadyArray_1 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "00000000000000000000000000000000";
	branchC_16_pValidArray_0 <= forkC_16_validArray_2;
	forkC_16_nReadyArray_2 <= branchC_16_readyArray_0;
	branchC_16_dataInArray_0 <= forkC_16_dataOutArray_2;
	brCst_block1_pValidArray_0 <= forkC_16_validArray_3;
	forkC_16_nReadyArray_3 <= brCst_block1_readyArray_0;
	brCst_block1_dataInArray_0 <= "1";

	branchC_16_clk <= clk;
	branchC_16_rst <= rst;
	Buffer_17_pValidArray_0 <= branchC_16_validArray_0;
	branchC_16_nReadyArray_0 <= Buffer_17_readyArray_0;
	Buffer_17_dataInArray_0 <= branchC_16_dataOutArray_0;
	sink_12_pValidArray_0 <= branchC_16_validArray_1;
	branchC_16_nReadyArray_1 <= sink_12_readyArray_0;
	sink_12_dataInArray_0 <= branchC_16_dataOutArray_1;

	Buffer_8_clk <= clk;
	Buffer_8_rst <= rst;
	phi_1_pValidArray_1 <= Buffer_8_validArray_0;
	Buffer_8_nReadyArray_0 <= phi_1_readyArray_1;
	phi_1_dataInArray_1 <= Buffer_8_dataOutArray_0;

	Buffer_9_clk <= clk;
	Buffer_9_rst <= rst;
	phi_2_pValidArray_1 <= Buffer_9_validArray_0;
	Buffer_9_nReadyArray_0 <= phi_2_readyArray_1;
	phi_2_dataInArray_1 <= Buffer_9_dataOutArray_0;

	Buffer_17_clk <= clk;
	Buffer_17_rst <= rst;
	phiC_9_pValidArray_0 <= Buffer_17_validArray_0;
	Buffer_17_nReadyArray_0 <= phiC_9_readyArray_0;
	phiC_9_dataInArray_0 <= Buffer_17_dataOutArray_0;

	phi_1_clk <= clk;
	phi_1_rst <= rst;
	Buffer_1_pValidArray_0 <= phi_1_validArray_0;
	phi_1_nReadyArray_0 <= Buffer_1_readyArray_0;
	Buffer_1_dataInArray_0 <= phi_1_dataOutArray_0;

	phi_2_clk <= clk;
	phi_2_rst <= rst;
	Buffer_2_pValidArray_0 <= phi_2_validArray_0;
	phi_2_nReadyArray_0 <= Buffer_2_readyArray_0;
	Buffer_2_dataInArray_0 <= phi_2_dataOutArray_0;

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	add_3_pValidArray_1 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= add_3_readyArray_1;
	add_3_dataInArray_1 <= cst_2_dataOutArray_0;

	add_3_clk <= clk;
	add_3_rst <= rst;
	load_6_pValidArray_1 <= add_3_validArray_0;
	add_3_nReadyArray_0 <= load_6_readyArray_1;
	load_6_dataInArray_1 <= add_3_dataOutArray_0;

	load_6_clk <= clk;
	load_6_rst <= rst;
	fork_2_pValidArray_0 <= load_6_validArray_0;
	load_6_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= load_6_dataOutArray_0;
	MC_A_ptr_pValidArray_0 <= load_6_validArray_1;
	load_6_nReadyArray_1 <= MC_A_ptr_readyArray_0;
	MC_A_ptr_dataInArray_0 <= load_6_dataOutArray_1;

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	mul_7_pValidArray_1 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= mul_7_readyArray_1;
	mul_7_dataInArray_1 <= cst_3_dataOutArray_0;

	mul_7_clk <= clk;
	mul_7_rst <= rst;
	branch_2_pValidArray_0 <= mul_7_validArray_0;
	mul_7_nReadyArray_0 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= mul_7_dataOutArray_0;

	icmp_8_clk <= clk;
	icmp_8_rst <= rst;
	fork_11_pValidArray_0 <= icmp_8_validArray_0;
	icmp_8_nReadyArray_0 <= fork_11_readyArray_0;
	fork_11_dataInArray_0 <= icmp_8_dataOutArray_0;

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	add_3_pValidArray_0 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= add_3_readyArray_0;
	add_3_dataInArray_0 <= fork_0_dataOutArray_0;
	mul_7_pValidArray_0 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= mul_7_readyArray_0;
	mul_7_dataInArray_0 <= fork_0_dataOutArray_1;
	Buffer_7_pValidArray_0 <= fork_0_validArray_2;
	fork_0_nReadyArray_2 <= Buffer_7_readyArray_0;
	Buffer_7_dataInArray_0 <= fork_0_dataOutArray_2;

	fork_1_clk <= clk;
	fork_1_rst <= rst;
	icmp_8_pValidArray_0 <= fork_1_validArray_0;
	fork_1_nReadyArray_0 <= icmp_8_readyArray_0;
	icmp_8_dataInArray_0 <= fork_1_dataOutArray_0;
	branch_4_pValidArray_0 <= fork_1_validArray_1;
	fork_1_nReadyArray_1 <= branch_4_readyArray_0;
	branch_4_dataInArray_0 <= fork_1_dataOutArray_1;

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	icmp_8_pValidArray_1 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= icmp_8_readyArray_1;
	icmp_8_dataInArray_1 <= fork_2_dataOutArray_0;
	branch_5_pValidArray_0 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= branch_5_readyArray_0;
	branch_5_dataInArray_0 <= fork_2_dataOutArray_1;

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	Buffer_10_pValidArray_0 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= Buffer_10_readyArray_0;
	Buffer_10_dataInArray_0 <= branch_2_dataOutArray_0;
	sink_2_pValidArray_0 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= branch_2_dataOutArray_1;

	branch_3_clk <= clk;
	branch_3_rst <= rst;
	Buffer_11_pValidArray_0 <= branch_3_validArray_0;
	branch_3_nReadyArray_0 <= Buffer_11_readyArray_0;
	Buffer_11_dataInArray_0 <= branch_3_dataOutArray_0;
	phi_n0_pValidArray_0 <= branch_3_validArray_1;
	branch_3_nReadyArray_1 <= phi_n0_readyArray_0;
	phi_n0_dataInArray_0 <= branch_3_dataOutArray_1;

	branch_4_clk <= clk;
	branch_4_rst <= rst;
	Buffer_12_pValidArray_0 <= branch_4_validArray_0;
	branch_4_nReadyArray_0 <= Buffer_12_readyArray_0;
	Buffer_12_dataInArray_0 <= branch_4_dataOutArray_0;
	sink_3_pValidArray_0 <= branch_4_validArray_1;
	branch_4_nReadyArray_1 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= branch_4_dataOutArray_1;

	branch_5_clk <= clk;
	branch_5_rst <= rst;
	Buffer_13_pValidArray_0 <= branch_5_validArray_0;
	branch_5_nReadyArray_0 <= Buffer_13_readyArray_0;
	Buffer_13_dataInArray_0 <= branch_5_dataOutArray_0;
	phi_n1_pValidArray_0 <= branch_5_validArray_1;
	branch_5_nReadyArray_1 <= phi_n1_readyArray_0;
	phi_n1_dataInArray_0 <= branch_5_dataOutArray_1;

	fork_11_clk <= clk;
	fork_11_rst <= rst;
	branch_5_pValidArray_1 <= fork_11_validArray_0;
	fork_11_nReadyArray_0 <= branch_5_readyArray_1;
	branch_5_dataInArray_1 <= fork_11_dataOutArray_0;
	branch_4_pValidArray_1 <= fork_11_validArray_1;
	fork_11_nReadyArray_1 <= branch_4_readyArray_1;
	branch_4_dataInArray_1 <= fork_11_dataOutArray_1;
	branch_3_pValidArray_1 <= fork_11_validArray_2;
	fork_11_nReadyArray_2 <= branch_3_readyArray_1;
	branch_3_dataInArray_1 <= fork_11_dataOutArray_2;
	Buffer_14_pValidArray_0 <= fork_11_validArray_3;
	fork_11_nReadyArray_3 <= Buffer_14_readyArray_0;
	Buffer_14_dataInArray_0 <= fork_11_dataOutArray_3;
	branchC_17_pValidArray_1 <= fork_11_validArray_4;
	fork_11_nReadyArray_4 <= branchC_17_readyArray_1;
	branchC_17_dataInArray_1 <= fork_11_dataOutArray_4;

	phiC_9_clk <= clk;
	phiC_9_rst <= rst;
	Buffer_18_pValidArray_0 <= phiC_9_validArray_0;
	phiC_9_nReadyArray_0 <= Buffer_18_readyArray_0;
	Buffer_18_dataInArray_0 <= phiC_9_dataOutArray_0;
	fork_22_pValidArray_0 <= phiC_9_validArray_1;
	phiC_9_nReadyArray_1 <= fork_22_readyArray_0;
	fork_22_dataInArray_0 <= phiC_9_dataOutArray_1;

	branchC_17_clk <= clk;
	branchC_17_rst <= rst;
	Buffer_19_pValidArray_0 <= branchC_17_validArray_0;
	branchC_17_nReadyArray_0 <= Buffer_19_readyArray_0;
	Buffer_19_dataInArray_0 <= branchC_17_dataOutArray_0;
	phiC_12_pValidArray_0 <= branchC_17_validArray_1;
	branchC_17_nReadyArray_1 <= phiC_12_readyArray_0;
	phiC_12_dataInArray_0 <= branchC_17_dataOutArray_1;

	source_0_clk <= clk;
	source_0_rst <= rst;
	cst_2_pValidArray_0 <= source_0_validArray_0;
	source_0_nReadyArray_0 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "00000000000000000000000000000001";

	source_1_clk <= clk;
	source_1_rst <= rst;
	cst_3_pValidArray_0 <= source_1_validArray_0;
	source_1_nReadyArray_0 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "00000000000000000000000001100100";

	fork_22_clk <= clk;
	fork_22_rst <= rst;
	phi_1_pValidArray_0 <= fork_22_validArray_0;
	fork_22_nReadyArray_0 <= phi_1_readyArray_0;
	phi_1_dataInArray_0 <= fork_22_dataOutArray_0;
	phi_2_pValidArray_0 <= fork_22_validArray_1;
	fork_22_nReadyArray_1 <= phi_2_readyArray_0;
	phi_2_dataInArray_0 <= fork_22_dataOutArray_1;

	Buffer_1_clk <= clk;
	Buffer_1_rst <= rst;
	fork_0_pValidArray_0 <= Buffer_1_validArray_0;
	Buffer_1_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= Buffer_1_dataOutArray_0;

	Buffer_2_clk <= clk;
	Buffer_2_rst <= rst;
	fork_1_pValidArray_0 <= Buffer_2_validArray_0;
	Buffer_2_nReadyArray_0 <= fork_1_readyArray_0;
	fork_1_dataInArray_0 <= Buffer_2_dataOutArray_0;

	Buffer_7_clk <= clk;
	Buffer_7_rst <= rst;
	branch_3_pValidArray_0 <= Buffer_7_validArray_0;
	Buffer_7_nReadyArray_0 <= branch_3_readyArray_0;
	branch_3_dataInArray_0 <= Buffer_7_dataOutArray_0;

	Buffer_10_clk <= clk;
	Buffer_10_rst <= rst;
	phi_n3_pValidArray_0 <= Buffer_10_validArray_0;
	Buffer_10_nReadyArray_0 <= phi_n3_readyArray_0;
	phi_n3_dataInArray_0 <= Buffer_10_dataOutArray_0;

	Buffer_11_clk <= clk;
	Buffer_11_rst <= rst;
	phi_n5_pValidArray_0 <= Buffer_11_validArray_0;
	Buffer_11_nReadyArray_0 <= phi_n5_readyArray_0;
	phi_n5_dataInArray_0 <= Buffer_11_dataOutArray_0;

	Buffer_12_clk <= clk;
	Buffer_12_rst <= rst;
	phi_n2_pValidArray_0 <= Buffer_12_validArray_0;
	Buffer_12_nReadyArray_0 <= phi_n2_readyArray_0;
	phi_n2_dataInArray_0 <= Buffer_12_dataOutArray_0;

	Buffer_13_clk <= clk;
	Buffer_13_rst <= rst;
	phi_n4_pValidArray_0 <= Buffer_13_validArray_0;
	Buffer_13_nReadyArray_0 <= phi_n4_readyArray_0;
	phi_n4_dataInArray_0 <= Buffer_13_dataOutArray_0;

	Buffer_14_clk <= clk;
	Buffer_14_rst <= rst;
	branch_2_pValidArray_1 <= Buffer_14_validArray_0;
	Buffer_14_nReadyArray_0 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= Buffer_14_dataOutArray_0;

	Buffer_18_clk <= clk;
	Buffer_18_rst <= rst;
	branchC_17_pValidArray_0 <= Buffer_18_validArray_0;
	Buffer_18_nReadyArray_0 <= branchC_17_readyArray_0;
	branchC_17_dataInArray_0 <= Buffer_18_dataOutArray_0;

	Buffer_19_clk <= clk;
	Buffer_19_rst <= rst;
	phiC_10_pValidArray_0 <= Buffer_19_validArray_0;
	Buffer_19_nReadyArray_0 <= phiC_10_readyArray_0;
	phiC_10_dataInArray_0 <= Buffer_19_dataOutArray_0;

	brCst_block3_clk <= clk;
	brCst_block3_rst <= rst;
	fork_12_pValidArray_0 <= brCst_block3_validArray_0;
	brCst_block3_nReadyArray_0 <= fork_12_readyArray_0;
	fork_12_dataInArray_0 <= brCst_block3_dataOutArray_0;

	phi_n2_clk <= clk;
	phi_n2_rst <= rst;
	branch_6_pValidArray_0 <= phi_n2_validArray_0;
	phi_n2_nReadyArray_0 <= branch_6_readyArray_0;
	branch_6_dataInArray_0 <= phi_n2_dataOutArray_0;

	phi_n3_clk <= clk;
	phi_n3_rst <= rst;
	branch_7_pValidArray_0 <= phi_n3_validArray_0;
	phi_n3_nReadyArray_0 <= branch_7_readyArray_0;
	branch_7_dataInArray_0 <= phi_n3_dataOutArray_0;

	phi_n4_clk <= clk;
	phi_n4_rst <= rst;
	branch_8_pValidArray_0 <= phi_n4_validArray_0;
	phi_n4_nReadyArray_0 <= branch_8_readyArray_0;
	branch_8_dataInArray_0 <= phi_n4_dataOutArray_0;

	phi_n5_clk <= clk;
	phi_n5_rst <= rst;
	branch_9_pValidArray_0 <= phi_n5_validArray_0;
	phi_n5_nReadyArray_0 <= branch_9_readyArray_0;
	branch_9_dataInArray_0 <= phi_n5_dataOutArray_0;

	branch_6_clk <= clk;
	branch_6_rst <= rst;
	phi_11_pValidArray_1 <= branch_6_validArray_0;
	branch_6_nReadyArray_0 <= phi_11_readyArray_1;
	phi_11_dataInArray_1 <= branch_6_dataOutArray_0;
	sink_4_pValidArray_0 <= branch_6_validArray_1;
	branch_6_nReadyArray_1 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= branch_6_dataOutArray_1;

	branch_7_clk <= clk;
	branch_7_rst <= rst;
	phi_n6_pValidArray_0 <= branch_7_validArray_0;
	branch_7_nReadyArray_0 <= phi_n6_readyArray_0;
	phi_n6_dataInArray_0 <= branch_7_dataOutArray_0;
	sink_5_pValidArray_0 <= branch_7_validArray_1;
	branch_7_nReadyArray_1 <= sink_5_readyArray_0;
	sink_5_dataInArray_0 <= branch_7_dataOutArray_1;

	branch_8_clk <= clk;
	branch_8_rst <= rst;
	phi_n7_pValidArray_0 <= branch_8_validArray_0;
	branch_8_nReadyArray_0 <= phi_n7_readyArray_0;
	phi_n7_dataInArray_0 <= branch_8_dataOutArray_0;
	sink_6_pValidArray_0 <= branch_8_validArray_1;
	branch_8_nReadyArray_1 <= sink_6_readyArray_0;
	sink_6_dataInArray_0 <= branch_8_dataOutArray_1;

	branch_9_clk <= clk;
	branch_9_rst <= rst;
	phi_n8_pValidArray_0 <= branch_9_validArray_0;
	branch_9_nReadyArray_0 <= phi_n8_readyArray_0;
	phi_n8_dataInArray_0 <= branch_9_dataOutArray_0;
	sink_7_pValidArray_0 <= branch_9_validArray_1;
	branch_9_nReadyArray_1 <= sink_7_readyArray_0;
	sink_7_dataInArray_0 <= branch_9_dataOutArray_1;

	fork_12_clk <= clk;
	fork_12_rst <= rst;
	branch_9_pValidArray_1 <= fork_12_validArray_0;
	fork_12_nReadyArray_0 <= branch_9_readyArray_1;
	branch_9_dataInArray_1 <= fork_12_dataOutArray_0;
	branch_8_pValidArray_1 <= fork_12_validArray_1;
	fork_12_nReadyArray_1 <= branch_8_readyArray_1;
	branch_8_dataInArray_1 <= fork_12_dataOutArray_1;
	branch_7_pValidArray_1 <= fork_12_validArray_2;
	fork_12_nReadyArray_2 <= branch_7_readyArray_1;
	branch_7_dataInArray_1 <= fork_12_dataOutArray_2;
	branch_6_pValidArray_1 <= fork_12_validArray_3;
	fork_12_nReadyArray_3 <= branch_6_readyArray_1;
	branch_6_dataInArray_1 <= fork_12_dataOutArray_3;
	branchC_18_pValidArray_1 <= fork_12_validArray_4;
	fork_12_nReadyArray_4 <= branchC_18_readyArray_1;
	branchC_18_dataInArray_1 <= fork_12_dataOutArray_4;

	phiC_10_clk <= clk;
	phiC_10_rst <= rst;
	forkC_18_pValidArray_0 <= phiC_10_validArray_0;
	phiC_10_nReadyArray_0 <= forkC_18_readyArray_0;
	forkC_18_dataInArray_0 <= phiC_10_dataOutArray_0;

	forkC_18_clk <= clk;
	forkC_18_rst <= rst;
	branchC_18_pValidArray_0 <= forkC_18_validArray_0;
	forkC_18_nReadyArray_0 <= branchC_18_readyArray_0;
	branchC_18_dataInArray_0 <= forkC_18_dataOutArray_0;
	brCst_block3_pValidArray_0 <= forkC_18_validArray_1;
	forkC_18_nReadyArray_1 <= brCst_block3_readyArray_0;
	brCst_block3_dataInArray_0 <= "1";

	branchC_18_clk <= clk;
	branchC_18_rst <= rst;
	phiC_11_pValidArray_0 <= branchC_18_validArray_0;
	branchC_18_nReadyArray_0 <= phiC_11_readyArray_0;
	phiC_11_dataInArray_0 <= branchC_18_dataOutArray_0;
	sink_13_pValidArray_0 <= branchC_18_validArray_1;
	branchC_18_nReadyArray_1 <= sink_13_readyArray_0;
	sink_13_dataInArray_0 <= branchC_18_dataOutArray_1;

	phi_11_clk <= clk;
	phi_11_rst <= rst;
	fork_3_pValidArray_0 <= phi_11_validArray_0;
	phi_11_nReadyArray_0 <= fork_3_readyArray_0;
	fork_3_dataInArray_0 <= phi_11_dataOutArray_0;

	load_14_clk <= clk;
	load_14_rst <= rst;
	fork_4_pValidArray_0 <= load_14_validArray_0;
	load_14_nReadyArray_0 <= fork_4_readyArray_0;
	fork_4_dataInArray_0 <= load_14_dataOutArray_0;
	MC_A_id_pValidArray_0 <= load_14_validArray_1;
	load_14_nReadyArray_1 <= MC_A_id_readyArray_0;
	MC_A_id_dataInArray_0 <= load_14_dataOutArray_1;

	load_17_clk <= clk;
	load_17_rst <= rst;
	call_0_pValidArray_2 <= load_17_validArray_0;
	load_17_nReadyArray_0 <= call_0_readyArray_2;
	call_0_dataInArray_2 <= load_17_dataOutArray_0;
	MC_A_val_pValidArray_0 <= load_17_validArray_1;
	load_17_nReadyArray_1 <= MC_A_val_readyArray_0;
	MC_A_val_dataInArray_0 <= load_17_dataOutArray_1;

	load_20_clk <= clk;
	load_20_rst <= rst;
	call_0_pValidArray_0 <= load_20_validArray_0;
	load_20_nReadyArray_0 <= call_0_readyArray_0;
	call_0_dataInArray_0 <= load_20_dataOutArray_0;
	MC_B_ptr_pValidArray_0 <= load_20_validArray_1;
	load_20_nReadyArray_1 <= MC_B_ptr_readyArray_0;
	MC_B_ptr_dataInArray_0 <= load_20_dataOutArray_1;

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	add_21_pValidArray_1 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= add_21_readyArray_1;
	add_21_dataInArray_1 <= cst_4_dataOutArray_0;

	add_21_clk <= clk;
	add_21_rst <= rst;
	load_24_pValidArray_1 <= add_21_validArray_0;
	add_21_nReadyArray_0 <= load_24_readyArray_1;
	load_24_dataInArray_1 <= add_21_dataOutArray_0;

	load_24_clk <= clk;
	load_24_rst <= rst;
	call_0_pValidArray_1 <= load_24_validArray_0;
	load_24_nReadyArray_0 <= call_0_readyArray_1;
	call_0_dataInArray_1 <= load_24_dataOutArray_0;
	MC_B_ptr_pValidArray_1 <= load_24_validArray_1;
	load_24_nReadyArray_1 <= MC_B_ptr_readyArray_1;
	MC_B_ptr_dataInArray_1 <= load_24_dataOutArray_1;

	call_0_clk <= clk;
	call_0_rst <= rst;

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	add_25_pValidArray_1 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= add_25_readyArray_1;
	add_25_dataInArray_1 <= cst_5_dataOutArray_0;

	add_25_clk <= clk;
	add_25_rst <= rst;
	Buffer_3_pValidArray_0 <= add_25_validArray_0;
	add_25_nReadyArray_0 <= Buffer_3_readyArray_0;
	Buffer_3_dataInArray_0 <= add_25_dataOutArray_0;

	icmp_26_clk <= clk;
	icmp_26_rst <= rst;
	fork_13_pValidArray_0 <= icmp_26_validArray_0;
	icmp_26_nReadyArray_0 <= fork_13_readyArray_0;
	fork_13_dataInArray_0 <= icmp_26_dataOutArray_0;

	phi_n6_clk <= clk;
	phi_n6_rst <= rst;
	Buffer_4_pValidArray_0 <= phi_n6_validArray_0;
	phi_n6_nReadyArray_0 <= Buffer_4_readyArray_0;
	Buffer_4_dataInArray_0 <= phi_n6_dataOutArray_0;

	phi_n7_clk <= clk;
	phi_n7_rst <= rst;
	Buffer_5_pValidArray_0 <= phi_n7_validArray_0;
	phi_n7_nReadyArray_0 <= Buffer_5_readyArray_0;
	Buffer_5_dataInArray_0 <= phi_n7_dataOutArray_0;

	phi_n8_clk <= clk;
	phi_n8_rst <= rst;
	Buffer_6_pValidArray_0 <= phi_n8_validArray_0;
	phi_n8_nReadyArray_0 <= Buffer_6_readyArray_0;
	Buffer_6_dataInArray_0 <= phi_n8_dataOutArray_0;

	fork_3_clk <= clk;
	fork_3_rst <= rst;
	add_25_pValidArray_0 <= fork_3_validArray_0;
	fork_3_nReadyArray_0 <= add_25_readyArray_0;
	add_25_dataInArray_0 <= fork_3_dataOutArray_0;
	load_14_pValidArray_1 <= fork_3_validArray_1;
	fork_3_nReadyArray_1 <= load_14_readyArray_1;
	load_14_dataInArray_1 <= fork_3_dataOutArray_1;
	load_17_pValidArray_1 <= fork_3_validArray_2;
	fork_3_nReadyArray_2 <= load_17_readyArray_1;
	load_17_dataInArray_1 <= fork_3_dataOutArray_2;

	fork_4_clk <= clk;
	fork_4_rst <= rst;
	add_21_pValidArray_0 <= fork_4_validArray_0;
	fork_4_nReadyArray_0 <= add_21_readyArray_0;
	add_21_dataInArray_0 <= fork_4_dataOutArray_0;
	load_20_pValidArray_1 <= fork_4_validArray_1;
	fork_4_nReadyArray_1 <= load_20_readyArray_1;
	load_20_dataInArray_1 <= fork_4_dataOutArray_1;

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	icmp_26_pValidArray_0 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= icmp_26_readyArray_0;
	icmp_26_dataInArray_0 <= fork_5_dataOutArray_0;
	branch_10_pValidArray_0 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= branch_10_readyArray_0;
	branch_10_dataInArray_0 <= fork_5_dataOutArray_1;

	fork_7_clk <= clk;
	fork_7_rst <= rst;
	call_0_pValidArray_3 <= fork_7_validArray_0;
	fork_7_nReadyArray_0 <= call_0_readyArray_3;
	call_0_dataInArray_3 <= fork_7_dataOutArray_0;
	branch_11_pValidArray_0 <= fork_7_validArray_1;
	fork_7_nReadyArray_1 <= branch_11_readyArray_0;
	branch_11_dataInArray_0 <= fork_7_dataOutArray_1;

	fork_8_clk <= clk;
	fork_8_rst <= rst;
	icmp_26_pValidArray_1 <= fork_8_validArray_0;
	fork_8_nReadyArray_0 <= icmp_26_readyArray_1;
	icmp_26_dataInArray_1 <= fork_8_dataOutArray_0;
	branch_12_pValidArray_0 <= fork_8_validArray_1;
	fork_8_nReadyArray_1 <= branch_12_readyArray_0;
	branch_12_dataInArray_0 <= fork_8_dataOutArray_1;

	branch_10_clk <= clk;
	branch_10_rst <= rst;
	phi_11_pValidArray_2 <= branch_10_validArray_0;
	branch_10_nReadyArray_0 <= phi_11_readyArray_2;
	phi_11_dataInArray_2 <= branch_10_dataOutArray_0;
	sink_8_pValidArray_0 <= branch_10_validArray_1;
	branch_10_nReadyArray_1 <= sink_8_readyArray_0;
	sink_8_dataInArray_0 <= branch_10_dataOutArray_1;

	branch_11_clk <= clk;
	branch_11_rst <= rst;
	phi_n6_pValidArray_1 <= branch_11_validArray_0;
	branch_11_nReadyArray_0 <= phi_n6_readyArray_1;
	phi_n6_dataInArray_1 <= branch_11_dataOutArray_0;
	sink_9_pValidArray_0 <= branch_11_validArray_1;
	branch_11_nReadyArray_1 <= sink_9_readyArray_0;
	sink_9_dataInArray_0 <= branch_11_dataOutArray_1;

	branch_12_clk <= clk;
	branch_12_rst <= rst;
	phi_n7_pValidArray_1 <= branch_12_validArray_0;
	branch_12_nReadyArray_0 <= phi_n7_readyArray_1;
	phi_n7_dataInArray_1 <= branch_12_dataOutArray_0;
	Buffer_15_pValidArray_0 <= branch_12_validArray_1;
	branch_12_nReadyArray_1 <= Buffer_15_readyArray_0;
	Buffer_15_dataInArray_0 <= branch_12_dataOutArray_1;

	branch_13_clk <= clk;
	branch_13_rst <= rst;
	phi_n8_pValidArray_1 <= branch_13_validArray_0;
	branch_13_nReadyArray_0 <= phi_n8_readyArray_1;
	phi_n8_dataInArray_1 <= branch_13_dataOutArray_0;
	Buffer_16_pValidArray_0 <= branch_13_validArray_1;
	branch_13_nReadyArray_1 <= Buffer_16_readyArray_0;
	Buffer_16_dataInArray_0 <= branch_13_dataOutArray_1;

	fork_13_clk <= clk;
	fork_13_rst <= rst;
	branch_13_pValidArray_1 <= fork_13_validArray_0;
	fork_13_nReadyArray_0 <= branch_13_readyArray_1;
	branch_13_dataInArray_1 <= fork_13_dataOutArray_0;
	branch_12_pValidArray_1 <= fork_13_validArray_1;
	fork_13_nReadyArray_1 <= branch_12_readyArray_1;
	branch_12_dataInArray_1 <= fork_13_dataOutArray_1;
	branch_11_pValidArray_1 <= fork_13_validArray_2;
	fork_13_nReadyArray_2 <= branch_11_readyArray_1;
	branch_11_dataInArray_1 <= fork_13_dataOutArray_2;
	branch_10_pValidArray_1 <= fork_13_validArray_3;
	fork_13_nReadyArray_3 <= branch_10_readyArray_1;
	branch_10_dataInArray_1 <= fork_13_dataOutArray_3;
	branchC_19_pValidArray_1 <= fork_13_validArray_4;
	fork_13_nReadyArray_4 <= branchC_19_readyArray_1;
	branchC_19_dataInArray_1 <= fork_13_dataOutArray_4;

	phiC_11_clk <= clk;
	phiC_11_rst <= rst;
	branchC_19_pValidArray_0 <= phiC_11_validArray_0;
	phiC_11_nReadyArray_0 <= branchC_19_readyArray_0;
	branchC_19_dataInArray_0 <= phiC_11_dataOutArray_0;
	phi_11_pValidArray_0 <= phiC_11_validArray_1;
	phiC_11_nReadyArray_1 <= phi_11_readyArray_0;
	phi_11_dataInArray_0 <= phiC_11_dataOutArray_1;

	branchC_19_clk <= clk;
	branchC_19_rst <= rst;
	Buffer_20_pValidArray_0 <= branchC_19_validArray_0;
	branchC_19_nReadyArray_0 <= Buffer_20_readyArray_0;
	Buffer_20_dataInArray_0 <= branchC_19_dataOutArray_0;
	Buffer_21_pValidArray_0 <= branchC_19_validArray_1;
	branchC_19_nReadyArray_1 <= Buffer_21_readyArray_0;
	Buffer_21_dataInArray_0 <= branchC_19_dataOutArray_1;

	source_2_clk <= clk;
	source_2_rst <= rst;
	cst_4_pValidArray_0 <= source_2_validArray_0;
	source_2_nReadyArray_0 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "00000000000000000000000000000001";

	source_3_clk <= clk;
	source_3_rst <= rst;
	cst_5_pValidArray_0 <= source_3_validArray_0;
	source_3_nReadyArray_0 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "00000000000000000000000000000001";

	Buffer_3_clk <= clk;
	Buffer_3_rst <= rst;
	fork_5_pValidArray_0 <= Buffer_3_validArray_0;
	Buffer_3_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= Buffer_3_dataOutArray_0;

	Buffer_4_clk <= clk;
	Buffer_4_rst <= rst;
	fork_7_pValidArray_0 <= Buffer_4_validArray_0;
	Buffer_4_nReadyArray_0 <= fork_7_readyArray_0;
	fork_7_dataInArray_0 <= Buffer_4_dataOutArray_0;

	Buffer_5_clk <= clk;
	Buffer_5_rst <= rst;
	fork_8_pValidArray_0 <= Buffer_5_validArray_0;
	Buffer_5_nReadyArray_0 <= fork_8_readyArray_0;
	fork_8_dataInArray_0 <= Buffer_5_dataOutArray_0;

	Buffer_6_clk <= clk;
	Buffer_6_rst <= rst;
	branch_13_pValidArray_0 <= Buffer_6_validArray_0;
	Buffer_6_nReadyArray_0 <= branch_13_readyArray_0;
	branch_13_dataInArray_0 <= Buffer_6_dataOutArray_0;

	Buffer_15_clk <= clk;
	Buffer_15_rst <= rst;
	phi_n1_pValidArray_1 <= Buffer_15_validArray_0;
	Buffer_15_nReadyArray_0 <= phi_n1_readyArray_1;
	phi_n1_dataInArray_1 <= Buffer_15_dataOutArray_0;

	Buffer_16_clk <= clk;
	Buffer_16_rst <= rst;
	phi_n0_pValidArray_1 <= Buffer_16_validArray_0;
	Buffer_16_nReadyArray_0 <= phi_n0_readyArray_1;
	phi_n0_dataInArray_1 <= Buffer_16_dataOutArray_0;

	Buffer_20_clk <= clk;
	Buffer_20_rst <= rst;
	phiC_11_pValidArray_1 <= Buffer_20_validArray_0;
	Buffer_20_nReadyArray_0 <= phiC_11_readyArray_1;
	phiC_11_dataInArray_1 <= Buffer_20_dataOutArray_0;

	Buffer_21_clk <= clk;
	Buffer_21_rst <= rst;
	phiC_12_pValidArray_1 <= Buffer_21_validArray_0;
	Buffer_21_nReadyArray_0 <= phiC_12_readyArray_1;
	phiC_12_dataInArray_1 <= Buffer_21_dataOutArray_0;

	cst_6_clk <= clk;
	cst_6_rst <= rst;
	add_28_pValidArray_1 <= cst_6_validArray_0;
	cst_6_nReadyArray_0 <= add_28_readyArray_1;
	add_28_dataInArray_1 <= cst_6_dataOutArray_0;

	add_28_clk <= clk;
	add_28_rst <= rst;
	fork_6_pValidArray_0 <= add_28_validArray_0;
	add_28_nReadyArray_0 <= fork_6_readyArray_0;
	fork_6_dataInArray_0 <= add_28_dataOutArray_0;

	cst_7_clk <= clk;
	cst_7_rst <= rst;
	icmp_29_pValidArray_1 <= cst_7_validArray_0;
	cst_7_nReadyArray_0 <= icmp_29_readyArray_1;
	icmp_29_dataInArray_1 <= cst_7_dataOutArray_0;

	icmp_29_clk <= clk;
	icmp_29_rst <= rst;
	fork_14_pValidArray_0 <= icmp_29_validArray_0;
	icmp_29_nReadyArray_0 <= fork_14_readyArray_0;
	fork_14_dataInArray_0 <= icmp_29_dataOutArray_0;

	phi_n0_clk <= clk;
	phi_n0_rst <= rst;
	add_28_pValidArray_0 <= phi_n0_validArray_0;
	phi_n0_nReadyArray_0 <= add_28_readyArray_0;
	add_28_dataInArray_0 <= phi_n0_dataOutArray_0;

	phi_n1_clk <= clk;
	phi_n1_rst <= rst;
	branch_14_pValidArray_0 <= phi_n1_validArray_0;
	phi_n1_nReadyArray_0 <= branch_14_readyArray_0;
	branch_14_dataInArray_0 <= phi_n1_dataOutArray_0;

	fork_6_clk <= clk;
	fork_6_rst <= rst;
	icmp_29_pValidArray_0 <= fork_6_validArray_0;
	fork_6_nReadyArray_0 <= icmp_29_readyArray_0;
	icmp_29_dataInArray_0 <= fork_6_dataOutArray_0;
	branch_15_pValidArray_0 <= fork_6_validArray_1;
	fork_6_nReadyArray_1 <= branch_15_readyArray_0;
	branch_15_dataInArray_0 <= fork_6_dataOutArray_1;

	branch_14_clk <= clk;
	branch_14_rst <= rst;
	phi_2_pValidArray_2 <= branch_14_validArray_0;
	branch_14_nReadyArray_0 <= phi_2_readyArray_2;
	phi_2_dataInArray_2 <= branch_14_dataOutArray_0;
	sink_10_pValidArray_0 <= branch_14_validArray_1;
	branch_14_nReadyArray_1 <= sink_10_readyArray_0;
	sink_10_dataInArray_0 <= branch_14_dataOutArray_1;

	branch_15_clk <= clk;
	branch_15_rst <= rst;
	phi_1_pValidArray_2 <= branch_15_validArray_0;
	branch_15_nReadyArray_0 <= phi_1_readyArray_2;
	phi_1_dataInArray_2 <= branch_15_dataOutArray_0;
	sink_11_pValidArray_0 <= branch_15_validArray_1;
	branch_15_nReadyArray_1 <= sink_11_readyArray_0;
	sink_11_dataInArray_0 <= branch_15_dataOutArray_1;

	fork_14_clk <= clk;
	fork_14_rst <= rst;
	branch_15_pValidArray_1 <= fork_14_validArray_0;
	fork_14_nReadyArray_0 <= branch_15_readyArray_1;
	branch_15_dataInArray_1 <= fork_14_dataOutArray_0;
	branch_14_pValidArray_1 <= fork_14_validArray_1;
	fork_14_nReadyArray_1 <= branch_14_readyArray_1;
	branch_14_dataInArray_1 <= fork_14_dataOutArray_1;
	branchC_20_pValidArray_1 <= fork_14_validArray_2;
	fork_14_nReadyArray_2 <= branchC_20_readyArray_1;
	branchC_20_dataInArray_1 <= fork_14_dataOutArray_2;

	phiC_12_clk <= clk;
	phiC_12_rst <= rst;
	branchC_20_pValidArray_0 <= phiC_12_validArray_0;
	phiC_12_nReadyArray_0 <= branchC_20_readyArray_0;
	branchC_20_dataInArray_0 <= phiC_12_dataOutArray_0;

	branchC_20_clk <= clk;
	branchC_20_rst <= rst;
	phiC_9_pValidArray_1 <= branchC_20_validArray_0;
	branchC_20_nReadyArray_0 <= phiC_9_readyArray_1;
	phiC_9_dataInArray_1 <= branchC_20_dataOutArray_0;
	Buffer_22_pValidArray_0 <= branchC_20_validArray_1;
	branchC_20_nReadyArray_1 <= Buffer_22_readyArray_0;
	Buffer_22_dataInArray_0 <= branchC_20_dataOutArray_1;

	source_4_clk <= clk;
	source_4_rst <= rst;
	cst_6_pValidArray_0 <= source_4_validArray_0;
	source_4_nReadyArray_0 <= cst_6_readyArray_0;
	cst_6_dataInArray_0 <= "00000000000000000000000000000001";

	source_5_clk <= clk;
	source_5_rst <= rst;
	cst_7_pValidArray_0 <= source_5_validArray_0;
	source_5_nReadyArray_0 <= cst_7_readyArray_0;
	cst_7_dataInArray_0 <= "00000000000000000000000001100100";

	Buffer_22_clk <= clk;
	Buffer_22_rst <= rst;
	phiC_13_pValidArray_0 <= Buffer_22_validArray_0;
	Buffer_22_nReadyArray_0 <= phiC_13_readyArray_0;
	phiC_13_dataInArray_0 <= Buffer_22_dataOutArray_0;

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_4 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_4;
	end_0_dataInArray_4 <= ret_0_dataOutArray_0;

	phiC_13_clk <= clk;
	phiC_13_rst <= rst;
	ret_0_pValidArray_0 <= phiC_13_validArray_0;
	phiC_13_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= phiC_13_dataOutArray_0;

MC_A_ptr: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_A_ptr_clk,
	rst => MC_A_ptr_rst,
	io_storeDataOut => A_ptr_dout0,
	io_storeAddrOut => A_ptr_address0,
	io_storeEnable => MC_A_ptr_we0_ce0,
	io_loadDataIn => A_ptr_din1,
	io_loadAddrOut => A_ptr_address1,
	io_loadEnable => A_ptr_ce1,
	io_bbReadyToPrevs(0) => MC_A_ptr_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_A_ptr_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_A_ptr_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_A_ptr_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_A_ptr_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_A_ptr_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_A_ptr_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_A_ptr_readyArray_3,
	io_wrDataPorts_valid(0) => MC_A_ptr_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_A_ptr_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_A_ptr_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_A_ptr_validArray_0,
	io_rdPortsNext_bits(0) => MC_A_ptr_dataOutArray_0,
	io_Empty_Valid => MC_A_ptr_validArray_1,
	io_Empty_Ready => MC_A_ptr_nReadyArray_1

);

MC_A_id: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_A_id_clk,
	rst => MC_A_id_rst,
	io_storeDataOut => A_id_dout0,
	io_storeAddrOut => A_id_address0,
	io_storeEnable => MC_A_id_we0_ce0,
	io_loadDataIn => A_id_din1,
	io_loadAddrOut => A_id_address1,
	io_loadEnable => A_id_ce1,
	io_bbReadyToPrevs(0) => MC_A_id_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_A_id_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_A_id_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_A_id_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_A_id_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_A_id_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_A_id_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_A_id_readyArray_3,
	io_wrDataPorts_valid(0) => MC_A_id_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_A_id_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_A_id_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_A_id_validArray_0,
	io_rdPortsNext_bits(0) => MC_A_id_dataOutArray_0,
	io_Empty_Valid => MC_A_id_validArray_1,
	io_Empty_Ready => MC_A_id_nReadyArray_1

);

MC_A_val: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_A_val_clk,
	rst => MC_A_val_rst,
	io_storeDataOut => A_val_dout0,
	io_storeAddrOut => A_val_address0,
	io_storeEnable => MC_A_val_we0_ce0,
	io_loadDataIn => A_val_din1,
	io_loadAddrOut => A_val_address1,
	io_loadEnable => A_val_ce1,
	io_bbReadyToPrevs(0) => MC_A_val_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_A_val_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_A_val_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_A_val_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_A_val_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_A_val_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_A_val_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_A_val_readyArray_3,
	io_wrDataPorts_valid(0) => MC_A_val_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_A_val_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_A_val_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_A_val_validArray_0,
	io_rdPortsNext_bits(0) => MC_A_val_dataOutArray_0,
	io_Empty_Valid => MC_A_val_validArray_1,
	io_Empty_Ready => MC_A_val_nReadyArray_1

);

MC_B_ptr: entity work.MemCont(arch) generic map (32,32,1,2,1)
port map (
	clk => MC_B_ptr_clk,
	rst => MC_B_ptr_rst,
	io_storeDataOut => B_ptr_dout0,
	io_storeAddrOut => B_ptr_address0,
	io_storeEnable => MC_B_ptr_we0_ce0,
	io_loadDataIn => B_ptr_din1,
	io_loadAddrOut => B_ptr_address1,
	io_loadEnable => B_ptr_ce1,
	io_bbReadyToPrevs(0) => MC_B_ptr_readyArray_2,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_B_ptr_readyArray_0,
	io_rdPortsPrev_ready(1) => MC_B_ptr_readyArray_1,
	io_rdPortsPrev_valid(0) => MC_B_ptr_pValidArray_0,
	io_rdPortsPrev_valid(1) => MC_B_ptr_pValidArray_1,
	io_rdPortsPrev_bits(0) => MC_B_ptr_dataInArray_0,
	io_rdPortsPrev_bits(1) => MC_B_ptr_dataInArray_1,
	io_wrAddrPorts_ready(0) => MC_B_ptr_readyArray_3,
	io_wrAddrPorts_valid(0) => MC_B_ptr_pValidArray_3,
	io_wrAddrPorts_bits(0) => MC_B_ptr_dataInArray_3,
	io_wrDataPorts_ready(0) => MC_B_ptr_readyArray_4,
	io_wrDataPorts_valid(0) => MC_B_ptr_pValidArray_4,
	io_wrDataPorts_bits(0) => MC_B_ptr_dataInArray_4,
	io_rdPortsNext_ready(0) => MC_B_ptr_nReadyArray_0,
	io_rdPortsNext_ready(1) => MC_B_ptr_nReadyArray_1,
	io_rdPortsNext_valid(0) => MC_B_ptr_validArray_0,
	io_rdPortsNext_valid(1) => MC_B_ptr_validArray_1,
	io_rdPortsNext_bits(0) => MC_B_ptr_dataOutArray_0,
	io_rdPortsNext_bits(1) => MC_B_ptr_dataOutArray_1,
	io_Empty_Valid => MC_B_ptr_validArray_2,
	io_Empty_Ready => MC_B_ptr_nReadyArray_2

);

end_0: entity work.end_node(arch) generic map (1,4,1,1,1)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_4,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	eValidArray(2) => end_0_pValidArray_2,
	eValidArray(3) => end_0_pValidArray_3,
	pValidArray(0) => end_0_pValidArray_4,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	eReadyArray(2) => end_0_readyArray_2,
	eReadyArray(3) => end_0_readyArray_3,
	readyArray(0) => end_0_readyArray_4,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

sink_0: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_0_clk,
	rst => sink_0_rst,
	dataInArray(0) => sink_0_dataInArray_0,
	pValidArray(0) => sink_0_pValidArray_0,
	readyArray(0) => sink_0_readyArray_0
);

sink_1: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

sink_5: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_5_clk,
	rst => sink_5_rst,
	dataInArray(0) => sink_5_dataInArray_0,
	pValidArray(0) => sink_5_pValidArray_0,
	readyArray(0) => sink_5_readyArray_0
);

sink_6: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_6_clk,
	rst => sink_6_rst,
	dataInArray(0) => sink_6_dataInArray_0,
	pValidArray(0) => sink_6_pValidArray_0,
	readyArray(0) => sink_6_readyArray_0
);

sink_7: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_7_clk,
	rst => sink_7_rst,
	dataInArray(0) => sink_7_dataInArray_0,
	pValidArray(0) => sink_7_pValidArray_0,
	readyArray(0) => sink_7_readyArray_0
);

sink_8: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_8_clk,
	rst => sink_8_rst,
	dataInArray(0) => sink_8_dataInArray_0,
	pValidArray(0) => sink_8_pValidArray_0,
	readyArray(0) => sink_8_readyArray_0
);

sink_9: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_9_clk,
	rst => sink_9_rst,
	dataInArray(0) => sink_9_dataInArray_0,
	pValidArray(0) => sink_9_pValidArray_0,
	readyArray(0) => sink_9_readyArray_0
);

sink_10: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_10_clk,
	rst => sink_10_rst,
	dataInArray(0) => sink_10_dataInArray_0,
	pValidArray(0) => sink_10_pValidArray_0,
	readyArray(0) => sink_10_readyArray_0
);

sink_11: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_11_clk,
	rst => sink_11_rst,
	dataInArray(0) => sink_11_dataInArray_0,
	pValidArray(0) => sink_11_pValidArray_0,
	readyArray(0) => sink_11_readyArray_0
);

sink_12: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_12_clk,
	rst => sink_12_rst,
	dataInArray(0) => sink_12_dataInArray_0,
	pValidArray(0) => sink_12_pValidArray_0,
	readyArray(0) => sink_12_readyArray_0
);

sink_13: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_13_clk,
	rst => sink_13_rst,
	dataInArray(0) => sink_13_dataInArray_0,
	pValidArray(0) => sink_13_pValidArray_0,
	readyArray(0) => sink_13_readyArray_0
);

brCst_block1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block1_clk,
	rst => brCst_block1_rst,
	dataInArray(0) => brCst_block1_dataInArray_0,
	pValidArray(0) => brCst_block1_pValidArray_0,
	readyArray(0) => brCst_block1_readyArray_0,
	nReadyArray(0) => brCst_block1_nReadyArray_0,
	validArray(0) => brCst_block1_validArray_0,
	dataOutArray(0) => brCst_block1_dataOutArray_0
);

cst_0: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

cst_1: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

branch_0: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_0_clk,
	rst => branch_0_rst,
	dataInArray(0) => branch_0_dataInArray_0,
	Condition(0) => branch_0_dataInArray_1,
	pValidArray(0) => branch_0_pValidArray_0,
	pValidArray(1) => branch_0_pValidArray_1,
	readyArray(0) => branch_0_readyArray_0,
	readyArray(1) => branch_0_readyArray_1,
	nReadyArray(0) => branch_0_nReadyArray_0,
	nReadyArray(1) => branch_0_nReadyArray_1,
	validArray(0) => branch_0_validArray_0,
	validArray(1) => branch_0_validArray_1,
	dataOutArray(0) => branch_0_dataOutArray_0,
	dataOutArray(1) => branch_0_dataOutArray_1
);

branch_1: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_1_clk,
	rst => branch_1_rst,
	dataInArray(0) => branch_1_dataInArray_0,
	Condition(0) => branch_1_dataInArray_1,
	pValidArray(0) => branch_1_pValidArray_0,
	pValidArray(1) => branch_1_pValidArray_1,
	readyArray(0) => branch_1_readyArray_0,
	readyArray(1) => branch_1_readyArray_1,
	nReadyArray(0) => branch_1_nReadyArray_0,
	nReadyArray(1) => branch_1_nReadyArray_1,
	validArray(0) => branch_1_validArray_0,
	validArray(1) => branch_1_validArray_1,
	dataOutArray(0) => branch_1_dataOutArray_0,
	dataOutArray(1) => branch_1_dataOutArray_1
);

fork_10: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_10_clk,
	rst => fork_10_rst,
	dataInArray(0) => fork_10_dataInArray_0,
	pValidArray(0) => fork_10_pValidArray_0,
	readyArray(0) => fork_10_readyArray_0,
	nReadyArray(0) => fork_10_nReadyArray_0,
	nReadyArray(1) => fork_10_nReadyArray_1,
	nReadyArray(2) => fork_10_nReadyArray_2,
	validArray(0) => fork_10_validArray_0,
	validArray(1) => fork_10_validArray_1,
	validArray(2) => fork_10_validArray_2,
	dataOutArray(0) => fork_10_dataOutArray_0,
	dataOutArray(1) => fork_10_dataOutArray_1,
	dataOutArray(2) => fork_10_dataOutArray_2
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

forkC_16: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => forkC_16_clk,
	rst => forkC_16_rst,
	dataInArray(0) => forkC_16_dataInArray_0,
	pValidArray(0) => forkC_16_pValidArray_0,
	readyArray(0) => forkC_16_readyArray_0,
	nReadyArray(0) => forkC_16_nReadyArray_0,
	nReadyArray(1) => forkC_16_nReadyArray_1,
	nReadyArray(2) => forkC_16_nReadyArray_2,
	nReadyArray(3) => forkC_16_nReadyArray_3,
	validArray(0) => forkC_16_validArray_0,
	validArray(1) => forkC_16_validArray_1,
	validArray(2) => forkC_16_validArray_2,
	validArray(3) => forkC_16_validArray_3,
	dataOutArray(0) => forkC_16_dataOutArray_0,
	dataOutArray(1) => forkC_16_dataOutArray_1,
	dataOutArray(2) => forkC_16_dataOutArray_2,
	dataOutArray(3) => forkC_16_dataOutArray_3
);

branchC_16: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_16_clk,
	rst => branchC_16_rst,
	dataInArray(0) => branchC_16_dataInArray_0,
	Condition(0) => branchC_16_dataInArray_1,
	pValidArray(0) => branchC_16_pValidArray_0,
	pValidArray(1) => branchC_16_pValidArray_1,
	readyArray(0) => branchC_16_readyArray_0,
	readyArray(1) => branchC_16_readyArray_1,
	nReadyArray(0) => branchC_16_nReadyArray_0,
	nReadyArray(1) => branchC_16_nReadyArray_1,
	validArray(0) => branchC_16_validArray_0,
	validArray(1) => branchC_16_validArray_1,
	dataOutArray(0) => branchC_16_dataOutArray_0,
	dataOutArray(1) => branchC_16_dataOutArray_1
);

Buffer_8: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_8_clk,
	rst => Buffer_8_rst,
	dataInArray(0) => Buffer_8_dataInArray_0,
	pValidArray(0) => Buffer_8_pValidArray_0,
	readyArray(0) => Buffer_8_readyArray_0,
	nReadyArray(0) => Buffer_8_nReadyArray_0,
	validArray(0) => Buffer_8_validArray_0,
	dataOutArray(0) => Buffer_8_dataOutArray_0
);

Buffer_9: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_9_clk,
	rst => Buffer_9_rst,
	dataInArray(0) => Buffer_9_dataInArray_0,
	pValidArray(0) => Buffer_9_pValidArray_0,
	readyArray(0) => Buffer_9_readyArray_0,
	nReadyArray(0) => Buffer_9_nReadyArray_0,
	validArray(0) => Buffer_9_validArray_0,
	dataOutArray(0) => Buffer_9_dataOutArray_0
);

Buffer_17: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_17_clk,
	rst => Buffer_17_rst,
	dataInArray(0) => Buffer_17_dataInArray_0,
	pValidArray(0) => Buffer_17_pValidArray_0,
	readyArray(0) => Buffer_17_readyArray_0,
	nReadyArray(0) => Buffer_17_nReadyArray_0,
	validArray(0) => Buffer_17_validArray_0,
	dataOutArray(0) => Buffer_17_dataOutArray_0
);

phi_1: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_1_clk,
	rst => phi_1_rst,
	Condition(0) => phi_1_dataInArray_0,
	dataInArray(0) => phi_1_dataInArray_1,
	dataInArray(1) => phi_1_dataInArray_2,
	pValidArray(0) => phi_1_pValidArray_0,
	pValidArray(1) => phi_1_pValidArray_1,
	pValidArray(2) => phi_1_pValidArray_2,
	readyArray(0) => phi_1_readyArray_0,
	readyArray(1) => phi_1_readyArray_1,
	readyArray(2) => phi_1_readyArray_2,
	nReadyArray(0) => phi_1_nReadyArray_0,
	validArray(0) => phi_1_validArray_0,
	dataOutArray(0) => phi_1_dataOutArray_0
);

phi_2: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_2_clk,
	rst => phi_2_rst,
	Condition(0) => phi_2_dataInArray_0,
	dataInArray(0) => phi_2_dataInArray_1,
	dataInArray(1) => phi_2_dataInArray_2,
	pValidArray(0) => phi_2_pValidArray_0,
	pValidArray(1) => phi_2_pValidArray_1,
	pValidArray(2) => phi_2_pValidArray_2,
	readyArray(0) => phi_2_readyArray_0,
	readyArray(1) => phi_2_readyArray_1,
	readyArray(2) => phi_2_readyArray_2,
	nReadyArray(0) => phi_2_nReadyArray_0,
	validArray(0) => phi_2_validArray_0,
	dataOutArray(0) => phi_2_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

add_3: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_3_clk,
	rst => add_3_rst,
	dataInArray(0) => add_3_dataInArray_0,
	dataInArray(1) => add_3_dataInArray_1,
	pValidArray(0) => add_3_pValidArray_0,
	pValidArray(1) => add_3_pValidArray_1,
	readyArray(0) => add_3_readyArray_0,
	readyArray(1) => add_3_readyArray_1,
	nReadyArray(0) => add_3_nReadyArray_0,
	validArray(0) => add_3_validArray_0,
	dataOutArray(0) => add_3_dataOutArray_0
);

load_6: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_6_clk,
	rst => load_6_rst,
	dataInArray(0) => load_6_dataInArray_0,
	input_addr => load_6_dataInArray_1,
	pValidArray(0) => load_6_pValidArray_0,
	pValidArray(1) => load_6_pValidArray_1,
	readyArray(0) => load_6_readyArray_0,
	readyArray(1) => load_6_readyArray_1,
	nReadyArray(0) => load_6_nReadyArray_0,
	nReadyArray(1) => load_6_nReadyArray_1,
	validArray(0) => load_6_validArray_0,
	validArray(1) => load_6_validArray_1,
	dataOutArray(0) => load_6_dataOutArray_0,
	output_addr => load_6_dataOutArray_1
);

cst_3: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

mul_7: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_7_clk,
	rst => mul_7_rst,
	dataInArray(0) => mul_7_dataInArray_0,
	dataInArray(1) => mul_7_dataInArray_1,
	pValidArray(0) => mul_7_pValidArray_0,
	pValidArray(1) => mul_7_pValidArray_1,
	readyArray(0) => mul_7_readyArray_0,
	readyArray(1) => mul_7_readyArray_1,
	nReadyArray(0) => mul_7_nReadyArray_0,
	validArray(0) => mul_7_validArray_0,
	dataOutArray(0) => mul_7_dataOutArray_0
);

icmp_8: entity work.icmp_slt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_8_clk,
	rst => icmp_8_rst,
	dataInArray(0) => icmp_8_dataInArray_0,
	dataInArray(1) => icmp_8_dataInArray_1,
	pValidArray(0) => icmp_8_pValidArray_0,
	pValidArray(1) => icmp_8_pValidArray_1,
	readyArray(0) => icmp_8_readyArray_0,
	readyArray(1) => icmp_8_readyArray_1,
	nReadyArray(0) => icmp_8_nReadyArray_0,
	validArray(0) => icmp_8_validArray_0,
	dataOutArray(0) => icmp_8_dataOutArray_0
);

fork_0: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	nReadyArray(2) => fork_0_nReadyArray_2,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	validArray(2) => fork_0_validArray_2,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1,
	dataOutArray(2) => fork_0_dataOutArray_2
);

fork_1: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_1_clk,
	rst => fork_1_rst,
	dataInArray(0) => fork_1_dataInArray_0,
	pValidArray(0) => fork_1_pValidArray_0,
	readyArray(0) => fork_1_readyArray_0,
	nReadyArray(0) => fork_1_nReadyArray_0,
	nReadyArray(1) => fork_1_nReadyArray_1,
	validArray(0) => fork_1_validArray_0,
	validArray(1) => fork_1_validArray_1,
	dataOutArray(0) => fork_1_dataOutArray_0,
	dataOutArray(1) => fork_1_dataOutArray_1
);

fork_2: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1
);

branch_2: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1
);

branch_3: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_3_clk,
	rst => branch_3_rst,
	dataInArray(0) => branch_3_dataInArray_0,
	Condition(0) => branch_3_dataInArray_1,
	pValidArray(0) => branch_3_pValidArray_0,
	pValidArray(1) => branch_3_pValidArray_1,
	readyArray(0) => branch_3_readyArray_0,
	readyArray(1) => branch_3_readyArray_1,
	nReadyArray(0) => branch_3_nReadyArray_0,
	nReadyArray(1) => branch_3_nReadyArray_1,
	validArray(0) => branch_3_validArray_0,
	validArray(1) => branch_3_validArray_1,
	dataOutArray(0) => branch_3_dataOutArray_0,
	dataOutArray(1) => branch_3_dataOutArray_1
);

branch_4: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_4_clk,
	rst => branch_4_rst,
	dataInArray(0) => branch_4_dataInArray_0,
	Condition(0) => branch_4_dataInArray_1,
	pValidArray(0) => branch_4_pValidArray_0,
	pValidArray(1) => branch_4_pValidArray_1,
	readyArray(0) => branch_4_readyArray_0,
	readyArray(1) => branch_4_readyArray_1,
	nReadyArray(0) => branch_4_nReadyArray_0,
	nReadyArray(1) => branch_4_nReadyArray_1,
	validArray(0) => branch_4_validArray_0,
	validArray(1) => branch_4_validArray_1,
	dataOutArray(0) => branch_4_dataOutArray_0,
	dataOutArray(1) => branch_4_dataOutArray_1
);

branch_5: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_5_clk,
	rst => branch_5_rst,
	dataInArray(0) => branch_5_dataInArray_0,
	Condition(0) => branch_5_dataInArray_1,
	pValidArray(0) => branch_5_pValidArray_0,
	pValidArray(1) => branch_5_pValidArray_1,
	readyArray(0) => branch_5_readyArray_0,
	readyArray(1) => branch_5_readyArray_1,
	nReadyArray(0) => branch_5_nReadyArray_0,
	nReadyArray(1) => branch_5_nReadyArray_1,
	validArray(0) => branch_5_validArray_0,
	validArray(1) => branch_5_validArray_1,
	dataOutArray(0) => branch_5_dataOutArray_0,
	dataOutArray(1) => branch_5_dataOutArray_1
);

fork_11: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork_11_clk,
	rst => fork_11_rst,
	dataInArray(0) => fork_11_dataInArray_0,
	pValidArray(0) => fork_11_pValidArray_0,
	readyArray(0) => fork_11_readyArray_0,
	nReadyArray(0) => fork_11_nReadyArray_0,
	nReadyArray(1) => fork_11_nReadyArray_1,
	nReadyArray(2) => fork_11_nReadyArray_2,
	nReadyArray(3) => fork_11_nReadyArray_3,
	nReadyArray(4) => fork_11_nReadyArray_4,
	validArray(0) => fork_11_validArray_0,
	validArray(1) => fork_11_validArray_1,
	validArray(2) => fork_11_validArray_2,
	validArray(3) => fork_11_validArray_3,
	validArray(4) => fork_11_validArray_4,
	dataOutArray(0) => fork_11_dataOutArray_0,
	dataOutArray(1) => fork_11_dataOutArray_1,
	dataOutArray(2) => fork_11_dataOutArray_2,
	dataOutArray(3) => fork_11_dataOutArray_3,
	dataOutArray(4) => fork_11_dataOutArray_4
);

phiC_9: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_9_clk,
	rst => phiC_9_rst,
	dataInArray(0) => phiC_9_dataInArray_0,
	dataInArray(1) => phiC_9_dataInArray_1,
	pValidArray(0) => phiC_9_pValidArray_0,
	pValidArray(1) => phiC_9_pValidArray_1,
	readyArray(0) => phiC_9_readyArray_0,
	readyArray(1) => phiC_9_readyArray_1,
	nReadyArray(0) => phiC_9_nReadyArray_0,
	nReadyArray(1) => phiC_9_nReadyArray_1,
	validArray(0) => phiC_9_validArray_0,
	validArray(1) => phiC_9_validArray_1,
	dataOutArray(0) => phiC_9_dataOutArray_0,
	Condition(0) => phiC_9_dataOutArray_1
);

branchC_17: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_17_clk,
	rst => branchC_17_rst,
	dataInArray(0) => branchC_17_dataInArray_0,
	Condition(0) => branchC_17_dataInArray_1,
	pValidArray(0) => branchC_17_pValidArray_0,
	pValidArray(1) => branchC_17_pValidArray_1,
	readyArray(0) => branchC_17_readyArray_0,
	readyArray(1) => branchC_17_readyArray_1,
	nReadyArray(0) => branchC_17_nReadyArray_0,
	nReadyArray(1) => branchC_17_nReadyArray_1,
	validArray(0) => branchC_17_validArray_0,
	validArray(1) => branchC_17_validArray_1,
	dataOutArray(0) => branchC_17_dataOutArray_0,
	dataOutArray(1) => branchC_17_dataOutArray_1
);

source_0: entity work.source(arch) generic map (0,1,32,32)
port map (
	clk => source_0_clk,
	rst => source_0_rst,
	nReadyArray(0) => source_0_nReadyArray_0,
	validArray(0) => source_0_validArray_0,
	dataOutArray(0) => source_0_dataOutArray_0
);

source_1: entity work.source(arch) generic map (0,1,32,32)
port map (
	clk => source_1_clk,
	rst => source_1_rst,
	nReadyArray(0) => source_1_nReadyArray_0,
	validArray(0) => source_1_validArray_0,
	dataOutArray(0) => source_1_dataOutArray_0
);

fork_22: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_22_clk,
	rst => fork_22_rst,
	dataInArray(0) => fork_22_dataInArray_0,
	pValidArray(0) => fork_22_pValidArray_0,
	readyArray(0) => fork_22_readyArray_0,
	nReadyArray(0) => fork_22_nReadyArray_0,
	nReadyArray(1) => fork_22_nReadyArray_1,
	validArray(0) => fork_22_validArray_0,
	validArray(1) => fork_22_validArray_1,
	dataOutArray(0) => fork_22_dataOutArray_0,
	dataOutArray(1) => fork_22_dataOutArray_1
);

Buffer_1: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_1_clk,
	rst => Buffer_1_rst,
	dataInArray(0) => Buffer_1_dataInArray_0,
	pValidArray(0) => Buffer_1_pValidArray_0,
	readyArray(0) => Buffer_1_readyArray_0,
	nReadyArray(0) => Buffer_1_nReadyArray_0,
	validArray(0) => Buffer_1_validArray_0,
	dataOutArray(0) => Buffer_1_dataOutArray_0
);

Buffer_2: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_2_clk,
	rst => Buffer_2_rst,
	dataInArray(0) => Buffer_2_dataInArray_0,
	pValidArray(0) => Buffer_2_pValidArray_0,
	readyArray(0) => Buffer_2_readyArray_0,
	nReadyArray(0) => Buffer_2_nReadyArray_0,
	validArray(0) => Buffer_2_validArray_0,
	dataOutArray(0) => Buffer_2_dataOutArray_0
);

Buffer_7: entity work.TEHB(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_7_clk,
	rst => Buffer_7_rst,
	dataInArray(0) => Buffer_7_dataInArray_0,
	pValidArray(0) => Buffer_7_pValidArray_0,
	readyArray(0) => Buffer_7_readyArray_0,
	nReadyArray(0) => Buffer_7_nReadyArray_0,
	validArray(0) => Buffer_7_validArray_0,
	dataOutArray(0) => Buffer_7_dataOutArray_0
);

Buffer_10: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_10_clk,
	rst => Buffer_10_rst,
	dataInArray(0) => Buffer_10_dataInArray_0,
	pValidArray(0) => Buffer_10_pValidArray_0,
	readyArray(0) => Buffer_10_readyArray_0,
	nReadyArray(0) => Buffer_10_nReadyArray_0,
	validArray(0) => Buffer_10_validArray_0,
	dataOutArray(0) => Buffer_10_dataOutArray_0
);

Buffer_11: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_11_clk,
	rst => Buffer_11_rst,
	dataInArray(0) => Buffer_11_dataInArray_0,
	pValidArray(0) => Buffer_11_pValidArray_0,
	readyArray(0) => Buffer_11_readyArray_0,
	nReadyArray(0) => Buffer_11_nReadyArray_0,
	validArray(0) => Buffer_11_validArray_0,
	dataOutArray(0) => Buffer_11_dataOutArray_0
);

Buffer_12: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_12_clk,
	rst => Buffer_12_rst,
	dataInArray(0) => Buffer_12_dataInArray_0,
	pValidArray(0) => Buffer_12_pValidArray_0,
	readyArray(0) => Buffer_12_readyArray_0,
	nReadyArray(0) => Buffer_12_nReadyArray_0,
	validArray(0) => Buffer_12_validArray_0,
	dataOutArray(0) => Buffer_12_dataOutArray_0
);

Buffer_13: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_13_clk,
	rst => Buffer_13_rst,
	dataInArray(0) => Buffer_13_dataInArray_0,
	pValidArray(0) => Buffer_13_pValidArray_0,
	readyArray(0) => Buffer_13_readyArray_0,
	nReadyArray(0) => Buffer_13_nReadyArray_0,
	validArray(0) => Buffer_13_validArray_0,
	dataOutArray(0) => Buffer_13_dataOutArray_0
);

Buffer_14: entity work.TEHB(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_14_clk,
	rst => Buffer_14_rst,
	dataInArray(0) => Buffer_14_dataInArray_0,
	pValidArray(0) => Buffer_14_pValidArray_0,
	readyArray(0) => Buffer_14_readyArray_0,
	nReadyArray(0) => Buffer_14_nReadyArray_0,
	validArray(0) => Buffer_14_validArray_0,
	dataOutArray(0) => Buffer_14_dataOutArray_0
);

Buffer_18: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_18_clk,
	rst => Buffer_18_rst,
	dataInArray(0) => Buffer_18_dataInArray_0,
	pValidArray(0) => Buffer_18_pValidArray_0,
	readyArray(0) => Buffer_18_readyArray_0,
	nReadyArray(0) => Buffer_18_nReadyArray_0,
	validArray(0) => Buffer_18_validArray_0,
	dataOutArray(0) => Buffer_18_dataOutArray_0
);

Buffer_19: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_19_clk,
	rst => Buffer_19_rst,
	dataInArray(0) => Buffer_19_dataInArray_0,
	pValidArray(0) => Buffer_19_pValidArray_0,
	readyArray(0) => Buffer_19_readyArray_0,
	nReadyArray(0) => Buffer_19_nReadyArray_0,
	validArray(0) => Buffer_19_validArray_0,
	dataOutArray(0) => Buffer_19_dataOutArray_0
);

brCst_block3: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block3_clk,
	rst => brCst_block3_rst,
	dataInArray(0) => brCst_block3_dataInArray_0,
	pValidArray(0) => brCst_block3_pValidArray_0,
	readyArray(0) => brCst_block3_readyArray_0,
	nReadyArray(0) => brCst_block3_nReadyArray_0,
	validArray(0) => brCst_block3_validArray_0,
	dataOutArray(0) => brCst_block3_dataOutArray_0
);

phi_n2: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n2_clk,
	rst => phi_n2_rst,
	dataInArray(0) => phi_n2_dataInArray_0,
	pValidArray(0) => phi_n2_pValidArray_0,
	readyArray(0) => phi_n2_readyArray_0,
	nReadyArray(0) => phi_n2_nReadyArray_0,
	validArray(0) => phi_n2_validArray_0,
	dataOutArray(0) => phi_n2_dataOutArray_0
);

phi_n3: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n3_clk,
	rst => phi_n3_rst,
	dataInArray(0) => phi_n3_dataInArray_0,
	pValidArray(0) => phi_n3_pValidArray_0,
	readyArray(0) => phi_n3_readyArray_0,
	nReadyArray(0) => phi_n3_nReadyArray_0,
	validArray(0) => phi_n3_validArray_0,
	dataOutArray(0) => phi_n3_dataOutArray_0
);

phi_n4: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n4_clk,
	rst => phi_n4_rst,
	dataInArray(0) => phi_n4_dataInArray_0,
	pValidArray(0) => phi_n4_pValidArray_0,
	readyArray(0) => phi_n4_readyArray_0,
	nReadyArray(0) => phi_n4_nReadyArray_0,
	validArray(0) => phi_n4_validArray_0,
	dataOutArray(0) => phi_n4_dataOutArray_0
);

phi_n5: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n5_clk,
	rst => phi_n5_rst,
	dataInArray(0) => phi_n5_dataInArray_0,
	pValidArray(0) => phi_n5_pValidArray_0,
	readyArray(0) => phi_n5_readyArray_0,
	nReadyArray(0) => phi_n5_nReadyArray_0,
	validArray(0) => phi_n5_validArray_0,
	dataOutArray(0) => phi_n5_dataOutArray_0
);

branch_6: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_6_clk,
	rst => branch_6_rst,
	dataInArray(0) => branch_6_dataInArray_0,
	Condition(0) => branch_6_dataInArray_1,
	pValidArray(0) => branch_6_pValidArray_0,
	pValidArray(1) => branch_6_pValidArray_1,
	readyArray(0) => branch_6_readyArray_0,
	readyArray(1) => branch_6_readyArray_1,
	nReadyArray(0) => branch_6_nReadyArray_0,
	nReadyArray(1) => branch_6_nReadyArray_1,
	validArray(0) => branch_6_validArray_0,
	validArray(1) => branch_6_validArray_1,
	dataOutArray(0) => branch_6_dataOutArray_0,
	dataOutArray(1) => branch_6_dataOutArray_1
);

branch_7: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_7_clk,
	rst => branch_7_rst,
	dataInArray(0) => branch_7_dataInArray_0,
	Condition(0) => branch_7_dataInArray_1,
	pValidArray(0) => branch_7_pValidArray_0,
	pValidArray(1) => branch_7_pValidArray_1,
	readyArray(0) => branch_7_readyArray_0,
	readyArray(1) => branch_7_readyArray_1,
	nReadyArray(0) => branch_7_nReadyArray_0,
	nReadyArray(1) => branch_7_nReadyArray_1,
	validArray(0) => branch_7_validArray_0,
	validArray(1) => branch_7_validArray_1,
	dataOutArray(0) => branch_7_dataOutArray_0,
	dataOutArray(1) => branch_7_dataOutArray_1
);

branch_8: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_8_clk,
	rst => branch_8_rst,
	dataInArray(0) => branch_8_dataInArray_0,
	Condition(0) => branch_8_dataInArray_1,
	pValidArray(0) => branch_8_pValidArray_0,
	pValidArray(1) => branch_8_pValidArray_1,
	readyArray(0) => branch_8_readyArray_0,
	readyArray(1) => branch_8_readyArray_1,
	nReadyArray(0) => branch_8_nReadyArray_0,
	nReadyArray(1) => branch_8_nReadyArray_1,
	validArray(0) => branch_8_validArray_0,
	validArray(1) => branch_8_validArray_1,
	dataOutArray(0) => branch_8_dataOutArray_0,
	dataOutArray(1) => branch_8_dataOutArray_1
);

branch_9: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_9_clk,
	rst => branch_9_rst,
	dataInArray(0) => branch_9_dataInArray_0,
	Condition(0) => branch_9_dataInArray_1,
	pValidArray(0) => branch_9_pValidArray_0,
	pValidArray(1) => branch_9_pValidArray_1,
	readyArray(0) => branch_9_readyArray_0,
	readyArray(1) => branch_9_readyArray_1,
	nReadyArray(0) => branch_9_nReadyArray_0,
	nReadyArray(1) => branch_9_nReadyArray_1,
	validArray(0) => branch_9_validArray_0,
	validArray(1) => branch_9_validArray_1,
	dataOutArray(0) => branch_9_dataOutArray_0,
	dataOutArray(1) => branch_9_dataOutArray_1
);

fork_12: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork_12_clk,
	rst => fork_12_rst,
	dataInArray(0) => fork_12_dataInArray_0,
	pValidArray(0) => fork_12_pValidArray_0,
	readyArray(0) => fork_12_readyArray_0,
	nReadyArray(0) => fork_12_nReadyArray_0,
	nReadyArray(1) => fork_12_nReadyArray_1,
	nReadyArray(2) => fork_12_nReadyArray_2,
	nReadyArray(3) => fork_12_nReadyArray_3,
	nReadyArray(4) => fork_12_nReadyArray_4,
	validArray(0) => fork_12_validArray_0,
	validArray(1) => fork_12_validArray_1,
	validArray(2) => fork_12_validArray_2,
	validArray(3) => fork_12_validArray_3,
	validArray(4) => fork_12_validArray_4,
	dataOutArray(0) => fork_12_dataOutArray_0,
	dataOutArray(1) => fork_12_dataOutArray_1,
	dataOutArray(2) => fork_12_dataOutArray_2,
	dataOutArray(3) => fork_12_dataOutArray_3,
	dataOutArray(4) => fork_12_dataOutArray_4
);

phiC_10: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_10_clk,
	rst => phiC_10_rst,
	dataInArray(0) => phiC_10_dataInArray_0,
	pValidArray(0) => phiC_10_pValidArray_0,
	readyArray(0) => phiC_10_readyArray_0,
	nReadyArray(0) => phiC_10_nReadyArray_0,
	validArray(0) => phiC_10_validArray_0,
	dataOutArray(0) => phiC_10_dataOutArray_0
);

forkC_18: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_18_clk,
	rst => forkC_18_rst,
	dataInArray(0) => forkC_18_dataInArray_0,
	pValidArray(0) => forkC_18_pValidArray_0,
	readyArray(0) => forkC_18_readyArray_0,
	nReadyArray(0) => forkC_18_nReadyArray_0,
	nReadyArray(1) => forkC_18_nReadyArray_1,
	validArray(0) => forkC_18_validArray_0,
	validArray(1) => forkC_18_validArray_1,
	dataOutArray(0) => forkC_18_dataOutArray_0,
	dataOutArray(1) => forkC_18_dataOutArray_1
);

branchC_18: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_18_clk,
	rst => branchC_18_rst,
	dataInArray(0) => branchC_18_dataInArray_0,
	Condition(0) => branchC_18_dataInArray_1,
	pValidArray(0) => branchC_18_pValidArray_0,
	pValidArray(1) => branchC_18_pValidArray_1,
	readyArray(0) => branchC_18_readyArray_0,
	readyArray(1) => branchC_18_readyArray_1,
	nReadyArray(0) => branchC_18_nReadyArray_0,
	nReadyArray(1) => branchC_18_nReadyArray_1,
	validArray(0) => branchC_18_validArray_0,
	validArray(1) => branchC_18_validArray_1,
	dataOutArray(0) => branchC_18_dataOutArray_0,
	dataOutArray(1) => branchC_18_dataOutArray_1
);

phi_11: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_11_clk,
	rst => phi_11_rst,
	Condition(0) => phi_11_dataInArray_0,
	dataInArray(0) => phi_11_dataInArray_1,
	dataInArray(1) => phi_11_dataInArray_2,
	pValidArray(0) => phi_11_pValidArray_0,
	pValidArray(1) => phi_11_pValidArray_1,
	pValidArray(2) => phi_11_pValidArray_2,
	readyArray(0) => phi_11_readyArray_0,
	readyArray(1) => phi_11_readyArray_1,
	readyArray(2) => phi_11_readyArray_2,
	nReadyArray(0) => phi_11_nReadyArray_0,
	validArray(0) => phi_11_validArray_0,
	dataOutArray(0) => phi_11_dataOutArray_0
);

load_14: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_14_clk,
	rst => load_14_rst,
	dataInArray(0) => load_14_dataInArray_0,
	input_addr => load_14_dataInArray_1,
	pValidArray(0) => load_14_pValidArray_0,
	pValidArray(1) => load_14_pValidArray_1,
	readyArray(0) => load_14_readyArray_0,
	readyArray(1) => load_14_readyArray_1,
	nReadyArray(0) => load_14_nReadyArray_0,
	nReadyArray(1) => load_14_nReadyArray_1,
	validArray(0) => load_14_validArray_0,
	validArray(1) => load_14_validArray_1,
	dataOutArray(0) => load_14_dataOutArray_0,
	output_addr => load_14_dataOutArray_1
);

load_17: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_17_clk,
	rst => load_17_rst,
	dataInArray(0) => load_17_dataInArray_0,
	input_addr => load_17_dataInArray_1,
	pValidArray(0) => load_17_pValidArray_0,
	pValidArray(1) => load_17_pValidArray_1,
	readyArray(0) => load_17_readyArray_0,
	readyArray(1) => load_17_readyArray_1,
	nReadyArray(0) => load_17_nReadyArray_0,
	nReadyArray(1) => load_17_nReadyArray_1,
	validArray(0) => load_17_validArray_0,
	validArray(1) => load_17_validArray_1,
	dataOutArray(0) => load_17_dataOutArray_0,
	output_addr => load_17_dataOutArray_1
);

load_20: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_20_clk,
	rst => load_20_rst,
	dataInArray(0) => load_20_dataInArray_0,
	input_addr => load_20_dataInArray_1,
	pValidArray(0) => load_20_pValidArray_0,
	pValidArray(1) => load_20_pValidArray_1,
	readyArray(0) => load_20_readyArray_0,
	readyArray(1) => load_20_readyArray_1,
	nReadyArray(0) => load_20_nReadyArray_0,
	nReadyArray(1) => load_20_nReadyArray_1,
	validArray(0) => load_20_validArray_0,
	validArray(1) => load_20_validArray_1,
	dataOutArray(0) => load_20_dataOutArray_0,
	output_addr => load_20_dataOutArray_1
);

cst_4: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

add_21: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_21_clk,
	rst => add_21_rst,
	dataInArray(0) => add_21_dataInArray_0,
	dataInArray(1) => add_21_dataInArray_1,
	pValidArray(0) => add_21_pValidArray_0,
	pValidArray(1) => add_21_pValidArray_1,
	readyArray(0) => add_21_readyArray_0,
	readyArray(1) => add_21_readyArray_1,
	nReadyArray(0) => add_21_nReadyArray_0,
	validArray(0) => add_21_validArray_0,
	dataOutArray(0) => add_21_dataOutArray_0
);

load_24: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_24_clk,
	rst => load_24_rst,
	dataInArray(0) => load_24_dataInArray_0,
	input_addr => load_24_dataInArray_1,
	pValidArray(0) => load_24_pValidArray_0,
	pValidArray(1) => load_24_pValidArray_1,
	readyArray(0) => load_24_readyArray_0,
	readyArray(1) => load_24_readyArray_1,
	nReadyArray(0) => load_24_nReadyArray_0,
	nReadyArray(1) => load_24_nReadyArray_1,
	validArray(0) => load_24_validArray_0,
	validArray(1) => load_24_validArray_1,
	dataOutArray(0) => load_24_dataOutArray_0,
	output_addr => load_24_dataOutArray_1
);

call_0: entity work.ss_Static(arch) generic map (4,0,32,32,-1,-1)
port map (
	B_id_address0 => B_id_address0,
	B_id_ce0 => B_id_ce0,
	B_id_q0 => B_id_q0,
	B_val_address0 => B_val_address0,
	B_val_ce0 => B_val_ce0,
	B_val_q0 => B_val_q0,
	C_address0 => C_address0,
	C_ce0 => C_ce0,
	C_we0 => C_we0,
	C_d0 => C_d0,
	C_q0 => C_q0,
	clk => call_0_clk,
	rst => call_0_rst,
	dataInArray(0) => call_0_dataInArray_0,
	dataInArray(1) => call_0_dataInArray_1,
	dataInArray(2) => call_0_dataInArray_2,
	dataInArray(3) => call_0_dataInArray_3,
	pValidArray(0) => call_0_pValidArray_0,
	pValidArray(1) => call_0_pValidArray_1,
	pValidArray(2) => call_0_pValidArray_2,
	pValidArray(3) => call_0_pValidArray_3,
	readyArray(0) => call_0_readyArray_0,
	readyArray(1) => call_0_readyArray_1,
	readyArray(2) => call_0_readyArray_2,
	readyArray(3) => call_0_readyArray_3
);

cst_5: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0
);

add_25: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_25_clk,
	rst => add_25_rst,
	dataInArray(0) => add_25_dataInArray_0,
	dataInArray(1) => add_25_dataInArray_1,
	pValidArray(0) => add_25_pValidArray_0,
	pValidArray(1) => add_25_pValidArray_1,
	readyArray(0) => add_25_readyArray_0,
	readyArray(1) => add_25_readyArray_1,
	nReadyArray(0) => add_25_nReadyArray_0,
	validArray(0) => add_25_validArray_0,
	dataOutArray(0) => add_25_dataOutArray_0
);

icmp_26: entity work.icmp_slt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_26_clk,
	rst => icmp_26_rst,
	dataInArray(0) => icmp_26_dataInArray_0,
	dataInArray(1) => icmp_26_dataInArray_1,
	pValidArray(0) => icmp_26_pValidArray_0,
	pValidArray(1) => icmp_26_pValidArray_1,
	readyArray(0) => icmp_26_readyArray_0,
	readyArray(1) => icmp_26_readyArray_1,
	nReadyArray(0) => icmp_26_nReadyArray_0,
	validArray(0) => icmp_26_validArray_0,
	dataOutArray(0) => icmp_26_dataOutArray_0
);

phi_n6: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n6_clk,
	rst => phi_n6_rst,
	dataInArray(0) => phi_n6_dataInArray_0,
	dataInArray(1) => phi_n6_dataInArray_1,
	pValidArray(0) => phi_n6_pValidArray_0,
	pValidArray(1) => phi_n6_pValidArray_1,
	readyArray(0) => phi_n6_readyArray_0,
	readyArray(1) => phi_n6_readyArray_1,
	nReadyArray(0) => phi_n6_nReadyArray_0,
	validArray(0) => phi_n6_validArray_0,
	dataOutArray(0) => phi_n6_dataOutArray_0
);

phi_n7: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n7_clk,
	rst => phi_n7_rst,
	dataInArray(0) => phi_n7_dataInArray_0,
	dataInArray(1) => phi_n7_dataInArray_1,
	pValidArray(0) => phi_n7_pValidArray_0,
	pValidArray(1) => phi_n7_pValidArray_1,
	readyArray(0) => phi_n7_readyArray_0,
	readyArray(1) => phi_n7_readyArray_1,
	nReadyArray(0) => phi_n7_nReadyArray_0,
	validArray(0) => phi_n7_validArray_0,
	dataOutArray(0) => phi_n7_dataOutArray_0
);

phi_n8: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n8_clk,
	rst => phi_n8_rst,
	dataInArray(0) => phi_n8_dataInArray_0,
	dataInArray(1) => phi_n8_dataInArray_1,
	pValidArray(0) => phi_n8_pValidArray_0,
	pValidArray(1) => phi_n8_pValidArray_1,
	readyArray(0) => phi_n8_readyArray_0,
	readyArray(1) => phi_n8_readyArray_1,
	nReadyArray(0) => phi_n8_nReadyArray_0,
	validArray(0) => phi_n8_validArray_0,
	dataOutArray(0) => phi_n8_dataOutArray_0
);

fork_3: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_3_clk,
	rst => fork_3_rst,
	dataInArray(0) => fork_3_dataInArray_0,
	pValidArray(0) => fork_3_pValidArray_0,
	readyArray(0) => fork_3_readyArray_0,
	nReadyArray(0) => fork_3_nReadyArray_0,
	nReadyArray(1) => fork_3_nReadyArray_1,
	nReadyArray(2) => fork_3_nReadyArray_2,
	validArray(0) => fork_3_validArray_0,
	validArray(1) => fork_3_validArray_1,
	validArray(2) => fork_3_validArray_2,
	dataOutArray(0) => fork_3_dataOutArray_0,
	dataOutArray(1) => fork_3_dataOutArray_1,
	dataOutArray(2) => fork_3_dataOutArray_2
);

fork_4: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_4_clk,
	rst => fork_4_rst,
	dataInArray(0) => fork_4_dataInArray_0,
	pValidArray(0) => fork_4_pValidArray_0,
	readyArray(0) => fork_4_readyArray_0,
	nReadyArray(0) => fork_4_nReadyArray_0,
	nReadyArray(1) => fork_4_nReadyArray_1,
	validArray(0) => fork_4_validArray_0,
	validArray(1) => fork_4_validArray_1,
	dataOutArray(0) => fork_4_dataOutArray_0,
	dataOutArray(1) => fork_4_dataOutArray_1
);

fork_5: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1
);

fork_7: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_7_clk,
	rst => fork_7_rst,
	dataInArray(0) => fork_7_dataInArray_0,
	pValidArray(0) => fork_7_pValidArray_0,
	readyArray(0) => fork_7_readyArray_0,
	nReadyArray(0) => fork_7_nReadyArray_0,
	nReadyArray(1) => fork_7_nReadyArray_1,
	validArray(0) => fork_7_validArray_0,
	validArray(1) => fork_7_validArray_1,
	dataOutArray(0) => fork_7_dataOutArray_0,
	dataOutArray(1) => fork_7_dataOutArray_1
);

fork_8: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_8_clk,
	rst => fork_8_rst,
	dataInArray(0) => fork_8_dataInArray_0,
	pValidArray(0) => fork_8_pValidArray_0,
	readyArray(0) => fork_8_readyArray_0,
	nReadyArray(0) => fork_8_nReadyArray_0,
	nReadyArray(1) => fork_8_nReadyArray_1,
	validArray(0) => fork_8_validArray_0,
	validArray(1) => fork_8_validArray_1,
	dataOutArray(0) => fork_8_dataOutArray_0,
	dataOutArray(1) => fork_8_dataOutArray_1
);

branch_10: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_10_clk,
	rst => branch_10_rst,
	dataInArray(0) => branch_10_dataInArray_0,
	Condition(0) => branch_10_dataInArray_1,
	pValidArray(0) => branch_10_pValidArray_0,
	pValidArray(1) => branch_10_pValidArray_1,
	readyArray(0) => branch_10_readyArray_0,
	readyArray(1) => branch_10_readyArray_1,
	nReadyArray(0) => branch_10_nReadyArray_0,
	nReadyArray(1) => branch_10_nReadyArray_1,
	validArray(0) => branch_10_validArray_0,
	validArray(1) => branch_10_validArray_1,
	dataOutArray(0) => branch_10_dataOutArray_0,
	dataOutArray(1) => branch_10_dataOutArray_1
);

branch_11: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_11_clk,
	rst => branch_11_rst,
	dataInArray(0) => branch_11_dataInArray_0,
	Condition(0) => branch_11_dataInArray_1,
	pValidArray(0) => branch_11_pValidArray_0,
	pValidArray(1) => branch_11_pValidArray_1,
	readyArray(0) => branch_11_readyArray_0,
	readyArray(1) => branch_11_readyArray_1,
	nReadyArray(0) => branch_11_nReadyArray_0,
	nReadyArray(1) => branch_11_nReadyArray_1,
	validArray(0) => branch_11_validArray_0,
	validArray(1) => branch_11_validArray_1,
	dataOutArray(0) => branch_11_dataOutArray_0,
	dataOutArray(1) => branch_11_dataOutArray_1
);

branch_12: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_12_clk,
	rst => branch_12_rst,
	dataInArray(0) => branch_12_dataInArray_0,
	Condition(0) => branch_12_dataInArray_1,
	pValidArray(0) => branch_12_pValidArray_0,
	pValidArray(1) => branch_12_pValidArray_1,
	readyArray(0) => branch_12_readyArray_0,
	readyArray(1) => branch_12_readyArray_1,
	nReadyArray(0) => branch_12_nReadyArray_0,
	nReadyArray(1) => branch_12_nReadyArray_1,
	validArray(0) => branch_12_validArray_0,
	validArray(1) => branch_12_validArray_1,
	dataOutArray(0) => branch_12_dataOutArray_0,
	dataOutArray(1) => branch_12_dataOutArray_1
);

branch_13: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_13_clk,
	rst => branch_13_rst,
	dataInArray(0) => branch_13_dataInArray_0,
	Condition(0) => branch_13_dataInArray_1,
	pValidArray(0) => branch_13_pValidArray_0,
	pValidArray(1) => branch_13_pValidArray_1,
	readyArray(0) => branch_13_readyArray_0,
	readyArray(1) => branch_13_readyArray_1,
	nReadyArray(0) => branch_13_nReadyArray_0,
	nReadyArray(1) => branch_13_nReadyArray_1,
	validArray(0) => branch_13_validArray_0,
	validArray(1) => branch_13_validArray_1,
	dataOutArray(0) => branch_13_dataOutArray_0,
	dataOutArray(1) => branch_13_dataOutArray_1
);

fork_13: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork_13_clk,
	rst => fork_13_rst,
	dataInArray(0) => fork_13_dataInArray_0,
	pValidArray(0) => fork_13_pValidArray_0,
	readyArray(0) => fork_13_readyArray_0,
	nReadyArray(0) => fork_13_nReadyArray_0,
	nReadyArray(1) => fork_13_nReadyArray_1,
	nReadyArray(2) => fork_13_nReadyArray_2,
	nReadyArray(3) => fork_13_nReadyArray_3,
	nReadyArray(4) => fork_13_nReadyArray_4,
	validArray(0) => fork_13_validArray_0,
	validArray(1) => fork_13_validArray_1,
	validArray(2) => fork_13_validArray_2,
	validArray(3) => fork_13_validArray_3,
	validArray(4) => fork_13_validArray_4,
	dataOutArray(0) => fork_13_dataOutArray_0,
	dataOutArray(1) => fork_13_dataOutArray_1,
	dataOutArray(2) => fork_13_dataOutArray_2,
	dataOutArray(3) => fork_13_dataOutArray_3,
	dataOutArray(4) => fork_13_dataOutArray_4
);

phiC_11: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_11_clk,
	rst => phiC_11_rst,
	dataInArray(0) => phiC_11_dataInArray_0,
	dataInArray(1) => phiC_11_dataInArray_1,
	pValidArray(0) => phiC_11_pValidArray_0,
	pValidArray(1) => phiC_11_pValidArray_1,
	readyArray(0) => phiC_11_readyArray_0,
	readyArray(1) => phiC_11_readyArray_1,
	nReadyArray(0) => phiC_11_nReadyArray_0,
	nReadyArray(1) => phiC_11_nReadyArray_1,
	validArray(0) => phiC_11_validArray_0,
	validArray(1) => phiC_11_validArray_1,
	dataOutArray(0) => phiC_11_dataOutArray_0,
	Condition(0) => phiC_11_dataOutArray_1
);

branchC_19: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_19_clk,
	rst => branchC_19_rst,
	dataInArray(0) => branchC_19_dataInArray_0,
	Condition(0) => branchC_19_dataInArray_1,
	pValidArray(0) => branchC_19_pValidArray_0,
	pValidArray(1) => branchC_19_pValidArray_1,
	readyArray(0) => branchC_19_readyArray_0,
	readyArray(1) => branchC_19_readyArray_1,
	nReadyArray(0) => branchC_19_nReadyArray_0,
	nReadyArray(1) => branchC_19_nReadyArray_1,
	validArray(0) => branchC_19_validArray_0,
	validArray(1) => branchC_19_validArray_1,
	dataOutArray(0) => branchC_19_dataOutArray_0,
	dataOutArray(1) => branchC_19_dataOutArray_1
);

source_2: entity work.source(arch) generic map (0,1,32,32)
port map (
	clk => source_2_clk,
	rst => source_2_rst,
	nReadyArray(0) => source_2_nReadyArray_0,
	validArray(0) => source_2_validArray_0,
	dataOutArray(0) => source_2_dataOutArray_0
);

source_3: entity work.source(arch) generic map (0,1,32,32)
port map (
	clk => source_3_clk,
	rst => source_3_rst,
	nReadyArray(0) => source_3_nReadyArray_0,
	validArray(0) => source_3_validArray_0,
	dataOutArray(0) => source_3_dataOutArray_0
);

Buffer_3: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_3_clk,
	rst => Buffer_3_rst,
	dataInArray(0) => Buffer_3_dataInArray_0,
	pValidArray(0) => Buffer_3_pValidArray_0,
	readyArray(0) => Buffer_3_readyArray_0,
	nReadyArray(0) => Buffer_3_nReadyArray_0,
	validArray(0) => Buffer_3_validArray_0,
	dataOutArray(0) => Buffer_3_dataOutArray_0
);

Buffer_4: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_4_clk,
	rst => Buffer_4_rst,
	dataInArray(0) => Buffer_4_dataInArray_0,
	pValidArray(0) => Buffer_4_pValidArray_0,
	readyArray(0) => Buffer_4_readyArray_0,
	nReadyArray(0) => Buffer_4_nReadyArray_0,
	validArray(0) => Buffer_4_validArray_0,
	dataOutArray(0) => Buffer_4_dataOutArray_0
);

Buffer_5: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_5_clk,
	rst => Buffer_5_rst,
	dataInArray(0) => Buffer_5_dataInArray_0,
	pValidArray(0) => Buffer_5_pValidArray_0,
	readyArray(0) => Buffer_5_readyArray_0,
	nReadyArray(0) => Buffer_5_nReadyArray_0,
	validArray(0) => Buffer_5_validArray_0,
	dataOutArray(0) => Buffer_5_dataOutArray_0
);

Buffer_6: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_6_clk,
	rst => Buffer_6_rst,
	dataInArray(0) => Buffer_6_dataInArray_0,
	pValidArray(0) => Buffer_6_pValidArray_0,
	readyArray(0) => Buffer_6_readyArray_0,
	nReadyArray(0) => Buffer_6_nReadyArray_0,
	validArray(0) => Buffer_6_validArray_0,
	dataOutArray(0) => Buffer_6_dataOutArray_0
);

Buffer_15: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_15_clk,
	rst => Buffer_15_rst,
	dataInArray(0) => Buffer_15_dataInArray_0,
	pValidArray(0) => Buffer_15_pValidArray_0,
	readyArray(0) => Buffer_15_readyArray_0,
	nReadyArray(0) => Buffer_15_nReadyArray_0,
	validArray(0) => Buffer_15_validArray_0,
	dataOutArray(0) => Buffer_15_dataOutArray_0
);

Buffer_16: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_16_clk,
	rst => Buffer_16_rst,
	dataInArray(0) => Buffer_16_dataInArray_0,
	pValidArray(0) => Buffer_16_pValidArray_0,
	readyArray(0) => Buffer_16_readyArray_0,
	nReadyArray(0) => Buffer_16_nReadyArray_0,
	validArray(0) => Buffer_16_validArray_0,
	dataOutArray(0) => Buffer_16_dataOutArray_0
);

Buffer_20: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_20_clk,
	rst => Buffer_20_rst,
	dataInArray(0) => Buffer_20_dataInArray_0,
	pValidArray(0) => Buffer_20_pValidArray_0,
	readyArray(0) => Buffer_20_readyArray_0,
	nReadyArray(0) => Buffer_20_nReadyArray_0,
	validArray(0) => Buffer_20_validArray_0,
	dataOutArray(0) => Buffer_20_dataOutArray_0
);

Buffer_21: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_21_clk,
	rst => Buffer_21_rst,
	dataInArray(0) => Buffer_21_dataInArray_0,
	pValidArray(0) => Buffer_21_pValidArray_0,
	readyArray(0) => Buffer_21_readyArray_0,
	nReadyArray(0) => Buffer_21_nReadyArray_0,
	validArray(0) => Buffer_21_validArray_0,
	dataOutArray(0) => Buffer_21_dataOutArray_0
);

cst_6: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_6_clk,
	rst => cst_6_rst,
	dataInArray(0) => cst_6_dataInArray_0,
	pValidArray(0) => cst_6_pValidArray_0,
	readyArray(0) => cst_6_readyArray_0,
	nReadyArray(0) => cst_6_nReadyArray_0,
	validArray(0) => cst_6_validArray_0,
	dataOutArray(0) => cst_6_dataOutArray_0
);

add_28: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_28_clk,
	rst => add_28_rst,
	dataInArray(0) => add_28_dataInArray_0,
	dataInArray(1) => add_28_dataInArray_1,
	pValidArray(0) => add_28_pValidArray_0,
	pValidArray(1) => add_28_pValidArray_1,
	readyArray(0) => add_28_readyArray_0,
	readyArray(1) => add_28_readyArray_1,
	nReadyArray(0) => add_28_nReadyArray_0,
	validArray(0) => add_28_validArray_0,
	dataOutArray(0) => add_28_dataOutArray_0
);

cst_7: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_7_clk,
	rst => cst_7_rst,
	dataInArray(0) => cst_7_dataInArray_0,
	pValidArray(0) => cst_7_pValidArray_0,
	readyArray(0) => cst_7_readyArray_0,
	nReadyArray(0) => cst_7_nReadyArray_0,
	validArray(0) => cst_7_validArray_0,
	dataOutArray(0) => cst_7_dataOutArray_0
);

icmp_29: entity work.icmp_ult_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_29_clk,
	rst => icmp_29_rst,
	dataInArray(0) => icmp_29_dataInArray_0,
	dataInArray(1) => icmp_29_dataInArray_1,
	pValidArray(0) => icmp_29_pValidArray_0,
	pValidArray(1) => icmp_29_pValidArray_1,
	readyArray(0) => icmp_29_readyArray_0,
	readyArray(1) => icmp_29_readyArray_1,
	nReadyArray(0) => icmp_29_nReadyArray_0,
	validArray(0) => icmp_29_validArray_0,
	dataOutArray(0) => icmp_29_dataOutArray_0
);

phi_n0: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n0_clk,
	rst => phi_n0_rst,
	dataInArray(0) => phi_n0_dataInArray_0,
	dataInArray(1) => phi_n0_dataInArray_1,
	pValidArray(0) => phi_n0_pValidArray_0,
	pValidArray(1) => phi_n0_pValidArray_1,
	readyArray(0) => phi_n0_readyArray_0,
	readyArray(1) => phi_n0_readyArray_1,
	nReadyArray(0) => phi_n0_nReadyArray_0,
	validArray(0) => phi_n0_validArray_0,
	dataOutArray(0) => phi_n0_dataOutArray_0
);

phi_n1: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n1_clk,
	rst => phi_n1_rst,
	dataInArray(0) => phi_n1_dataInArray_0,
	dataInArray(1) => phi_n1_dataInArray_1,
	pValidArray(0) => phi_n1_pValidArray_0,
	pValidArray(1) => phi_n1_pValidArray_1,
	readyArray(0) => phi_n1_readyArray_0,
	readyArray(1) => phi_n1_readyArray_1,
	nReadyArray(0) => phi_n1_nReadyArray_0,
	validArray(0) => phi_n1_validArray_0,
	dataOutArray(0) => phi_n1_dataOutArray_0
);

fork_6: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_6_clk,
	rst => fork_6_rst,
	dataInArray(0) => fork_6_dataInArray_0,
	pValidArray(0) => fork_6_pValidArray_0,
	readyArray(0) => fork_6_readyArray_0,
	nReadyArray(0) => fork_6_nReadyArray_0,
	nReadyArray(1) => fork_6_nReadyArray_1,
	validArray(0) => fork_6_validArray_0,
	validArray(1) => fork_6_validArray_1,
	dataOutArray(0) => fork_6_dataOutArray_0,
	dataOutArray(1) => fork_6_dataOutArray_1
);

branch_14: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_14_clk,
	rst => branch_14_rst,
	dataInArray(0) => branch_14_dataInArray_0,
	Condition(0) => branch_14_dataInArray_1,
	pValidArray(0) => branch_14_pValidArray_0,
	pValidArray(1) => branch_14_pValidArray_1,
	readyArray(0) => branch_14_readyArray_0,
	readyArray(1) => branch_14_readyArray_1,
	nReadyArray(0) => branch_14_nReadyArray_0,
	nReadyArray(1) => branch_14_nReadyArray_1,
	validArray(0) => branch_14_validArray_0,
	validArray(1) => branch_14_validArray_1,
	dataOutArray(0) => branch_14_dataOutArray_0,
	dataOutArray(1) => branch_14_dataOutArray_1
);

branch_15: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_15_clk,
	rst => branch_15_rst,
	dataInArray(0) => branch_15_dataInArray_0,
	Condition(0) => branch_15_dataInArray_1,
	pValidArray(0) => branch_15_pValidArray_0,
	pValidArray(1) => branch_15_pValidArray_1,
	readyArray(0) => branch_15_readyArray_0,
	readyArray(1) => branch_15_readyArray_1,
	nReadyArray(0) => branch_15_nReadyArray_0,
	nReadyArray(1) => branch_15_nReadyArray_1,
	validArray(0) => branch_15_validArray_0,
	validArray(1) => branch_15_validArray_1,
	dataOutArray(0) => branch_15_dataOutArray_0,
	dataOutArray(1) => branch_15_dataOutArray_1
);

fork_14: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_14_clk,
	rst => fork_14_rst,
	dataInArray(0) => fork_14_dataInArray_0,
	pValidArray(0) => fork_14_pValidArray_0,
	readyArray(0) => fork_14_readyArray_0,
	nReadyArray(0) => fork_14_nReadyArray_0,
	nReadyArray(1) => fork_14_nReadyArray_1,
	nReadyArray(2) => fork_14_nReadyArray_2,
	validArray(0) => fork_14_validArray_0,
	validArray(1) => fork_14_validArray_1,
	validArray(2) => fork_14_validArray_2,
	dataOutArray(0) => fork_14_dataOutArray_0,
	dataOutArray(1) => fork_14_dataOutArray_1,
	dataOutArray(2) => fork_14_dataOutArray_2
);

phiC_12: entity work.merge(arch) generic map (2,1,1,1)
port map (
	clk => phiC_12_clk,
	rst => phiC_12_rst,
	dataInArray(0) => phiC_12_dataInArray_0,
	dataInArray(1) => phiC_12_dataInArray_1,
	pValidArray(0) => phiC_12_pValidArray_0,
	pValidArray(1) => phiC_12_pValidArray_1,
	readyArray(0) => phiC_12_readyArray_0,
	readyArray(1) => phiC_12_readyArray_1,
	nReadyArray(0) => phiC_12_nReadyArray_0,
	validArray(0) => phiC_12_validArray_0,
	dataOutArray(0) => phiC_12_dataOutArray_0
);

branchC_20: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_20_clk,
	rst => branchC_20_rst,
	dataInArray(0) => branchC_20_dataInArray_0,
	Condition(0) => branchC_20_dataInArray_1,
	pValidArray(0) => branchC_20_pValidArray_0,
	pValidArray(1) => branchC_20_pValidArray_1,
	readyArray(0) => branchC_20_readyArray_0,
	readyArray(1) => branchC_20_readyArray_1,
	nReadyArray(0) => branchC_20_nReadyArray_0,
	nReadyArray(1) => branchC_20_nReadyArray_1,
	validArray(0) => branchC_20_validArray_0,
	validArray(1) => branchC_20_validArray_1,
	dataOutArray(0) => branchC_20_dataOutArray_0,
	dataOutArray(1) => branchC_20_dataOutArray_1
);

source_4: entity work.source(arch) generic map (0,1,32,32)
port map (
	clk => source_4_clk,
	rst => source_4_rst,
	nReadyArray(0) => source_4_nReadyArray_0,
	validArray(0) => source_4_validArray_0,
	dataOutArray(0) => source_4_dataOutArray_0
);

source_5: entity work.source(arch) generic map (0,1,32,32)
port map (
	clk => source_5_clk,
	rst => source_5_rst,
	nReadyArray(0) => source_5_nReadyArray_0,
	validArray(0) => source_5_validArray_0,
	dataOutArray(0) => source_5_dataOutArray_0
);

Buffer_22: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_22_clk,
	rst => Buffer_22_rst,
	dataInArray(0) => Buffer_22_dataInArray_0,
	pValidArray(0) => Buffer_22_pValidArray_0,
	readyArray(0) => Buffer_22_readyArray_0,
	nReadyArray(0) => Buffer_22_nReadyArray_0,
	validArray(0) => Buffer_22_validArray_0,
	dataOutArray(0) => Buffer_22_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,1,1)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

phiC_13: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_13_clk,
	rst => phiC_13_rst,
	dataInArray(0) => phiC_13_dataInArray_0,
	pValidArray(0) => phiC_13_pValidArray_0,
	readyArray(0) => phiC_13_readyArray_0,
	nReadyArray(0) => phiC_13_nReadyArray_0,
	validArray(0) => phiC_13_validArray_0,
	dataOutArray(0) => phiC_13_dataOutArray_0
);

end behavioral; 
