0.7
2020.2
Jun 10 2021
20:04:57
D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.sim/sim_1/synth/timing/xsim/seg_ex_drive_tb_time_synth.v,1635735073,verilog,,D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sim_1/new/seg_ex_drive_tb.v,,drive_74hc595;glbl;seg_ex_drive,,,,,,,,
D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sim_1/new/seg_ex_drive_tb.v,1635732769,verilog,,,,seg_ex_drive_tb,,,,,,,,
D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sim_1/new/test_drive_tb.v,1635597853,verilog,,,,test_drive_tb,,,,,,,,
