#ifdef _SG2260_RST_H_
#define _SG2260_RST_H_

#define REG_SOFT_RESET_X_MAIN_AP	0
#define REG_SOFT_RESET_X_SECOND_AP	1
#define REG_SOFT_RESET_X_DDR	2
#define REG_SOFT_RESET_X_H264C	3
#define REG_SOFT_RESET_X_JPEG	4
#define REG_SOFT_RESET_X_H265C	5
#define REG_SOFT_RESET_X_VIPSYS	6
#define REG_SOFT_RESET_X_TDMA	7
#define REG_SOFT_RESET_X_TPU	8
#define REG_SOFT_RESET_X_TPUSYS	9
#define REG_SOFT_RESET_X_TSM	10
#define REG_SOFT_RESET_X_USB	11
#define REG_SOFT_RESET_X_ETH0	12
#define REG_SOFT_RESET_X_ETH1	13
#define REG_SOFT_RESET_X_NAND	14
#define REG_SOFT_RESET_X_EMMC	15
#define REG_SOFT_RESET_X_SD0	16
#define REG_SOFT_RESET_X_SD1	17
#define REG_SOFT_RESET_X_SDMA	18
#define REG_SOFT_RESET_X_I2S0	19
#define REG_SOFT_RESET_X_I2S1	20
#define REG_SOFT_RESET_X_I2S2	21
#define REG_SOFT_RESET_X_I2S3	22
#define REG_SOFT_RESET_X_UART0	23
#define REG_SOFT_RESET_X_UART1	24
#define REG_SOFT_RESET_X_UART2	25
#define REG_SOFT_RESET_X_UART3	26
#define REG_SOFT_RESET_X_I2C0	27
#define REG_SOFT_RESET_X_I2C1	28
#define REG_SOFT_RESET_X_I2C2	29
#define REG_SOFT_RESET_X_I2C3	30
#define REG_SOFT_RESET_X_I2C4	31
#define REG_SOFT_RESET_X_PWM0	32
#define REG_SOFT_RESET_X_PWM1	33
#define REG_SOFT_RESET_X_PWM2	34
#define REG_SOFT_RESET_X_PWM3	35
#define REG_SOFT_RESET_X_PWM4	36
#define REG_SOFT_RESET_X_PWM5	37
#define REG_SOFT_RESET_X_PWM6	38
#define REG_SOFT_RESET_X_PWM7	39
#define REG_SOFT_RESET_X_SPI0	40
#define REG_SOFT_RESET_X_SPI1	41
#define REG_SOFT_RESET_X_SPI2	42
#define REG_SOFT_RESET_X_SPI3	43
#define REG_SOFT_RESET_X_GPIO0	44
#define REG_SOFT_RESET_X_GPIO1	45
#define REG_SOFT_RESET_X_GPIO2	46
#define REG_SOFT_RESET_X_EFUSE	47
#define REG_SOFT_RESET_X_WDT	48
#define REG_SOFT_RESET_X_AHB_ROM	49
#define REG_SOFT_RESET_X_SPIC	50
#define REG_SOFT_RESET_X_TEMPSEN	51
#define REG_SOFT_RESET_X_SARADC	52
#define REG_SOFT_RESET_X_PCIE_CDMA	53
#define REG_SOFT_RESET_X_PCIE_SMMU	54
#define REG_SOFT_RESET_X_PCIE_PCIE	55
#define REG_SOFT_RESET_X_PCIE_FABS	56
#define REG_SOFT_RESET_X_PCIE_IRQ	57
#define REG_SOFT_RESET_X_COMBO_PHY0	58
#define REG_SOFT_RESET_X_COMBO_PHY1	59
#define REG_SOFT_RESET_X_USB1	60
#define REG_SOFT_RESET_X_SPI_NAND	61
#define REG_SOFT_RESET_X_SE	62
#define REG_SOFT_RESET_X_RTC_SW_ONLY	63
#define REG_SOFT_RESET_X_CPUCORE0	64
#define REG_SOFT_RESET_X_CPUCORE1	65
#define REG_SOFT_RESET_X_CPUCORE2	66
#define REG_SOFT_RESET_X_CPUCORE3	67
#define REG_SOFT_RESET_X_DSIPHY	68
#define REG_SOFT_RESET_X_DSIPHY_APB	69
#define REG_SOFT_RESET_X_CSIPHY0	70
#define REG_SOFT_RESET_X_CSIPHY0_APB	71
#define REG_SOFT_RESET_X_CSIPHY1	72
#define REG_SOFT_RESET_X_CSIPHY1_APB	73
#define REG_SOFT_RESET_X_UART4	74
#define REG_SOFT_RESET_X_GPIO3	75
#define REG_SOFT_RESET_X_SYSTEM	76
#define REG_SOFT_RESET_X_TIMER	77
#define REG_SOFT_RESET_X_TIMER0	78
#define REG_SOFT_RESET_X_TIMER1	79
#define REG_SOFT_RESET_X_TIMER2	80
#define REG_SOFT_RESET_X_TIMER3	81
#define REG_SOFT_RESET_X_TIMER4	82
#define REG_SOFT_RESET_X_TIMER5	83
#define REG_SOFT_RESET_X_TIMER6	84
#define REG_SOFT_RESET_X_TIMER7	85
#define REG_SOFT_RESET_X_WGN0	86
#define REG_SOFT_RESET_X_WGN1	87
#define REG_SOFT_RESET_X_WGN2	88
#define REG_SOFT_RESET_X_KEYSCAN	89
#define REG_SOFT_RESET_X_SPIC1	90
#define REG_SOFT_RESET_X_AUDDAC	91
#define REG_SOFT_RESET_X_AUDDAC_APB	92
#define REG_SOFT_RESET_X_AUDADC	93
#define REG_SOFT_RESET_X_AUDADC_APB	94
#define REG_SOFT_RESET_X_VCSYS	95
#define REG_SOFT_RESET_X_ETHPHY	96
#define REG_SOFT_RESET_X_ETHPHY_APB	97
#define REG_SOFT_RESET_X_AUDSRC	98
#define REG_AUTO_CLEAR_RESET_X_CPUCORE0	99
#define REG_AUTO_CLEAR_RESET_X_CPUCORE1	100
#define REG_AUTO_CLEAR_RESET_X_CPUCORE2	101
#define REG_AUTO_CLEAR_RESET_X_CPUCORE3	102
#define REG_AUTO_CLEAR_RESET_X_MAIN_AP	103
#define REG_AUTO_CLEAR_RESET_X_SECOND_AP	104

#endif
