Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: MIPS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MIPS.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MIPS"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : MIPS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\ipcore_dir\prog_mem.v" into library work
Parsing module <prog_mem>.
Analyzing Verilog file "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\ipcore_dir\data_mem.v" into library work
Parsing module <data_mem>.
Analyzing Verilog file "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\write_back_block.v" into library work
Parsing module <write_back_block>.
Analyzing Verilog file "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\stall_control_block.v" into library work
Parsing module <stall_control_block>.
Analyzing Verilog file "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\Register_Bank_Block.v" into library work
Parsing module <Register_Bank_Block>.
Analyzing Verilog file "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\PM_Block.v" into library work
Parsing module <program_memory_block>.
Analyzing Verilog file "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\JC_block.v" into library work
Parsing module <JC_block>.
Analyzing Verilog file "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\execution_block.v" into library work
Parsing module <execution_block>.
Analyzing Verilog file "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\dependency_check_block.v" into library work
Parsing module <dependence_check_block>.
Analyzing Verilog file "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\data_memory_block.v" into library work
Parsing module <Data_Memory_Block>.
Analyzing Verilog file "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\MIPS.v" into library work
Parsing module <MIPS>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MIPS>.

Elaborating module <JC_block>.
WARNING:HDLCompiler:413 - "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\JC_block.v" Line 67: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\JC_block.v" Line 71: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <stall_control_block>.

Elaborating module <program_memory_block>.

Elaborating module <prog_mem>.
WARNING:HDLCompiler:1499 - "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\ipcore_dir\prog_mem.v" Line 39: Empty module <prog_mem> remains a black box.

Elaborating module <Register_Bank_Block>.
WARNING:HDLCompiler:413 - "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\Register_Bank_Block.v" Line 45: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\Register_Bank_Block.v" Line 51: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <execution_block>.
WARNING:HDLCompiler:413 - "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\execution_block.v" Line 31: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\execution_block.v" Line 62: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\execution_block.v" Line 65: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <Data_Memory_Block>.

Elaborating module <data_mem>.
WARNING:HDLCompiler:1499 - "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\ipcore_dir\data_mem.v" Line 39: Empty module <data_mem> remains a black box.

Elaborating module <dependence_check_block>.

Elaborating module <write_back_block>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MIPS>.
    Related source file is "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\MIPS.v".
    Summary:
	no macro.
Unit <MIPS> synthesized.

Synthesizing Unit <JC_block>.
    Related source file is "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\JC_block.v".
    Register <F2> equivalent to <F1> has been removed
    Found 16-bit register for signal <current_address_reg>.
    Found 1-bit register for signal <F1>.
    Found 2-bit register for signal <flag_reg>.
    Found 16-bit adder for signal <nxt_address> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <JC_block> synthesized.

Synthesizing Unit <stall_control_block>.
    Related source file is "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\stall_control_block.v".
    Found 1-bit register for signal <jumpD0>.
    Found 1-bit register for signal <jumpD1>.
    Found 1-bit register for signal <stall_pm>.
    Found 1-bit register for signal <ldD0>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <stall_control_block> synthesized.

Synthesizing Unit <program_memory_block>.
    Related source file is "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\PM_Block.v".
    Found 16-bit register for signal <next_address>.
    Found 32-bit register for signal <ins_prv>.
    Found 16-bit register for signal <hold_address>.
    Found 16-bit adder for signal <current_address[15]_GND_4_o_add_13_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <program_memory_block> synthesized.

Synthesizing Unit <Register_Bank_Block>.
    Related source file is "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\Register_Bank_Block.v".
    Found 16-bit register for signal <BR>.
    Found 16-bit register for signal <AR>.
    Found 32x16-bit dual-port RAM <Mram_RegBank> for signal <RegBank>.
    Found 32-bit 4-to-1 multiplexer for signal <n0033> created at line 45.
    Found 32-bit 4-to-1 multiplexer for signal <n0037> created at line 51.
    Summary:
	inferred   2 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Register_Bank_Block> synthesized.

Synthesizing Unit <execution_block>.
    Related source file is "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\execution_block.v".
    Found 16-bit register for signal <data_out>.
    Found 16-bit register for signal <DM_data>.
    Found 2-bit register for signal <flag_prv>.
    Found 16-bit register for signal <ans_ex>.
    Found 17-bit adder for signal <n0195[16:0]> created at line 31.
    Found 32-bit adder for signal <n0199> created at line 32.
    Found 32-bit adder for signal <GND_7_o_GND_7_o_add_5_OUT> created at line 32.
    Found 17-bit adder for signal <n0203[16:0]> created at line 38.
    Found 32-bit adder for signal <n0207> created at line 39.
    Found 32-bit adder for signal <GND_7_o_GND_7_o_add_20_OUT> created at line 39.
    Found 16-bit shifter logical left for signal <A[15]_B[15]_shift_left_38_OUT> created at line 52
    Found 16-bit shifter logical right for signal <A[15]_B[15]_shift_right_40_OUT> created at line 53
    Found 16-bit shifter arithmetic right for signal <A[15]_B[15]_shift_right_42_OUT> created at line 54
    Found 32-bit 26-to-1 multiplexer for signal <_n0214> created at line 31.
    Found 6-bit comparator lessequal for signal <n0076> created at line 65
    Found 6-bit comparator lessequal for signal <n0078> created at line 66
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  44 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <execution_block> synthesized.

Synthesizing Unit <Data_Memory_Block>.
    Related source file is "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\data_memory_block.v".
    Found 16-bit register for signal <Ex_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Data_Memory_Block> synthesized.

Synthesizing Unit <dependence_check_block>.
    Related source file is "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\dependency_check_block.v".
    Register <RW_dm> equivalent to <C1> has been removed
    Register <ins_0_tmp> equivalent to <mem_rw_ex> has been removed
    Found 1-bit register for signal <mem_rw_ex>.
    Found 1-bit register for signal <LD_tmp>.
    Found 1-bit register for signal <ST_tmp>.
    Found 1-bit register for signal <mem_mux_sel_dm>.
    Found 1-bit register for signal <mem_en_ex>.
    Found 1-bit register for signal <imm_sel>.
    Found 6-bit register for signal <op_dec>.
    Found 1-bit register for signal <LD_fb_final>.
    Found 16-bit register for signal <imm>.
    Found 5-bit register for signal <add1410tmp>.
    Found 5-bit register for signal <C1>.
    Found 5-bit register for signal <C2>.
    Found 5-bit register for signal <C3>.
    Found 5-bit register for signal <CA>.
    Found 5-bit register for signal <CB>.
    Found 5-bit comparator equal for signal <C3[4]_CA[4]_equal_3_o> created at line 69
    Found 5-bit comparator equal for signal <C2[4]_CA[4]_equal_4_o> created at line 70
    Found 5-bit comparator equal for signal <C1[4]_CA[4]_equal_5_o> created at line 71
    Found 5-bit comparator equal for signal <C3[4]_CB[4]_equal_9_o> created at line 73
    Found 5-bit comparator equal for signal <C2[4]_CB[4]_equal_10_o> created at line 74
    Found 5-bit comparator equal for signal <C1[4]_CB[4]_equal_11_o> created at line 75
    Summary:
	inferred  59 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <dependence_check_block> synthesized.

Synthesizing Unit <write_back_block>.
    Related source file is "C:\Users\student\Desktop\co_lab\Tue_03_MIPS\write_back_block.v".
    Found 16-bit register for signal <ans_wb>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <write_back_block> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x16-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 2
 17-bit adder                                          : 2
 32-bit adder                                          : 2
# Registers                                            : 33
 1-bit register                                        : 12
 16-bit register                                       : 11
 2-bit register                                        : 2
 32-bit register                                       : 1
 5-bit register                                        : 6
 6-bit register                                        : 1
# Comparators                                          : 8
 5-bit comparator equal                                : 6
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 60
 16-bit 2-to-1 multiplexer                             : 9
 2-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 44
 32-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 2
 16-bit xor2                                           : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/prog_mem.ngc>.
Reading core <ipcore_dir/data_mem.ngc>.
Loading core <prog_mem> for timing and area information for instance <ROM>.
Loading core <data_mem> for timing and area information for instance <d_m>.
INFO:Xst:2261 - The FF/Latch <mem_rw_ex> in Unit <dc> is equivalent to the following FF/Latch, which will be removed : <imm_0> 
WARNING:Xst:1710 - FF/Latch <LD_tmp> (without init value) has a constant value of 0 in block <dc>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Register_Bank_Block>.
INFO:Xst:3231 - The small RAM <Mram_RegBank> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <RW_dm>         |          |
    |     diA            | connected to signal <ans_dm>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     addrB          | connected to signal <RA>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RegBank1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <RW_dm>         |          |
    |     diA            | connected to signal <ans_dm>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     addrB          | connected to signal <RB>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Register_Bank_Block> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x16-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 2
 17-bit adder                                          : 2
 32-bit adder                                          : 2
# Registers                                            : 260
 Flip-Flops                                            : 260
# Comparators                                          : 8
 5-bit comparator equal                                : 6
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 60
 16-bit 2-to-1 multiplexer                             : 9
 2-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 44
 32-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 2
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <LD_tmp> (without init value) has a constant value of 0 in block <dependence_check_block>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mem_rw_ex> in Unit <dependence_check_block> is equivalent to the following FF/Latch, which will be removed : <imm_0> 

Optimizing unit <MIPS> ...

Optimizing unit <execution_block> ...

Optimizing unit <JC_block> ...

Optimizing unit <stall_control_block> ...

Optimizing unit <program_memory_block> ...

Optimizing unit <Register_Bank_Block> ...

Optimizing unit <Data_Memory_Block> ...

Optimizing unit <dependence_check_block> ...

Optimizing unit <write_back_block> ...
WARNING:Xst:1710 - FF/Latch <dc/mem_mux_sel_dm> (without init value) has a constant value of 0 in block <MIPS>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_10> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/imm_10> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_11> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/imm_11> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_12> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/imm_12> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_13> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/imm_13> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_14> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/imm_14> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_15> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/imm_15> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_30> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/op_dec_4> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_31> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/op_dec_5> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_26> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/op_dec_0> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_27> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/op_dec_1> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_28> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/op_dec_2> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_29> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/op_dec_3> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_0> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/mem_rw_ex> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_1> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/imm_1> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_2> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/imm_2> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_3> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/imm_3> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_4> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/imm_4> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_5> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/imm_5> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_6> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/imm_6> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_7> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/imm_7> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_8> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/imm_8> 
INFO:Xst:2261 - The FF/Latch <pm/ins_prv_9> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <dc/imm_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MIPS, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 233
 Flip-Flops                                            : 233

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MIPS.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1113
#      GND                         : 3
#      INV                         : 1
#      LUT2                        : 4
#      LUT3                        : 50
#      LUT4                        : 168
#      LUT5                        : 107
#      LUT6                        : 465
#      MUXCY                       : 78
#      MUXF7                       : 117
#      MUXF8                       : 36
#      VCC                         : 3
#      XORCY                       : 81
# FlipFlops/Latches                : 241
#      FD                          : 32
#      FDE                         : 10
#      FDR                         : 183
#      FDRE                        : 16
# RAMS                             : 100
#      RAM32M                      : 4
#      RAM32X1D                    : 8
#      RAMB36E1                    : 88
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 167
#      IBUF                        : 18
#      OBUF                        : 149

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             241  out of  126800     0%  
 Number of Slice LUTs:                  827  out of  63400     1%  
    Number used as Logic:               795  out of  63400     1%  
    Number used as Memory:               32  out of  19000     0%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    930
   Number with an unused Flip Flop:     689  out of    930    74%  
   Number with an unused LUT:           103  out of    930    11%  
   Number of fully used LUT-FF pairs:   138  out of    930    14%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                         168
 Number of bonded IOBs:                 168  out of    210    80%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               88  out of    135    65%  
    Number using Block RAM only:         88
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 341   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                  | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
pm/ROM/N1(pm/ROM/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)    | 106   |
dm/d_m/N1(dm/d_m/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 46    |
dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/cascadelata_tmp(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/cascadelatb_tmp(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/cascadelata_tmp(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/cascadelatb_tmp(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/cascadelata_tmp(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/cascadelatb_tmp(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/cascadelata_tmp(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/cascadelatb_tmp(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(dm/d_m/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_init.ram/cascadelata_tmp(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_init.ram/cascadelatb_tmp(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_init.ram/cascadelata_tmp(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_init.ram/cascadelatb_tmp(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_init.ram/cascadelata_tmp(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_init.ram/cascadelatb_tmp(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_init.ram/cascadelata_tmp(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_init.ram/cascadelatb_tmp(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_init.ram/cascadelata_tmp(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_init.ram/cascadelatb_tmp(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(pm/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 10.581ns (Maximum Frequency: 94.509MHz)
   Minimum input arrival time before clock: 8.054ns
   Maximum output required time after clock: 10.374ns
   Maximum combinational path delay: 7.847ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.581ns (frequency: 94.509MHz)
  Total number of paths / destination ports: 30150510 / 583
-------------------------------------------------------------------------
Delay:               10.581ns (Levels of Logic = 42)
  Source:            dc/C3_0 (FF)
  Destination:       jc/current_address_reg_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: dc/C3_0 to jc/current_address_reg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.945  dc/C3_0 (dc/C3_0)
     LUT6:I0->O            2   0.124   0.427  dc/C3[4]_CB[4]_equal_9_o5_SW0 (N14)
     LUT5:I4->O           33   0.124   0.689  dc/C3[4]_CB[4]_equal_9_o5 (dc/C3[4]_CB[4]_equal_9_o)
     LUT4:I2->O            2   0.124   0.782  reg_bank/Mmux_B12 (reg_bank/Mmux_B17)
     LUT6:I2->O            1   0.124   0.000  ex/Madd_n0195[16:0]_lut<0>1 (ex/Madd_n0195[16:0]_lut<0>1)
     MUXCY:S->O            1   0.472   0.000  ex/Madd_n0195[16:0]_cy<0> (ex/Madd_n0195[16:0]_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<1> (ex/Madd_n0195[16:0]_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<2> (ex/Madd_n0195[16:0]_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<3> (ex/Madd_n0195[16:0]_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<4> (ex/Madd_n0195[16:0]_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<5> (ex/Madd_n0195[16:0]_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<6> (ex/Madd_n0195[16:0]_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<7> (ex/Madd_n0195[16:0]_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<8> (ex/Madd_n0195[16:0]_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<9> (ex/Madd_n0195[16:0]_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<10> (ex/Madd_n0195[16:0]_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<11> (ex/Madd_n0195[16:0]_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<12> (ex/Madd_n0195[16:0]_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<13> (ex/Madd_n0195[16:0]_cy<13>)
     XORCY:CI->O           1   0.510   0.421  ex/Madd_n0195[16:0]_xor<14> (ex/n0195[16:0]<14>)
     LUT6:I5->O            1   0.124   0.000  ex/op_dec<3>51_F (N288)
     MUXF7:I0->O           2   0.365   0.722  ex/op_dec<3>51 (ex/Mmux__n021415_A_rs_A<14>)
     LUT3:I0->O            1   0.124   0.421  ex/Mmux__n021415_rs14 (ex/Mmux__n021415_rs14)
     LUT4:I3->O            1   0.124   0.000  ex/Mmux__n021415_rs_lut<0>15 (ex/Mmux__n021415_rs_lut<0>15)
     MUXCY:S->O            0   0.472   0.000  ex/Mmux__n021415_rs_cy<0>_14 (ex/Mmux__n021415_rs_cy<0>15)
     XORCY:CI->O          32   0.510   0.574  ex/Mmux__n021415_rs_xor<0>_15 (ex/Mmux__n021415_split<16>)
     LUT6:I5->O            1   0.124   0.000  jc/Madd_nxt_address_lut<0> (jc/Madd_nxt_address_lut<0>)
     MUXCY:S->O            1   0.472   0.000  jc/Madd_nxt_address_cy<0> (jc/Madd_nxt_address_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<1> (jc/Madd_nxt_address_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<2> (jc/Madd_nxt_address_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<3> (jc/Madd_nxt_address_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<4> (jc/Madd_nxt_address_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<5> (jc/Madd_nxt_address_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<6> (jc/Madd_nxt_address_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<7> (jc/Madd_nxt_address_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<8> (jc/Madd_nxt_address_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<9> (jc/Madd_nxt_address_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<10> (jc/Madd_nxt_address_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<11> (jc/Madd_nxt_address_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<12> (jc/Madd_nxt_address_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<13> (jc/Madd_nxt_address_cy<13>)
     MUXCY:CI->O           0   0.029   0.000  jc/Madd_nxt_address_cy<14> (jc/Madd_nxt_address_cy<14>)
     XORCY:CI->O           1   0.510   0.000  jc/Madd_nxt_address_xor<15> (jc/nxt_address<15>)
     FDRE:D                    0.030          jc/current_address_reg_15
    ----------------------------------------
    Total                     10.581ns (5.601ns logic, 4.980ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 185532 / 412
-------------------------------------------------------------------------
Offset:              8.054ns (Levels of Logic = 40)
  Source:            data_in<0> (PAD)
  Destination:       jc/current_address_reg_15 (FF)
  Destination Clock: clk rising

  Data Path: data_in<0> to jc/current_address_reg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.985  data_in_0_IBUF (data_in_0_IBUF)
     LUT6:I0->O            1   0.124   0.000  ex/Madd_n0203[16:0]_lut<0>1 (ex/Madd_n0203[16:0]_lut<0>1)
     MUXCY:S->O            1   0.472   0.000  ex/Madd_n0203[16:0]_cy<0> (ex/Madd_n0203[16:0]_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<1> (ex/Madd_n0203[16:0]_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<2> (ex/Madd_n0203[16:0]_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<3> (ex/Madd_n0203[16:0]_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<4> (ex/Madd_n0203[16:0]_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<5> (ex/Madd_n0203[16:0]_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<6> (ex/Madd_n0203[16:0]_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<7> (ex/Madd_n0203[16:0]_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<8> (ex/Madd_n0203[16:0]_cy<8>)
     XORCY:CI->O           1   0.510   0.421  ex/Madd_n0203[16:0]_xor<9> (ex/n0203[16:0]<9>)
     LUT6:I5->O            1   0.124   0.421  ex/op_dec<3>151_SW1 (N199)
     LUT5:I4->O            2   0.124   0.722  ex/op_dec<3>151 (ex/Mmux__n021415_A_rs_A<9>)
     LUT3:I0->O            1   0.124   0.421  ex/Mmux__n021415_rs9 (ex/Mmux__n021415_rs9)
     LUT4:I3->O            1   0.124   0.000  ex/Mmux__n021415_rs_lut<0>10 (ex/Mmux__n021415_rs_lut<0>10)
     MUXCY:S->O            1   0.472   0.000  ex/Mmux__n021415_rs_cy<0>_9 (ex/Mmux__n021415_rs_cy<0>10)
     MUXCY:CI->O           1   0.029   0.000  ex/Mmux__n021415_rs_cy<0>_10 (ex/Mmux__n021415_rs_cy<0>11)
     MUXCY:CI->O           1   0.029   0.000  ex/Mmux__n021415_rs_cy<0>_11 (ex/Mmux__n021415_rs_cy<0>12)
     MUXCY:CI->O           1   0.029   0.000  ex/Mmux__n021415_rs_cy<0>_12 (ex/Mmux__n021415_rs_cy<0>13)
     MUXCY:CI->O           1   0.029   0.000  ex/Mmux__n021415_rs_cy<0>_13 (ex/Mmux__n021415_rs_cy<0>14)
     MUXCY:CI->O           0   0.029   0.000  ex/Mmux__n021415_rs_cy<0>_14 (ex/Mmux__n021415_rs_cy<0>15)
     XORCY:CI->O          32   0.510   0.574  ex/Mmux__n021415_rs_xor<0>_15 (ex/Mmux__n021415_split<16>)
     LUT6:I5->O            1   0.124   0.000  jc/Madd_nxt_address_lut<0> (jc/Madd_nxt_address_lut<0>)
     MUXCY:S->O            1   0.472   0.000  jc/Madd_nxt_address_cy<0> (jc/Madd_nxt_address_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<1> (jc/Madd_nxt_address_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<2> (jc/Madd_nxt_address_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<3> (jc/Madd_nxt_address_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<4> (jc/Madd_nxt_address_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<5> (jc/Madd_nxt_address_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<6> (jc/Madd_nxt_address_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<7> (jc/Madd_nxt_address_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<8> (jc/Madd_nxt_address_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<9> (jc/Madd_nxt_address_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<10> (jc/Madd_nxt_address_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<11> (jc/Madd_nxt_address_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<12> (jc/Madd_nxt_address_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  jc/Madd_nxt_address_cy<13> (jc/Madd_nxt_address_cy<13>)
     MUXCY:CI->O           0   0.029   0.000  jc/Madd_nxt_address_cy<14> (jc/Madd_nxt_address_cy<14>)
     XORCY:CI->O           1   0.510   0.000  jc/Madd_nxt_address_xor<15> (jc/nxt_address<15>)
     FDRE:D                    0.030          jc/current_address_reg_15
    ----------------------------------------
    Total                      8.054ns (4.511ns logic, 3.544ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1611154 / 149
-------------------------------------------------------------------------
Offset:              10.374ns (Levels of Logic = 28)
  Source:            dc/C3_0 (FF)
  Destination:       Current_Address<11> (PAD)
  Source Clock:      clk rising

  Data Path: dc/C3_0 to Current_Address<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.945  dc/C3_0 (dc/C3_0)
     LUT6:I0->O            2   0.124   0.427  dc/C3[4]_CB[4]_equal_9_o5_SW0 (N14)
     LUT5:I4->O           33   0.124   0.689  dc/C3[4]_CB[4]_equal_9_o5 (dc/C3[4]_CB[4]_equal_9_o)
     LUT4:I2->O            2   0.124   0.782  reg_bank/Mmux_B12 (reg_bank/Mmux_B17)
     LUT6:I2->O            1   0.124   0.000  ex/Madd_n0195[16:0]_lut<0>1 (ex/Madd_n0195[16:0]_lut<0>1)
     MUXCY:S->O            1   0.472   0.000  ex/Madd_n0195[16:0]_cy<0> (ex/Madd_n0195[16:0]_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<1> (ex/Madd_n0195[16:0]_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<2> (ex/Madd_n0195[16:0]_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<3> (ex/Madd_n0195[16:0]_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<4> (ex/Madd_n0195[16:0]_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<5> (ex/Madd_n0195[16:0]_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<6> (ex/Madd_n0195[16:0]_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<7> (ex/Madd_n0195[16:0]_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<8> (ex/Madd_n0195[16:0]_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<9> (ex/Madd_n0195[16:0]_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<10> (ex/Madd_n0195[16:0]_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<11> (ex/Madd_n0195[16:0]_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<12> (ex/Madd_n0195[16:0]_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0195[16:0]_cy<13> (ex/Madd_n0195[16:0]_cy<13>)
     XORCY:CI->O           1   0.510   0.421  ex/Madd_n0195[16:0]_xor<14> (ex/n0195[16:0]<14>)
     LUT6:I5->O            1   0.124   0.000  ex/op_dec<3>51_F (N288)
     MUXF7:I0->O           2   0.365   0.722  ex/op_dec<3>51 (ex/Mmux__n021415_A_rs_A<14>)
     LUT3:I0->O            1   0.124   0.421  ex/Mmux__n021415_rs14 (ex/Mmux__n021415_rs14)
     LUT4:I3->O            1   0.124   0.000  ex/Mmux__n021415_rs_lut<0>15 (ex/Mmux__n021415_rs_lut<0>15)
     MUXCY:S->O            0   0.472   0.000  ex/Mmux__n021415_rs_cy<0>_14 (ex/Mmux__n021415_rs_cy<0>15)
     XORCY:CI->O          32   0.510   0.574  ex/Mmux__n021415_rs_xor<0>_15 (ex/Mmux__n021415_split<16>)
     LUT6:I5->O           18   0.124   0.533  jc/pc_mux_sel2 (pc_mux_sel)
     LUT6:I5->O           60   0.124   0.558  pm/Mmux_current_address22 (Current_Address_10_OBUF)
     OBUF:I->O                 0.000          Current_Address_10_OBUF (Current_Address<10>)
    ----------------------------------------
    Total                     10.374ns (4.303ns logic, 6.071ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9504 / 48
-------------------------------------------------------------------------
Delay:               7.847ns (Levels of Logic = 26)
  Source:            data_in<0> (PAD)
  Destination:       Current_Address<11> (PAD)

  Data Path: data_in<0> to Current_Address<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.985  data_in_0_IBUF (data_in_0_IBUF)
     LUT6:I0->O            1   0.124   0.000  ex/Madd_n0203[16:0]_lut<0>1 (ex/Madd_n0203[16:0]_lut<0>1)
     MUXCY:S->O            1   0.472   0.000  ex/Madd_n0203[16:0]_cy<0> (ex/Madd_n0203[16:0]_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<1> (ex/Madd_n0203[16:0]_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<2> (ex/Madd_n0203[16:0]_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<3> (ex/Madd_n0203[16:0]_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<4> (ex/Madd_n0203[16:0]_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<5> (ex/Madd_n0203[16:0]_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<6> (ex/Madd_n0203[16:0]_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<7> (ex/Madd_n0203[16:0]_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  ex/Madd_n0203[16:0]_cy<8> (ex/Madd_n0203[16:0]_cy<8>)
     XORCY:CI->O           1   0.510   0.421  ex/Madd_n0203[16:0]_xor<9> (ex/n0203[16:0]<9>)
     LUT6:I5->O            1   0.124   0.421  ex/op_dec<3>151_SW1 (N199)
     LUT5:I4->O            2   0.124   0.722  ex/op_dec<3>151 (ex/Mmux__n021415_A_rs_A<9>)
     LUT3:I0->O            1   0.124   0.421  ex/Mmux__n021415_rs9 (ex/Mmux__n021415_rs9)
     LUT4:I3->O            1   0.124   0.000  ex/Mmux__n021415_rs_lut<0>10 (ex/Mmux__n021415_rs_lut<0>10)
     MUXCY:S->O            1   0.472   0.000  ex/Mmux__n021415_rs_cy<0>_9 (ex/Mmux__n021415_rs_cy<0>10)
     MUXCY:CI->O           1   0.029   0.000  ex/Mmux__n021415_rs_cy<0>_10 (ex/Mmux__n021415_rs_cy<0>11)
     MUXCY:CI->O           1   0.029   0.000  ex/Mmux__n021415_rs_cy<0>_11 (ex/Mmux__n021415_rs_cy<0>12)
     MUXCY:CI->O           1   0.029   0.000  ex/Mmux__n021415_rs_cy<0>_12 (ex/Mmux__n021415_rs_cy<0>13)
     MUXCY:CI->O           1   0.029   0.000  ex/Mmux__n021415_rs_cy<0>_13 (ex/Mmux__n021415_rs_cy<0>14)
     MUXCY:CI->O           0   0.029   0.000  ex/Mmux__n021415_rs_cy<0>_14 (ex/Mmux__n021415_rs_cy<0>15)
     XORCY:CI->O          32   0.510   0.574  ex/Mmux__n021415_rs_xor<0>_15 (ex/Mmux__n021415_split<16>)
     LUT6:I5->O           18   0.124   0.533  jc/pc_mux_sel2 (pc_mux_sel)
     LUT6:I5->O           60   0.124   0.558  pm/Mmux_current_address22 (Current_Address_10_OBUF)
     OBUF:I->O                 0.000          Current_Address_10_OBUF (Current_Address<10>)
    ----------------------------------------
    Total                      7.847ns (3.213ns logic, 4.634ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.581|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.99 secs
 
--> 

Total memory usage is 373040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :   27 (   0 filtered)

