
Excercise_8_killing_a_task.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006010  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  080061a0  080061a0  000161a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062b8  080062b8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080062b8  080062b8  000162b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062c0  080062c0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062c0  080062c0  000162c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080062c4  080062c4  000162c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080062c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00004a24  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004a98  20004a98  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001797c  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000031fa  00000000  00000000  00037a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001470  00000000  00000000  0003ac20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001348  00000000  00000000  0003c090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004779  00000000  00000000  0003d3d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015b6a  00000000  00000000  00041b51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6b86  00000000  00000000  000576bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012e241  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005df0  00000000  00000000  0012e294  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006188 	.word	0x08006188

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08006188 	.word	0x08006188

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057a:	f000 fb7d 	bl	8000c78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057e:	f000 f83d 	bl	80005fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000582:	f000 f8cf 	bl	8000724 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000586:	f000 f8a3 	bl	80006d0 <MX_USART2_UART_Init>
  xTaskCreate(vLedControllerTask,
  		  	  "Led main controller 3",100,(void *)Green_led,1,NULL);
  xTaskCreate(vLedControllerTask,
  		  	  "Led main controller 4",100,(void *)Orange_led,1,NULL);*/

  xTaskCreate(vBlueLedControllerTask,
 800058a:	4b12      	ldr	r3, [pc, #72]	; (80005d4 <main+0x60>)
 800058c:	9301      	str	r3, [sp, #4]
 800058e:	2301      	movs	r3, #1
 8000590:	9300      	str	r3, [sp, #0]
 8000592:	2300      	movs	r3, #0
 8000594:	2264      	movs	r2, #100	; 0x64
 8000596:	4910      	ldr	r1, [pc, #64]	; (80005d8 <main+0x64>)
 8000598:	4810      	ldr	r0, [pc, #64]	; (80005dc <main+0x68>)
 800059a:	f002 ffc0 	bl	800351e <xTaskCreate>
		  	  "Blue Led Controller",100,NULL,1,&BlueLedTask_Handle); //creamos la tarea 1
  xTaskCreate(vRedLedControllerTask,
 800059e:	4b10      	ldr	r3, [pc, #64]	; (80005e0 <main+0x6c>)
 80005a0:	9301      	str	r3, [sp, #4]
 80005a2:	2301      	movs	r3, #1
 80005a4:	9300      	str	r3, [sp, #0]
 80005a6:	2300      	movs	r3, #0
 80005a8:	2264      	movs	r2, #100	; 0x64
 80005aa:	490e      	ldr	r1, [pc, #56]	; (80005e4 <main+0x70>)
 80005ac:	480e      	ldr	r0, [pc, #56]	; (80005e8 <main+0x74>)
 80005ae:	f002 ffb6 	bl	800351e <xTaskCreate>
 		  	  "Red Led Controller",100,NULL,1,&RedLedTask_Handle); //creamos la tarea 2
  xTaskCreate(vGreenLedControllerTask,
 80005b2:	4b0e      	ldr	r3, [pc, #56]	; (80005ec <main+0x78>)
 80005b4:	9301      	str	r3, [sp, #4]
 80005b6:	2301      	movs	r3, #1
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	2300      	movs	r3, #0
 80005bc:	2264      	movs	r2, #100	; 0x64
 80005be:	490c      	ldr	r1, [pc, #48]	; (80005f0 <main+0x7c>)
 80005c0:	480c      	ldr	r0, [pc, #48]	; (80005f4 <main+0x80>)
 80005c2:	f002 ffac 	bl	800351e <xTaskCreate>
 		  	  "Green Led Controller",100,NULL,1,&GreenLedTask_Handle); //creamos la tarea 3


  vTaskStartScheduler();//star the scheduler
 80005c6:	f003 f961 	bl	800388c <vTaskStartScheduler>

    /* USER CODE BEGIN 3 */
	  //HAL_UART_Transmit(&huart2, (uint8_t *)&msg, 1, HAL_MAX_DELAY);
	  //HAL_Delay(1000);
	 //SerialUartSendString("Hola Mundo\n");
	printf("Hola mundo \n\r");
 80005ca:	480b      	ldr	r0, [pc, #44]	; (80005f8 <main+0x84>)
 80005cc:	f004 fe4e 	bl	800526c <iprintf>
 80005d0:	e7fb      	b.n	80005ca <main+0x56>
 80005d2:	bf00      	nop
 80005d4:	200000e0 	.word	0x200000e0
 80005d8:	080061a0 	.word	0x080061a0
 80005dc:	080007d1 	.word	0x080007d1
 80005e0:	200000e4 	.word	0x200000e4
 80005e4:	080061b4 	.word	0x080061b4
 80005e8:	08000801 	.word	0x08000801
 80005ec:	200000e8 	.word	0x200000e8
 80005f0:	080061c8 	.word	0x080061c8
 80005f4:	08000831 	.word	0x08000831
 80005f8:	080061e0 	.word	0x080061e0

080005fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b094      	sub	sp, #80	; 0x50
 8000600:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000602:	f107 0320 	add.w	r3, r7, #32
 8000606:	2230      	movs	r2, #48	; 0x30
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f004 fe26 	bl	800525c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000610:	f107 030c 	add.w	r3, r7, #12
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
 800061e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000620:	2300      	movs	r3, #0
 8000622:	60bb      	str	r3, [r7, #8]
 8000624:	4b28      	ldr	r3, [pc, #160]	; (80006c8 <SystemClock_Config+0xcc>)
 8000626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000628:	4a27      	ldr	r2, [pc, #156]	; (80006c8 <SystemClock_Config+0xcc>)
 800062a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800062e:	6413      	str	r3, [r2, #64]	; 0x40
 8000630:	4b25      	ldr	r3, [pc, #148]	; (80006c8 <SystemClock_Config+0xcc>)
 8000632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000634:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000638:	60bb      	str	r3, [r7, #8]
 800063a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800063c:	2300      	movs	r3, #0
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	4b22      	ldr	r3, [pc, #136]	; (80006cc <SystemClock_Config+0xd0>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a21      	ldr	r2, [pc, #132]	; (80006cc <SystemClock_Config+0xd0>)
 8000646:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800064a:	6013      	str	r3, [r2, #0]
 800064c:	4b1f      	ldr	r3, [pc, #124]	; (80006cc <SystemClock_Config+0xd0>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000654:	607b      	str	r3, [r7, #4]
 8000656:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000658:	2302      	movs	r3, #2
 800065a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800065c:	2301      	movs	r3, #1
 800065e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000660:	2310      	movs	r3, #16
 8000662:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000664:	2302      	movs	r3, #2
 8000666:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000668:	2300      	movs	r3, #0
 800066a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800066c:	2308      	movs	r3, #8
 800066e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000670:	23a8      	movs	r3, #168	; 0xa8
 8000672:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000674:	2302      	movs	r3, #2
 8000676:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000678:	2304      	movs	r3, #4
 800067a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800067c:	f107 0320 	add.w	r3, r7, #32
 8000680:	4618      	mov	r0, r3
 8000682:	f000 fe11 	bl	80012a8 <HAL_RCC_OscConfig>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800068c:	f000 f906 	bl	800089c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000690:	230f      	movs	r3, #15
 8000692:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000694:	2302      	movs	r3, #2
 8000696:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800069c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006a8:	f107 030c 	add.w	r3, r7, #12
 80006ac:	2105      	movs	r1, #5
 80006ae:	4618      	mov	r0, r3
 80006b0:	f001 f872 	bl	8001798 <HAL_RCC_ClockConfig>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006ba:	f000 f8ef 	bl	800089c <Error_Handler>
  }
}
 80006be:	bf00      	nop
 80006c0:	3750      	adds	r7, #80	; 0x50
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40023800 	.word	0x40023800
 80006cc:	40007000 	.word	0x40007000

080006d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006d4:	4b11      	ldr	r3, [pc, #68]	; (800071c <MX_USART2_UART_Init+0x4c>)
 80006d6:	4a12      	ldr	r2, [pc, #72]	; (8000720 <MX_USART2_UART_Init+0x50>)
 80006d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006da:	4b10      	ldr	r3, [pc, #64]	; (800071c <MX_USART2_UART_Init+0x4c>)
 80006dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006e2:	4b0e      	ldr	r3, [pc, #56]	; (800071c <MX_USART2_UART_Init+0x4c>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006e8:	4b0c      	ldr	r3, [pc, #48]	; (800071c <MX_USART2_UART_Init+0x4c>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006ee:	4b0b      	ldr	r3, [pc, #44]	; (800071c <MX_USART2_UART_Init+0x4c>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006f4:	4b09      	ldr	r3, [pc, #36]	; (800071c <MX_USART2_UART_Init+0x4c>)
 80006f6:	220c      	movs	r2, #12
 80006f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006fa:	4b08      	ldr	r3, [pc, #32]	; (800071c <MX_USART2_UART_Init+0x4c>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000700:	4b06      	ldr	r3, [pc, #24]	; (800071c <MX_USART2_UART_Init+0x4c>)
 8000702:	2200      	movs	r2, #0
 8000704:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000706:	4805      	ldr	r0, [pc, #20]	; (800071c <MX_USART2_UART_Init+0x4c>)
 8000708:	f001 fd06 	bl	8002118 <HAL_UART_Init>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000712:	f000 f8c3 	bl	800089c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000716:	bf00      	nop
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	20000090 	.word	0x20000090
 8000720:	40004400 	.word	0x40004400

08000724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b088      	sub	sp, #32
 8000728:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072a:	f107 030c 	add.w	r3, r7, #12
 800072e:	2200      	movs	r2, #0
 8000730:	601a      	str	r2, [r3, #0]
 8000732:	605a      	str	r2, [r3, #4]
 8000734:	609a      	str	r2, [r3, #8]
 8000736:	60da      	str	r2, [r3, #12]
 8000738:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	60bb      	str	r3, [r7, #8]
 800073e:	4b19      	ldr	r3, [pc, #100]	; (80007a4 <MX_GPIO_Init+0x80>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	4a18      	ldr	r2, [pc, #96]	; (80007a4 <MX_GPIO_Init+0x80>)
 8000744:	f043 0301 	orr.w	r3, r3, #1
 8000748:	6313      	str	r3, [r2, #48]	; 0x30
 800074a:	4b16      	ldr	r3, [pc, #88]	; (80007a4 <MX_GPIO_Init+0x80>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	60bb      	str	r3, [r7, #8]
 8000754:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000756:	2300      	movs	r3, #0
 8000758:	607b      	str	r3, [r7, #4]
 800075a:	4b12      	ldr	r3, [pc, #72]	; (80007a4 <MX_GPIO_Init+0x80>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	4a11      	ldr	r2, [pc, #68]	; (80007a4 <MX_GPIO_Init+0x80>)
 8000760:	f043 0310 	orr.w	r3, r3, #16
 8000764:	6313      	str	r3, [r2, #48]	; 0x30
 8000766:	4b0f      	ldr	r3, [pc, #60]	; (80007a4 <MX_GPIO_Init+0x80>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	f003 0310 	and.w	r3, r3, #16
 800076e:	607b      	str	r3, [r7, #4]
 8000770:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, led_4_Pin|led_3_Pin|led_2_Pin|led_1_Pin, GPIO_PIN_RESET);
 8000772:	2200      	movs	r2, #0
 8000774:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000778:	480b      	ldr	r0, [pc, #44]	; (80007a8 <MX_GPIO_Init+0x84>)
 800077a:	f000 fd61 	bl	8001240 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : led_4_Pin led_3_Pin led_2_Pin led_1_Pin */
  GPIO_InitStruct.Pin = led_4_Pin|led_3_Pin|led_2_Pin|led_1_Pin;
 800077e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000782:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000784:	2301      	movs	r3, #1
 8000786:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000788:	2300      	movs	r3, #0
 800078a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078c:	2300      	movs	r3, #0
 800078e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000790:	f107 030c 	add.w	r3, r7, #12
 8000794:	4619      	mov	r1, r3
 8000796:	4804      	ldr	r0, [pc, #16]	; (80007a8 <MX_GPIO_Init+0x84>)
 8000798:	f000 fbb6 	bl	8000f08 <HAL_GPIO_Init>

}
 800079c:	bf00      	nop
 800079e:	3720      	adds	r7, #32
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40023800 	.word	0x40023800
 80007a8:	40021000 	.word	0x40021000

080007ac <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80007b4:	1d39      	adds	r1, r7, #4
 80007b6:	f04f 33ff 	mov.w	r3, #4294967295
 80007ba:	2201      	movs	r2, #1
 80007bc:	4803      	ldr	r0, [pc, #12]	; (80007cc <__io_putchar+0x20>)
 80007be:	f001 fcf8 	bl	80021b2 <HAL_UART_Transmit>
  return ch;
 80007c2:	687b      	ldr	r3, [r7, #4]
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	20000090 	.word	0x20000090

080007d0 <vBlueLedControllerTask>:

}

/*tarea controladora de led*/
void vBlueLedControllerTask(void *pvParameters)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	uint32_t cont1;
	while (1)
	{
		//printf("vBlueLedControllerTask running... \n\r");
		a++;
 80007d8:	4b07      	ldr	r3, [pc, #28]	; (80007f8 <vBlueLedControllerTask+0x28>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	3301      	adds	r3, #1
 80007de:	4a06      	ldr	r2, [pc, #24]	; (80007f8 <vBlueLedControllerTask+0x28>)
 80007e0:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(led_1_GPIO_Port, led_1_Pin);
 80007e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007e6:	4805      	ldr	r0, [pc, #20]	; (80007fc <vBlueLedControllerTask+0x2c>)
 80007e8:	f000 fd43 	bl	8001272 <HAL_GPIO_TogglePin>
		//change the red led task priority
		//vTaskPrioritySet(NULL, 1);//CHANGE THE PRIORITY OF ALL TASK
		//get the priority of the task
		//printf("Priority of task are:gren:%d,red:%d,blue:%d\n\r",green_task_priority,
		//		red_task_priority,blue_task_priority);
		HAL_Delay(1000);
 80007ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007f0:	f000 fa84 	bl	8000cfc <HAL_Delay>
		a++;
 80007f4:	e7f0      	b.n	80007d8 <vBlueLedControllerTask+0x8>
 80007f6:	bf00      	nop
 80007f8:	200000d4 	.word	0x200000d4
 80007fc:	40021000 	.word	0x40021000

08000800 <vRedLedControllerTask>:

}

//segunda tarea
void vRedLedControllerTask(void *pvParameters)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
	uint32_t cont2;
	while (1)
	{
		//printf("RedLedControllerTask running... \n\r");

		b++;
 8000808:	4b07      	ldr	r3, [pc, #28]	; (8000828 <vRedLedControllerTask+0x28>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	3301      	adds	r3, #1
 800080e:	4a06      	ldr	r2, [pc, #24]	; (8000828 <vRedLedControllerTask+0x28>)
 8000810:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(led_2_GPIO_Port, led_2_Pin);
 8000812:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000816:	4805      	ldr	r0, [pc, #20]	; (800082c <vRedLedControllerTask+0x2c>)
 8000818:	f000 fd2b 	bl	8001272 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 800081c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000820:	f000 fa6c 	bl	8000cfc <HAL_Delay>
		b++;
 8000824:	e7f0      	b.n	8000808 <vRedLedControllerTask+0x8>
 8000826:	bf00      	nop
 8000828:	200000d8 	.word	0x200000d8
 800082c:	40021000 	.word	0x40021000

08000830 <vGreenLedControllerTask>:
	}

}
//tercera tarea
void vGreenLedControllerTask(void *pvParameters)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]

	uint32_t cont3;
	uint8_t conter=0;
 8000838:	2300      	movs	r3, #0
 800083a:	73fb      	strb	r3, [r7, #15]
	while (1)
	{
		//printf("GreenLedControllerTask running... \n\r");
		//HAL_GPIO_TogglePin(led_2_GPIO_Port, led_2_Pin);
		//HAL_GPIO_WritePin(led_2_GPIO_Port, led_2_Pin, GPIO_PIN_SET);
		c++;
 800083c:	4b0b      	ldr	r3, [pc, #44]	; (800086c <vGreenLedControllerTask+0x3c>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	3301      	adds	r3, #1
 8000842:	4a0a      	ldr	r2, [pc, #40]	; (800086c <vGreenLedControllerTask+0x3c>)
 8000844:	6013      	str	r3, [r2, #0]

		HAL_GPIO_TogglePin(led_3_GPIO_Port, led_3_Pin);
 8000846:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800084a:	4809      	ldr	r0, [pc, #36]	; (8000870 <vGreenLedControllerTask+0x40>)
 800084c:	f000 fd11 	bl	8001272 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8000850:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000854:	f000 fa52 	bl	8000cfc <HAL_Delay>
		if(c>=20)
 8000858:	4b04      	ldr	r3, [pc, #16]	; (800086c <vGreenLedControllerTask+0x3c>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	2b13      	cmp	r3, #19
 800085e:	d9ed      	bls.n	800083c <vGreenLedControllerTask+0xc>
		{

			//vTaskResume(BlueLedTask_Handle);//resume the task after 20 ticks
			vTaskDelete(GreenLedTask_Handle);
 8000860:	4b04      	ldr	r3, [pc, #16]	; (8000874 <vGreenLedControllerTask+0x44>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4618      	mov	r0, r3
 8000866:	f002 ff9f 	bl	80037a8 <vTaskDelete>
		c++;
 800086a:	e7e7      	b.n	800083c <vGreenLedControllerTask+0xc>
 800086c:	200000dc 	.word	0x200000dc
 8000870:	40021000 	.word	0x40021000
 8000874:	200000e8 	.word	0x200000e8

08000878 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a04      	ldr	r2, [pc, #16]	; (8000898 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d101      	bne.n	800088e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800088a:	f000 fa17 	bl	8000cbc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800088e:	bf00      	nop
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40010000 	.word	0x40010000

0800089c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a0:	b672      	cpsid	i
}
 80008a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a4:	e7fe      	b.n	80008a4 <Error_Handler+0x8>
	...

080008a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	607b      	str	r3, [r7, #4]
 80008b2:	4b12      	ldr	r3, [pc, #72]	; (80008fc <HAL_MspInit+0x54>)
 80008b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008b6:	4a11      	ldr	r2, [pc, #68]	; (80008fc <HAL_MspInit+0x54>)
 80008b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008bc:	6453      	str	r3, [r2, #68]	; 0x44
 80008be:	4b0f      	ldr	r3, [pc, #60]	; (80008fc <HAL_MspInit+0x54>)
 80008c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	603b      	str	r3, [r7, #0]
 80008ce:	4b0b      	ldr	r3, [pc, #44]	; (80008fc <HAL_MspInit+0x54>)
 80008d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d2:	4a0a      	ldr	r2, [pc, #40]	; (80008fc <HAL_MspInit+0x54>)
 80008d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008d8:	6413      	str	r3, [r2, #64]	; 0x40
 80008da:	4b08      	ldr	r3, [pc, #32]	; (80008fc <HAL_MspInit+0x54>)
 80008dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e2:	603b      	str	r3, [r7, #0]
 80008e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008e6:	2200      	movs	r2, #0
 80008e8:	210f      	movs	r1, #15
 80008ea:	f06f 0001 	mvn.w	r0, #1
 80008ee:	f000 fae1 	bl	8000eb4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008f2:	bf00      	nop
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	40023800 	.word	0x40023800

08000900 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b08a      	sub	sp, #40	; 0x28
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000908:	f107 0314 	add.w	r3, r7, #20
 800090c:	2200      	movs	r2, #0
 800090e:	601a      	str	r2, [r3, #0]
 8000910:	605a      	str	r2, [r3, #4]
 8000912:	609a      	str	r2, [r3, #8]
 8000914:	60da      	str	r2, [r3, #12]
 8000916:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a19      	ldr	r2, [pc, #100]	; (8000984 <HAL_UART_MspInit+0x84>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d12b      	bne.n	800097a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	613b      	str	r3, [r7, #16]
 8000926:	4b18      	ldr	r3, [pc, #96]	; (8000988 <HAL_UART_MspInit+0x88>)
 8000928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092a:	4a17      	ldr	r2, [pc, #92]	; (8000988 <HAL_UART_MspInit+0x88>)
 800092c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000930:	6413      	str	r3, [r2, #64]	; 0x40
 8000932:	4b15      	ldr	r3, [pc, #84]	; (8000988 <HAL_UART_MspInit+0x88>)
 8000934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800093a:	613b      	str	r3, [r7, #16]
 800093c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800093e:	2300      	movs	r3, #0
 8000940:	60fb      	str	r3, [r7, #12]
 8000942:	4b11      	ldr	r3, [pc, #68]	; (8000988 <HAL_UART_MspInit+0x88>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000946:	4a10      	ldr	r2, [pc, #64]	; (8000988 <HAL_UART_MspInit+0x88>)
 8000948:	f043 0301 	orr.w	r3, r3, #1
 800094c:	6313      	str	r3, [r2, #48]	; 0x30
 800094e:	4b0e      	ldr	r3, [pc, #56]	; (8000988 <HAL_UART_MspInit+0x88>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000952:	f003 0301 	and.w	r3, r3, #1
 8000956:	60fb      	str	r3, [r7, #12]
 8000958:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800095a:	230c      	movs	r3, #12
 800095c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095e:	2302      	movs	r3, #2
 8000960:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000966:	2303      	movs	r3, #3
 8000968:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800096a:	2307      	movs	r3, #7
 800096c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096e:	f107 0314 	add.w	r3, r7, #20
 8000972:	4619      	mov	r1, r3
 8000974:	4805      	ldr	r0, [pc, #20]	; (800098c <HAL_UART_MspInit+0x8c>)
 8000976:	f000 fac7 	bl	8000f08 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800097a:	bf00      	nop
 800097c:	3728      	adds	r7, #40	; 0x28
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40004400 	.word	0x40004400
 8000988:	40023800 	.word	0x40023800
 800098c:	40020000 	.word	0x40020000

08000990 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08c      	sub	sp, #48	; 0x30
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000998:	2300      	movs	r3, #0
 800099a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 800099c:	2300      	movs	r3, #0
 800099e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80009a0:	2300      	movs	r3, #0
 80009a2:	60bb      	str	r3, [r7, #8]
 80009a4:	4b2f      	ldr	r3, [pc, #188]	; (8000a64 <HAL_InitTick+0xd4>)
 80009a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009a8:	4a2e      	ldr	r2, [pc, #184]	; (8000a64 <HAL_InitTick+0xd4>)
 80009aa:	f043 0301 	orr.w	r3, r3, #1
 80009ae:	6453      	str	r3, [r2, #68]	; 0x44
 80009b0:	4b2c      	ldr	r3, [pc, #176]	; (8000a64 <HAL_InitTick+0xd4>)
 80009b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b4:	f003 0301 	and.w	r3, r3, #1
 80009b8:	60bb      	str	r3, [r7, #8]
 80009ba:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009bc:	f107 020c 	add.w	r2, r7, #12
 80009c0:	f107 0310 	add.w	r3, r7, #16
 80009c4:	4611      	mov	r1, r2
 80009c6:	4618      	mov	r0, r3
 80009c8:	f001 f8c6 	bl	8001b58 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80009cc:	f001 f8b0 	bl	8001b30 <HAL_RCC_GetPCLK2Freq>
 80009d0:	4603      	mov	r3, r0
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009d8:	4a23      	ldr	r2, [pc, #140]	; (8000a68 <HAL_InitTick+0xd8>)
 80009da:	fba2 2303 	umull	r2, r3, r2, r3
 80009de:	0c9b      	lsrs	r3, r3, #18
 80009e0:	3b01      	subs	r3, #1
 80009e2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80009e4:	4b21      	ldr	r3, [pc, #132]	; (8000a6c <HAL_InitTick+0xdc>)
 80009e6:	4a22      	ldr	r2, [pc, #136]	; (8000a70 <HAL_InitTick+0xe0>)
 80009e8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80009ea:	4b20      	ldr	r3, [pc, #128]	; (8000a6c <HAL_InitTick+0xdc>)
 80009ec:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009f0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80009f2:	4a1e      	ldr	r2, [pc, #120]	; (8000a6c <HAL_InitTick+0xdc>)
 80009f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80009f8:	4b1c      	ldr	r3, [pc, #112]	; (8000a6c <HAL_InitTick+0xdc>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009fe:	4b1b      	ldr	r3, [pc, #108]	; (8000a6c <HAL_InitTick+0xdc>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a04:	4b19      	ldr	r3, [pc, #100]	; (8000a6c <HAL_InitTick+0xdc>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000a0a:	4818      	ldr	r0, [pc, #96]	; (8000a6c <HAL_InitTick+0xdc>)
 8000a0c:	f001 f8d6 	bl	8001bbc <HAL_TIM_Base_Init>
 8000a10:	4603      	mov	r3, r0
 8000a12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000a16:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d11b      	bne.n	8000a56 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000a1e:	4813      	ldr	r0, [pc, #76]	; (8000a6c <HAL_InitTick+0xdc>)
 8000a20:	f001 f926 	bl	8001c70 <HAL_TIM_Base_Start_IT>
 8000a24:	4603      	mov	r3, r0
 8000a26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000a2a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d111      	bne.n	8000a56 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a32:	2019      	movs	r0, #25
 8000a34:	f000 fa5a 	bl	8000eec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2b0f      	cmp	r3, #15
 8000a3c:	d808      	bhi.n	8000a50 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	6879      	ldr	r1, [r7, #4]
 8000a42:	2019      	movs	r0, #25
 8000a44:	f000 fa36 	bl	8000eb4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a48:	4a0a      	ldr	r2, [pc, #40]	; (8000a74 <HAL_InitTick+0xe4>)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	6013      	str	r3, [r2, #0]
 8000a4e:	e002      	b.n	8000a56 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000a50:	2301      	movs	r3, #1
 8000a52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000a56:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3730      	adds	r7, #48	; 0x30
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	40023800 	.word	0x40023800
 8000a68:	431bde83 	.word	0x431bde83
 8000a6c:	200000ec 	.word	0x200000ec
 8000a70:	40010000 	.word	0x40010000
 8000a74:	20000004 	.word	0x20000004

08000a78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a7c:	e7fe      	b.n	8000a7c <NMI_Handler+0x4>

08000a7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a82:	e7fe      	b.n	8000a82 <HardFault_Handler+0x4>

08000a84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a88:	e7fe      	b.n	8000a88 <MemManage_Handler+0x4>

08000a8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a8e:	e7fe      	b.n	8000a8e <BusFault_Handler+0x4>

08000a90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a94:	e7fe      	b.n	8000a94 <UsageFault_Handler+0x4>

08000a96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a96:	b480      	push	{r7}
 8000a98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a9a:	bf00      	nop
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr

08000aa4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000aa8:	4802      	ldr	r0, [pc, #8]	; (8000ab4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000aaa:	f001 f951 	bl	8001d50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	200000ec 	.word	0x200000ec

08000ab8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b086      	sub	sp, #24
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	60f8      	str	r0, [r7, #12]
 8000ac0:	60b9      	str	r1, [r7, #8]
 8000ac2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	617b      	str	r3, [r7, #20]
 8000ac8:	e00a      	b.n	8000ae0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000aca:	f3af 8000 	nop.w
 8000ace:	4601      	mov	r1, r0
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	1c5a      	adds	r2, r3, #1
 8000ad4:	60ba      	str	r2, [r7, #8]
 8000ad6:	b2ca      	uxtb	r2, r1
 8000ad8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	3301      	adds	r3, #1
 8000ade:	617b      	str	r3, [r7, #20]
 8000ae0:	697a      	ldr	r2, [r7, #20]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	dbf0      	blt.n	8000aca <_read+0x12>
	}

return len;
 8000ae8:	687b      	ldr	r3, [r7, #4]
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	3718      	adds	r7, #24
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}

08000af2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	b086      	sub	sp, #24
 8000af6:	af00      	add	r7, sp, #0
 8000af8:	60f8      	str	r0, [r7, #12]
 8000afa:	60b9      	str	r1, [r7, #8]
 8000afc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000afe:	2300      	movs	r3, #0
 8000b00:	617b      	str	r3, [r7, #20]
 8000b02:	e009      	b.n	8000b18 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	1c5a      	adds	r2, r3, #1
 8000b08:	60ba      	str	r2, [r7, #8]
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f7ff fe4d 	bl	80007ac <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	3301      	adds	r3, #1
 8000b16:	617b      	str	r3, [r7, #20]
 8000b18:	697a      	ldr	r2, [r7, #20]
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	dbf1      	blt.n	8000b04 <_write+0x12>
	}
	return len;
 8000b20:	687b      	ldr	r3, [r7, #4]
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	3718      	adds	r7, #24
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}

08000b2a <_close>:

int _close(int file)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	b083      	sub	sp, #12
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	6078      	str	r0, [r7, #4]
	return -1;
 8000b32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	370c      	adds	r7, #12
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr

08000b42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b42:	b480      	push	{r7}
 8000b44:	b083      	sub	sp, #12
 8000b46:	af00      	add	r7, sp, #0
 8000b48:	6078      	str	r0, [r7, #4]
 8000b4a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b52:	605a      	str	r2, [r3, #4]
	return 0;
 8000b54:	2300      	movs	r3, #0
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr

08000b62 <_isatty>:

int _isatty(int file)
{
 8000b62:	b480      	push	{r7}
 8000b64:	b083      	sub	sp, #12
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	6078      	str	r0, [r7, #4]
	return 1;
 8000b6a:	2301      	movs	r3, #1
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	370c      	adds	r7, #12
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr

08000b78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b085      	sub	sp, #20
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	60f8      	str	r0, [r7, #12]
 8000b80:	60b9      	str	r1, [r7, #8]
 8000b82:	607a      	str	r2, [r7, #4]
	return 0;
 8000b84:	2300      	movs	r3, #0
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3714      	adds	r7, #20
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
	...

08000b94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b086      	sub	sp, #24
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b9c:	4a14      	ldr	r2, [pc, #80]	; (8000bf0 <_sbrk+0x5c>)
 8000b9e:	4b15      	ldr	r3, [pc, #84]	; (8000bf4 <_sbrk+0x60>)
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ba8:	4b13      	ldr	r3, [pc, #76]	; (8000bf8 <_sbrk+0x64>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d102      	bne.n	8000bb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bb0:	4b11      	ldr	r3, [pc, #68]	; (8000bf8 <_sbrk+0x64>)
 8000bb2:	4a12      	ldr	r2, [pc, #72]	; (8000bfc <_sbrk+0x68>)
 8000bb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bb6:	4b10      	ldr	r3, [pc, #64]	; (8000bf8 <_sbrk+0x64>)
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	d207      	bcs.n	8000bd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bc4:	f004 fb12 	bl	80051ec <__errno>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	220c      	movs	r2, #12
 8000bcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd2:	e009      	b.n	8000be8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bd4:	4b08      	ldr	r3, [pc, #32]	; (8000bf8 <_sbrk+0x64>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bda:	4b07      	ldr	r3, [pc, #28]	; (8000bf8 <_sbrk+0x64>)
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	4413      	add	r3, r2
 8000be2:	4a05      	ldr	r2, [pc, #20]	; (8000bf8 <_sbrk+0x64>)
 8000be4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000be6:	68fb      	ldr	r3, [r7, #12]
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3718      	adds	r7, #24
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	20020000 	.word	0x20020000
 8000bf4:	00000400 	.word	0x00000400
 8000bf8:	20000134 	.word	0x20000134
 8000bfc:	20004a98 	.word	0x20004a98

08000c00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c04:	4b06      	ldr	r3, [pc, #24]	; (8000c20 <SystemInit+0x20>)
 8000c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c0a:	4a05      	ldr	r2, [pc, #20]	; (8000c20 <SystemInit+0x20>)
 8000c0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	e000ed00 	.word	0xe000ed00

08000c24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c5c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c28:	480d      	ldr	r0, [pc, #52]	; (8000c60 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c2a:	490e      	ldr	r1, [pc, #56]	; (8000c64 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c2c:	4a0e      	ldr	r2, [pc, #56]	; (8000c68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c30:	e002      	b.n	8000c38 <LoopCopyDataInit>

08000c32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c36:	3304      	adds	r3, #4

08000c38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c3c:	d3f9      	bcc.n	8000c32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c3e:	4a0b      	ldr	r2, [pc, #44]	; (8000c6c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c40:	4c0b      	ldr	r4, [pc, #44]	; (8000c70 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c44:	e001      	b.n	8000c4a <LoopFillZerobss>

08000c46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c48:	3204      	adds	r2, #4

08000c4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c4c:	d3fb      	bcc.n	8000c46 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c4e:	f7ff ffd7 	bl	8000c00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c52:	f004 fad1 	bl	80051f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c56:	f7ff fc8d 	bl	8000574 <main>
  bx  lr    
 8000c5a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c5c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c64:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000c68:	080062c8 	.word	0x080062c8
  ldr r2, =_sbss
 8000c6c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000c70:	20004a98 	.word	0x20004a98

08000c74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c74:	e7fe      	b.n	8000c74 <ADC_IRQHandler>
	...

08000c78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c7c:	4b0e      	ldr	r3, [pc, #56]	; (8000cb8 <HAL_Init+0x40>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a0d      	ldr	r2, [pc, #52]	; (8000cb8 <HAL_Init+0x40>)
 8000c82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c88:	4b0b      	ldr	r3, [pc, #44]	; (8000cb8 <HAL_Init+0x40>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a0a      	ldr	r2, [pc, #40]	; (8000cb8 <HAL_Init+0x40>)
 8000c8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c94:	4b08      	ldr	r3, [pc, #32]	; (8000cb8 <HAL_Init+0x40>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a07      	ldr	r2, [pc, #28]	; (8000cb8 <HAL_Init+0x40>)
 8000c9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ca0:	2003      	movs	r0, #3
 8000ca2:	f000 f8fc 	bl	8000e9e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ca6:	200f      	movs	r0, #15
 8000ca8:	f7ff fe72 	bl	8000990 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cac:	f7ff fdfc 	bl	80008a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cb0:	2300      	movs	r3, #0
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	40023c00 	.word	0x40023c00

08000cbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cc0:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <HAL_IncTick+0x20>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <HAL_IncTick+0x24>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4413      	add	r3, r2
 8000ccc:	4a04      	ldr	r2, [pc, #16]	; (8000ce0 <HAL_IncTick+0x24>)
 8000cce:	6013      	str	r3, [r2, #0]
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	20000008 	.word	0x20000008
 8000ce0:	20000138 	.word	0x20000138

08000ce4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ce8:	4b03      	ldr	r3, [pc, #12]	; (8000cf8 <HAL_GetTick+0x14>)
 8000cea:	681b      	ldr	r3, [r3, #0]
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	20000138 	.word	0x20000138

08000cfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d04:	f7ff ffee 	bl	8000ce4 <HAL_GetTick>
 8000d08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d14:	d005      	beq.n	8000d22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d16:	4b0a      	ldr	r3, [pc, #40]	; (8000d40 <HAL_Delay+0x44>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	4413      	add	r3, r2
 8000d20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d22:	bf00      	nop
 8000d24:	f7ff ffde 	bl	8000ce4 <HAL_GetTick>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	68bb      	ldr	r3, [r7, #8]
 8000d2c:	1ad3      	subs	r3, r2, r3
 8000d2e:	68fa      	ldr	r2, [r7, #12]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d8f7      	bhi.n	8000d24 <HAL_Delay+0x28>
  {
  }
}
 8000d34:	bf00      	nop
 8000d36:	bf00      	nop
 8000d38:	3710      	adds	r7, #16
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	20000008 	.word	0x20000008

08000d44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	f003 0307 	and.w	r3, r3, #7
 8000d52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d54:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <__NVIC_SetPriorityGrouping+0x44>)
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d5a:	68ba      	ldr	r2, [r7, #8]
 8000d5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d60:	4013      	ands	r3, r2
 8000d62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d76:	4a04      	ldr	r2, [pc, #16]	; (8000d88 <__NVIC_SetPriorityGrouping+0x44>)
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	60d3      	str	r3, [r2, #12]
}
 8000d7c:	bf00      	nop
 8000d7e:	3714      	adds	r7, #20
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d90:	4b04      	ldr	r3, [pc, #16]	; (8000da4 <__NVIC_GetPriorityGrouping+0x18>)
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	0a1b      	lsrs	r3, r3, #8
 8000d96:	f003 0307 	and.w	r3, r3, #7
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	e000ed00 	.word	0xe000ed00

08000da8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	4603      	mov	r3, r0
 8000db0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	db0b      	blt.n	8000dd2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	f003 021f 	and.w	r2, r3, #31
 8000dc0:	4907      	ldr	r1, [pc, #28]	; (8000de0 <__NVIC_EnableIRQ+0x38>)
 8000dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc6:	095b      	lsrs	r3, r3, #5
 8000dc8:	2001      	movs	r0, #1
 8000dca:	fa00 f202 	lsl.w	r2, r0, r2
 8000dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dd2:	bf00      	nop
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	e000e100 	.word	0xe000e100

08000de4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	6039      	str	r1, [r7, #0]
 8000dee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	db0a      	blt.n	8000e0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	490c      	ldr	r1, [pc, #48]	; (8000e30 <__NVIC_SetPriority+0x4c>)
 8000dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e02:	0112      	lsls	r2, r2, #4
 8000e04:	b2d2      	uxtb	r2, r2
 8000e06:	440b      	add	r3, r1
 8000e08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e0c:	e00a      	b.n	8000e24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	b2da      	uxtb	r2, r3
 8000e12:	4908      	ldr	r1, [pc, #32]	; (8000e34 <__NVIC_SetPriority+0x50>)
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	f003 030f 	and.w	r3, r3, #15
 8000e1a:	3b04      	subs	r3, #4
 8000e1c:	0112      	lsls	r2, r2, #4
 8000e1e:	b2d2      	uxtb	r2, r2
 8000e20:	440b      	add	r3, r1
 8000e22:	761a      	strb	r2, [r3, #24]
}
 8000e24:	bf00      	nop
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	e000e100 	.word	0xe000e100
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b089      	sub	sp, #36	; 0x24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	f003 0307 	and.w	r3, r3, #7
 8000e4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e4c:	69fb      	ldr	r3, [r7, #28]
 8000e4e:	f1c3 0307 	rsb	r3, r3, #7
 8000e52:	2b04      	cmp	r3, #4
 8000e54:	bf28      	it	cs
 8000e56:	2304      	movcs	r3, #4
 8000e58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	3304      	adds	r3, #4
 8000e5e:	2b06      	cmp	r3, #6
 8000e60:	d902      	bls.n	8000e68 <NVIC_EncodePriority+0x30>
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	3b03      	subs	r3, #3
 8000e66:	e000      	b.n	8000e6a <NVIC_EncodePriority+0x32>
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	43da      	mvns	r2, r3
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	401a      	ands	r2, r3
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e80:	f04f 31ff 	mov.w	r1, #4294967295
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	fa01 f303 	lsl.w	r3, r1, r3
 8000e8a:	43d9      	mvns	r1, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e90:	4313      	orrs	r3, r2
         );
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3724      	adds	r7, #36	; 0x24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr

08000e9e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b082      	sub	sp, #8
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ea6:	6878      	ldr	r0, [r7, #4]
 8000ea8:	f7ff ff4c 	bl	8000d44 <__NVIC_SetPriorityGrouping>
}
 8000eac:	bf00      	nop
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
 8000ec0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ec6:	f7ff ff61 	bl	8000d8c <__NVIC_GetPriorityGrouping>
 8000eca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ecc:	687a      	ldr	r2, [r7, #4]
 8000ece:	68b9      	ldr	r1, [r7, #8]
 8000ed0:	6978      	ldr	r0, [r7, #20]
 8000ed2:	f7ff ffb1 	bl	8000e38 <NVIC_EncodePriority>
 8000ed6:	4602      	mov	r2, r0
 8000ed8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000edc:	4611      	mov	r1, r2
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff ff80 	bl	8000de4 <__NVIC_SetPriority>
}
 8000ee4:	bf00      	nop
 8000ee6:	3718      	adds	r7, #24
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}

08000eec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff ff54 	bl	8000da8 <__NVIC_EnableIRQ>
}
 8000f00:	bf00      	nop
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b089      	sub	sp, #36	; 0x24
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f12:	2300      	movs	r3, #0
 8000f14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f16:	2300      	movs	r3, #0
 8000f18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f1e:	2300      	movs	r3, #0
 8000f20:	61fb      	str	r3, [r7, #28]
 8000f22:	e16b      	b.n	80011fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f24:	2201      	movs	r2, #1
 8000f26:	69fb      	ldr	r3, [r7, #28]
 8000f28:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	697a      	ldr	r2, [r7, #20]
 8000f34:	4013      	ands	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	f040 815a 	bne.w	80011f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	f003 0303 	and.w	r3, r3, #3
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d005      	beq.n	8000f5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d130      	bne.n	8000fbc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f60:	69fb      	ldr	r3, [r7, #28]
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	2203      	movs	r2, #3
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	69ba      	ldr	r2, [r7, #24]
 8000f6e:	4013      	ands	r3, r2
 8000f70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	68da      	ldr	r2, [r3, #12]
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	4313      	orrs	r3, r2
 8000f82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	69ba      	ldr	r2, [r7, #24]
 8000f88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f90:	2201      	movs	r2, #1
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	091b      	lsrs	r3, r3, #4
 8000fa6:	f003 0201 	and.w	r2, r3, #1
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f003 0303 	and.w	r3, r3, #3
 8000fc4:	2b03      	cmp	r3, #3
 8000fc6:	d017      	beq.n	8000ff8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	2203      	movs	r2, #3
 8000fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd8:	43db      	mvns	r3, r3
 8000fda:	69ba      	ldr	r2, [r7, #24]
 8000fdc:	4013      	ands	r3, r2
 8000fde:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	689a      	ldr	r2, [r3, #8]
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f003 0303 	and.w	r3, r3, #3
 8001000:	2b02      	cmp	r3, #2
 8001002:	d123      	bne.n	800104c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	08da      	lsrs	r2, r3, #3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3208      	adds	r2, #8
 800100c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001010:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	f003 0307 	and.w	r3, r3, #7
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	220f      	movs	r2, #15
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	43db      	mvns	r3, r3
 8001022:	69ba      	ldr	r2, [r7, #24]
 8001024:	4013      	ands	r3, r2
 8001026:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	691a      	ldr	r2, [r3, #16]
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	f003 0307 	and.w	r3, r3, #7
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	69ba      	ldr	r2, [r7, #24]
 800103a:	4313      	orrs	r3, r2
 800103c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	08da      	lsrs	r2, r3, #3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	3208      	adds	r2, #8
 8001046:	69b9      	ldr	r1, [r7, #24]
 8001048:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	2203      	movs	r2, #3
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	43db      	mvns	r3, r3
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	4013      	ands	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f003 0203 	and.w	r2, r3, #3
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	4313      	orrs	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001088:	2b00      	cmp	r3, #0
 800108a:	f000 80b4 	beq.w	80011f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800108e:	2300      	movs	r3, #0
 8001090:	60fb      	str	r3, [r7, #12]
 8001092:	4b60      	ldr	r3, [pc, #384]	; (8001214 <HAL_GPIO_Init+0x30c>)
 8001094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001096:	4a5f      	ldr	r2, [pc, #380]	; (8001214 <HAL_GPIO_Init+0x30c>)
 8001098:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800109c:	6453      	str	r3, [r2, #68]	; 0x44
 800109e:	4b5d      	ldr	r3, [pc, #372]	; (8001214 <HAL_GPIO_Init+0x30c>)
 80010a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010aa:	4a5b      	ldr	r2, [pc, #364]	; (8001218 <HAL_GPIO_Init+0x310>)
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	089b      	lsrs	r3, r3, #2
 80010b0:	3302      	adds	r3, #2
 80010b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	f003 0303 	and.w	r3, r3, #3
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	220f      	movs	r2, #15
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	43db      	mvns	r3, r3
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	4013      	ands	r3, r2
 80010cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a52      	ldr	r2, [pc, #328]	; (800121c <HAL_GPIO_Init+0x314>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d02b      	beq.n	800112e <HAL_GPIO_Init+0x226>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a51      	ldr	r2, [pc, #324]	; (8001220 <HAL_GPIO_Init+0x318>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d025      	beq.n	800112a <HAL_GPIO_Init+0x222>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a50      	ldr	r2, [pc, #320]	; (8001224 <HAL_GPIO_Init+0x31c>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d01f      	beq.n	8001126 <HAL_GPIO_Init+0x21e>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a4f      	ldr	r2, [pc, #316]	; (8001228 <HAL_GPIO_Init+0x320>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d019      	beq.n	8001122 <HAL_GPIO_Init+0x21a>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a4e      	ldr	r2, [pc, #312]	; (800122c <HAL_GPIO_Init+0x324>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d013      	beq.n	800111e <HAL_GPIO_Init+0x216>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a4d      	ldr	r2, [pc, #308]	; (8001230 <HAL_GPIO_Init+0x328>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d00d      	beq.n	800111a <HAL_GPIO_Init+0x212>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a4c      	ldr	r2, [pc, #304]	; (8001234 <HAL_GPIO_Init+0x32c>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d007      	beq.n	8001116 <HAL_GPIO_Init+0x20e>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a4b      	ldr	r2, [pc, #300]	; (8001238 <HAL_GPIO_Init+0x330>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d101      	bne.n	8001112 <HAL_GPIO_Init+0x20a>
 800110e:	2307      	movs	r3, #7
 8001110:	e00e      	b.n	8001130 <HAL_GPIO_Init+0x228>
 8001112:	2308      	movs	r3, #8
 8001114:	e00c      	b.n	8001130 <HAL_GPIO_Init+0x228>
 8001116:	2306      	movs	r3, #6
 8001118:	e00a      	b.n	8001130 <HAL_GPIO_Init+0x228>
 800111a:	2305      	movs	r3, #5
 800111c:	e008      	b.n	8001130 <HAL_GPIO_Init+0x228>
 800111e:	2304      	movs	r3, #4
 8001120:	e006      	b.n	8001130 <HAL_GPIO_Init+0x228>
 8001122:	2303      	movs	r3, #3
 8001124:	e004      	b.n	8001130 <HAL_GPIO_Init+0x228>
 8001126:	2302      	movs	r3, #2
 8001128:	e002      	b.n	8001130 <HAL_GPIO_Init+0x228>
 800112a:	2301      	movs	r3, #1
 800112c:	e000      	b.n	8001130 <HAL_GPIO_Init+0x228>
 800112e:	2300      	movs	r3, #0
 8001130:	69fa      	ldr	r2, [r7, #28]
 8001132:	f002 0203 	and.w	r2, r2, #3
 8001136:	0092      	lsls	r2, r2, #2
 8001138:	4093      	lsls	r3, r2
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	4313      	orrs	r3, r2
 800113e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001140:	4935      	ldr	r1, [pc, #212]	; (8001218 <HAL_GPIO_Init+0x310>)
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	089b      	lsrs	r3, r3, #2
 8001146:	3302      	adds	r3, #2
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800114e:	4b3b      	ldr	r3, [pc, #236]	; (800123c <HAL_GPIO_Init+0x334>)
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	43db      	mvns	r3, r3
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	4013      	ands	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d003      	beq.n	8001172 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	4313      	orrs	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001172:	4a32      	ldr	r2, [pc, #200]	; (800123c <HAL_GPIO_Init+0x334>)
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001178:	4b30      	ldr	r3, [pc, #192]	; (800123c <HAL_GPIO_Init+0x334>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	43db      	mvns	r3, r3
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	4013      	ands	r3, r2
 8001186:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001190:	2b00      	cmp	r3, #0
 8001192:	d003      	beq.n	800119c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	4313      	orrs	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800119c:	4a27      	ldr	r2, [pc, #156]	; (800123c <HAL_GPIO_Init+0x334>)
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011a2:	4b26      	ldr	r3, [pc, #152]	; (800123c <HAL_GPIO_Init+0x334>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	43db      	mvns	r3, r3
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	4013      	ands	r3, r2
 80011b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d003      	beq.n	80011c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	4313      	orrs	r3, r2
 80011c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011c6:	4a1d      	ldr	r2, [pc, #116]	; (800123c <HAL_GPIO_Init+0x334>)
 80011c8:	69bb      	ldr	r3, [r7, #24]
 80011ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011cc:	4b1b      	ldr	r3, [pc, #108]	; (800123c <HAL_GPIO_Init+0x334>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	43db      	mvns	r3, r3
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	4013      	ands	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d003      	beq.n	80011f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011f0:	4a12      	ldr	r2, [pc, #72]	; (800123c <HAL_GPIO_Init+0x334>)
 80011f2:	69bb      	ldr	r3, [r7, #24]
 80011f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	3301      	adds	r3, #1
 80011fa:	61fb      	str	r3, [r7, #28]
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	2b0f      	cmp	r3, #15
 8001200:	f67f ae90 	bls.w	8000f24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001204:	bf00      	nop
 8001206:	bf00      	nop
 8001208:	3724      	adds	r7, #36	; 0x24
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	40023800 	.word	0x40023800
 8001218:	40013800 	.word	0x40013800
 800121c:	40020000 	.word	0x40020000
 8001220:	40020400 	.word	0x40020400
 8001224:	40020800 	.word	0x40020800
 8001228:	40020c00 	.word	0x40020c00
 800122c:	40021000 	.word	0x40021000
 8001230:	40021400 	.word	0x40021400
 8001234:	40021800 	.word	0x40021800
 8001238:	40021c00 	.word	0x40021c00
 800123c:	40013c00 	.word	0x40013c00

08001240 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	460b      	mov	r3, r1
 800124a:	807b      	strh	r3, [r7, #2]
 800124c:	4613      	mov	r3, r2
 800124e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001250:	787b      	ldrb	r3, [r7, #1]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d003      	beq.n	800125e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001256:	887a      	ldrh	r2, [r7, #2]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800125c:	e003      	b.n	8001266 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800125e:	887b      	ldrh	r3, [r7, #2]
 8001260:	041a      	lsls	r2, r3, #16
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	619a      	str	r2, [r3, #24]
}
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001272:	b480      	push	{r7}
 8001274:	b085      	sub	sp, #20
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
 800127a:	460b      	mov	r3, r1
 800127c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	695b      	ldr	r3, [r3, #20]
 8001282:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001284:	887a      	ldrh	r2, [r7, #2]
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	4013      	ands	r3, r2
 800128a:	041a      	lsls	r2, r3, #16
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	43d9      	mvns	r1, r3
 8001290:	887b      	ldrh	r3, [r7, #2]
 8001292:	400b      	ands	r3, r1
 8001294:	431a      	orrs	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	619a      	str	r2, [r3, #24]
}
 800129a:	bf00      	nop
 800129c:	3714      	adds	r7, #20
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr
	...

080012a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d101      	bne.n	80012ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e267      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d075      	beq.n	80013b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012c6:	4b88      	ldr	r3, [pc, #544]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	f003 030c 	and.w	r3, r3, #12
 80012ce:	2b04      	cmp	r3, #4
 80012d0:	d00c      	beq.n	80012ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012d2:	4b85      	ldr	r3, [pc, #532]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012da:	2b08      	cmp	r3, #8
 80012dc:	d112      	bne.n	8001304 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012de:	4b82      	ldr	r3, [pc, #520]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012ea:	d10b      	bne.n	8001304 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012ec:	4b7e      	ldr	r3, [pc, #504]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d05b      	beq.n	80013b0 <HAL_RCC_OscConfig+0x108>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d157      	bne.n	80013b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	e242      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800130c:	d106      	bne.n	800131c <HAL_RCC_OscConfig+0x74>
 800130e:	4b76      	ldr	r3, [pc, #472]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a75      	ldr	r2, [pc, #468]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 8001314:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001318:	6013      	str	r3, [r2, #0]
 800131a:	e01d      	b.n	8001358 <HAL_RCC_OscConfig+0xb0>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001324:	d10c      	bne.n	8001340 <HAL_RCC_OscConfig+0x98>
 8001326:	4b70      	ldr	r3, [pc, #448]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a6f      	ldr	r2, [pc, #444]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 800132c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001330:	6013      	str	r3, [r2, #0]
 8001332:	4b6d      	ldr	r3, [pc, #436]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a6c      	ldr	r2, [pc, #432]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 8001338:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800133c:	6013      	str	r3, [r2, #0]
 800133e:	e00b      	b.n	8001358 <HAL_RCC_OscConfig+0xb0>
 8001340:	4b69      	ldr	r3, [pc, #420]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a68      	ldr	r2, [pc, #416]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 8001346:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800134a:	6013      	str	r3, [r2, #0]
 800134c:	4b66      	ldr	r3, [pc, #408]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a65      	ldr	r2, [pc, #404]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 8001352:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001356:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d013      	beq.n	8001388 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001360:	f7ff fcc0 	bl	8000ce4 <HAL_GetTick>
 8001364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001366:	e008      	b.n	800137a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001368:	f7ff fcbc 	bl	8000ce4 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	2b64      	cmp	r3, #100	; 0x64
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e207      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800137a:	4b5b      	ldr	r3, [pc, #364]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d0f0      	beq.n	8001368 <HAL_RCC_OscConfig+0xc0>
 8001386:	e014      	b.n	80013b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001388:	f7ff fcac 	bl	8000ce4 <HAL_GetTick>
 800138c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800138e:	e008      	b.n	80013a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001390:	f7ff fca8 	bl	8000ce4 <HAL_GetTick>
 8001394:	4602      	mov	r2, r0
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	2b64      	cmp	r3, #100	; 0x64
 800139c:	d901      	bls.n	80013a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800139e:	2303      	movs	r3, #3
 80013a0:	e1f3      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013a2:	4b51      	ldr	r3, [pc, #324]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d1f0      	bne.n	8001390 <HAL_RCC_OscConfig+0xe8>
 80013ae:	e000      	b.n	80013b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 0302 	and.w	r3, r3, #2
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d063      	beq.n	8001486 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013be:	4b4a      	ldr	r3, [pc, #296]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	f003 030c 	and.w	r3, r3, #12
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d00b      	beq.n	80013e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ca:	4b47      	ldr	r3, [pc, #284]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013d2:	2b08      	cmp	r3, #8
 80013d4:	d11c      	bne.n	8001410 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013d6:	4b44      	ldr	r3, [pc, #272]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d116      	bne.n	8001410 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013e2:	4b41      	ldr	r3, [pc, #260]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 0302 	and.w	r3, r3, #2
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d005      	beq.n	80013fa <HAL_RCC_OscConfig+0x152>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	68db      	ldr	r3, [r3, #12]
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d001      	beq.n	80013fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e1c7      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013fa:	4b3b      	ldr	r3, [pc, #236]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	691b      	ldr	r3, [r3, #16]
 8001406:	00db      	lsls	r3, r3, #3
 8001408:	4937      	ldr	r1, [pc, #220]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 800140a:	4313      	orrs	r3, r2
 800140c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800140e:	e03a      	b.n	8001486 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d020      	beq.n	800145a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001418:	4b34      	ldr	r3, [pc, #208]	; (80014ec <HAL_RCC_OscConfig+0x244>)
 800141a:	2201      	movs	r2, #1
 800141c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800141e:	f7ff fc61 	bl	8000ce4 <HAL_GetTick>
 8001422:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001424:	e008      	b.n	8001438 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001426:	f7ff fc5d 	bl	8000ce4 <HAL_GetTick>
 800142a:	4602      	mov	r2, r0
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	2b02      	cmp	r3, #2
 8001432:	d901      	bls.n	8001438 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001434:	2303      	movs	r3, #3
 8001436:	e1a8      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001438:	4b2b      	ldr	r3, [pc, #172]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f003 0302 	and.w	r3, r3, #2
 8001440:	2b00      	cmp	r3, #0
 8001442:	d0f0      	beq.n	8001426 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001444:	4b28      	ldr	r3, [pc, #160]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	691b      	ldr	r3, [r3, #16]
 8001450:	00db      	lsls	r3, r3, #3
 8001452:	4925      	ldr	r1, [pc, #148]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 8001454:	4313      	orrs	r3, r2
 8001456:	600b      	str	r3, [r1, #0]
 8001458:	e015      	b.n	8001486 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800145a:	4b24      	ldr	r3, [pc, #144]	; (80014ec <HAL_RCC_OscConfig+0x244>)
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001460:	f7ff fc40 	bl	8000ce4 <HAL_GetTick>
 8001464:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001466:	e008      	b.n	800147a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001468:	f7ff fc3c 	bl	8000ce4 <HAL_GetTick>
 800146c:	4602      	mov	r2, r0
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	2b02      	cmp	r3, #2
 8001474:	d901      	bls.n	800147a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001476:	2303      	movs	r3, #3
 8001478:	e187      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800147a:	4b1b      	ldr	r3, [pc, #108]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 0302 	and.w	r3, r3, #2
 8001482:	2b00      	cmp	r3, #0
 8001484:	d1f0      	bne.n	8001468 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 0308 	and.w	r3, r3, #8
 800148e:	2b00      	cmp	r3, #0
 8001490:	d036      	beq.n	8001500 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	695b      	ldr	r3, [r3, #20]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d016      	beq.n	80014c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800149a:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <HAL_RCC_OscConfig+0x248>)
 800149c:	2201      	movs	r2, #1
 800149e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014a0:	f7ff fc20 	bl	8000ce4 <HAL_GetTick>
 80014a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014a6:	e008      	b.n	80014ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014a8:	f7ff fc1c 	bl	8000ce4 <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d901      	bls.n	80014ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014b6:	2303      	movs	r3, #3
 80014b8:	e167      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ba:	4b0b      	ldr	r3, [pc, #44]	; (80014e8 <HAL_RCC_OscConfig+0x240>)
 80014bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014be:	f003 0302 	and.w	r3, r3, #2
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d0f0      	beq.n	80014a8 <HAL_RCC_OscConfig+0x200>
 80014c6:	e01b      	b.n	8001500 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014c8:	4b09      	ldr	r3, [pc, #36]	; (80014f0 <HAL_RCC_OscConfig+0x248>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ce:	f7ff fc09 	bl	8000ce4 <HAL_GetTick>
 80014d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014d4:	e00e      	b.n	80014f4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014d6:	f7ff fc05 	bl	8000ce4 <HAL_GetTick>
 80014da:	4602      	mov	r2, r0
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d907      	bls.n	80014f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e150      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
 80014e8:	40023800 	.word	0x40023800
 80014ec:	42470000 	.word	0x42470000
 80014f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014f4:	4b88      	ldr	r3, [pc, #544]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 80014f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014f8:	f003 0302 	and.w	r3, r3, #2
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d1ea      	bne.n	80014d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 0304 	and.w	r3, r3, #4
 8001508:	2b00      	cmp	r3, #0
 800150a:	f000 8097 	beq.w	800163c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800150e:	2300      	movs	r3, #0
 8001510:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001512:	4b81      	ldr	r3, [pc, #516]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 8001514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151a:	2b00      	cmp	r3, #0
 800151c:	d10f      	bne.n	800153e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	60bb      	str	r3, [r7, #8]
 8001522:	4b7d      	ldr	r3, [pc, #500]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 8001524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001526:	4a7c      	ldr	r2, [pc, #496]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 8001528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800152c:	6413      	str	r3, [r2, #64]	; 0x40
 800152e:	4b7a      	ldr	r3, [pc, #488]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 8001530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001536:	60bb      	str	r3, [r7, #8]
 8001538:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800153a:	2301      	movs	r3, #1
 800153c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800153e:	4b77      	ldr	r3, [pc, #476]	; (800171c <HAL_RCC_OscConfig+0x474>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001546:	2b00      	cmp	r3, #0
 8001548:	d118      	bne.n	800157c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800154a:	4b74      	ldr	r3, [pc, #464]	; (800171c <HAL_RCC_OscConfig+0x474>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a73      	ldr	r2, [pc, #460]	; (800171c <HAL_RCC_OscConfig+0x474>)
 8001550:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001554:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001556:	f7ff fbc5 	bl	8000ce4 <HAL_GetTick>
 800155a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800155c:	e008      	b.n	8001570 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800155e:	f7ff fbc1 	bl	8000ce4 <HAL_GetTick>
 8001562:	4602      	mov	r2, r0
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	2b02      	cmp	r3, #2
 800156a:	d901      	bls.n	8001570 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e10c      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001570:	4b6a      	ldr	r3, [pc, #424]	; (800171c <HAL_RCC_OscConfig+0x474>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001578:	2b00      	cmp	r3, #0
 800157a:	d0f0      	beq.n	800155e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d106      	bne.n	8001592 <HAL_RCC_OscConfig+0x2ea>
 8001584:	4b64      	ldr	r3, [pc, #400]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 8001586:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001588:	4a63      	ldr	r2, [pc, #396]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 800158a:	f043 0301 	orr.w	r3, r3, #1
 800158e:	6713      	str	r3, [r2, #112]	; 0x70
 8001590:	e01c      	b.n	80015cc <HAL_RCC_OscConfig+0x324>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	2b05      	cmp	r3, #5
 8001598:	d10c      	bne.n	80015b4 <HAL_RCC_OscConfig+0x30c>
 800159a:	4b5f      	ldr	r3, [pc, #380]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 800159c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800159e:	4a5e      	ldr	r2, [pc, #376]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 80015a0:	f043 0304 	orr.w	r3, r3, #4
 80015a4:	6713      	str	r3, [r2, #112]	; 0x70
 80015a6:	4b5c      	ldr	r3, [pc, #368]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 80015a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015aa:	4a5b      	ldr	r2, [pc, #364]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 80015ac:	f043 0301 	orr.w	r3, r3, #1
 80015b0:	6713      	str	r3, [r2, #112]	; 0x70
 80015b2:	e00b      	b.n	80015cc <HAL_RCC_OscConfig+0x324>
 80015b4:	4b58      	ldr	r3, [pc, #352]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 80015b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015b8:	4a57      	ldr	r2, [pc, #348]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 80015ba:	f023 0301 	bic.w	r3, r3, #1
 80015be:	6713      	str	r3, [r2, #112]	; 0x70
 80015c0:	4b55      	ldr	r3, [pc, #340]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 80015c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015c4:	4a54      	ldr	r2, [pc, #336]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 80015c6:	f023 0304 	bic.w	r3, r3, #4
 80015ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d015      	beq.n	8001600 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015d4:	f7ff fb86 	bl	8000ce4 <HAL_GetTick>
 80015d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015da:	e00a      	b.n	80015f2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015dc:	f7ff fb82 	bl	8000ce4 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e0cb      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015f2:	4b49      	ldr	r3, [pc, #292]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 80015f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d0ee      	beq.n	80015dc <HAL_RCC_OscConfig+0x334>
 80015fe:	e014      	b.n	800162a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001600:	f7ff fb70 	bl	8000ce4 <HAL_GetTick>
 8001604:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001606:	e00a      	b.n	800161e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001608:	f7ff fb6c 	bl	8000ce4 <HAL_GetTick>
 800160c:	4602      	mov	r2, r0
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	f241 3288 	movw	r2, #5000	; 0x1388
 8001616:	4293      	cmp	r3, r2
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e0b5      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800161e:	4b3e      	ldr	r3, [pc, #248]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 8001620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d1ee      	bne.n	8001608 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800162a:	7dfb      	ldrb	r3, [r7, #23]
 800162c:	2b01      	cmp	r3, #1
 800162e:	d105      	bne.n	800163c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001630:	4b39      	ldr	r3, [pc, #228]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 8001632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001634:	4a38      	ldr	r2, [pc, #224]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 8001636:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800163a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	2b00      	cmp	r3, #0
 8001642:	f000 80a1 	beq.w	8001788 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001646:	4b34      	ldr	r3, [pc, #208]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	f003 030c 	and.w	r3, r3, #12
 800164e:	2b08      	cmp	r3, #8
 8001650:	d05c      	beq.n	800170c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	699b      	ldr	r3, [r3, #24]
 8001656:	2b02      	cmp	r3, #2
 8001658:	d141      	bne.n	80016de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800165a:	4b31      	ldr	r3, [pc, #196]	; (8001720 <HAL_RCC_OscConfig+0x478>)
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001660:	f7ff fb40 	bl	8000ce4 <HAL_GetTick>
 8001664:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001666:	e008      	b.n	800167a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001668:	f7ff fb3c 	bl	8000ce4 <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	2b02      	cmp	r3, #2
 8001674:	d901      	bls.n	800167a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e087      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800167a:	4b27      	ldr	r3, [pc, #156]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001682:	2b00      	cmp	r3, #0
 8001684:	d1f0      	bne.n	8001668 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	69da      	ldr	r2, [r3, #28]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6a1b      	ldr	r3, [r3, #32]
 800168e:	431a      	orrs	r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001694:	019b      	lsls	r3, r3, #6
 8001696:	431a      	orrs	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800169c:	085b      	lsrs	r3, r3, #1
 800169e:	3b01      	subs	r3, #1
 80016a0:	041b      	lsls	r3, r3, #16
 80016a2:	431a      	orrs	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016a8:	061b      	lsls	r3, r3, #24
 80016aa:	491b      	ldr	r1, [pc, #108]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 80016ac:	4313      	orrs	r3, r2
 80016ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016b0:	4b1b      	ldr	r3, [pc, #108]	; (8001720 <HAL_RCC_OscConfig+0x478>)
 80016b2:	2201      	movs	r2, #1
 80016b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b6:	f7ff fb15 	bl	8000ce4 <HAL_GetTick>
 80016ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016bc:	e008      	b.n	80016d0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016be:	f7ff fb11 	bl	8000ce4 <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e05c      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016d0:	4b11      	ldr	r3, [pc, #68]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0f0      	beq.n	80016be <HAL_RCC_OscConfig+0x416>
 80016dc:	e054      	b.n	8001788 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016de:	4b10      	ldr	r3, [pc, #64]	; (8001720 <HAL_RCC_OscConfig+0x478>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e4:	f7ff fafe 	bl	8000ce4 <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ec:	f7ff fafa 	bl	8000ce4 <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e045      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016fe:	4b06      	ldr	r3, [pc, #24]	; (8001718 <HAL_RCC_OscConfig+0x470>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d1f0      	bne.n	80016ec <HAL_RCC_OscConfig+0x444>
 800170a:	e03d      	b.n	8001788 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	699b      	ldr	r3, [r3, #24]
 8001710:	2b01      	cmp	r3, #1
 8001712:	d107      	bne.n	8001724 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e038      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
 8001718:	40023800 	.word	0x40023800
 800171c:	40007000 	.word	0x40007000
 8001720:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001724:	4b1b      	ldr	r3, [pc, #108]	; (8001794 <HAL_RCC_OscConfig+0x4ec>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	2b01      	cmp	r3, #1
 8001730:	d028      	beq.n	8001784 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800173c:	429a      	cmp	r2, r3
 800173e:	d121      	bne.n	8001784 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800174a:	429a      	cmp	r2, r3
 800174c:	d11a      	bne.n	8001784 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800174e:	68fa      	ldr	r2, [r7, #12]
 8001750:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001754:	4013      	ands	r3, r2
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800175a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800175c:	4293      	cmp	r3, r2
 800175e:	d111      	bne.n	8001784 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800176a:	085b      	lsrs	r3, r3, #1
 800176c:	3b01      	subs	r3, #1
 800176e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001770:	429a      	cmp	r2, r3
 8001772:	d107      	bne.n	8001784 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800177e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001780:	429a      	cmp	r2, r3
 8001782:	d001      	beq.n	8001788 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e000      	b.n	800178a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001788:	2300      	movs	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	3718      	adds	r7, #24
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40023800 	.word	0x40023800

08001798 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d101      	bne.n	80017ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e0cc      	b.n	8001946 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017ac:	4b68      	ldr	r3, [pc, #416]	; (8001950 <HAL_RCC_ClockConfig+0x1b8>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 0307 	and.w	r3, r3, #7
 80017b4:	683a      	ldr	r2, [r7, #0]
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d90c      	bls.n	80017d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ba:	4b65      	ldr	r3, [pc, #404]	; (8001950 <HAL_RCC_ClockConfig+0x1b8>)
 80017bc:	683a      	ldr	r2, [r7, #0]
 80017be:	b2d2      	uxtb	r2, r2
 80017c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017c2:	4b63      	ldr	r3, [pc, #396]	; (8001950 <HAL_RCC_ClockConfig+0x1b8>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0307 	and.w	r3, r3, #7
 80017ca:	683a      	ldr	r2, [r7, #0]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d001      	beq.n	80017d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e0b8      	b.n	8001946 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0302 	and.w	r3, r3, #2
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d020      	beq.n	8001822 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 0304 	and.w	r3, r3, #4
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d005      	beq.n	80017f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017ec:	4b59      	ldr	r3, [pc, #356]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	4a58      	ldr	r2, [pc, #352]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 80017f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0308 	and.w	r3, r3, #8
 8001800:	2b00      	cmp	r3, #0
 8001802:	d005      	beq.n	8001810 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001804:	4b53      	ldr	r3, [pc, #332]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	4a52      	ldr	r2, [pc, #328]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 800180a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800180e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001810:	4b50      	ldr	r3, [pc, #320]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	494d      	ldr	r1, [pc, #308]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 800181e:	4313      	orrs	r3, r2
 8001820:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	2b00      	cmp	r3, #0
 800182c:	d044      	beq.n	80018b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d107      	bne.n	8001846 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001836:	4b47      	ldr	r3, [pc, #284]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d119      	bne.n	8001876 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e07f      	b.n	8001946 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	2b02      	cmp	r3, #2
 800184c:	d003      	beq.n	8001856 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001852:	2b03      	cmp	r3, #3
 8001854:	d107      	bne.n	8001866 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001856:	4b3f      	ldr	r3, [pc, #252]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d109      	bne.n	8001876 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e06f      	b.n	8001946 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001866:	4b3b      	ldr	r3, [pc, #236]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	2b00      	cmp	r3, #0
 8001870:	d101      	bne.n	8001876 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e067      	b.n	8001946 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001876:	4b37      	ldr	r3, [pc, #220]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	f023 0203 	bic.w	r2, r3, #3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	4934      	ldr	r1, [pc, #208]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 8001884:	4313      	orrs	r3, r2
 8001886:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001888:	f7ff fa2c 	bl	8000ce4 <HAL_GetTick>
 800188c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800188e:	e00a      	b.n	80018a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001890:	f7ff fa28 	bl	8000ce4 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	f241 3288 	movw	r2, #5000	; 0x1388
 800189e:	4293      	cmp	r3, r2
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e04f      	b.n	8001946 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018a6:	4b2b      	ldr	r3, [pc, #172]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	f003 020c 	and.w	r2, r3, #12
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d1eb      	bne.n	8001890 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018b8:	4b25      	ldr	r3, [pc, #148]	; (8001950 <HAL_RCC_ClockConfig+0x1b8>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f003 0307 	and.w	r3, r3, #7
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d20c      	bcs.n	80018e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018c6:	4b22      	ldr	r3, [pc, #136]	; (8001950 <HAL_RCC_ClockConfig+0x1b8>)
 80018c8:	683a      	ldr	r2, [r7, #0]
 80018ca:	b2d2      	uxtb	r2, r2
 80018cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ce:	4b20      	ldr	r3, [pc, #128]	; (8001950 <HAL_RCC_ClockConfig+0x1b8>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	683a      	ldr	r2, [r7, #0]
 80018d8:	429a      	cmp	r2, r3
 80018da:	d001      	beq.n	80018e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	e032      	b.n	8001946 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 0304 	and.w	r3, r3, #4
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d008      	beq.n	80018fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018ec:	4b19      	ldr	r3, [pc, #100]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	4916      	ldr	r1, [pc, #88]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 80018fa:	4313      	orrs	r3, r2
 80018fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 0308 	and.w	r3, r3, #8
 8001906:	2b00      	cmp	r3, #0
 8001908:	d009      	beq.n	800191e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800190a:	4b12      	ldr	r3, [pc, #72]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	691b      	ldr	r3, [r3, #16]
 8001916:	00db      	lsls	r3, r3, #3
 8001918:	490e      	ldr	r1, [pc, #56]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 800191a:	4313      	orrs	r3, r2
 800191c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800191e:	f000 f821 	bl	8001964 <HAL_RCC_GetSysClockFreq>
 8001922:	4602      	mov	r2, r0
 8001924:	4b0b      	ldr	r3, [pc, #44]	; (8001954 <HAL_RCC_ClockConfig+0x1bc>)
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	091b      	lsrs	r3, r3, #4
 800192a:	f003 030f 	and.w	r3, r3, #15
 800192e:	490a      	ldr	r1, [pc, #40]	; (8001958 <HAL_RCC_ClockConfig+0x1c0>)
 8001930:	5ccb      	ldrb	r3, [r1, r3]
 8001932:	fa22 f303 	lsr.w	r3, r2, r3
 8001936:	4a09      	ldr	r2, [pc, #36]	; (800195c <HAL_RCC_ClockConfig+0x1c4>)
 8001938:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800193a:	4b09      	ldr	r3, [pc, #36]	; (8001960 <HAL_RCC_ClockConfig+0x1c8>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff f826 	bl	8000990 <HAL_InitTick>

  return HAL_OK;
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40023c00 	.word	0x40023c00
 8001954:	40023800 	.word	0x40023800
 8001958:	08006208 	.word	0x08006208
 800195c:	20000000 	.word	0x20000000
 8001960:	20000004 	.word	0x20000004

08001964 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001964:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001968:	b090      	sub	sp, #64	; 0x40
 800196a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800196c:	2300      	movs	r3, #0
 800196e:	637b      	str	r3, [r7, #52]	; 0x34
 8001970:	2300      	movs	r3, #0
 8001972:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001974:	2300      	movs	r3, #0
 8001976:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001978:	2300      	movs	r3, #0
 800197a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800197c:	4b59      	ldr	r3, [pc, #356]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x180>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f003 030c 	and.w	r3, r3, #12
 8001984:	2b08      	cmp	r3, #8
 8001986:	d00d      	beq.n	80019a4 <HAL_RCC_GetSysClockFreq+0x40>
 8001988:	2b08      	cmp	r3, #8
 800198a:	f200 80a1 	bhi.w	8001ad0 <HAL_RCC_GetSysClockFreq+0x16c>
 800198e:	2b00      	cmp	r3, #0
 8001990:	d002      	beq.n	8001998 <HAL_RCC_GetSysClockFreq+0x34>
 8001992:	2b04      	cmp	r3, #4
 8001994:	d003      	beq.n	800199e <HAL_RCC_GetSysClockFreq+0x3a>
 8001996:	e09b      	b.n	8001ad0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001998:	4b53      	ldr	r3, [pc, #332]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x184>)
 800199a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800199c:	e09b      	b.n	8001ad6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800199e:	4b53      	ldr	r3, [pc, #332]	; (8001aec <HAL_RCC_GetSysClockFreq+0x188>)
 80019a0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80019a2:	e098      	b.n	8001ad6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019a4:	4b4f      	ldr	r3, [pc, #316]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x180>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019ac:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019ae:	4b4d      	ldr	r3, [pc, #308]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x180>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d028      	beq.n	8001a0c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019ba:	4b4a      	ldr	r3, [pc, #296]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x180>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	099b      	lsrs	r3, r3, #6
 80019c0:	2200      	movs	r2, #0
 80019c2:	623b      	str	r3, [r7, #32]
 80019c4:	627a      	str	r2, [r7, #36]	; 0x24
 80019c6:	6a3b      	ldr	r3, [r7, #32]
 80019c8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80019cc:	2100      	movs	r1, #0
 80019ce:	4b47      	ldr	r3, [pc, #284]	; (8001aec <HAL_RCC_GetSysClockFreq+0x188>)
 80019d0:	fb03 f201 	mul.w	r2, r3, r1
 80019d4:	2300      	movs	r3, #0
 80019d6:	fb00 f303 	mul.w	r3, r0, r3
 80019da:	4413      	add	r3, r2
 80019dc:	4a43      	ldr	r2, [pc, #268]	; (8001aec <HAL_RCC_GetSysClockFreq+0x188>)
 80019de:	fba0 1202 	umull	r1, r2, r0, r2
 80019e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80019e4:	460a      	mov	r2, r1
 80019e6:	62ba      	str	r2, [r7, #40]	; 0x28
 80019e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019ea:	4413      	add	r3, r2
 80019ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019f0:	2200      	movs	r2, #0
 80019f2:	61bb      	str	r3, [r7, #24]
 80019f4:	61fa      	str	r2, [r7, #28]
 80019f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019fa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80019fe:	f7fe fc37 	bl	8000270 <__aeabi_uldivmod>
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	4613      	mov	r3, r2
 8001a08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a0a:	e053      	b.n	8001ab4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a0c:	4b35      	ldr	r3, [pc, #212]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	099b      	lsrs	r3, r3, #6
 8001a12:	2200      	movs	r2, #0
 8001a14:	613b      	str	r3, [r7, #16]
 8001a16:	617a      	str	r2, [r7, #20]
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001a1e:	f04f 0b00 	mov.w	fp, #0
 8001a22:	4652      	mov	r2, sl
 8001a24:	465b      	mov	r3, fp
 8001a26:	f04f 0000 	mov.w	r0, #0
 8001a2a:	f04f 0100 	mov.w	r1, #0
 8001a2e:	0159      	lsls	r1, r3, #5
 8001a30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a34:	0150      	lsls	r0, r2, #5
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	ebb2 080a 	subs.w	r8, r2, sl
 8001a3e:	eb63 090b 	sbc.w	r9, r3, fp
 8001a42:	f04f 0200 	mov.w	r2, #0
 8001a46:	f04f 0300 	mov.w	r3, #0
 8001a4a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001a4e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001a52:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001a56:	ebb2 0408 	subs.w	r4, r2, r8
 8001a5a:	eb63 0509 	sbc.w	r5, r3, r9
 8001a5e:	f04f 0200 	mov.w	r2, #0
 8001a62:	f04f 0300 	mov.w	r3, #0
 8001a66:	00eb      	lsls	r3, r5, #3
 8001a68:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a6c:	00e2      	lsls	r2, r4, #3
 8001a6e:	4614      	mov	r4, r2
 8001a70:	461d      	mov	r5, r3
 8001a72:	eb14 030a 	adds.w	r3, r4, sl
 8001a76:	603b      	str	r3, [r7, #0]
 8001a78:	eb45 030b 	adc.w	r3, r5, fp
 8001a7c:	607b      	str	r3, [r7, #4]
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	f04f 0300 	mov.w	r3, #0
 8001a86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a8a:	4629      	mov	r1, r5
 8001a8c:	028b      	lsls	r3, r1, #10
 8001a8e:	4621      	mov	r1, r4
 8001a90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a94:	4621      	mov	r1, r4
 8001a96:	028a      	lsls	r2, r1, #10
 8001a98:	4610      	mov	r0, r2
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	60bb      	str	r3, [r7, #8]
 8001aa2:	60fa      	str	r2, [r7, #12]
 8001aa4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001aa8:	f7fe fbe2 	bl	8000270 <__aeabi_uldivmod>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ab4:	4b0b      	ldr	r3, [pc, #44]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	0c1b      	lsrs	r3, r3, #16
 8001aba:	f003 0303 	and.w	r3, r3, #3
 8001abe:	3301      	adds	r3, #1
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001ac4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001acc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ace:	e002      	b.n	8001ad6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ad0:	4b05      	ldr	r3, [pc, #20]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001ad2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ad4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3740      	adds	r7, #64	; 0x40
 8001adc:	46bd      	mov	sp, r7
 8001ade:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40023800 	.word	0x40023800
 8001ae8:	00f42400 	.word	0x00f42400
 8001aec:	017d7840 	.word	0x017d7840

08001af0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001af4:	4b03      	ldr	r3, [pc, #12]	; (8001b04 <HAL_RCC_GetHCLKFreq+0x14>)
 8001af6:	681b      	ldr	r3, [r3, #0]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	20000000 	.word	0x20000000

08001b08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b0c:	f7ff fff0 	bl	8001af0 <HAL_RCC_GetHCLKFreq>
 8001b10:	4602      	mov	r2, r0
 8001b12:	4b05      	ldr	r3, [pc, #20]	; (8001b28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	0a9b      	lsrs	r3, r3, #10
 8001b18:	f003 0307 	and.w	r3, r3, #7
 8001b1c:	4903      	ldr	r1, [pc, #12]	; (8001b2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b1e:	5ccb      	ldrb	r3, [r1, r3]
 8001b20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	40023800 	.word	0x40023800
 8001b2c:	08006218 	.word	0x08006218

08001b30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b34:	f7ff ffdc 	bl	8001af0 <HAL_RCC_GetHCLKFreq>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	4b05      	ldr	r3, [pc, #20]	; (8001b50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	0b5b      	lsrs	r3, r3, #13
 8001b40:	f003 0307 	and.w	r3, r3, #7
 8001b44:	4903      	ldr	r1, [pc, #12]	; (8001b54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b46:	5ccb      	ldrb	r3, [r1, r3]
 8001b48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40023800 	.word	0x40023800
 8001b54:	08006218 	.word	0x08006218

08001b58 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	220f      	movs	r2, #15
 8001b66:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b68:	4b12      	ldr	r3, [pc, #72]	; (8001bb4 <HAL_RCC_GetClockConfig+0x5c>)
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	f003 0203 	and.w	r2, r3, #3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b74:	4b0f      	ldr	r3, [pc, #60]	; (8001bb4 <HAL_RCC_GetClockConfig+0x5c>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b80:	4b0c      	ldr	r3, [pc, #48]	; (8001bb4 <HAL_RCC_GetClockConfig+0x5c>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b8c:	4b09      	ldr	r3, [pc, #36]	; (8001bb4 <HAL_RCC_GetClockConfig+0x5c>)
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	08db      	lsrs	r3, r3, #3
 8001b92:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b9a:	4b07      	ldr	r3, [pc, #28]	; (8001bb8 <HAL_RCC_GetClockConfig+0x60>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0207 	and.w	r2, r3, #7
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	601a      	str	r2, [r3, #0]
}
 8001ba6:	bf00      	nop
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	40023800 	.word	0x40023800
 8001bb8:	40023c00 	.word	0x40023c00

08001bbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d101      	bne.n	8001bce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e041      	b.n	8001c52 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d106      	bne.n	8001be8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f000 f839 	bl	8001c5a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2202      	movs	r2, #2
 8001bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	3304      	adds	r3, #4
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4610      	mov	r0, r2
 8001bfc:	f000 f9d8 	bl	8001fb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2201      	movs	r2, #1
 8001c04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2201      	movs	r2, #1
 8001c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2201      	movs	r2, #1
 8001c44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c50:	2300      	movs	r3, #0
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	b083      	sub	sp, #12
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c62:	bf00      	nop
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
	...

08001c70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d001      	beq.n	8001c88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e04e      	b.n	8001d26 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2202      	movs	r2, #2
 8001c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	68da      	ldr	r2, [r3, #12]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f042 0201 	orr.w	r2, r2, #1
 8001c9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a23      	ldr	r2, [pc, #140]	; (8001d34 <HAL_TIM_Base_Start_IT+0xc4>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d022      	beq.n	8001cf0 <HAL_TIM_Base_Start_IT+0x80>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cb2:	d01d      	beq.n	8001cf0 <HAL_TIM_Base_Start_IT+0x80>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a1f      	ldr	r2, [pc, #124]	; (8001d38 <HAL_TIM_Base_Start_IT+0xc8>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d018      	beq.n	8001cf0 <HAL_TIM_Base_Start_IT+0x80>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a1e      	ldr	r2, [pc, #120]	; (8001d3c <HAL_TIM_Base_Start_IT+0xcc>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d013      	beq.n	8001cf0 <HAL_TIM_Base_Start_IT+0x80>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a1c      	ldr	r2, [pc, #112]	; (8001d40 <HAL_TIM_Base_Start_IT+0xd0>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d00e      	beq.n	8001cf0 <HAL_TIM_Base_Start_IT+0x80>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a1b      	ldr	r2, [pc, #108]	; (8001d44 <HAL_TIM_Base_Start_IT+0xd4>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d009      	beq.n	8001cf0 <HAL_TIM_Base_Start_IT+0x80>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a19      	ldr	r2, [pc, #100]	; (8001d48 <HAL_TIM_Base_Start_IT+0xd8>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d004      	beq.n	8001cf0 <HAL_TIM_Base_Start_IT+0x80>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a18      	ldr	r2, [pc, #96]	; (8001d4c <HAL_TIM_Base_Start_IT+0xdc>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d111      	bne.n	8001d14 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	f003 0307 	and.w	r3, r3, #7
 8001cfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2b06      	cmp	r3, #6
 8001d00:	d010      	beq.n	8001d24 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f042 0201 	orr.w	r2, r2, #1
 8001d10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d12:	e007      	b.n	8001d24 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f042 0201 	orr.w	r2, r2, #1
 8001d22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3714      	adds	r7, #20
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	40010000 	.word	0x40010000
 8001d38:	40000400 	.word	0x40000400
 8001d3c:	40000800 	.word	0x40000800
 8001d40:	40000c00 	.word	0x40000c00
 8001d44:	40010400 	.word	0x40010400
 8001d48:	40014000 	.word	0x40014000
 8001d4c:	40001800 	.word	0x40001800

08001d50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	691b      	ldr	r3, [r3, #16]
 8001d5e:	f003 0302 	and.w	r3, r3, #2
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d122      	bne.n	8001dac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	f003 0302 	and.w	r3, r3, #2
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d11b      	bne.n	8001dac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f06f 0202 	mvn.w	r2, #2
 8001d7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2201      	movs	r2, #1
 8001d82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	699b      	ldr	r3, [r3, #24]
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d003      	beq.n	8001d9a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f000 f8ee 	bl	8001f74 <HAL_TIM_IC_CaptureCallback>
 8001d98:	e005      	b.n	8001da6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f000 f8e0 	bl	8001f60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f000 f8f1 	bl	8001f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	691b      	ldr	r3, [r3, #16]
 8001db2:	f003 0304 	and.w	r3, r3, #4
 8001db6:	2b04      	cmp	r3, #4
 8001db8:	d122      	bne.n	8001e00 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	f003 0304 	and.w	r3, r3, #4
 8001dc4:	2b04      	cmp	r3, #4
 8001dc6:	d11b      	bne.n	8001e00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f06f 0204 	mvn.w	r2, #4
 8001dd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2202      	movs	r2, #2
 8001dd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d003      	beq.n	8001dee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f000 f8c4 	bl	8001f74 <HAL_TIM_IC_CaptureCallback>
 8001dec:	e005      	b.n	8001dfa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f000 f8b6 	bl	8001f60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	f000 f8c7 	bl	8001f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	f003 0308 	and.w	r3, r3, #8
 8001e0a:	2b08      	cmp	r3, #8
 8001e0c:	d122      	bne.n	8001e54 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	f003 0308 	and.w	r3, r3, #8
 8001e18:	2b08      	cmp	r3, #8
 8001e1a:	d11b      	bne.n	8001e54 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f06f 0208 	mvn.w	r2, #8
 8001e24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2204      	movs	r2, #4
 8001e2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	69db      	ldr	r3, [r3, #28]
 8001e32:	f003 0303 	and.w	r3, r3, #3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f000 f89a 	bl	8001f74 <HAL_TIM_IC_CaptureCallback>
 8001e40:	e005      	b.n	8001e4e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f000 f88c 	bl	8001f60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f000 f89d 	bl	8001f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	691b      	ldr	r3, [r3, #16]
 8001e5a:	f003 0310 	and.w	r3, r3, #16
 8001e5e:	2b10      	cmp	r3, #16
 8001e60:	d122      	bne.n	8001ea8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	f003 0310 	and.w	r3, r3, #16
 8001e6c:	2b10      	cmp	r3, #16
 8001e6e:	d11b      	bne.n	8001ea8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f06f 0210 	mvn.w	r2, #16
 8001e78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2208      	movs	r2, #8
 8001e7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d003      	beq.n	8001e96 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f000 f870 	bl	8001f74 <HAL_TIM_IC_CaptureCallback>
 8001e94:	e005      	b.n	8001ea2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f000 f862 	bl	8001f60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f000 f873 	bl	8001f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	691b      	ldr	r3, [r3, #16]
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d10e      	bne.n	8001ed4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	f003 0301 	and.w	r3, r3, #1
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d107      	bne.n	8001ed4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f06f 0201 	mvn.w	r2, #1
 8001ecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f7fe fcd2 	bl	8000878 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	691b      	ldr	r3, [r3, #16]
 8001eda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ede:	2b80      	cmp	r3, #128	; 0x80
 8001ee0:	d10e      	bne.n	8001f00 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eec:	2b80      	cmp	r3, #128	; 0x80
 8001eee:	d107      	bne.n	8001f00 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001ef8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f000 f902 	bl	8002104 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	691b      	ldr	r3, [r3, #16]
 8001f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f0a:	2b40      	cmp	r3, #64	; 0x40
 8001f0c:	d10e      	bne.n	8001f2c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f18:	2b40      	cmp	r3, #64	; 0x40
 8001f1a:	d107      	bne.n	8001f2c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f000 f838 	bl	8001f9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	691b      	ldr	r3, [r3, #16]
 8001f32:	f003 0320 	and.w	r3, r3, #32
 8001f36:	2b20      	cmp	r3, #32
 8001f38:	d10e      	bne.n	8001f58 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	f003 0320 	and.w	r3, r3, #32
 8001f44:	2b20      	cmp	r3, #32
 8001f46:	d107      	bne.n	8001f58 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f06f 0220 	mvn.w	r2, #32
 8001f50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f000 f8cc 	bl	80020f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f58:	bf00      	nop
 8001f5a:	3708      	adds	r7, #8
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f68:	bf00      	nop
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f90:	bf00      	nop
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001fa4:	bf00      	nop
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	4a40      	ldr	r2, [pc, #256]	; (80020c4 <TIM_Base_SetConfig+0x114>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d013      	beq.n	8001ff0 <TIM_Base_SetConfig+0x40>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fce:	d00f      	beq.n	8001ff0 <TIM_Base_SetConfig+0x40>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	4a3d      	ldr	r2, [pc, #244]	; (80020c8 <TIM_Base_SetConfig+0x118>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d00b      	beq.n	8001ff0 <TIM_Base_SetConfig+0x40>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4a3c      	ldr	r2, [pc, #240]	; (80020cc <TIM_Base_SetConfig+0x11c>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d007      	beq.n	8001ff0 <TIM_Base_SetConfig+0x40>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4a3b      	ldr	r2, [pc, #236]	; (80020d0 <TIM_Base_SetConfig+0x120>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d003      	beq.n	8001ff0 <TIM_Base_SetConfig+0x40>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	4a3a      	ldr	r2, [pc, #232]	; (80020d4 <TIM_Base_SetConfig+0x124>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d108      	bne.n	8002002 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ff6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	68fa      	ldr	r2, [r7, #12]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a2f      	ldr	r2, [pc, #188]	; (80020c4 <TIM_Base_SetConfig+0x114>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d02b      	beq.n	8002062 <TIM_Base_SetConfig+0xb2>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002010:	d027      	beq.n	8002062 <TIM_Base_SetConfig+0xb2>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a2c      	ldr	r2, [pc, #176]	; (80020c8 <TIM_Base_SetConfig+0x118>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d023      	beq.n	8002062 <TIM_Base_SetConfig+0xb2>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a2b      	ldr	r2, [pc, #172]	; (80020cc <TIM_Base_SetConfig+0x11c>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d01f      	beq.n	8002062 <TIM_Base_SetConfig+0xb2>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4a2a      	ldr	r2, [pc, #168]	; (80020d0 <TIM_Base_SetConfig+0x120>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d01b      	beq.n	8002062 <TIM_Base_SetConfig+0xb2>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a29      	ldr	r2, [pc, #164]	; (80020d4 <TIM_Base_SetConfig+0x124>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d017      	beq.n	8002062 <TIM_Base_SetConfig+0xb2>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a28      	ldr	r2, [pc, #160]	; (80020d8 <TIM_Base_SetConfig+0x128>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d013      	beq.n	8002062 <TIM_Base_SetConfig+0xb2>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a27      	ldr	r2, [pc, #156]	; (80020dc <TIM_Base_SetConfig+0x12c>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d00f      	beq.n	8002062 <TIM_Base_SetConfig+0xb2>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a26      	ldr	r2, [pc, #152]	; (80020e0 <TIM_Base_SetConfig+0x130>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d00b      	beq.n	8002062 <TIM_Base_SetConfig+0xb2>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a25      	ldr	r2, [pc, #148]	; (80020e4 <TIM_Base_SetConfig+0x134>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d007      	beq.n	8002062 <TIM_Base_SetConfig+0xb2>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a24      	ldr	r2, [pc, #144]	; (80020e8 <TIM_Base_SetConfig+0x138>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d003      	beq.n	8002062 <TIM_Base_SetConfig+0xb2>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a23      	ldr	r2, [pc, #140]	; (80020ec <TIM_Base_SetConfig+0x13c>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d108      	bne.n	8002074 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002068:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	4313      	orrs	r3, r2
 8002072:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	695b      	ldr	r3, [r3, #20]
 800207e:	4313      	orrs	r3, r2
 8002080:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	68fa      	ldr	r2, [r7, #12]
 8002086:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	689a      	ldr	r2, [r3, #8]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4a0a      	ldr	r2, [pc, #40]	; (80020c4 <TIM_Base_SetConfig+0x114>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d003      	beq.n	80020a8 <TIM_Base_SetConfig+0xf8>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	4a0c      	ldr	r2, [pc, #48]	; (80020d4 <TIM_Base_SetConfig+0x124>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d103      	bne.n	80020b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	691a      	ldr	r2, [r3, #16]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2201      	movs	r2, #1
 80020b4:	615a      	str	r2, [r3, #20]
}
 80020b6:	bf00      	nop
 80020b8:	3714      	adds	r7, #20
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	40010000 	.word	0x40010000
 80020c8:	40000400 	.word	0x40000400
 80020cc:	40000800 	.word	0x40000800
 80020d0:	40000c00 	.word	0x40000c00
 80020d4:	40010400 	.word	0x40010400
 80020d8:	40014000 	.word	0x40014000
 80020dc:	40014400 	.word	0x40014400
 80020e0:	40014800 	.word	0x40014800
 80020e4:	40001800 	.word	0x40001800
 80020e8:	40001c00 	.word	0x40001c00
 80020ec:	40002000 	.word	0x40002000

080020f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e03f      	b.n	80021aa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002130:	b2db      	uxtb	r3, r3
 8002132:	2b00      	cmp	r3, #0
 8002134:	d106      	bne.n	8002144 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f7fe fbde 	bl	8000900 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2224      	movs	r2, #36	; 0x24
 8002148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68da      	ldr	r2, [r3, #12]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800215a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f000 f929 	bl	80023b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	691a      	ldr	r2, [r3, #16]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002170:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	695a      	ldr	r2, [r3, #20]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002180:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	68da      	ldr	r2, [r3, #12]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002190:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2220      	movs	r2, #32
 800219c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2220      	movs	r2, #32
 80021a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b08a      	sub	sp, #40	; 0x28
 80021b6:	af02      	add	r7, sp, #8
 80021b8:	60f8      	str	r0, [r7, #12]
 80021ba:	60b9      	str	r1, [r7, #8]
 80021bc:	603b      	str	r3, [r7, #0]
 80021be:	4613      	mov	r3, r2
 80021c0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80021c2:	2300      	movs	r3, #0
 80021c4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	2b20      	cmp	r3, #32
 80021d0:	d17c      	bne.n	80022cc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d002      	beq.n	80021de <HAL_UART_Transmit+0x2c>
 80021d8:	88fb      	ldrh	r3, [r7, #6]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d101      	bne.n	80021e2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e075      	b.n	80022ce <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d101      	bne.n	80021f0 <HAL_UART_Transmit+0x3e>
 80021ec:	2302      	movs	r3, #2
 80021ee:	e06e      	b.n	80022ce <HAL_UART_Transmit+0x11c>
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2201      	movs	r2, #1
 80021f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2200      	movs	r2, #0
 80021fc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2221      	movs	r2, #33	; 0x21
 8002202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002206:	f7fe fd6d 	bl	8000ce4 <HAL_GetTick>
 800220a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	88fa      	ldrh	r2, [r7, #6]
 8002210:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	88fa      	ldrh	r2, [r7, #6]
 8002216:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002220:	d108      	bne.n	8002234 <HAL_UART_Transmit+0x82>
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	691b      	ldr	r3, [r3, #16]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d104      	bne.n	8002234 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800222a:	2300      	movs	r3, #0
 800222c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	61bb      	str	r3, [r7, #24]
 8002232:	e003      	b.n	800223c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002238:	2300      	movs	r3, #0
 800223a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2200      	movs	r2, #0
 8002240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002244:	e02a      	b.n	800229c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	9300      	str	r3, [sp, #0]
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	2200      	movs	r2, #0
 800224e:	2180      	movs	r1, #128	; 0x80
 8002250:	68f8      	ldr	r0, [r7, #12]
 8002252:	f000 f840 	bl	80022d6 <UART_WaitOnFlagUntilTimeout>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e036      	b.n	80022ce <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d10b      	bne.n	800227e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002266:	69bb      	ldr	r3, [r7, #24]
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	461a      	mov	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002274:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002276:	69bb      	ldr	r3, [r7, #24]
 8002278:	3302      	adds	r3, #2
 800227a:	61bb      	str	r3, [r7, #24]
 800227c:	e007      	b.n	800228e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	781a      	ldrb	r2, [r3, #0]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	3301      	adds	r3, #1
 800228c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002292:	b29b      	uxth	r3, r3
 8002294:	3b01      	subs	r3, #1
 8002296:	b29a      	uxth	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d1cf      	bne.n	8002246 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	9300      	str	r3, [sp, #0]
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	2200      	movs	r2, #0
 80022ae:	2140      	movs	r1, #64	; 0x40
 80022b0:	68f8      	ldr	r0, [r7, #12]
 80022b2:	f000 f810 	bl	80022d6 <UART_WaitOnFlagUntilTimeout>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d001      	beq.n	80022c0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e006      	b.n	80022ce <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2220      	movs	r2, #32
 80022c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80022c8:	2300      	movs	r3, #0
 80022ca:	e000      	b.n	80022ce <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80022cc:	2302      	movs	r3, #2
  }
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3720      	adds	r7, #32
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}

080022d6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80022d6:	b580      	push	{r7, lr}
 80022d8:	b090      	sub	sp, #64	; 0x40
 80022da:	af00      	add	r7, sp, #0
 80022dc:	60f8      	str	r0, [r7, #12]
 80022de:	60b9      	str	r1, [r7, #8]
 80022e0:	603b      	str	r3, [r7, #0]
 80022e2:	4613      	mov	r3, r2
 80022e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022e6:	e050      	b.n	800238a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022ee:	d04c      	beq.n	800238a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80022f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d007      	beq.n	8002306 <UART_WaitOnFlagUntilTimeout+0x30>
 80022f6:	f7fe fcf5 	bl	8000ce4 <HAL_GetTick>
 80022fa:	4602      	mov	r2, r0
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002302:	429a      	cmp	r2, r3
 8002304:	d241      	bcs.n	800238a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	330c      	adds	r3, #12
 800230c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800230e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002310:	e853 3f00 	ldrex	r3, [r3]
 8002314:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002318:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800231c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	330c      	adds	r3, #12
 8002324:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002326:	637a      	str	r2, [r7, #52]	; 0x34
 8002328:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800232a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800232c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800232e:	e841 2300 	strex	r3, r2, [r1]
 8002332:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1e5      	bne.n	8002306 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	3314      	adds	r3, #20
 8002340:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	e853 3f00 	ldrex	r3, [r3]
 8002348:	613b      	str	r3, [r7, #16]
   return(result);
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	f023 0301 	bic.w	r3, r3, #1
 8002350:	63bb      	str	r3, [r7, #56]	; 0x38
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	3314      	adds	r3, #20
 8002358:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800235a:	623a      	str	r2, [r7, #32]
 800235c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800235e:	69f9      	ldr	r1, [r7, #28]
 8002360:	6a3a      	ldr	r2, [r7, #32]
 8002362:	e841 2300 	strex	r3, r2, [r1]
 8002366:	61bb      	str	r3, [r7, #24]
   return(result);
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d1e5      	bne.n	800233a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2220      	movs	r2, #32
 8002372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2220      	movs	r2, #32
 800237a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2200      	movs	r2, #0
 8002382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e00f      	b.n	80023aa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	4013      	ands	r3, r2
 8002394:	68ba      	ldr	r2, [r7, #8]
 8002396:	429a      	cmp	r2, r3
 8002398:	bf0c      	ite	eq
 800239a:	2301      	moveq	r3, #1
 800239c:	2300      	movne	r3, #0
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	461a      	mov	r2, r3
 80023a2:	79fb      	ldrb	r3, [r7, #7]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d09f      	beq.n	80022e8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80023a8:	2300      	movs	r3, #0
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3740      	adds	r7, #64	; 0x40
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
	...

080023b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023b8:	b0c0      	sub	sp, #256	; 0x100
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80023c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	691b      	ldr	r3, [r3, #16]
 80023c8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80023cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023d0:	68d9      	ldr	r1, [r3, #12]
 80023d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	ea40 0301 	orr.w	r3, r0, r1
 80023dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80023de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	431a      	orrs	r2, r3
 80023ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023f0:	695b      	ldr	r3, [r3, #20]
 80023f2:	431a      	orrs	r2, r3
 80023f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800240c:	f021 010c 	bic.w	r1, r1, #12
 8002410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800241a:	430b      	orrs	r3, r1
 800241c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800241e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	695b      	ldr	r3, [r3, #20]
 8002426:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800242a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800242e:	6999      	ldr	r1, [r3, #24]
 8002430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	ea40 0301 	orr.w	r3, r0, r1
 800243a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800243c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	4b8f      	ldr	r3, [pc, #572]	; (8002680 <UART_SetConfig+0x2cc>)
 8002444:	429a      	cmp	r2, r3
 8002446:	d005      	beq.n	8002454 <UART_SetConfig+0xa0>
 8002448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	4b8d      	ldr	r3, [pc, #564]	; (8002684 <UART_SetConfig+0x2d0>)
 8002450:	429a      	cmp	r2, r3
 8002452:	d104      	bne.n	800245e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002454:	f7ff fb6c 	bl	8001b30 <HAL_RCC_GetPCLK2Freq>
 8002458:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800245c:	e003      	b.n	8002466 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800245e:	f7ff fb53 	bl	8001b08 <HAL_RCC_GetPCLK1Freq>
 8002462:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800246a:	69db      	ldr	r3, [r3, #28]
 800246c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002470:	f040 810c 	bne.w	800268c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002474:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002478:	2200      	movs	r2, #0
 800247a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800247e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002482:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002486:	4622      	mov	r2, r4
 8002488:	462b      	mov	r3, r5
 800248a:	1891      	adds	r1, r2, r2
 800248c:	65b9      	str	r1, [r7, #88]	; 0x58
 800248e:	415b      	adcs	r3, r3
 8002490:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002492:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002496:	4621      	mov	r1, r4
 8002498:	eb12 0801 	adds.w	r8, r2, r1
 800249c:	4629      	mov	r1, r5
 800249e:	eb43 0901 	adc.w	r9, r3, r1
 80024a2:	f04f 0200 	mov.w	r2, #0
 80024a6:	f04f 0300 	mov.w	r3, #0
 80024aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80024ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80024b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80024b6:	4690      	mov	r8, r2
 80024b8:	4699      	mov	r9, r3
 80024ba:	4623      	mov	r3, r4
 80024bc:	eb18 0303 	adds.w	r3, r8, r3
 80024c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80024c4:	462b      	mov	r3, r5
 80024c6:	eb49 0303 	adc.w	r3, r9, r3
 80024ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80024ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80024da:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80024de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80024e2:	460b      	mov	r3, r1
 80024e4:	18db      	adds	r3, r3, r3
 80024e6:	653b      	str	r3, [r7, #80]	; 0x50
 80024e8:	4613      	mov	r3, r2
 80024ea:	eb42 0303 	adc.w	r3, r2, r3
 80024ee:	657b      	str	r3, [r7, #84]	; 0x54
 80024f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80024f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80024f8:	f7fd feba 	bl	8000270 <__aeabi_uldivmod>
 80024fc:	4602      	mov	r2, r0
 80024fe:	460b      	mov	r3, r1
 8002500:	4b61      	ldr	r3, [pc, #388]	; (8002688 <UART_SetConfig+0x2d4>)
 8002502:	fba3 2302 	umull	r2, r3, r3, r2
 8002506:	095b      	lsrs	r3, r3, #5
 8002508:	011c      	lsls	r4, r3, #4
 800250a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800250e:	2200      	movs	r2, #0
 8002510:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002514:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002518:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800251c:	4642      	mov	r2, r8
 800251e:	464b      	mov	r3, r9
 8002520:	1891      	adds	r1, r2, r2
 8002522:	64b9      	str	r1, [r7, #72]	; 0x48
 8002524:	415b      	adcs	r3, r3
 8002526:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002528:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800252c:	4641      	mov	r1, r8
 800252e:	eb12 0a01 	adds.w	sl, r2, r1
 8002532:	4649      	mov	r1, r9
 8002534:	eb43 0b01 	adc.w	fp, r3, r1
 8002538:	f04f 0200 	mov.w	r2, #0
 800253c:	f04f 0300 	mov.w	r3, #0
 8002540:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002544:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002548:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800254c:	4692      	mov	sl, r2
 800254e:	469b      	mov	fp, r3
 8002550:	4643      	mov	r3, r8
 8002552:	eb1a 0303 	adds.w	r3, sl, r3
 8002556:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800255a:	464b      	mov	r3, r9
 800255c:	eb4b 0303 	adc.w	r3, fp, r3
 8002560:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	2200      	movs	r2, #0
 800256c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002570:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002574:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002578:	460b      	mov	r3, r1
 800257a:	18db      	adds	r3, r3, r3
 800257c:	643b      	str	r3, [r7, #64]	; 0x40
 800257e:	4613      	mov	r3, r2
 8002580:	eb42 0303 	adc.w	r3, r2, r3
 8002584:	647b      	str	r3, [r7, #68]	; 0x44
 8002586:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800258a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800258e:	f7fd fe6f 	bl	8000270 <__aeabi_uldivmod>
 8002592:	4602      	mov	r2, r0
 8002594:	460b      	mov	r3, r1
 8002596:	4611      	mov	r1, r2
 8002598:	4b3b      	ldr	r3, [pc, #236]	; (8002688 <UART_SetConfig+0x2d4>)
 800259a:	fba3 2301 	umull	r2, r3, r3, r1
 800259e:	095b      	lsrs	r3, r3, #5
 80025a0:	2264      	movs	r2, #100	; 0x64
 80025a2:	fb02 f303 	mul.w	r3, r2, r3
 80025a6:	1acb      	subs	r3, r1, r3
 80025a8:	00db      	lsls	r3, r3, #3
 80025aa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80025ae:	4b36      	ldr	r3, [pc, #216]	; (8002688 <UART_SetConfig+0x2d4>)
 80025b0:	fba3 2302 	umull	r2, r3, r3, r2
 80025b4:	095b      	lsrs	r3, r3, #5
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80025bc:	441c      	add	r4, r3
 80025be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025c2:	2200      	movs	r2, #0
 80025c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80025c8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80025cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80025d0:	4642      	mov	r2, r8
 80025d2:	464b      	mov	r3, r9
 80025d4:	1891      	adds	r1, r2, r2
 80025d6:	63b9      	str	r1, [r7, #56]	; 0x38
 80025d8:	415b      	adcs	r3, r3
 80025da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80025e0:	4641      	mov	r1, r8
 80025e2:	1851      	adds	r1, r2, r1
 80025e4:	6339      	str	r1, [r7, #48]	; 0x30
 80025e6:	4649      	mov	r1, r9
 80025e8:	414b      	adcs	r3, r1
 80025ea:	637b      	str	r3, [r7, #52]	; 0x34
 80025ec:	f04f 0200 	mov.w	r2, #0
 80025f0:	f04f 0300 	mov.w	r3, #0
 80025f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80025f8:	4659      	mov	r1, fp
 80025fa:	00cb      	lsls	r3, r1, #3
 80025fc:	4651      	mov	r1, sl
 80025fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002602:	4651      	mov	r1, sl
 8002604:	00ca      	lsls	r2, r1, #3
 8002606:	4610      	mov	r0, r2
 8002608:	4619      	mov	r1, r3
 800260a:	4603      	mov	r3, r0
 800260c:	4642      	mov	r2, r8
 800260e:	189b      	adds	r3, r3, r2
 8002610:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002614:	464b      	mov	r3, r9
 8002616:	460a      	mov	r2, r1
 8002618:	eb42 0303 	adc.w	r3, r2, r3
 800261c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800262c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002630:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002634:	460b      	mov	r3, r1
 8002636:	18db      	adds	r3, r3, r3
 8002638:	62bb      	str	r3, [r7, #40]	; 0x28
 800263a:	4613      	mov	r3, r2
 800263c:	eb42 0303 	adc.w	r3, r2, r3
 8002640:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002642:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002646:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800264a:	f7fd fe11 	bl	8000270 <__aeabi_uldivmod>
 800264e:	4602      	mov	r2, r0
 8002650:	460b      	mov	r3, r1
 8002652:	4b0d      	ldr	r3, [pc, #52]	; (8002688 <UART_SetConfig+0x2d4>)
 8002654:	fba3 1302 	umull	r1, r3, r3, r2
 8002658:	095b      	lsrs	r3, r3, #5
 800265a:	2164      	movs	r1, #100	; 0x64
 800265c:	fb01 f303 	mul.w	r3, r1, r3
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	00db      	lsls	r3, r3, #3
 8002664:	3332      	adds	r3, #50	; 0x32
 8002666:	4a08      	ldr	r2, [pc, #32]	; (8002688 <UART_SetConfig+0x2d4>)
 8002668:	fba2 2303 	umull	r2, r3, r2, r3
 800266c:	095b      	lsrs	r3, r3, #5
 800266e:	f003 0207 	and.w	r2, r3, #7
 8002672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4422      	add	r2, r4
 800267a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800267c:	e105      	b.n	800288a <UART_SetConfig+0x4d6>
 800267e:	bf00      	nop
 8002680:	40011000 	.word	0x40011000
 8002684:	40011400 	.word	0x40011400
 8002688:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800268c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002690:	2200      	movs	r2, #0
 8002692:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002696:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800269a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800269e:	4642      	mov	r2, r8
 80026a0:	464b      	mov	r3, r9
 80026a2:	1891      	adds	r1, r2, r2
 80026a4:	6239      	str	r1, [r7, #32]
 80026a6:	415b      	adcs	r3, r3
 80026a8:	627b      	str	r3, [r7, #36]	; 0x24
 80026aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80026ae:	4641      	mov	r1, r8
 80026b0:	1854      	adds	r4, r2, r1
 80026b2:	4649      	mov	r1, r9
 80026b4:	eb43 0501 	adc.w	r5, r3, r1
 80026b8:	f04f 0200 	mov.w	r2, #0
 80026bc:	f04f 0300 	mov.w	r3, #0
 80026c0:	00eb      	lsls	r3, r5, #3
 80026c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026c6:	00e2      	lsls	r2, r4, #3
 80026c8:	4614      	mov	r4, r2
 80026ca:	461d      	mov	r5, r3
 80026cc:	4643      	mov	r3, r8
 80026ce:	18e3      	adds	r3, r4, r3
 80026d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80026d4:	464b      	mov	r3, r9
 80026d6:	eb45 0303 	adc.w	r3, r5, r3
 80026da:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80026de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80026ea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80026ee:	f04f 0200 	mov.w	r2, #0
 80026f2:	f04f 0300 	mov.w	r3, #0
 80026f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80026fa:	4629      	mov	r1, r5
 80026fc:	008b      	lsls	r3, r1, #2
 80026fe:	4621      	mov	r1, r4
 8002700:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002704:	4621      	mov	r1, r4
 8002706:	008a      	lsls	r2, r1, #2
 8002708:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800270c:	f7fd fdb0 	bl	8000270 <__aeabi_uldivmod>
 8002710:	4602      	mov	r2, r0
 8002712:	460b      	mov	r3, r1
 8002714:	4b60      	ldr	r3, [pc, #384]	; (8002898 <UART_SetConfig+0x4e4>)
 8002716:	fba3 2302 	umull	r2, r3, r3, r2
 800271a:	095b      	lsrs	r3, r3, #5
 800271c:	011c      	lsls	r4, r3, #4
 800271e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002722:	2200      	movs	r2, #0
 8002724:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002728:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800272c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002730:	4642      	mov	r2, r8
 8002732:	464b      	mov	r3, r9
 8002734:	1891      	adds	r1, r2, r2
 8002736:	61b9      	str	r1, [r7, #24]
 8002738:	415b      	adcs	r3, r3
 800273a:	61fb      	str	r3, [r7, #28]
 800273c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002740:	4641      	mov	r1, r8
 8002742:	1851      	adds	r1, r2, r1
 8002744:	6139      	str	r1, [r7, #16]
 8002746:	4649      	mov	r1, r9
 8002748:	414b      	adcs	r3, r1
 800274a:	617b      	str	r3, [r7, #20]
 800274c:	f04f 0200 	mov.w	r2, #0
 8002750:	f04f 0300 	mov.w	r3, #0
 8002754:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002758:	4659      	mov	r1, fp
 800275a:	00cb      	lsls	r3, r1, #3
 800275c:	4651      	mov	r1, sl
 800275e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002762:	4651      	mov	r1, sl
 8002764:	00ca      	lsls	r2, r1, #3
 8002766:	4610      	mov	r0, r2
 8002768:	4619      	mov	r1, r3
 800276a:	4603      	mov	r3, r0
 800276c:	4642      	mov	r2, r8
 800276e:	189b      	adds	r3, r3, r2
 8002770:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002774:	464b      	mov	r3, r9
 8002776:	460a      	mov	r2, r1
 8002778:	eb42 0303 	adc.w	r3, r2, r3
 800277c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	67bb      	str	r3, [r7, #120]	; 0x78
 800278a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800278c:	f04f 0200 	mov.w	r2, #0
 8002790:	f04f 0300 	mov.w	r3, #0
 8002794:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002798:	4649      	mov	r1, r9
 800279a:	008b      	lsls	r3, r1, #2
 800279c:	4641      	mov	r1, r8
 800279e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027a2:	4641      	mov	r1, r8
 80027a4:	008a      	lsls	r2, r1, #2
 80027a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80027aa:	f7fd fd61 	bl	8000270 <__aeabi_uldivmod>
 80027ae:	4602      	mov	r2, r0
 80027b0:	460b      	mov	r3, r1
 80027b2:	4b39      	ldr	r3, [pc, #228]	; (8002898 <UART_SetConfig+0x4e4>)
 80027b4:	fba3 1302 	umull	r1, r3, r3, r2
 80027b8:	095b      	lsrs	r3, r3, #5
 80027ba:	2164      	movs	r1, #100	; 0x64
 80027bc:	fb01 f303 	mul.w	r3, r1, r3
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	011b      	lsls	r3, r3, #4
 80027c4:	3332      	adds	r3, #50	; 0x32
 80027c6:	4a34      	ldr	r2, [pc, #208]	; (8002898 <UART_SetConfig+0x4e4>)
 80027c8:	fba2 2303 	umull	r2, r3, r2, r3
 80027cc:	095b      	lsrs	r3, r3, #5
 80027ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027d2:	441c      	add	r4, r3
 80027d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80027d8:	2200      	movs	r2, #0
 80027da:	673b      	str	r3, [r7, #112]	; 0x70
 80027dc:	677a      	str	r2, [r7, #116]	; 0x74
 80027de:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80027e2:	4642      	mov	r2, r8
 80027e4:	464b      	mov	r3, r9
 80027e6:	1891      	adds	r1, r2, r2
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	415b      	adcs	r3, r3
 80027ec:	60fb      	str	r3, [r7, #12]
 80027ee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027f2:	4641      	mov	r1, r8
 80027f4:	1851      	adds	r1, r2, r1
 80027f6:	6039      	str	r1, [r7, #0]
 80027f8:	4649      	mov	r1, r9
 80027fa:	414b      	adcs	r3, r1
 80027fc:	607b      	str	r3, [r7, #4]
 80027fe:	f04f 0200 	mov.w	r2, #0
 8002802:	f04f 0300 	mov.w	r3, #0
 8002806:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800280a:	4659      	mov	r1, fp
 800280c:	00cb      	lsls	r3, r1, #3
 800280e:	4651      	mov	r1, sl
 8002810:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002814:	4651      	mov	r1, sl
 8002816:	00ca      	lsls	r2, r1, #3
 8002818:	4610      	mov	r0, r2
 800281a:	4619      	mov	r1, r3
 800281c:	4603      	mov	r3, r0
 800281e:	4642      	mov	r2, r8
 8002820:	189b      	adds	r3, r3, r2
 8002822:	66bb      	str	r3, [r7, #104]	; 0x68
 8002824:	464b      	mov	r3, r9
 8002826:	460a      	mov	r2, r1
 8002828:	eb42 0303 	adc.w	r3, r2, r3
 800282c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800282e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	663b      	str	r3, [r7, #96]	; 0x60
 8002838:	667a      	str	r2, [r7, #100]	; 0x64
 800283a:	f04f 0200 	mov.w	r2, #0
 800283e:	f04f 0300 	mov.w	r3, #0
 8002842:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002846:	4649      	mov	r1, r9
 8002848:	008b      	lsls	r3, r1, #2
 800284a:	4641      	mov	r1, r8
 800284c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002850:	4641      	mov	r1, r8
 8002852:	008a      	lsls	r2, r1, #2
 8002854:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002858:	f7fd fd0a 	bl	8000270 <__aeabi_uldivmod>
 800285c:	4602      	mov	r2, r0
 800285e:	460b      	mov	r3, r1
 8002860:	4b0d      	ldr	r3, [pc, #52]	; (8002898 <UART_SetConfig+0x4e4>)
 8002862:	fba3 1302 	umull	r1, r3, r3, r2
 8002866:	095b      	lsrs	r3, r3, #5
 8002868:	2164      	movs	r1, #100	; 0x64
 800286a:	fb01 f303 	mul.w	r3, r1, r3
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	011b      	lsls	r3, r3, #4
 8002872:	3332      	adds	r3, #50	; 0x32
 8002874:	4a08      	ldr	r2, [pc, #32]	; (8002898 <UART_SetConfig+0x4e4>)
 8002876:	fba2 2303 	umull	r2, r3, r2, r3
 800287a:	095b      	lsrs	r3, r3, #5
 800287c:	f003 020f 	and.w	r2, r3, #15
 8002880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4422      	add	r2, r4
 8002888:	609a      	str	r2, [r3, #8]
}
 800288a:	bf00      	nop
 800288c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002890:	46bd      	mov	sp, r7
 8002892:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002896:	bf00      	nop
 8002898:	51eb851f 	.word	0x51eb851f

0800289c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80028a0:	4b05      	ldr	r3, [pc, #20]	; (80028b8 <SysTick_Handler+0x1c>)
 80028a2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80028a4:	f001 fc3a 	bl	800411c <xTaskGetSchedulerState>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d001      	beq.n	80028b2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80028ae:	f002 fa23 	bl	8004cf8 <xPortSysTickHandler>
  }
}
 80028b2:	bf00      	nop
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	e000e010 	.word	0xe000e010

080028bc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80028bc:	b480      	push	{r7}
 80028be:	b085      	sub	sp, #20
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	4a07      	ldr	r2, [pc, #28]	; (80028e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80028cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	4a06      	ldr	r2, [pc, #24]	; (80028ec <vApplicationGetIdleTaskMemory+0x30>)
 80028d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2280      	movs	r2, #128	; 0x80
 80028d8:	601a      	str	r2, [r3, #0]
}
 80028da:	bf00      	nop
 80028dc:	3714      	adds	r7, #20
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	2000013c 	.word	0x2000013c
 80028ec:	20000198 	.word	0x20000198

080028f0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80028f0:	b480      	push	{r7}
 80028f2:	b085      	sub	sp, #20
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	4a07      	ldr	r2, [pc, #28]	; (800291c <vApplicationGetTimerTaskMemory+0x2c>)
 8002900:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	4a06      	ldr	r2, [pc, #24]	; (8002920 <vApplicationGetTimerTaskMemory+0x30>)
 8002906:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800290e:	601a      	str	r2, [r3, #0]
}
 8002910:	bf00      	nop
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	20000398 	.word	0x20000398
 8002920:	200003f4 	.word	0x200003f4

08002924 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f103 0208 	add.w	r2, r3, #8
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f04f 32ff 	mov.w	r2, #4294967295
 800293c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f103 0208 	add.w	r2, r3, #8
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f103 0208 	add.w	r2, r3, #8
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002958:	bf00      	nop
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002972:	bf00      	nop
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr

0800297e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800297e:	b480      	push	{r7}
 8002980:	b085      	sub	sp, #20
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
 8002986:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	68fa      	ldr	r2, [r7, #12]
 8002992:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	689a      	ldr	r2, [r3, #8]
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	683a      	ldr	r2, [r7, #0]
 80029a2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	683a      	ldr	r2, [r7, #0]
 80029a8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	1c5a      	adds	r2, r3, #1
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	601a      	str	r2, [r3, #0]
}
 80029ba:	bf00      	nop
 80029bc:	3714      	adds	r7, #20
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr

080029c6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80029c6:	b480      	push	{r7}
 80029c8:	b085      	sub	sp, #20
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
 80029ce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029dc:	d103      	bne.n	80029e6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	691b      	ldr	r3, [r3, #16]
 80029e2:	60fb      	str	r3, [r7, #12]
 80029e4:	e00c      	b.n	8002a00 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	3308      	adds	r3, #8
 80029ea:	60fb      	str	r3, [r7, #12]
 80029ec:	e002      	b.n	80029f4 <vListInsert+0x2e>
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	60fb      	str	r3, [r7, #12]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68ba      	ldr	r2, [r7, #8]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d2f6      	bcs.n	80029ee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	685a      	ldr	r2, [r3, #4]
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	683a      	ldr	r2, [r7, #0]
 8002a1a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	1c5a      	adds	r2, r3, #1
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	601a      	str	r2, [r3, #0]
}
 8002a2c:	bf00      	nop
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	691b      	ldr	r3, [r3, #16]
 8002a44:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	6892      	ldr	r2, [r2, #8]
 8002a4e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	6852      	ldr	r2, [r2, #4]
 8002a58:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d103      	bne.n	8002a6c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689a      	ldr	r2, [r3, #8]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	1e5a      	subs	r2, r3, #1
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3714      	adds	r7, #20
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d10a      	bne.n	8002ab6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aa4:	f383 8811 	msr	BASEPRI, r3
 8002aa8:	f3bf 8f6f 	isb	sy
 8002aac:	f3bf 8f4f 	dsb	sy
 8002ab0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002ab2:	bf00      	nop
 8002ab4:	e7fe      	b.n	8002ab4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002ab6:	f002 f88d 	bl	8004bd4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ac2:	68f9      	ldr	r1, [r7, #12]
 8002ac4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002ac6:	fb01 f303 	mul.w	r3, r1, r3
 8002aca:	441a      	add	r2, r3
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ae6:	3b01      	subs	r3, #1
 8002ae8:	68f9      	ldr	r1, [r7, #12]
 8002aea:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002aec:	fb01 f303 	mul.w	r3, r1, r3
 8002af0:	441a      	add	r2, r3
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	22ff      	movs	r2, #255	; 0xff
 8002afa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	22ff      	movs	r2, #255	; 0xff
 8002b02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d114      	bne.n	8002b36 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	691b      	ldr	r3, [r3, #16]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d01a      	beq.n	8002b4a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	3310      	adds	r3, #16
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f001 f941 	bl	8003da0 <xTaskRemoveFromEventList>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d012      	beq.n	8002b4a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002b24:	4b0c      	ldr	r3, [pc, #48]	; (8002b58 <xQueueGenericReset+0xcc>)
 8002b26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b2a:	601a      	str	r2, [r3, #0]
 8002b2c:	f3bf 8f4f 	dsb	sy
 8002b30:	f3bf 8f6f 	isb	sy
 8002b34:	e009      	b.n	8002b4a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	3310      	adds	r3, #16
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff fef2 	bl	8002924 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	3324      	adds	r3, #36	; 0x24
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7ff feed 	bl	8002924 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002b4a:	f002 f873 	bl	8004c34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002b4e:	2301      	movs	r3, #1
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3710      	adds	r7, #16
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	e000ed04 	.word	0xe000ed04

08002b5c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b08e      	sub	sp, #56	; 0x38
 8002b60:	af02      	add	r7, sp, #8
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
 8002b68:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d10a      	bne.n	8002b86 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b74:	f383 8811 	msr	BASEPRI, r3
 8002b78:	f3bf 8f6f 	isb	sy
 8002b7c:	f3bf 8f4f 	dsb	sy
 8002b80:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002b82:	bf00      	nop
 8002b84:	e7fe      	b.n	8002b84 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d10a      	bne.n	8002ba2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b90:	f383 8811 	msr	BASEPRI, r3
 8002b94:	f3bf 8f6f 	isb	sy
 8002b98:	f3bf 8f4f 	dsb	sy
 8002b9c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002b9e:	bf00      	nop
 8002ba0:	e7fe      	b.n	8002ba0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d002      	beq.n	8002bae <xQueueGenericCreateStatic+0x52>
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <xQueueGenericCreateStatic+0x56>
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e000      	b.n	8002bb4 <xQueueGenericCreateStatic+0x58>
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10a      	bne.n	8002bce <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bbc:	f383 8811 	msr	BASEPRI, r3
 8002bc0:	f3bf 8f6f 	isb	sy
 8002bc4:	f3bf 8f4f 	dsb	sy
 8002bc8:	623b      	str	r3, [r7, #32]
}
 8002bca:	bf00      	nop
 8002bcc:	e7fe      	b.n	8002bcc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d102      	bne.n	8002bda <xQueueGenericCreateStatic+0x7e>
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <xQueueGenericCreateStatic+0x82>
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e000      	b.n	8002be0 <xQueueGenericCreateStatic+0x84>
 8002bde:	2300      	movs	r3, #0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d10a      	bne.n	8002bfa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002be8:	f383 8811 	msr	BASEPRI, r3
 8002bec:	f3bf 8f6f 	isb	sy
 8002bf0:	f3bf 8f4f 	dsb	sy
 8002bf4:	61fb      	str	r3, [r7, #28]
}
 8002bf6:	bf00      	nop
 8002bf8:	e7fe      	b.n	8002bf8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002bfa:	2350      	movs	r3, #80	; 0x50
 8002bfc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	2b50      	cmp	r3, #80	; 0x50
 8002c02:	d00a      	beq.n	8002c1a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c08:	f383 8811 	msr	BASEPRI, r3
 8002c0c:	f3bf 8f6f 	isb	sy
 8002c10:	f3bf 8f4f 	dsb	sy
 8002c14:	61bb      	str	r3, [r7, #24]
}
 8002c16:	bf00      	nop
 8002c18:	e7fe      	b.n	8002c18 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002c1a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d00d      	beq.n	8002c42 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002c2e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c34:	9300      	str	r3, [sp, #0]
 8002c36:	4613      	mov	r3, r2
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	68b9      	ldr	r1, [r7, #8]
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f000 f805 	bl	8002c4c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3730      	adds	r7, #48	; 0x30
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	607a      	str	r2, [r7, #4]
 8002c58:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d103      	bne.n	8002c68 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	601a      	str	r2, [r3, #0]
 8002c66:	e002      	b.n	8002c6e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	68ba      	ldr	r2, [r7, #8]
 8002c78:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	69b8      	ldr	r0, [r7, #24]
 8002c7e:	f7ff ff05 	bl	8002a8c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	78fa      	ldrb	r2, [r7, #3]
 8002c86:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002c8a:	bf00      	nop
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
	...

08002c94 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b08e      	sub	sp, #56	; 0x38
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
 8002ca0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d10a      	bne.n	8002cc6 <xQueueGenericSend+0x32>
	__asm volatile
 8002cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cb4:	f383 8811 	msr	BASEPRI, r3
 8002cb8:	f3bf 8f6f 	isb	sy
 8002cbc:	f3bf 8f4f 	dsb	sy
 8002cc0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002cc2:	bf00      	nop
 8002cc4:	e7fe      	b.n	8002cc4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d103      	bne.n	8002cd4 <xQueueGenericSend+0x40>
 8002ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <xQueueGenericSend+0x44>
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e000      	b.n	8002cda <xQueueGenericSend+0x46>
 8002cd8:	2300      	movs	r3, #0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d10a      	bne.n	8002cf4 <xQueueGenericSend+0x60>
	__asm volatile
 8002cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ce2:	f383 8811 	msr	BASEPRI, r3
 8002ce6:	f3bf 8f6f 	isb	sy
 8002cea:	f3bf 8f4f 	dsb	sy
 8002cee:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002cf0:	bf00      	nop
 8002cf2:	e7fe      	b.n	8002cf2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d103      	bne.n	8002d02 <xQueueGenericSend+0x6e>
 8002cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d101      	bne.n	8002d06 <xQueueGenericSend+0x72>
 8002d02:	2301      	movs	r3, #1
 8002d04:	e000      	b.n	8002d08 <xQueueGenericSend+0x74>
 8002d06:	2300      	movs	r3, #0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d10a      	bne.n	8002d22 <xQueueGenericSend+0x8e>
	__asm volatile
 8002d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d10:	f383 8811 	msr	BASEPRI, r3
 8002d14:	f3bf 8f6f 	isb	sy
 8002d18:	f3bf 8f4f 	dsb	sy
 8002d1c:	623b      	str	r3, [r7, #32]
}
 8002d1e:	bf00      	nop
 8002d20:	e7fe      	b.n	8002d20 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002d22:	f001 f9fb 	bl	800411c <xTaskGetSchedulerState>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d102      	bne.n	8002d32 <xQueueGenericSend+0x9e>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <xQueueGenericSend+0xa2>
 8002d32:	2301      	movs	r3, #1
 8002d34:	e000      	b.n	8002d38 <xQueueGenericSend+0xa4>
 8002d36:	2300      	movs	r3, #0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d10a      	bne.n	8002d52 <xQueueGenericSend+0xbe>
	__asm volatile
 8002d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d40:	f383 8811 	msr	BASEPRI, r3
 8002d44:	f3bf 8f6f 	isb	sy
 8002d48:	f3bf 8f4f 	dsb	sy
 8002d4c:	61fb      	str	r3, [r7, #28]
}
 8002d4e:	bf00      	nop
 8002d50:	e7fe      	b.n	8002d50 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002d52:	f001 ff3f 	bl	8004bd4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d302      	bcc.n	8002d68 <xQueueGenericSend+0xd4>
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d129      	bne.n	8002dbc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	68b9      	ldr	r1, [r7, #8]
 8002d6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d6e:	f000 fa0b 	bl	8003188 <prvCopyDataToQueue>
 8002d72:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d010      	beq.n	8002d9e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d7e:	3324      	adds	r3, #36	; 0x24
 8002d80:	4618      	mov	r0, r3
 8002d82:	f001 f80d 	bl	8003da0 <xTaskRemoveFromEventList>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d013      	beq.n	8002db4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002d8c:	4b3f      	ldr	r3, [pc, #252]	; (8002e8c <xQueueGenericSend+0x1f8>)
 8002d8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d92:	601a      	str	r2, [r3, #0]
 8002d94:	f3bf 8f4f 	dsb	sy
 8002d98:	f3bf 8f6f 	isb	sy
 8002d9c:	e00a      	b.n	8002db4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d007      	beq.n	8002db4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002da4:	4b39      	ldr	r3, [pc, #228]	; (8002e8c <xQueueGenericSend+0x1f8>)
 8002da6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002daa:	601a      	str	r2, [r3, #0]
 8002dac:	f3bf 8f4f 	dsb	sy
 8002db0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002db4:	f001 ff3e 	bl	8004c34 <vPortExitCritical>
				return pdPASS;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e063      	b.n	8002e84 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d103      	bne.n	8002dca <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002dc2:	f001 ff37 	bl	8004c34 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	e05c      	b.n	8002e84 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002dca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d106      	bne.n	8002dde <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002dd0:	f107 0314 	add.w	r3, r7, #20
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f001 f847 	bl	8003e68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002dde:	f001 ff29 	bl	8004c34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002de2:	f000 fdb9 	bl	8003958 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002de6:	f001 fef5 	bl	8004bd4 <vPortEnterCritical>
 8002dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002df0:	b25b      	sxtb	r3, r3
 8002df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df6:	d103      	bne.n	8002e00 <xQueueGenericSend+0x16c>
 8002df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e06:	b25b      	sxtb	r3, r3
 8002e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e0c:	d103      	bne.n	8002e16 <xQueueGenericSend+0x182>
 8002e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e16:	f001 ff0d 	bl	8004c34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e1a:	1d3a      	adds	r2, r7, #4
 8002e1c:	f107 0314 	add.w	r3, r7, #20
 8002e20:	4611      	mov	r1, r2
 8002e22:	4618      	mov	r0, r3
 8002e24:	f001 f836 	bl	8003e94 <xTaskCheckForTimeOut>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d124      	bne.n	8002e78 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002e2e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e30:	f000 faa2 	bl	8003378 <prvIsQueueFull>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d018      	beq.n	8002e6c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e3c:	3310      	adds	r3, #16
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	4611      	mov	r1, r2
 8002e42:	4618      	mov	r0, r3
 8002e44:	f000 ff5c 	bl	8003d00 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002e48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e4a:	f000 fa2d 	bl	80032a8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002e4e:	f000 fd91 	bl	8003974 <xTaskResumeAll>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	f47f af7c 	bne.w	8002d52 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002e5a:	4b0c      	ldr	r3, [pc, #48]	; (8002e8c <xQueueGenericSend+0x1f8>)
 8002e5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e60:	601a      	str	r2, [r3, #0]
 8002e62:	f3bf 8f4f 	dsb	sy
 8002e66:	f3bf 8f6f 	isb	sy
 8002e6a:	e772      	b.n	8002d52 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002e6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e6e:	f000 fa1b 	bl	80032a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002e72:	f000 fd7f 	bl	8003974 <xTaskResumeAll>
 8002e76:	e76c      	b.n	8002d52 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002e78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e7a:	f000 fa15 	bl	80032a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e7e:	f000 fd79 	bl	8003974 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002e82:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3738      	adds	r7, #56	; 0x38
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	e000ed04 	.word	0xe000ed04

08002e90 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b090      	sub	sp, #64	; 0x40
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	60b9      	str	r1, [r7, #8]
 8002e9a:	607a      	str	r2, [r7, #4]
 8002e9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d10a      	bne.n	8002ebe <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eac:	f383 8811 	msr	BASEPRI, r3
 8002eb0:	f3bf 8f6f 	isb	sy
 8002eb4:	f3bf 8f4f 	dsb	sy
 8002eb8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002eba:	bf00      	nop
 8002ebc:	e7fe      	b.n	8002ebc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d103      	bne.n	8002ecc <xQueueGenericSendFromISR+0x3c>
 8002ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d101      	bne.n	8002ed0 <xQueueGenericSendFromISR+0x40>
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e000      	b.n	8002ed2 <xQueueGenericSendFromISR+0x42>
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10a      	bne.n	8002eec <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eda:	f383 8811 	msr	BASEPRI, r3
 8002ede:	f3bf 8f6f 	isb	sy
 8002ee2:	f3bf 8f4f 	dsb	sy
 8002ee6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002ee8:	bf00      	nop
 8002eea:	e7fe      	b.n	8002eea <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d103      	bne.n	8002efa <xQueueGenericSendFromISR+0x6a>
 8002ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d101      	bne.n	8002efe <xQueueGenericSendFromISR+0x6e>
 8002efa:	2301      	movs	r3, #1
 8002efc:	e000      	b.n	8002f00 <xQueueGenericSendFromISR+0x70>
 8002efe:	2300      	movs	r3, #0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d10a      	bne.n	8002f1a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f08:	f383 8811 	msr	BASEPRI, r3
 8002f0c:	f3bf 8f6f 	isb	sy
 8002f10:	f3bf 8f4f 	dsb	sy
 8002f14:	623b      	str	r3, [r7, #32]
}
 8002f16:	bf00      	nop
 8002f18:	e7fe      	b.n	8002f18 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002f1a:	f001 ff3d 	bl	8004d98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002f1e:	f3ef 8211 	mrs	r2, BASEPRI
 8002f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f26:	f383 8811 	msr	BASEPRI, r3
 8002f2a:	f3bf 8f6f 	isb	sy
 8002f2e:	f3bf 8f4f 	dsb	sy
 8002f32:	61fa      	str	r2, [r7, #28]
 8002f34:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002f36:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002f38:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d302      	bcc.n	8002f4c <xQueueGenericSendFromISR+0xbc>
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d12f      	bne.n	8002fac <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f4e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f5c:	683a      	ldr	r2, [r7, #0]
 8002f5e:	68b9      	ldr	r1, [r7, #8]
 8002f60:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002f62:	f000 f911 	bl	8003188 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002f66:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f6e:	d112      	bne.n	8002f96 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d016      	beq.n	8002fa6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f7a:	3324      	adds	r3, #36	; 0x24
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f000 ff0f 	bl	8003da0 <xTaskRemoveFromEventList>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00e      	beq.n	8002fa6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d00b      	beq.n	8002fa6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2201      	movs	r2, #1
 8002f92:	601a      	str	r2, [r3, #0]
 8002f94:	e007      	b.n	8002fa6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002f96:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	b25a      	sxtb	r2, r3
 8002fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fa2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002faa:	e001      	b.n	8002fb0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002fac:	2300      	movs	r3, #0
 8002fae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fb2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002fba:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002fbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3740      	adds	r7, #64	; 0x40
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
	...

08002fc8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b08c      	sub	sp, #48	; 0x30
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d10a      	bne.n	8002ff8 <xQueueReceive+0x30>
	__asm volatile
 8002fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fe6:	f383 8811 	msr	BASEPRI, r3
 8002fea:	f3bf 8f6f 	isb	sy
 8002fee:	f3bf 8f4f 	dsb	sy
 8002ff2:	623b      	str	r3, [r7, #32]
}
 8002ff4:	bf00      	nop
 8002ff6:	e7fe      	b.n	8002ff6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d103      	bne.n	8003006 <xQueueReceive+0x3e>
 8002ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <xQueueReceive+0x42>
 8003006:	2301      	movs	r3, #1
 8003008:	e000      	b.n	800300c <xQueueReceive+0x44>
 800300a:	2300      	movs	r3, #0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d10a      	bne.n	8003026 <xQueueReceive+0x5e>
	__asm volatile
 8003010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003014:	f383 8811 	msr	BASEPRI, r3
 8003018:	f3bf 8f6f 	isb	sy
 800301c:	f3bf 8f4f 	dsb	sy
 8003020:	61fb      	str	r3, [r7, #28]
}
 8003022:	bf00      	nop
 8003024:	e7fe      	b.n	8003024 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003026:	f001 f879 	bl	800411c <xTaskGetSchedulerState>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d102      	bne.n	8003036 <xQueueReceive+0x6e>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d101      	bne.n	800303a <xQueueReceive+0x72>
 8003036:	2301      	movs	r3, #1
 8003038:	e000      	b.n	800303c <xQueueReceive+0x74>
 800303a:	2300      	movs	r3, #0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d10a      	bne.n	8003056 <xQueueReceive+0x8e>
	__asm volatile
 8003040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003044:	f383 8811 	msr	BASEPRI, r3
 8003048:	f3bf 8f6f 	isb	sy
 800304c:	f3bf 8f4f 	dsb	sy
 8003050:	61bb      	str	r3, [r7, #24]
}
 8003052:	bf00      	nop
 8003054:	e7fe      	b.n	8003054 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003056:	f001 fdbd 	bl	8004bd4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800305a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800305c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800305e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003062:	2b00      	cmp	r3, #0
 8003064:	d01f      	beq.n	80030a6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003066:	68b9      	ldr	r1, [r7, #8]
 8003068:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800306a:	f000 f8f7 	bl	800325c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800306e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003070:	1e5a      	subs	r2, r3, #1
 8003072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003074:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d00f      	beq.n	800309e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800307e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003080:	3310      	adds	r3, #16
 8003082:	4618      	mov	r0, r3
 8003084:	f000 fe8c 	bl	8003da0 <xTaskRemoveFromEventList>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d007      	beq.n	800309e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800308e:	4b3d      	ldr	r3, [pc, #244]	; (8003184 <xQueueReceive+0x1bc>)
 8003090:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003094:	601a      	str	r2, [r3, #0]
 8003096:	f3bf 8f4f 	dsb	sy
 800309a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800309e:	f001 fdc9 	bl	8004c34 <vPortExitCritical>
				return pdPASS;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e069      	b.n	800317a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d103      	bne.n	80030b4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80030ac:	f001 fdc2 	bl	8004c34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80030b0:	2300      	movs	r3, #0
 80030b2:	e062      	b.n	800317a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80030b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d106      	bne.n	80030c8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80030ba:	f107 0310 	add.w	r3, r7, #16
 80030be:	4618      	mov	r0, r3
 80030c0:	f000 fed2 	bl	8003e68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80030c4:	2301      	movs	r3, #1
 80030c6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80030c8:	f001 fdb4 	bl	8004c34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80030cc:	f000 fc44 	bl	8003958 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80030d0:	f001 fd80 	bl	8004bd4 <vPortEnterCritical>
 80030d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80030da:	b25b      	sxtb	r3, r3
 80030dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030e0:	d103      	bne.n	80030ea <xQueueReceive+0x122>
 80030e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030f0:	b25b      	sxtb	r3, r3
 80030f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f6:	d103      	bne.n	8003100 <xQueueReceive+0x138>
 80030f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003100:	f001 fd98 	bl	8004c34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003104:	1d3a      	adds	r2, r7, #4
 8003106:	f107 0310 	add.w	r3, r7, #16
 800310a:	4611      	mov	r1, r2
 800310c:	4618      	mov	r0, r3
 800310e:	f000 fec1 	bl	8003e94 <xTaskCheckForTimeOut>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d123      	bne.n	8003160 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003118:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800311a:	f000 f917 	bl	800334c <prvIsQueueEmpty>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d017      	beq.n	8003154 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003126:	3324      	adds	r3, #36	; 0x24
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	4611      	mov	r1, r2
 800312c:	4618      	mov	r0, r3
 800312e:	f000 fde7 	bl	8003d00 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003132:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003134:	f000 f8b8 	bl	80032a8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003138:	f000 fc1c 	bl	8003974 <xTaskResumeAll>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d189      	bne.n	8003056 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003142:	4b10      	ldr	r3, [pc, #64]	; (8003184 <xQueueReceive+0x1bc>)
 8003144:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003148:	601a      	str	r2, [r3, #0]
 800314a:	f3bf 8f4f 	dsb	sy
 800314e:	f3bf 8f6f 	isb	sy
 8003152:	e780      	b.n	8003056 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003154:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003156:	f000 f8a7 	bl	80032a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800315a:	f000 fc0b 	bl	8003974 <xTaskResumeAll>
 800315e:	e77a      	b.n	8003056 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003160:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003162:	f000 f8a1 	bl	80032a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003166:	f000 fc05 	bl	8003974 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800316a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800316c:	f000 f8ee 	bl	800334c <prvIsQueueEmpty>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	f43f af6f 	beq.w	8003056 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003178:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800317a:	4618      	mov	r0, r3
 800317c:	3730      	adds	r7, #48	; 0x30
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	e000ed04 	.word	0xe000ed04

08003188 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003194:	2300      	movs	r3, #0
 8003196:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800319c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10d      	bne.n	80031c2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d14d      	bne.n	800324a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	4618      	mov	r0, r3
 80031b4:	f000 ffd0 	bl	8004158 <xTaskPriorityDisinherit>
 80031b8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2200      	movs	r2, #0
 80031be:	609a      	str	r2, [r3, #8]
 80031c0:	e043      	b.n	800324a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d119      	bne.n	80031fc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	6858      	ldr	r0, [r3, #4]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d0:	461a      	mov	r2, r3
 80031d2:	68b9      	ldr	r1, [r7, #8]
 80031d4:	f002 f834 	bl	8005240 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	685a      	ldr	r2, [r3, #4]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e0:	441a      	add	r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	685a      	ldr	r2, [r3, #4]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d32b      	bcc.n	800324a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	605a      	str	r2, [r3, #4]
 80031fa:	e026      	b.n	800324a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	68d8      	ldr	r0, [r3, #12]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003204:	461a      	mov	r2, r3
 8003206:	68b9      	ldr	r1, [r7, #8]
 8003208:	f002 f81a 	bl	8005240 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	68da      	ldr	r2, [r3, #12]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003214:	425b      	negs	r3, r3
 8003216:	441a      	add	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	68da      	ldr	r2, [r3, #12]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	429a      	cmp	r2, r3
 8003226:	d207      	bcs.n	8003238 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	689a      	ldr	r2, [r3, #8]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003230:	425b      	negs	r3, r3
 8003232:	441a      	add	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2b02      	cmp	r3, #2
 800323c:	d105      	bne.n	800324a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d002      	beq.n	800324a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	3b01      	subs	r3, #1
 8003248:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1c5a      	adds	r2, r3, #1
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003252:	697b      	ldr	r3, [r7, #20]
}
 8003254:	4618      	mov	r0, r3
 8003256:	3718      	adds	r7, #24
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326a:	2b00      	cmp	r3, #0
 800326c:	d018      	beq.n	80032a0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	68da      	ldr	r2, [r3, #12]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003276:	441a      	add	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	68da      	ldr	r2, [r3, #12]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	429a      	cmp	r2, r3
 8003286:	d303      	bcc.n	8003290 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	68d9      	ldr	r1, [r3, #12]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003298:	461a      	mov	r2, r3
 800329a:	6838      	ldr	r0, [r7, #0]
 800329c:	f001 ffd0 	bl	8005240 <memcpy>
	}
}
 80032a0:	bf00      	nop
 80032a2:	3708      	adds	r7, #8
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80032b0:	f001 fc90 	bl	8004bd4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032ba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80032bc:	e011      	b.n	80032e2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d012      	beq.n	80032ec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	3324      	adds	r3, #36	; 0x24
 80032ca:	4618      	mov	r0, r3
 80032cc:	f000 fd68 	bl	8003da0 <xTaskRemoveFromEventList>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d001      	beq.n	80032da <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80032d6:	f000 fe3f 	bl	8003f58 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80032da:	7bfb      	ldrb	r3, [r7, #15]
 80032dc:	3b01      	subs	r3, #1
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80032e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	dce9      	bgt.n	80032be <prvUnlockQueue+0x16>
 80032ea:	e000      	b.n	80032ee <prvUnlockQueue+0x46>
					break;
 80032ec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	22ff      	movs	r2, #255	; 0xff
 80032f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80032f6:	f001 fc9d 	bl	8004c34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80032fa:	f001 fc6b 	bl	8004bd4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003304:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003306:	e011      	b.n	800332c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	691b      	ldr	r3, [r3, #16]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d012      	beq.n	8003336 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3310      	adds	r3, #16
 8003314:	4618      	mov	r0, r3
 8003316:	f000 fd43 	bl	8003da0 <xTaskRemoveFromEventList>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003320:	f000 fe1a 	bl	8003f58 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003324:	7bbb      	ldrb	r3, [r7, #14]
 8003326:	3b01      	subs	r3, #1
 8003328:	b2db      	uxtb	r3, r3
 800332a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800332c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003330:	2b00      	cmp	r3, #0
 8003332:	dce9      	bgt.n	8003308 <prvUnlockQueue+0x60>
 8003334:	e000      	b.n	8003338 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003336:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	22ff      	movs	r2, #255	; 0xff
 800333c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003340:	f001 fc78 	bl	8004c34 <vPortExitCritical>
}
 8003344:	bf00      	nop
 8003346:	3710      	adds	r7, #16
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}

0800334c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003354:	f001 fc3e 	bl	8004bd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800335c:	2b00      	cmp	r3, #0
 800335e:	d102      	bne.n	8003366 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003360:	2301      	movs	r3, #1
 8003362:	60fb      	str	r3, [r7, #12]
 8003364:	e001      	b.n	800336a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003366:	2300      	movs	r3, #0
 8003368:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800336a:	f001 fc63 	bl	8004c34 <vPortExitCritical>

	return xReturn;
 800336e:	68fb      	ldr	r3, [r7, #12]
}
 8003370:	4618      	mov	r0, r3
 8003372:	3710      	adds	r7, #16
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003380:	f001 fc28 	bl	8004bd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800338c:	429a      	cmp	r2, r3
 800338e:	d102      	bne.n	8003396 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003390:	2301      	movs	r3, #1
 8003392:	60fb      	str	r3, [r7, #12]
 8003394:	e001      	b.n	800339a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003396:	2300      	movs	r3, #0
 8003398:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800339a:	f001 fc4b 	bl	8004c34 <vPortExitCritical>

	return xReturn;
 800339e:	68fb      	ldr	r3, [r7, #12]
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80033b2:	2300      	movs	r3, #0
 80033b4:	60fb      	str	r3, [r7, #12]
 80033b6:	e014      	b.n	80033e2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80033b8:	4a0f      	ldr	r2, [pc, #60]	; (80033f8 <vQueueAddToRegistry+0x50>)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d10b      	bne.n	80033dc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80033c4:	490c      	ldr	r1, [pc, #48]	; (80033f8 <vQueueAddToRegistry+0x50>)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	683a      	ldr	r2, [r7, #0]
 80033ca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80033ce:	4a0a      	ldr	r2, [pc, #40]	; (80033f8 <vQueueAddToRegistry+0x50>)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	00db      	lsls	r3, r3, #3
 80033d4:	4413      	add	r3, r2
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80033da:	e006      	b.n	80033ea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	3301      	adds	r3, #1
 80033e0:	60fb      	str	r3, [r7, #12]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2b07      	cmp	r3, #7
 80033e6:	d9e7      	bls.n	80033b8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80033e8:	bf00      	nop
 80033ea:	bf00      	nop
 80033ec:	3714      	adds	r7, #20
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop
 80033f8:	200007f4 	.word	0x200007f4

080033fc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800340c:	f001 fbe2 	bl	8004bd4 <vPortEnterCritical>
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003416:	b25b      	sxtb	r3, r3
 8003418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800341c:	d103      	bne.n	8003426 <vQueueWaitForMessageRestricted+0x2a>
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800342c:	b25b      	sxtb	r3, r3
 800342e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003432:	d103      	bne.n	800343c <vQueueWaitForMessageRestricted+0x40>
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800343c:	f001 fbfa 	bl	8004c34 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003444:	2b00      	cmp	r3, #0
 8003446:	d106      	bne.n	8003456 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	3324      	adds	r3, #36	; 0x24
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	68b9      	ldr	r1, [r7, #8]
 8003450:	4618      	mov	r0, r3
 8003452:	f000 fc79 	bl	8003d48 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003456:	6978      	ldr	r0, [r7, #20]
 8003458:	f7ff ff26 	bl	80032a8 <prvUnlockQueue>
	}
 800345c:	bf00      	nop
 800345e:	3718      	adds	r7, #24
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}

08003464 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003464:	b580      	push	{r7, lr}
 8003466:	b08e      	sub	sp, #56	; 0x38
 8003468:	af04      	add	r7, sp, #16
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	60b9      	str	r1, [r7, #8]
 800346e:	607a      	str	r2, [r7, #4]
 8003470:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003472:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003474:	2b00      	cmp	r3, #0
 8003476:	d10a      	bne.n	800348e <xTaskCreateStatic+0x2a>
	__asm volatile
 8003478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800347c:	f383 8811 	msr	BASEPRI, r3
 8003480:	f3bf 8f6f 	isb	sy
 8003484:	f3bf 8f4f 	dsb	sy
 8003488:	623b      	str	r3, [r7, #32]
}
 800348a:	bf00      	nop
 800348c:	e7fe      	b.n	800348c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800348e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10a      	bne.n	80034aa <xTaskCreateStatic+0x46>
	__asm volatile
 8003494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003498:	f383 8811 	msr	BASEPRI, r3
 800349c:	f3bf 8f6f 	isb	sy
 80034a0:	f3bf 8f4f 	dsb	sy
 80034a4:	61fb      	str	r3, [r7, #28]
}
 80034a6:	bf00      	nop
 80034a8:	e7fe      	b.n	80034a8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80034aa:	235c      	movs	r3, #92	; 0x5c
 80034ac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	2b5c      	cmp	r3, #92	; 0x5c
 80034b2:	d00a      	beq.n	80034ca <xTaskCreateStatic+0x66>
	__asm volatile
 80034b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034b8:	f383 8811 	msr	BASEPRI, r3
 80034bc:	f3bf 8f6f 	isb	sy
 80034c0:	f3bf 8f4f 	dsb	sy
 80034c4:	61bb      	str	r3, [r7, #24]
}
 80034c6:	bf00      	nop
 80034c8:	e7fe      	b.n	80034c8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80034ca:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80034cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d01e      	beq.n	8003510 <xTaskCreateStatic+0xac>
 80034d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d01b      	beq.n	8003510 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80034d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034da:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80034dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034e0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80034e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e4:	2202      	movs	r2, #2
 80034e6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80034ea:	2300      	movs	r3, #0
 80034ec:	9303      	str	r3, [sp, #12]
 80034ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f0:	9302      	str	r3, [sp, #8]
 80034f2:	f107 0314 	add.w	r3, r7, #20
 80034f6:	9301      	str	r3, [sp, #4]
 80034f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034fa:	9300      	str	r3, [sp, #0]
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	68b9      	ldr	r1, [r7, #8]
 8003502:	68f8      	ldr	r0, [r7, #12]
 8003504:	f000 f850 	bl	80035a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003508:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800350a:	f000 f8dd 	bl	80036c8 <prvAddNewTaskToReadyList>
 800350e:	e001      	b.n	8003514 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003510:	2300      	movs	r3, #0
 8003512:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003514:	697b      	ldr	r3, [r7, #20]
	}
 8003516:	4618      	mov	r0, r3
 8003518:	3728      	adds	r7, #40	; 0x28
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}

0800351e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800351e:	b580      	push	{r7, lr}
 8003520:	b08c      	sub	sp, #48	; 0x30
 8003522:	af04      	add	r7, sp, #16
 8003524:	60f8      	str	r0, [r7, #12]
 8003526:	60b9      	str	r1, [r7, #8]
 8003528:	603b      	str	r3, [r7, #0]
 800352a:	4613      	mov	r3, r2
 800352c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800352e:	88fb      	ldrh	r3, [r7, #6]
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	4618      	mov	r0, r3
 8003534:	f001 fc70 	bl	8004e18 <pvPortMalloc>
 8003538:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00e      	beq.n	800355e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003540:	205c      	movs	r0, #92	; 0x5c
 8003542:	f001 fc69 	bl	8004e18 <pvPortMalloc>
 8003546:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d003      	beq.n	8003556 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	697a      	ldr	r2, [r7, #20]
 8003552:	631a      	str	r2, [r3, #48]	; 0x30
 8003554:	e005      	b.n	8003562 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003556:	6978      	ldr	r0, [r7, #20]
 8003558:	f001 fd2a 	bl	8004fb0 <vPortFree>
 800355c:	e001      	b.n	8003562 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800355e:	2300      	movs	r3, #0
 8003560:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d017      	beq.n	8003598 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	2200      	movs	r2, #0
 800356c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003570:	88fa      	ldrh	r2, [r7, #6]
 8003572:	2300      	movs	r3, #0
 8003574:	9303      	str	r3, [sp, #12]
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	9302      	str	r3, [sp, #8]
 800357a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800357c:	9301      	str	r3, [sp, #4]
 800357e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003580:	9300      	str	r3, [sp, #0]
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	68b9      	ldr	r1, [r7, #8]
 8003586:	68f8      	ldr	r0, [r7, #12]
 8003588:	f000 f80e 	bl	80035a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800358c:	69f8      	ldr	r0, [r7, #28]
 800358e:	f000 f89b 	bl	80036c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003592:	2301      	movs	r3, #1
 8003594:	61bb      	str	r3, [r7, #24]
 8003596:	e002      	b.n	800359e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003598:	f04f 33ff 	mov.w	r3, #4294967295
 800359c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800359e:	69bb      	ldr	r3, [r7, #24]
	}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3720      	adds	r7, #32
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b088      	sub	sp, #32
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	60b9      	str	r1, [r7, #8]
 80035b2:	607a      	str	r2, [r7, #4]
 80035b4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80035b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	461a      	mov	r2, r3
 80035c0:	21a5      	movs	r1, #165	; 0xa5
 80035c2:	f001 fe4b 	bl	800525c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80035c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80035d0:	3b01      	subs	r3, #1
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	4413      	add	r3, r2
 80035d6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	f023 0307 	bic.w	r3, r3, #7
 80035de:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	f003 0307 	and.w	r3, r3, #7
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d00a      	beq.n	8003600 <prvInitialiseNewTask+0x58>
	__asm volatile
 80035ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035ee:	f383 8811 	msr	BASEPRI, r3
 80035f2:	f3bf 8f6f 	isb	sy
 80035f6:	f3bf 8f4f 	dsb	sy
 80035fa:	617b      	str	r3, [r7, #20]
}
 80035fc:	bf00      	nop
 80035fe:	e7fe      	b.n	80035fe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d01f      	beq.n	8003646 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003606:	2300      	movs	r3, #0
 8003608:	61fb      	str	r3, [r7, #28]
 800360a:	e012      	b.n	8003632 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800360c:	68ba      	ldr	r2, [r7, #8]
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	4413      	add	r3, r2
 8003612:	7819      	ldrb	r1, [r3, #0]
 8003614:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	4413      	add	r3, r2
 800361a:	3334      	adds	r3, #52	; 0x34
 800361c:	460a      	mov	r2, r1
 800361e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003620:	68ba      	ldr	r2, [r7, #8]
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	4413      	add	r3, r2
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d006      	beq.n	800363a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	3301      	adds	r3, #1
 8003630:	61fb      	str	r3, [r7, #28]
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	2b0f      	cmp	r3, #15
 8003636:	d9e9      	bls.n	800360c <prvInitialiseNewTask+0x64>
 8003638:	e000      	b.n	800363c <prvInitialiseNewTask+0x94>
			{
				break;
 800363a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800363c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800363e:	2200      	movs	r2, #0
 8003640:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003644:	e003      	b.n	800364e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003648:	2200      	movs	r2, #0
 800364a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800364e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003650:	2b37      	cmp	r3, #55	; 0x37
 8003652:	d901      	bls.n	8003658 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003654:	2337      	movs	r3, #55	; 0x37
 8003656:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800365a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800365c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800365e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003660:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003662:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003666:	2200      	movs	r2, #0
 8003668:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800366a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800366c:	3304      	adds	r3, #4
 800366e:	4618      	mov	r0, r3
 8003670:	f7ff f978 	bl	8002964 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003676:	3318      	adds	r3, #24
 8003678:	4618      	mov	r0, r3
 800367a:	f7ff f973 	bl	8002964 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800367e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003680:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003682:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003686:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800368a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800368c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800368e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003690:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003692:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003696:	2200      	movs	r2, #0
 8003698:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800369a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800369c:	2200      	movs	r2, #0
 800369e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80036a2:	683a      	ldr	r2, [r7, #0]
 80036a4:	68f9      	ldr	r1, [r7, #12]
 80036a6:	69b8      	ldr	r0, [r7, #24]
 80036a8:	f001 f966 	bl	8004978 <pxPortInitialiseStack>
 80036ac:	4602      	mov	r2, r0
 80036ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036b0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80036b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d002      	beq.n	80036be <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80036b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80036be:	bf00      	nop
 80036c0:	3720      	adds	r7, #32
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
	...

080036c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80036d0:	f001 fa80 	bl	8004bd4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80036d4:	4b2d      	ldr	r3, [pc, #180]	; (800378c <prvAddNewTaskToReadyList+0xc4>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	3301      	adds	r3, #1
 80036da:	4a2c      	ldr	r2, [pc, #176]	; (800378c <prvAddNewTaskToReadyList+0xc4>)
 80036dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80036de:	4b2c      	ldr	r3, [pc, #176]	; (8003790 <prvAddNewTaskToReadyList+0xc8>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d109      	bne.n	80036fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80036e6:	4a2a      	ldr	r2, [pc, #168]	; (8003790 <prvAddNewTaskToReadyList+0xc8>)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80036ec:	4b27      	ldr	r3, [pc, #156]	; (800378c <prvAddNewTaskToReadyList+0xc4>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d110      	bne.n	8003716 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80036f4:	f000 fc54 	bl	8003fa0 <prvInitialiseTaskLists>
 80036f8:	e00d      	b.n	8003716 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80036fa:	4b26      	ldr	r3, [pc, #152]	; (8003794 <prvAddNewTaskToReadyList+0xcc>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d109      	bne.n	8003716 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003702:	4b23      	ldr	r3, [pc, #140]	; (8003790 <prvAddNewTaskToReadyList+0xc8>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800370c:	429a      	cmp	r2, r3
 800370e:	d802      	bhi.n	8003716 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003710:	4a1f      	ldr	r2, [pc, #124]	; (8003790 <prvAddNewTaskToReadyList+0xc8>)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003716:	4b20      	ldr	r3, [pc, #128]	; (8003798 <prvAddNewTaskToReadyList+0xd0>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	3301      	adds	r3, #1
 800371c:	4a1e      	ldr	r2, [pc, #120]	; (8003798 <prvAddNewTaskToReadyList+0xd0>)
 800371e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003720:	4b1d      	ldr	r3, [pc, #116]	; (8003798 <prvAddNewTaskToReadyList+0xd0>)
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800372c:	4b1b      	ldr	r3, [pc, #108]	; (800379c <prvAddNewTaskToReadyList+0xd4>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	429a      	cmp	r2, r3
 8003732:	d903      	bls.n	800373c <prvAddNewTaskToReadyList+0x74>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003738:	4a18      	ldr	r2, [pc, #96]	; (800379c <prvAddNewTaskToReadyList+0xd4>)
 800373a:	6013      	str	r3, [r2, #0]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003740:	4613      	mov	r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	4413      	add	r3, r2
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	4a15      	ldr	r2, [pc, #84]	; (80037a0 <prvAddNewTaskToReadyList+0xd8>)
 800374a:	441a      	add	r2, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	3304      	adds	r3, #4
 8003750:	4619      	mov	r1, r3
 8003752:	4610      	mov	r0, r2
 8003754:	f7ff f913 	bl	800297e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003758:	f001 fa6c 	bl	8004c34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800375c:	4b0d      	ldr	r3, [pc, #52]	; (8003794 <prvAddNewTaskToReadyList+0xcc>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d00e      	beq.n	8003782 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003764:	4b0a      	ldr	r3, [pc, #40]	; (8003790 <prvAddNewTaskToReadyList+0xc8>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800376e:	429a      	cmp	r2, r3
 8003770:	d207      	bcs.n	8003782 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003772:	4b0c      	ldr	r3, [pc, #48]	; (80037a4 <prvAddNewTaskToReadyList+0xdc>)
 8003774:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003778:	601a      	str	r2, [r3, #0]
 800377a:	f3bf 8f4f 	dsb	sy
 800377e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003782:	bf00      	nop
 8003784:	3708      	adds	r7, #8
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	20000d08 	.word	0x20000d08
 8003790:	20000834 	.word	0x20000834
 8003794:	20000d14 	.word	0x20000d14
 8003798:	20000d24 	.word	0x20000d24
 800379c:	20000d10 	.word	0x20000d10
 80037a0:	20000838 	.word	0x20000838
 80037a4:	e000ed04 	.word	0xe000ed04

080037a8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80037b0:	f001 fa10 	bl	8004bd4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d102      	bne.n	80037c0 <vTaskDelete+0x18>
 80037ba:	4b2c      	ldr	r3, [pc, #176]	; (800386c <vTaskDelete+0xc4>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	e000      	b.n	80037c2 <vTaskDelete+0x1a>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	3304      	adds	r3, #4
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7ff f935 	bl	8002a38 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d004      	beq.n	80037e0 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	3318      	adds	r3, #24
 80037da:	4618      	mov	r0, r3
 80037dc:	f7ff f92c 	bl	8002a38 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80037e0:	4b23      	ldr	r3, [pc, #140]	; (8003870 <vTaskDelete+0xc8>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	3301      	adds	r3, #1
 80037e6:	4a22      	ldr	r2, [pc, #136]	; (8003870 <vTaskDelete+0xc8>)
 80037e8:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80037ea:	4b20      	ldr	r3, [pc, #128]	; (800386c <vTaskDelete+0xc4>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68fa      	ldr	r2, [r7, #12]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d10b      	bne.n	800380c <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	3304      	adds	r3, #4
 80037f8:	4619      	mov	r1, r3
 80037fa:	481e      	ldr	r0, [pc, #120]	; (8003874 <vTaskDelete+0xcc>)
 80037fc:	f7ff f8bf 	bl	800297e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8003800:	4b1d      	ldr	r3, [pc, #116]	; (8003878 <vTaskDelete+0xd0>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	3301      	adds	r3, #1
 8003806:	4a1c      	ldr	r2, [pc, #112]	; (8003878 <vTaskDelete+0xd0>)
 8003808:	6013      	str	r3, [r2, #0]
 800380a:	e009      	b.n	8003820 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800380c:	4b1b      	ldr	r3, [pc, #108]	; (800387c <vTaskDelete+0xd4>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	3b01      	subs	r3, #1
 8003812:	4a1a      	ldr	r2, [pc, #104]	; (800387c <vTaskDelete+0xd4>)
 8003814:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	f000 fc30 	bl	800407c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800381c:	f000 fc5e 	bl	80040dc <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8003820:	f001 fa08 	bl	8004c34 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8003824:	4b16      	ldr	r3, [pc, #88]	; (8003880 <vTaskDelete+0xd8>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d01b      	beq.n	8003864 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 800382c:	4b0f      	ldr	r3, [pc, #60]	; (800386c <vTaskDelete+0xc4>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	68fa      	ldr	r2, [r7, #12]
 8003832:	429a      	cmp	r2, r3
 8003834:	d116      	bne.n	8003864 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8003836:	4b13      	ldr	r3, [pc, #76]	; (8003884 <vTaskDelete+0xdc>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d00a      	beq.n	8003854 <vTaskDelete+0xac>
	__asm volatile
 800383e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003842:	f383 8811 	msr	BASEPRI, r3
 8003846:	f3bf 8f6f 	isb	sy
 800384a:	f3bf 8f4f 	dsb	sy
 800384e:	60bb      	str	r3, [r7, #8]
}
 8003850:	bf00      	nop
 8003852:	e7fe      	b.n	8003852 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8003854:	4b0c      	ldr	r3, [pc, #48]	; (8003888 <vTaskDelete+0xe0>)
 8003856:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800385a:	601a      	str	r2, [r3, #0]
 800385c:	f3bf 8f4f 	dsb	sy
 8003860:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003864:	bf00      	nop
 8003866:	3710      	adds	r7, #16
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}
 800386c:	20000834 	.word	0x20000834
 8003870:	20000d24 	.word	0x20000d24
 8003874:	20000cdc 	.word	0x20000cdc
 8003878:	20000cf0 	.word	0x20000cf0
 800387c:	20000d08 	.word	0x20000d08
 8003880:	20000d14 	.word	0x20000d14
 8003884:	20000d30 	.word	0x20000d30
 8003888:	e000ed04 	.word	0xe000ed04

0800388c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b08a      	sub	sp, #40	; 0x28
 8003890:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003892:	2300      	movs	r3, #0
 8003894:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003896:	2300      	movs	r3, #0
 8003898:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800389a:	463a      	mov	r2, r7
 800389c:	1d39      	adds	r1, r7, #4
 800389e:	f107 0308 	add.w	r3, r7, #8
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7ff f80a 	bl	80028bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80038a8:	6839      	ldr	r1, [r7, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68ba      	ldr	r2, [r7, #8]
 80038ae:	9202      	str	r2, [sp, #8]
 80038b0:	9301      	str	r3, [sp, #4]
 80038b2:	2300      	movs	r3, #0
 80038b4:	9300      	str	r3, [sp, #0]
 80038b6:	2300      	movs	r3, #0
 80038b8:	460a      	mov	r2, r1
 80038ba:	4921      	ldr	r1, [pc, #132]	; (8003940 <vTaskStartScheduler+0xb4>)
 80038bc:	4821      	ldr	r0, [pc, #132]	; (8003944 <vTaskStartScheduler+0xb8>)
 80038be:	f7ff fdd1 	bl	8003464 <xTaskCreateStatic>
 80038c2:	4603      	mov	r3, r0
 80038c4:	4a20      	ldr	r2, [pc, #128]	; (8003948 <vTaskStartScheduler+0xbc>)
 80038c6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80038c8:	4b1f      	ldr	r3, [pc, #124]	; (8003948 <vTaskStartScheduler+0xbc>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d002      	beq.n	80038d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80038d0:	2301      	movs	r3, #1
 80038d2:	617b      	str	r3, [r7, #20]
 80038d4:	e001      	b.n	80038da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80038d6:	2300      	movs	r3, #0
 80038d8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d102      	bne.n	80038e6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80038e0:	f000 fcfc 	bl	80042dc <xTimerCreateTimerTask>
 80038e4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d116      	bne.n	800391a <vTaskStartScheduler+0x8e>
	__asm volatile
 80038ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038f0:	f383 8811 	msr	BASEPRI, r3
 80038f4:	f3bf 8f6f 	isb	sy
 80038f8:	f3bf 8f4f 	dsb	sy
 80038fc:	613b      	str	r3, [r7, #16]
}
 80038fe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003900:	4b12      	ldr	r3, [pc, #72]	; (800394c <vTaskStartScheduler+0xc0>)
 8003902:	f04f 32ff 	mov.w	r2, #4294967295
 8003906:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003908:	4b11      	ldr	r3, [pc, #68]	; (8003950 <vTaskStartScheduler+0xc4>)
 800390a:	2201      	movs	r2, #1
 800390c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800390e:	4b11      	ldr	r3, [pc, #68]	; (8003954 <vTaskStartScheduler+0xc8>)
 8003910:	2200      	movs	r2, #0
 8003912:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003914:	f001 f8bc 	bl	8004a90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003918:	e00e      	b.n	8003938 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003920:	d10a      	bne.n	8003938 <vTaskStartScheduler+0xac>
	__asm volatile
 8003922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003926:	f383 8811 	msr	BASEPRI, r3
 800392a:	f3bf 8f6f 	isb	sy
 800392e:	f3bf 8f4f 	dsb	sy
 8003932:	60fb      	str	r3, [r7, #12]
}
 8003934:	bf00      	nop
 8003936:	e7fe      	b.n	8003936 <vTaskStartScheduler+0xaa>
}
 8003938:	bf00      	nop
 800393a:	3718      	adds	r7, #24
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	080061f0 	.word	0x080061f0
 8003944:	08003f71 	.word	0x08003f71
 8003948:	20000d2c 	.word	0x20000d2c
 800394c:	20000d28 	.word	0x20000d28
 8003950:	20000d14 	.word	0x20000d14
 8003954:	20000d0c 	.word	0x20000d0c

08003958 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003958:	b480      	push	{r7}
 800395a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800395c:	4b04      	ldr	r3, [pc, #16]	; (8003970 <vTaskSuspendAll+0x18>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	3301      	adds	r3, #1
 8003962:	4a03      	ldr	r2, [pc, #12]	; (8003970 <vTaskSuspendAll+0x18>)
 8003964:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003966:	bf00      	nop
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr
 8003970:	20000d30 	.word	0x20000d30

08003974 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800397a:	2300      	movs	r3, #0
 800397c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800397e:	2300      	movs	r3, #0
 8003980:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003982:	4b42      	ldr	r3, [pc, #264]	; (8003a8c <xTaskResumeAll+0x118>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d10a      	bne.n	80039a0 <xTaskResumeAll+0x2c>
	__asm volatile
 800398a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800398e:	f383 8811 	msr	BASEPRI, r3
 8003992:	f3bf 8f6f 	isb	sy
 8003996:	f3bf 8f4f 	dsb	sy
 800399a:	603b      	str	r3, [r7, #0]
}
 800399c:	bf00      	nop
 800399e:	e7fe      	b.n	800399e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80039a0:	f001 f918 	bl	8004bd4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80039a4:	4b39      	ldr	r3, [pc, #228]	; (8003a8c <xTaskResumeAll+0x118>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	3b01      	subs	r3, #1
 80039aa:	4a38      	ldr	r2, [pc, #224]	; (8003a8c <xTaskResumeAll+0x118>)
 80039ac:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039ae:	4b37      	ldr	r3, [pc, #220]	; (8003a8c <xTaskResumeAll+0x118>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d162      	bne.n	8003a7c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80039b6:	4b36      	ldr	r3, [pc, #216]	; (8003a90 <xTaskResumeAll+0x11c>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d05e      	beq.n	8003a7c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80039be:	e02f      	b.n	8003a20 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039c0:	4b34      	ldr	r3, [pc, #208]	; (8003a94 <xTaskResumeAll+0x120>)
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	3318      	adds	r3, #24
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7ff f833 	bl	8002a38 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	3304      	adds	r3, #4
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7ff f82e 	bl	8002a38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039e0:	4b2d      	ldr	r3, [pc, #180]	; (8003a98 <xTaskResumeAll+0x124>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d903      	bls.n	80039f0 <xTaskResumeAll+0x7c>
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ec:	4a2a      	ldr	r2, [pc, #168]	; (8003a98 <xTaskResumeAll+0x124>)
 80039ee:	6013      	str	r3, [r2, #0]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039f4:	4613      	mov	r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	4413      	add	r3, r2
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	4a27      	ldr	r2, [pc, #156]	; (8003a9c <xTaskResumeAll+0x128>)
 80039fe:	441a      	add	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	3304      	adds	r3, #4
 8003a04:	4619      	mov	r1, r3
 8003a06:	4610      	mov	r0, r2
 8003a08:	f7fe ffb9 	bl	800297e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a10:	4b23      	ldr	r3, [pc, #140]	; (8003aa0 <xTaskResumeAll+0x12c>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d302      	bcc.n	8003a20 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003a1a:	4b22      	ldr	r3, [pc, #136]	; (8003aa4 <xTaskResumeAll+0x130>)
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a20:	4b1c      	ldr	r3, [pc, #112]	; (8003a94 <xTaskResumeAll+0x120>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d1cb      	bne.n	80039c0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003a2e:	f000 fb55 	bl	80040dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003a32:	4b1d      	ldr	r3, [pc, #116]	; (8003aa8 <xTaskResumeAll+0x134>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d010      	beq.n	8003a60 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003a3e:	f000 f847 	bl	8003ad0 <xTaskIncrementTick>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d002      	beq.n	8003a4e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003a48:	4b16      	ldr	r3, [pc, #88]	; (8003aa4 <xTaskResumeAll+0x130>)
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	3b01      	subs	r3, #1
 8003a52:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1f1      	bne.n	8003a3e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003a5a:	4b13      	ldr	r3, [pc, #76]	; (8003aa8 <xTaskResumeAll+0x134>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003a60:	4b10      	ldr	r3, [pc, #64]	; (8003aa4 <xTaskResumeAll+0x130>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d009      	beq.n	8003a7c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003a6c:	4b0f      	ldr	r3, [pc, #60]	; (8003aac <xTaskResumeAll+0x138>)
 8003a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a72:	601a      	str	r2, [r3, #0]
 8003a74:	f3bf 8f4f 	dsb	sy
 8003a78:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003a7c:	f001 f8da 	bl	8004c34 <vPortExitCritical>

	return xAlreadyYielded;
 8003a80:	68bb      	ldr	r3, [r7, #8]
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	20000d30 	.word	0x20000d30
 8003a90:	20000d08 	.word	0x20000d08
 8003a94:	20000cc8 	.word	0x20000cc8
 8003a98:	20000d10 	.word	0x20000d10
 8003a9c:	20000838 	.word	0x20000838
 8003aa0:	20000834 	.word	0x20000834
 8003aa4:	20000d1c 	.word	0x20000d1c
 8003aa8:	20000d18 	.word	0x20000d18
 8003aac:	e000ed04 	.word	0xe000ed04

08003ab0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003ab6:	4b05      	ldr	r3, [pc, #20]	; (8003acc <xTaskGetTickCount+0x1c>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003abc:	687b      	ldr	r3, [r7, #4]
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	20000d0c 	.word	0x20000d0c

08003ad0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ada:	4b4f      	ldr	r3, [pc, #316]	; (8003c18 <xTaskIncrementTick+0x148>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f040 808f 	bne.w	8003c02 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003ae4:	4b4d      	ldr	r3, [pc, #308]	; (8003c1c <xTaskIncrementTick+0x14c>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	3301      	adds	r3, #1
 8003aea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003aec:	4a4b      	ldr	r2, [pc, #300]	; (8003c1c <xTaskIncrementTick+0x14c>)
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d120      	bne.n	8003b3a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003af8:	4b49      	ldr	r3, [pc, #292]	; (8003c20 <xTaskIncrementTick+0x150>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d00a      	beq.n	8003b18 <xTaskIncrementTick+0x48>
	__asm volatile
 8003b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b06:	f383 8811 	msr	BASEPRI, r3
 8003b0a:	f3bf 8f6f 	isb	sy
 8003b0e:	f3bf 8f4f 	dsb	sy
 8003b12:	603b      	str	r3, [r7, #0]
}
 8003b14:	bf00      	nop
 8003b16:	e7fe      	b.n	8003b16 <xTaskIncrementTick+0x46>
 8003b18:	4b41      	ldr	r3, [pc, #260]	; (8003c20 <xTaskIncrementTick+0x150>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	60fb      	str	r3, [r7, #12]
 8003b1e:	4b41      	ldr	r3, [pc, #260]	; (8003c24 <xTaskIncrementTick+0x154>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a3f      	ldr	r2, [pc, #252]	; (8003c20 <xTaskIncrementTick+0x150>)
 8003b24:	6013      	str	r3, [r2, #0]
 8003b26:	4a3f      	ldr	r2, [pc, #252]	; (8003c24 <xTaskIncrementTick+0x154>)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6013      	str	r3, [r2, #0]
 8003b2c:	4b3e      	ldr	r3, [pc, #248]	; (8003c28 <xTaskIncrementTick+0x158>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	3301      	adds	r3, #1
 8003b32:	4a3d      	ldr	r2, [pc, #244]	; (8003c28 <xTaskIncrementTick+0x158>)
 8003b34:	6013      	str	r3, [r2, #0]
 8003b36:	f000 fad1 	bl	80040dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003b3a:	4b3c      	ldr	r3, [pc, #240]	; (8003c2c <xTaskIncrementTick+0x15c>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	693a      	ldr	r2, [r7, #16]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d349      	bcc.n	8003bd8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b44:	4b36      	ldr	r3, [pc, #216]	; (8003c20 <xTaskIncrementTick+0x150>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d104      	bne.n	8003b58 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b4e:	4b37      	ldr	r3, [pc, #220]	; (8003c2c <xTaskIncrementTick+0x15c>)
 8003b50:	f04f 32ff 	mov.w	r2, #4294967295
 8003b54:	601a      	str	r2, [r3, #0]
					break;
 8003b56:	e03f      	b.n	8003bd8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b58:	4b31      	ldr	r3, [pc, #196]	; (8003c20 <xTaskIncrementTick+0x150>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d203      	bcs.n	8003b78 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003b70:	4a2e      	ldr	r2, [pc, #184]	; (8003c2c <xTaskIncrementTick+0x15c>)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003b76:	e02f      	b.n	8003bd8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	3304      	adds	r3, #4
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f7fe ff5b 	bl	8002a38 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d004      	beq.n	8003b94 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	3318      	adds	r3, #24
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7fe ff52 	bl	8002a38 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b98:	4b25      	ldr	r3, [pc, #148]	; (8003c30 <xTaskIncrementTick+0x160>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d903      	bls.n	8003ba8 <xTaskIncrementTick+0xd8>
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba4:	4a22      	ldr	r2, [pc, #136]	; (8003c30 <xTaskIncrementTick+0x160>)
 8003ba6:	6013      	str	r3, [r2, #0]
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bac:	4613      	mov	r3, r2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	4413      	add	r3, r2
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	4a1f      	ldr	r2, [pc, #124]	; (8003c34 <xTaskIncrementTick+0x164>)
 8003bb6:	441a      	add	r2, r3
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	3304      	adds	r3, #4
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	4610      	mov	r0, r2
 8003bc0:	f7fe fedd 	bl	800297e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bc8:	4b1b      	ldr	r3, [pc, #108]	; (8003c38 <xTaskIncrementTick+0x168>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d3b8      	bcc.n	8003b44 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003bd6:	e7b5      	b.n	8003b44 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003bd8:	4b17      	ldr	r3, [pc, #92]	; (8003c38 <xTaskIncrementTick+0x168>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bde:	4915      	ldr	r1, [pc, #84]	; (8003c34 <xTaskIncrementTick+0x164>)
 8003be0:	4613      	mov	r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	4413      	add	r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	440b      	add	r3, r1
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d901      	bls.n	8003bf4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003bf4:	4b11      	ldr	r3, [pc, #68]	; (8003c3c <xTaskIncrementTick+0x16c>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d007      	beq.n	8003c0c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	617b      	str	r3, [r7, #20]
 8003c00:	e004      	b.n	8003c0c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003c02:	4b0f      	ldr	r3, [pc, #60]	; (8003c40 <xTaskIncrementTick+0x170>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	3301      	adds	r3, #1
 8003c08:	4a0d      	ldr	r2, [pc, #52]	; (8003c40 <xTaskIncrementTick+0x170>)
 8003c0a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003c0c:	697b      	ldr	r3, [r7, #20]
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3718      	adds	r7, #24
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	20000d30 	.word	0x20000d30
 8003c1c:	20000d0c 	.word	0x20000d0c
 8003c20:	20000cc0 	.word	0x20000cc0
 8003c24:	20000cc4 	.word	0x20000cc4
 8003c28:	20000d20 	.word	0x20000d20
 8003c2c:	20000d28 	.word	0x20000d28
 8003c30:	20000d10 	.word	0x20000d10
 8003c34:	20000838 	.word	0x20000838
 8003c38:	20000834 	.word	0x20000834
 8003c3c:	20000d1c 	.word	0x20000d1c
 8003c40:	20000d18 	.word	0x20000d18

08003c44 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003c44:	b480      	push	{r7}
 8003c46:	b085      	sub	sp, #20
 8003c48:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003c4a:	4b28      	ldr	r3, [pc, #160]	; (8003cec <vTaskSwitchContext+0xa8>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d003      	beq.n	8003c5a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003c52:	4b27      	ldr	r3, [pc, #156]	; (8003cf0 <vTaskSwitchContext+0xac>)
 8003c54:	2201      	movs	r2, #1
 8003c56:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003c58:	e041      	b.n	8003cde <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003c5a:	4b25      	ldr	r3, [pc, #148]	; (8003cf0 <vTaskSwitchContext+0xac>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c60:	4b24      	ldr	r3, [pc, #144]	; (8003cf4 <vTaskSwitchContext+0xb0>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	60fb      	str	r3, [r7, #12]
 8003c66:	e010      	b.n	8003c8a <vTaskSwitchContext+0x46>
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d10a      	bne.n	8003c84 <vTaskSwitchContext+0x40>
	__asm volatile
 8003c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c72:	f383 8811 	msr	BASEPRI, r3
 8003c76:	f3bf 8f6f 	isb	sy
 8003c7a:	f3bf 8f4f 	dsb	sy
 8003c7e:	607b      	str	r3, [r7, #4]
}
 8003c80:	bf00      	nop
 8003c82:	e7fe      	b.n	8003c82 <vTaskSwitchContext+0x3e>
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	3b01      	subs	r3, #1
 8003c88:	60fb      	str	r3, [r7, #12]
 8003c8a:	491b      	ldr	r1, [pc, #108]	; (8003cf8 <vTaskSwitchContext+0xb4>)
 8003c8c:	68fa      	ldr	r2, [r7, #12]
 8003c8e:	4613      	mov	r3, r2
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	4413      	add	r3, r2
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	440b      	add	r3, r1
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d0e4      	beq.n	8003c68 <vTaskSwitchContext+0x24>
 8003c9e:	68fa      	ldr	r2, [r7, #12]
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	4413      	add	r3, r2
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	4a13      	ldr	r2, [pc, #76]	; (8003cf8 <vTaskSwitchContext+0xb4>)
 8003caa:	4413      	add	r3, r2
 8003cac:	60bb      	str	r3, [r7, #8]
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	605a      	str	r2, [r3, #4]
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	685a      	ldr	r2, [r3, #4]
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	3308      	adds	r3, #8
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d104      	bne.n	8003cce <vTaskSwitchContext+0x8a>
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	685a      	ldr	r2, [r3, #4]
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	605a      	str	r2, [r3, #4]
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	4a09      	ldr	r2, [pc, #36]	; (8003cfc <vTaskSwitchContext+0xb8>)
 8003cd6:	6013      	str	r3, [r2, #0]
 8003cd8:	4a06      	ldr	r2, [pc, #24]	; (8003cf4 <vTaskSwitchContext+0xb0>)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6013      	str	r3, [r2, #0]
}
 8003cde:	bf00      	nop
 8003ce0:	3714      	adds	r7, #20
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	20000d30 	.word	0x20000d30
 8003cf0:	20000d1c 	.word	0x20000d1c
 8003cf4:	20000d10 	.word	0x20000d10
 8003cf8:	20000838 	.word	0x20000838
 8003cfc:	20000834 	.word	0x20000834

08003d00 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d10a      	bne.n	8003d26 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d14:	f383 8811 	msr	BASEPRI, r3
 8003d18:	f3bf 8f6f 	isb	sy
 8003d1c:	f3bf 8f4f 	dsb	sy
 8003d20:	60fb      	str	r3, [r7, #12]
}
 8003d22:	bf00      	nop
 8003d24:	e7fe      	b.n	8003d24 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003d26:	4b07      	ldr	r3, [pc, #28]	; (8003d44 <vTaskPlaceOnEventList+0x44>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	3318      	adds	r3, #24
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f7fe fe49 	bl	80029c6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003d34:	2101      	movs	r1, #1
 8003d36:	6838      	ldr	r0, [r7, #0]
 8003d38:	f000 fa7c 	bl	8004234 <prvAddCurrentTaskToDelayedList>
}
 8003d3c:	bf00      	nop
 8003d3e:	3710      	adds	r7, #16
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	20000834 	.word	0x20000834

08003d48 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	60f8      	str	r0, [r7, #12]
 8003d50:	60b9      	str	r1, [r7, #8]
 8003d52:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d10a      	bne.n	8003d70 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d5e:	f383 8811 	msr	BASEPRI, r3
 8003d62:	f3bf 8f6f 	isb	sy
 8003d66:	f3bf 8f4f 	dsb	sy
 8003d6a:	617b      	str	r3, [r7, #20]
}
 8003d6c:	bf00      	nop
 8003d6e:	e7fe      	b.n	8003d6e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003d70:	4b0a      	ldr	r3, [pc, #40]	; (8003d9c <vTaskPlaceOnEventListRestricted+0x54>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	3318      	adds	r3, #24
 8003d76:	4619      	mov	r1, r3
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f7fe fe00 	bl	800297e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d002      	beq.n	8003d8a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003d84:	f04f 33ff 	mov.w	r3, #4294967295
 8003d88:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003d8a:	6879      	ldr	r1, [r7, #4]
 8003d8c:	68b8      	ldr	r0, [r7, #8]
 8003d8e:	f000 fa51 	bl	8004234 <prvAddCurrentTaskToDelayedList>
	}
 8003d92:	bf00      	nop
 8003d94:	3718      	adds	r7, #24
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	20000834 	.word	0x20000834

08003da0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b086      	sub	sp, #24
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d10a      	bne.n	8003dcc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dba:	f383 8811 	msr	BASEPRI, r3
 8003dbe:	f3bf 8f6f 	isb	sy
 8003dc2:	f3bf 8f4f 	dsb	sy
 8003dc6:	60fb      	str	r3, [r7, #12]
}
 8003dc8:	bf00      	nop
 8003dca:	e7fe      	b.n	8003dca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	3318      	adds	r3, #24
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f7fe fe31 	bl	8002a38 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003dd6:	4b1e      	ldr	r3, [pc, #120]	; (8003e50 <xTaskRemoveFromEventList+0xb0>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d11d      	bne.n	8003e1a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	3304      	adds	r3, #4
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7fe fe28 	bl	8002a38 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dec:	4b19      	ldr	r3, [pc, #100]	; (8003e54 <xTaskRemoveFromEventList+0xb4>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d903      	bls.n	8003dfc <xTaskRemoveFromEventList+0x5c>
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df8:	4a16      	ldr	r2, [pc, #88]	; (8003e54 <xTaskRemoveFromEventList+0xb4>)
 8003dfa:	6013      	str	r3, [r2, #0]
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e00:	4613      	mov	r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	4413      	add	r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	4a13      	ldr	r2, [pc, #76]	; (8003e58 <xTaskRemoveFromEventList+0xb8>)
 8003e0a:	441a      	add	r2, r3
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	3304      	adds	r3, #4
 8003e10:	4619      	mov	r1, r3
 8003e12:	4610      	mov	r0, r2
 8003e14:	f7fe fdb3 	bl	800297e <vListInsertEnd>
 8003e18:	e005      	b.n	8003e26 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	3318      	adds	r3, #24
 8003e1e:	4619      	mov	r1, r3
 8003e20:	480e      	ldr	r0, [pc, #56]	; (8003e5c <xTaskRemoveFromEventList+0xbc>)
 8003e22:	f7fe fdac 	bl	800297e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e2a:	4b0d      	ldr	r3, [pc, #52]	; (8003e60 <xTaskRemoveFromEventList+0xc0>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d905      	bls.n	8003e40 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003e34:	2301      	movs	r3, #1
 8003e36:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003e38:	4b0a      	ldr	r3, [pc, #40]	; (8003e64 <xTaskRemoveFromEventList+0xc4>)
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	601a      	str	r2, [r3, #0]
 8003e3e:	e001      	b.n	8003e44 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003e40:	2300      	movs	r3, #0
 8003e42:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003e44:	697b      	ldr	r3, [r7, #20]
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3718      	adds	r7, #24
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	20000d30 	.word	0x20000d30
 8003e54:	20000d10 	.word	0x20000d10
 8003e58:	20000838 	.word	0x20000838
 8003e5c:	20000cc8 	.word	0x20000cc8
 8003e60:	20000834 	.word	0x20000834
 8003e64:	20000d1c 	.word	0x20000d1c

08003e68 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003e70:	4b06      	ldr	r3, [pc, #24]	; (8003e8c <vTaskInternalSetTimeOutState+0x24>)
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003e78:	4b05      	ldr	r3, [pc, #20]	; (8003e90 <vTaskInternalSetTimeOutState+0x28>)
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	605a      	str	r2, [r3, #4]
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr
 8003e8c:	20000d20 	.word	0x20000d20
 8003e90:	20000d0c 	.word	0x20000d0c

08003e94 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b088      	sub	sp, #32
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10a      	bne.n	8003eba <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea8:	f383 8811 	msr	BASEPRI, r3
 8003eac:	f3bf 8f6f 	isb	sy
 8003eb0:	f3bf 8f4f 	dsb	sy
 8003eb4:	613b      	str	r3, [r7, #16]
}
 8003eb6:	bf00      	nop
 8003eb8:	e7fe      	b.n	8003eb8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d10a      	bne.n	8003ed6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec4:	f383 8811 	msr	BASEPRI, r3
 8003ec8:	f3bf 8f6f 	isb	sy
 8003ecc:	f3bf 8f4f 	dsb	sy
 8003ed0:	60fb      	str	r3, [r7, #12]
}
 8003ed2:	bf00      	nop
 8003ed4:	e7fe      	b.n	8003ed4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003ed6:	f000 fe7d 	bl	8004bd4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003eda:	4b1d      	ldr	r3, [pc, #116]	; (8003f50 <xTaskCheckForTimeOut+0xbc>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef2:	d102      	bne.n	8003efa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	61fb      	str	r3, [r7, #28]
 8003ef8:	e023      	b.n	8003f42 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	4b15      	ldr	r3, [pc, #84]	; (8003f54 <xTaskCheckForTimeOut+0xc0>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d007      	beq.n	8003f16 <xTaskCheckForTimeOut+0x82>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	69ba      	ldr	r2, [r7, #24]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d302      	bcc.n	8003f16 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003f10:	2301      	movs	r3, #1
 8003f12:	61fb      	str	r3, [r7, #28]
 8003f14:	e015      	b.n	8003f42 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	697a      	ldr	r2, [r7, #20]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d20b      	bcs.n	8003f38 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	1ad2      	subs	r2, r2, r3
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f7ff ff9b 	bl	8003e68 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003f32:	2300      	movs	r3, #0
 8003f34:	61fb      	str	r3, [r7, #28]
 8003f36:	e004      	b.n	8003f42 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003f42:	f000 fe77 	bl	8004c34 <vPortExitCritical>

	return xReturn;
 8003f46:	69fb      	ldr	r3, [r7, #28]
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3720      	adds	r7, #32
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	20000d0c 	.word	0x20000d0c
 8003f54:	20000d20 	.word	0x20000d20

08003f58 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003f58:	b480      	push	{r7}
 8003f5a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003f5c:	4b03      	ldr	r3, [pc, #12]	; (8003f6c <vTaskMissedYield+0x14>)
 8003f5e:	2201      	movs	r2, #1
 8003f60:	601a      	str	r2, [r3, #0]
}
 8003f62:	bf00      	nop
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr
 8003f6c:	20000d1c 	.word	0x20000d1c

08003f70 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003f78:	f000 f852 	bl	8004020 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003f7c:	4b06      	ldr	r3, [pc, #24]	; (8003f98 <prvIdleTask+0x28>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d9f9      	bls.n	8003f78 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003f84:	4b05      	ldr	r3, [pc, #20]	; (8003f9c <prvIdleTask+0x2c>)
 8003f86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f8a:	601a      	str	r2, [r3, #0]
 8003f8c:	f3bf 8f4f 	dsb	sy
 8003f90:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003f94:	e7f0      	b.n	8003f78 <prvIdleTask+0x8>
 8003f96:	bf00      	nop
 8003f98:	20000838 	.word	0x20000838
 8003f9c:	e000ed04 	.word	0xe000ed04

08003fa0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	607b      	str	r3, [r7, #4]
 8003faa:	e00c      	b.n	8003fc6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	4613      	mov	r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	4413      	add	r3, r2
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	4a12      	ldr	r2, [pc, #72]	; (8004000 <prvInitialiseTaskLists+0x60>)
 8003fb8:	4413      	add	r3, r2
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7fe fcb2 	bl	8002924 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	607b      	str	r3, [r7, #4]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2b37      	cmp	r3, #55	; 0x37
 8003fca:	d9ef      	bls.n	8003fac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003fcc:	480d      	ldr	r0, [pc, #52]	; (8004004 <prvInitialiseTaskLists+0x64>)
 8003fce:	f7fe fca9 	bl	8002924 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003fd2:	480d      	ldr	r0, [pc, #52]	; (8004008 <prvInitialiseTaskLists+0x68>)
 8003fd4:	f7fe fca6 	bl	8002924 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003fd8:	480c      	ldr	r0, [pc, #48]	; (800400c <prvInitialiseTaskLists+0x6c>)
 8003fda:	f7fe fca3 	bl	8002924 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003fde:	480c      	ldr	r0, [pc, #48]	; (8004010 <prvInitialiseTaskLists+0x70>)
 8003fe0:	f7fe fca0 	bl	8002924 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003fe4:	480b      	ldr	r0, [pc, #44]	; (8004014 <prvInitialiseTaskLists+0x74>)
 8003fe6:	f7fe fc9d 	bl	8002924 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003fea:	4b0b      	ldr	r3, [pc, #44]	; (8004018 <prvInitialiseTaskLists+0x78>)
 8003fec:	4a05      	ldr	r2, [pc, #20]	; (8004004 <prvInitialiseTaskLists+0x64>)
 8003fee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003ff0:	4b0a      	ldr	r3, [pc, #40]	; (800401c <prvInitialiseTaskLists+0x7c>)
 8003ff2:	4a05      	ldr	r2, [pc, #20]	; (8004008 <prvInitialiseTaskLists+0x68>)
 8003ff4:	601a      	str	r2, [r3, #0]
}
 8003ff6:	bf00      	nop
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	20000838 	.word	0x20000838
 8004004:	20000c98 	.word	0x20000c98
 8004008:	20000cac 	.word	0x20000cac
 800400c:	20000cc8 	.word	0x20000cc8
 8004010:	20000cdc 	.word	0x20000cdc
 8004014:	20000cf4 	.word	0x20000cf4
 8004018:	20000cc0 	.word	0x20000cc0
 800401c:	20000cc4 	.word	0x20000cc4

08004020 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004026:	e019      	b.n	800405c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004028:	f000 fdd4 	bl	8004bd4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800402c:	4b10      	ldr	r3, [pc, #64]	; (8004070 <prvCheckTasksWaitingTermination+0x50>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	3304      	adds	r3, #4
 8004038:	4618      	mov	r0, r3
 800403a:	f7fe fcfd 	bl	8002a38 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800403e:	4b0d      	ldr	r3, [pc, #52]	; (8004074 <prvCheckTasksWaitingTermination+0x54>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	3b01      	subs	r3, #1
 8004044:	4a0b      	ldr	r2, [pc, #44]	; (8004074 <prvCheckTasksWaitingTermination+0x54>)
 8004046:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004048:	4b0b      	ldr	r3, [pc, #44]	; (8004078 <prvCheckTasksWaitingTermination+0x58>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	3b01      	subs	r3, #1
 800404e:	4a0a      	ldr	r2, [pc, #40]	; (8004078 <prvCheckTasksWaitingTermination+0x58>)
 8004050:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004052:	f000 fdef 	bl	8004c34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f000 f810 	bl	800407c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800405c:	4b06      	ldr	r3, [pc, #24]	; (8004078 <prvCheckTasksWaitingTermination+0x58>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1e1      	bne.n	8004028 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004064:	bf00      	nop
 8004066:	bf00      	nop
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	20000cdc 	.word	0x20000cdc
 8004074:	20000d08 	.word	0x20000d08
 8004078:	20000cf0 	.word	0x20000cf0

0800407c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800408a:	2b00      	cmp	r3, #0
 800408c:	d108      	bne.n	80040a0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004092:	4618      	mov	r0, r3
 8004094:	f000 ff8c 	bl	8004fb0 <vPortFree>
				vPortFree( pxTCB );
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f000 ff89 	bl	8004fb0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800409e:	e018      	b.n	80040d2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d103      	bne.n	80040b2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 ff80 	bl	8004fb0 <vPortFree>
	}
 80040b0:	e00f      	b.n	80040d2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d00a      	beq.n	80040d2 <prvDeleteTCB+0x56>
	__asm volatile
 80040bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040c0:	f383 8811 	msr	BASEPRI, r3
 80040c4:	f3bf 8f6f 	isb	sy
 80040c8:	f3bf 8f4f 	dsb	sy
 80040cc:	60fb      	str	r3, [r7, #12]
}
 80040ce:	bf00      	nop
 80040d0:	e7fe      	b.n	80040d0 <prvDeleteTCB+0x54>
	}
 80040d2:	bf00      	nop
 80040d4:	3710      	adds	r7, #16
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}
	...

080040dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80040e2:	4b0c      	ldr	r3, [pc, #48]	; (8004114 <prvResetNextTaskUnblockTime+0x38>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d104      	bne.n	80040f6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80040ec:	4b0a      	ldr	r3, [pc, #40]	; (8004118 <prvResetNextTaskUnblockTime+0x3c>)
 80040ee:	f04f 32ff 	mov.w	r2, #4294967295
 80040f2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80040f4:	e008      	b.n	8004108 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040f6:	4b07      	ldr	r3, [pc, #28]	; (8004114 <prvResetNextTaskUnblockTime+0x38>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	4a04      	ldr	r2, [pc, #16]	; (8004118 <prvResetNextTaskUnblockTime+0x3c>)
 8004106:	6013      	str	r3, [r2, #0]
}
 8004108:	bf00      	nop
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr
 8004114:	20000cc0 	.word	0x20000cc0
 8004118:	20000d28 	.word	0x20000d28

0800411c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004122:	4b0b      	ldr	r3, [pc, #44]	; (8004150 <xTaskGetSchedulerState+0x34>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d102      	bne.n	8004130 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800412a:	2301      	movs	r3, #1
 800412c:	607b      	str	r3, [r7, #4]
 800412e:	e008      	b.n	8004142 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004130:	4b08      	ldr	r3, [pc, #32]	; (8004154 <xTaskGetSchedulerState+0x38>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d102      	bne.n	800413e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004138:	2302      	movs	r3, #2
 800413a:	607b      	str	r3, [r7, #4]
 800413c:	e001      	b.n	8004142 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800413e:	2300      	movs	r3, #0
 8004140:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004142:	687b      	ldr	r3, [r7, #4]
	}
 8004144:	4618      	mov	r0, r3
 8004146:	370c      	adds	r7, #12
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr
 8004150:	20000d14 	.word	0x20000d14
 8004154:	20000d30 	.word	0x20000d30

08004158 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004158:	b580      	push	{r7, lr}
 800415a:	b086      	sub	sp, #24
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004164:	2300      	movs	r3, #0
 8004166:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d056      	beq.n	800421c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800416e:	4b2e      	ldr	r3, [pc, #184]	; (8004228 <xTaskPriorityDisinherit+0xd0>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	693a      	ldr	r2, [r7, #16]
 8004174:	429a      	cmp	r2, r3
 8004176:	d00a      	beq.n	800418e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800417c:	f383 8811 	msr	BASEPRI, r3
 8004180:	f3bf 8f6f 	isb	sy
 8004184:	f3bf 8f4f 	dsb	sy
 8004188:	60fb      	str	r3, [r7, #12]
}
 800418a:	bf00      	nop
 800418c:	e7fe      	b.n	800418c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004192:	2b00      	cmp	r3, #0
 8004194:	d10a      	bne.n	80041ac <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004196:	f04f 0350 	mov.w	r3, #80	; 0x50
 800419a:	f383 8811 	msr	BASEPRI, r3
 800419e:	f3bf 8f6f 	isb	sy
 80041a2:	f3bf 8f4f 	dsb	sy
 80041a6:	60bb      	str	r3, [r7, #8]
}
 80041a8:	bf00      	nop
 80041aa:	e7fe      	b.n	80041aa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041b0:	1e5a      	subs	r2, r3, #1
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041be:	429a      	cmp	r2, r3
 80041c0:	d02c      	beq.n	800421c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d128      	bne.n	800421c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	3304      	adds	r3, #4
 80041ce:	4618      	mov	r0, r3
 80041d0:	f7fe fc32 	bl	8002a38 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041ec:	4b0f      	ldr	r3, [pc, #60]	; (800422c <xTaskPriorityDisinherit+0xd4>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d903      	bls.n	80041fc <xTaskPriorityDisinherit+0xa4>
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f8:	4a0c      	ldr	r2, [pc, #48]	; (800422c <xTaskPriorityDisinherit+0xd4>)
 80041fa:	6013      	str	r3, [r2, #0]
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004200:	4613      	mov	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	4413      	add	r3, r2
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	4a09      	ldr	r2, [pc, #36]	; (8004230 <xTaskPriorityDisinherit+0xd8>)
 800420a:	441a      	add	r2, r3
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	3304      	adds	r3, #4
 8004210:	4619      	mov	r1, r3
 8004212:	4610      	mov	r0, r2
 8004214:	f7fe fbb3 	bl	800297e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004218:	2301      	movs	r3, #1
 800421a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800421c:	697b      	ldr	r3, [r7, #20]
	}
 800421e:	4618      	mov	r0, r3
 8004220:	3718      	adds	r7, #24
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	20000834 	.word	0x20000834
 800422c:	20000d10 	.word	0x20000d10
 8004230:	20000838 	.word	0x20000838

08004234 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800423e:	4b21      	ldr	r3, [pc, #132]	; (80042c4 <prvAddCurrentTaskToDelayedList+0x90>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004244:	4b20      	ldr	r3, [pc, #128]	; (80042c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	3304      	adds	r3, #4
 800424a:	4618      	mov	r0, r3
 800424c:	f7fe fbf4 	bl	8002a38 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004256:	d10a      	bne.n	800426e <prvAddCurrentTaskToDelayedList+0x3a>
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d007      	beq.n	800426e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800425e:	4b1a      	ldr	r3, [pc, #104]	; (80042c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	3304      	adds	r3, #4
 8004264:	4619      	mov	r1, r3
 8004266:	4819      	ldr	r0, [pc, #100]	; (80042cc <prvAddCurrentTaskToDelayedList+0x98>)
 8004268:	f7fe fb89 	bl	800297e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800426c:	e026      	b.n	80042bc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	4413      	add	r3, r2
 8004274:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004276:	4b14      	ldr	r3, [pc, #80]	; (80042c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68ba      	ldr	r2, [r7, #8]
 800427c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800427e:	68ba      	ldr	r2, [r7, #8]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	429a      	cmp	r2, r3
 8004284:	d209      	bcs.n	800429a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004286:	4b12      	ldr	r3, [pc, #72]	; (80042d0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	4b0f      	ldr	r3, [pc, #60]	; (80042c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	3304      	adds	r3, #4
 8004290:	4619      	mov	r1, r3
 8004292:	4610      	mov	r0, r2
 8004294:	f7fe fb97 	bl	80029c6 <vListInsert>
}
 8004298:	e010      	b.n	80042bc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800429a:	4b0e      	ldr	r3, [pc, #56]	; (80042d4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	4b0a      	ldr	r3, [pc, #40]	; (80042c8 <prvAddCurrentTaskToDelayedList+0x94>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	3304      	adds	r3, #4
 80042a4:	4619      	mov	r1, r3
 80042a6:	4610      	mov	r0, r2
 80042a8:	f7fe fb8d 	bl	80029c6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80042ac:	4b0a      	ldr	r3, [pc, #40]	; (80042d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d202      	bcs.n	80042bc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80042b6:	4a08      	ldr	r2, [pc, #32]	; (80042d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	6013      	str	r3, [r2, #0]
}
 80042bc:	bf00      	nop
 80042be:	3710      	adds	r7, #16
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	20000d0c 	.word	0x20000d0c
 80042c8:	20000834 	.word	0x20000834
 80042cc:	20000cf4 	.word	0x20000cf4
 80042d0:	20000cc4 	.word	0x20000cc4
 80042d4:	20000cc0 	.word	0x20000cc0
 80042d8:	20000d28 	.word	0x20000d28

080042dc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b08a      	sub	sp, #40	; 0x28
 80042e0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80042e2:	2300      	movs	r3, #0
 80042e4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80042e6:	f000 fb07 	bl	80048f8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80042ea:	4b1c      	ldr	r3, [pc, #112]	; (800435c <xTimerCreateTimerTask+0x80>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d021      	beq.n	8004336 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80042f2:	2300      	movs	r3, #0
 80042f4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80042f6:	2300      	movs	r3, #0
 80042f8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80042fa:	1d3a      	adds	r2, r7, #4
 80042fc:	f107 0108 	add.w	r1, r7, #8
 8004300:	f107 030c 	add.w	r3, r7, #12
 8004304:	4618      	mov	r0, r3
 8004306:	f7fe faf3 	bl	80028f0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800430a:	6879      	ldr	r1, [r7, #4]
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	68fa      	ldr	r2, [r7, #12]
 8004310:	9202      	str	r2, [sp, #8]
 8004312:	9301      	str	r3, [sp, #4]
 8004314:	2302      	movs	r3, #2
 8004316:	9300      	str	r3, [sp, #0]
 8004318:	2300      	movs	r3, #0
 800431a:	460a      	mov	r2, r1
 800431c:	4910      	ldr	r1, [pc, #64]	; (8004360 <xTimerCreateTimerTask+0x84>)
 800431e:	4811      	ldr	r0, [pc, #68]	; (8004364 <xTimerCreateTimerTask+0x88>)
 8004320:	f7ff f8a0 	bl	8003464 <xTaskCreateStatic>
 8004324:	4603      	mov	r3, r0
 8004326:	4a10      	ldr	r2, [pc, #64]	; (8004368 <xTimerCreateTimerTask+0x8c>)
 8004328:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800432a:	4b0f      	ldr	r3, [pc, #60]	; (8004368 <xTimerCreateTimerTask+0x8c>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d001      	beq.n	8004336 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004332:	2301      	movs	r3, #1
 8004334:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d10a      	bne.n	8004352 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800433c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004340:	f383 8811 	msr	BASEPRI, r3
 8004344:	f3bf 8f6f 	isb	sy
 8004348:	f3bf 8f4f 	dsb	sy
 800434c:	613b      	str	r3, [r7, #16]
}
 800434e:	bf00      	nop
 8004350:	e7fe      	b.n	8004350 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004352:	697b      	ldr	r3, [r7, #20]
}
 8004354:	4618      	mov	r0, r3
 8004356:	3718      	adds	r7, #24
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	20000d64 	.word	0x20000d64
 8004360:	080061f8 	.word	0x080061f8
 8004364:	080044a1 	.word	0x080044a1
 8004368:	20000d68 	.word	0x20000d68

0800436c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b08a      	sub	sp, #40	; 0x28
 8004370:	af00      	add	r7, sp, #0
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	60b9      	str	r1, [r7, #8]
 8004376:	607a      	str	r2, [r7, #4]
 8004378:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800437a:	2300      	movs	r3, #0
 800437c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d10a      	bne.n	800439a <xTimerGenericCommand+0x2e>
	__asm volatile
 8004384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004388:	f383 8811 	msr	BASEPRI, r3
 800438c:	f3bf 8f6f 	isb	sy
 8004390:	f3bf 8f4f 	dsb	sy
 8004394:	623b      	str	r3, [r7, #32]
}
 8004396:	bf00      	nop
 8004398:	e7fe      	b.n	8004398 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800439a:	4b1a      	ldr	r3, [pc, #104]	; (8004404 <xTimerGenericCommand+0x98>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d02a      	beq.n	80043f8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	2b05      	cmp	r3, #5
 80043b2:	dc18      	bgt.n	80043e6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80043b4:	f7ff feb2 	bl	800411c <xTaskGetSchedulerState>
 80043b8:	4603      	mov	r3, r0
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d109      	bne.n	80043d2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80043be:	4b11      	ldr	r3, [pc, #68]	; (8004404 <xTimerGenericCommand+0x98>)
 80043c0:	6818      	ldr	r0, [r3, #0]
 80043c2:	f107 0110 	add.w	r1, r7, #16
 80043c6:	2300      	movs	r3, #0
 80043c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043ca:	f7fe fc63 	bl	8002c94 <xQueueGenericSend>
 80043ce:	6278      	str	r0, [r7, #36]	; 0x24
 80043d0:	e012      	b.n	80043f8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80043d2:	4b0c      	ldr	r3, [pc, #48]	; (8004404 <xTimerGenericCommand+0x98>)
 80043d4:	6818      	ldr	r0, [r3, #0]
 80043d6:	f107 0110 	add.w	r1, r7, #16
 80043da:	2300      	movs	r3, #0
 80043dc:	2200      	movs	r2, #0
 80043de:	f7fe fc59 	bl	8002c94 <xQueueGenericSend>
 80043e2:	6278      	str	r0, [r7, #36]	; 0x24
 80043e4:	e008      	b.n	80043f8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80043e6:	4b07      	ldr	r3, [pc, #28]	; (8004404 <xTimerGenericCommand+0x98>)
 80043e8:	6818      	ldr	r0, [r3, #0]
 80043ea:	f107 0110 	add.w	r1, r7, #16
 80043ee:	2300      	movs	r3, #0
 80043f0:	683a      	ldr	r2, [r7, #0]
 80043f2:	f7fe fd4d 	bl	8002e90 <xQueueGenericSendFromISR>
 80043f6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80043f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3728      	adds	r7, #40	; 0x28
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	20000d64 	.word	0x20000d64

08004408 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b088      	sub	sp, #32
 800440c:	af02      	add	r7, sp, #8
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004412:	4b22      	ldr	r3, [pc, #136]	; (800449c <prvProcessExpiredTimer+0x94>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	3304      	adds	r3, #4
 8004420:	4618      	mov	r0, r3
 8004422:	f7fe fb09 	bl	8002a38 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800442c:	f003 0304 	and.w	r3, r3, #4
 8004430:	2b00      	cmp	r3, #0
 8004432:	d022      	beq.n	800447a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	699a      	ldr	r2, [r3, #24]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	18d1      	adds	r1, r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	6978      	ldr	r0, [r7, #20]
 8004442:	f000 f8d1 	bl	80045e8 <prvInsertTimerInActiveList>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d01f      	beq.n	800448c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800444c:	2300      	movs	r3, #0
 800444e:	9300      	str	r3, [sp, #0]
 8004450:	2300      	movs	r3, #0
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	2100      	movs	r1, #0
 8004456:	6978      	ldr	r0, [r7, #20]
 8004458:	f7ff ff88 	bl	800436c <xTimerGenericCommand>
 800445c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d113      	bne.n	800448c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004468:	f383 8811 	msr	BASEPRI, r3
 800446c:	f3bf 8f6f 	isb	sy
 8004470:	f3bf 8f4f 	dsb	sy
 8004474:	60fb      	str	r3, [r7, #12]
}
 8004476:	bf00      	nop
 8004478:	e7fe      	b.n	8004478 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004480:	f023 0301 	bic.w	r3, r3, #1
 8004484:	b2da      	uxtb	r2, r3
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	6a1b      	ldr	r3, [r3, #32]
 8004490:	6978      	ldr	r0, [r7, #20]
 8004492:	4798      	blx	r3
}
 8004494:	bf00      	nop
 8004496:	3718      	adds	r7, #24
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}
 800449c:	20000d5c 	.word	0x20000d5c

080044a0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80044a8:	f107 0308 	add.w	r3, r7, #8
 80044ac:	4618      	mov	r0, r3
 80044ae:	f000 f857 	bl	8004560 <prvGetNextExpireTime>
 80044b2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	4619      	mov	r1, r3
 80044b8:	68f8      	ldr	r0, [r7, #12]
 80044ba:	f000 f803 	bl	80044c4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80044be:	f000 f8d5 	bl	800466c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80044c2:	e7f1      	b.n	80044a8 <prvTimerTask+0x8>

080044c4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80044ce:	f7ff fa43 	bl	8003958 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80044d2:	f107 0308 	add.w	r3, r7, #8
 80044d6:	4618      	mov	r0, r3
 80044d8:	f000 f866 	bl	80045a8 <prvSampleTimeNow>
 80044dc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d130      	bne.n	8004546 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d10a      	bne.n	8004500 <prvProcessTimerOrBlockTask+0x3c>
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d806      	bhi.n	8004500 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80044f2:	f7ff fa3f 	bl	8003974 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80044f6:	68f9      	ldr	r1, [r7, #12]
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f7ff ff85 	bl	8004408 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80044fe:	e024      	b.n	800454a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d008      	beq.n	8004518 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004506:	4b13      	ldr	r3, [pc, #76]	; (8004554 <prvProcessTimerOrBlockTask+0x90>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d101      	bne.n	8004514 <prvProcessTimerOrBlockTask+0x50>
 8004510:	2301      	movs	r3, #1
 8004512:	e000      	b.n	8004516 <prvProcessTimerOrBlockTask+0x52>
 8004514:	2300      	movs	r3, #0
 8004516:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004518:	4b0f      	ldr	r3, [pc, #60]	; (8004558 <prvProcessTimerOrBlockTask+0x94>)
 800451a:	6818      	ldr	r0, [r3, #0]
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	683a      	ldr	r2, [r7, #0]
 8004524:	4619      	mov	r1, r3
 8004526:	f7fe ff69 	bl	80033fc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800452a:	f7ff fa23 	bl	8003974 <xTaskResumeAll>
 800452e:	4603      	mov	r3, r0
 8004530:	2b00      	cmp	r3, #0
 8004532:	d10a      	bne.n	800454a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004534:	4b09      	ldr	r3, [pc, #36]	; (800455c <prvProcessTimerOrBlockTask+0x98>)
 8004536:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800453a:	601a      	str	r2, [r3, #0]
 800453c:	f3bf 8f4f 	dsb	sy
 8004540:	f3bf 8f6f 	isb	sy
}
 8004544:	e001      	b.n	800454a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004546:	f7ff fa15 	bl	8003974 <xTaskResumeAll>
}
 800454a:	bf00      	nop
 800454c:	3710      	adds	r7, #16
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	20000d60 	.word	0x20000d60
 8004558:	20000d64 	.word	0x20000d64
 800455c:	e000ed04 	.word	0xe000ed04

08004560 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004568:	4b0e      	ldr	r3, [pc, #56]	; (80045a4 <prvGetNextExpireTime+0x44>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d101      	bne.n	8004576 <prvGetNextExpireTime+0x16>
 8004572:	2201      	movs	r2, #1
 8004574:	e000      	b.n	8004578 <prvGetNextExpireTime+0x18>
 8004576:	2200      	movs	r2, #0
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d105      	bne.n	8004590 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004584:	4b07      	ldr	r3, [pc, #28]	; (80045a4 <prvGetNextExpireTime+0x44>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	60fb      	str	r3, [r7, #12]
 800458e:	e001      	b.n	8004594 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004590:	2300      	movs	r3, #0
 8004592:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004594:	68fb      	ldr	r3, [r7, #12]
}
 8004596:	4618      	mov	r0, r3
 8004598:	3714      	adds	r7, #20
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	20000d5c 	.word	0x20000d5c

080045a8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b084      	sub	sp, #16
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80045b0:	f7ff fa7e 	bl	8003ab0 <xTaskGetTickCount>
 80045b4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80045b6:	4b0b      	ldr	r3, [pc, #44]	; (80045e4 <prvSampleTimeNow+0x3c>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	429a      	cmp	r2, r3
 80045be:	d205      	bcs.n	80045cc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80045c0:	f000 f936 	bl	8004830 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	601a      	str	r2, [r3, #0]
 80045ca:	e002      	b.n	80045d2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80045d2:	4a04      	ldr	r2, [pc, #16]	; (80045e4 <prvSampleTimeNow+0x3c>)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80045d8:	68fb      	ldr	r3, [r7, #12]
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3710      	adds	r7, #16
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	20000d6c 	.word	0x20000d6c

080045e8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b086      	sub	sp, #24
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	60f8      	str	r0, [r7, #12]
 80045f0:	60b9      	str	r1, [r7, #8]
 80045f2:	607a      	str	r2, [r7, #4]
 80045f4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80045f6:	2300      	movs	r3, #0
 80045f8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	68ba      	ldr	r2, [r7, #8]
 80045fe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	68fa      	ldr	r2, [r7, #12]
 8004604:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	429a      	cmp	r2, r3
 800460c:	d812      	bhi.n	8004634 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	1ad2      	subs	r2, r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	429a      	cmp	r2, r3
 800461a:	d302      	bcc.n	8004622 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800461c:	2301      	movs	r3, #1
 800461e:	617b      	str	r3, [r7, #20]
 8004620:	e01b      	b.n	800465a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004622:	4b10      	ldr	r3, [pc, #64]	; (8004664 <prvInsertTimerInActiveList+0x7c>)
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	3304      	adds	r3, #4
 800462a:	4619      	mov	r1, r3
 800462c:	4610      	mov	r0, r2
 800462e:	f7fe f9ca 	bl	80029c6 <vListInsert>
 8004632:	e012      	b.n	800465a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	429a      	cmp	r2, r3
 800463a:	d206      	bcs.n	800464a <prvInsertTimerInActiveList+0x62>
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	429a      	cmp	r2, r3
 8004642:	d302      	bcc.n	800464a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004644:	2301      	movs	r3, #1
 8004646:	617b      	str	r3, [r7, #20]
 8004648:	e007      	b.n	800465a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800464a:	4b07      	ldr	r3, [pc, #28]	; (8004668 <prvInsertTimerInActiveList+0x80>)
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	3304      	adds	r3, #4
 8004652:	4619      	mov	r1, r3
 8004654:	4610      	mov	r0, r2
 8004656:	f7fe f9b6 	bl	80029c6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800465a:	697b      	ldr	r3, [r7, #20]
}
 800465c:	4618      	mov	r0, r3
 800465e:	3718      	adds	r7, #24
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}
 8004664:	20000d60 	.word	0x20000d60
 8004668:	20000d5c 	.word	0x20000d5c

0800466c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b08e      	sub	sp, #56	; 0x38
 8004670:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004672:	e0ca      	b.n	800480a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2b00      	cmp	r3, #0
 8004678:	da18      	bge.n	80046ac <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800467a:	1d3b      	adds	r3, r7, #4
 800467c:	3304      	adds	r3, #4
 800467e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004682:	2b00      	cmp	r3, #0
 8004684:	d10a      	bne.n	800469c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800468a:	f383 8811 	msr	BASEPRI, r3
 800468e:	f3bf 8f6f 	isb	sy
 8004692:	f3bf 8f4f 	dsb	sy
 8004696:	61fb      	str	r3, [r7, #28]
}
 8004698:	bf00      	nop
 800469a:	e7fe      	b.n	800469a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800469c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046a2:	6850      	ldr	r0, [r2, #4]
 80046a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046a6:	6892      	ldr	r2, [r2, #8]
 80046a8:	4611      	mov	r1, r2
 80046aa:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	f2c0 80aa 	blt.w	8004808 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80046b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ba:	695b      	ldr	r3, [r3, #20]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d004      	beq.n	80046ca <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80046c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046c2:	3304      	adds	r3, #4
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7fe f9b7 	bl	8002a38 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80046ca:	463b      	mov	r3, r7
 80046cc:	4618      	mov	r0, r3
 80046ce:	f7ff ff6b 	bl	80045a8 <prvSampleTimeNow>
 80046d2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b09      	cmp	r3, #9
 80046d8:	f200 8097 	bhi.w	800480a <prvProcessReceivedCommands+0x19e>
 80046dc:	a201      	add	r2, pc, #4	; (adr r2, 80046e4 <prvProcessReceivedCommands+0x78>)
 80046de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e2:	bf00      	nop
 80046e4:	0800470d 	.word	0x0800470d
 80046e8:	0800470d 	.word	0x0800470d
 80046ec:	0800470d 	.word	0x0800470d
 80046f0:	08004781 	.word	0x08004781
 80046f4:	08004795 	.word	0x08004795
 80046f8:	080047df 	.word	0x080047df
 80046fc:	0800470d 	.word	0x0800470d
 8004700:	0800470d 	.word	0x0800470d
 8004704:	08004781 	.word	0x08004781
 8004708:	08004795 	.word	0x08004795
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800470c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800470e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004712:	f043 0301 	orr.w	r3, r3, #1
 8004716:	b2da      	uxtb	r2, r3
 8004718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800471a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800471e:	68ba      	ldr	r2, [r7, #8]
 8004720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004722:	699b      	ldr	r3, [r3, #24]
 8004724:	18d1      	adds	r1, r2, r3
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800472a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800472c:	f7ff ff5c 	bl	80045e8 <prvInsertTimerInActiveList>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d069      	beq.n	800480a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004738:	6a1b      	ldr	r3, [r3, #32]
 800473a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800473c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800473e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004740:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004744:	f003 0304 	and.w	r3, r3, #4
 8004748:	2b00      	cmp	r3, #0
 800474a:	d05e      	beq.n	800480a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800474c:	68ba      	ldr	r2, [r7, #8]
 800474e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004750:	699b      	ldr	r3, [r3, #24]
 8004752:	441a      	add	r2, r3
 8004754:	2300      	movs	r3, #0
 8004756:	9300      	str	r3, [sp, #0]
 8004758:	2300      	movs	r3, #0
 800475a:	2100      	movs	r1, #0
 800475c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800475e:	f7ff fe05 	bl	800436c <xTimerGenericCommand>
 8004762:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004764:	6a3b      	ldr	r3, [r7, #32]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d14f      	bne.n	800480a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800476a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800476e:	f383 8811 	msr	BASEPRI, r3
 8004772:	f3bf 8f6f 	isb	sy
 8004776:	f3bf 8f4f 	dsb	sy
 800477a:	61bb      	str	r3, [r7, #24]
}
 800477c:	bf00      	nop
 800477e:	e7fe      	b.n	800477e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004782:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004786:	f023 0301 	bic.w	r3, r3, #1
 800478a:	b2da      	uxtb	r2, r3
 800478c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004792:	e03a      	b.n	800480a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004796:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800479a:	f043 0301 	orr.w	r3, r3, #1
 800479e:	b2da      	uxtb	r2, r3
 80047a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80047a6:	68ba      	ldr	r2, [r7, #8]
 80047a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047aa:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80047ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d10a      	bne.n	80047ca <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80047b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047b8:	f383 8811 	msr	BASEPRI, r3
 80047bc:	f3bf 8f6f 	isb	sy
 80047c0:	f3bf 8f4f 	dsb	sy
 80047c4:	617b      	str	r3, [r7, #20]
}
 80047c6:	bf00      	nop
 80047c8:	e7fe      	b.n	80047c8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80047ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047cc:	699a      	ldr	r2, [r3, #24]
 80047ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d0:	18d1      	adds	r1, r2, r3
 80047d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047d8:	f7ff ff06 	bl	80045e8 <prvInsertTimerInActiveList>
					break;
 80047dc:	e015      	b.n	800480a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80047de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80047e4:	f003 0302 	and.w	r3, r3, #2
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d103      	bne.n	80047f4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80047ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047ee:	f000 fbdf 	bl	8004fb0 <vPortFree>
 80047f2:	e00a      	b.n	800480a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80047f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80047fa:	f023 0301 	bic.w	r3, r3, #1
 80047fe:	b2da      	uxtb	r2, r3
 8004800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004802:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004806:	e000      	b.n	800480a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004808:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800480a:	4b08      	ldr	r3, [pc, #32]	; (800482c <prvProcessReceivedCommands+0x1c0>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	1d39      	adds	r1, r7, #4
 8004810:	2200      	movs	r2, #0
 8004812:	4618      	mov	r0, r3
 8004814:	f7fe fbd8 	bl	8002fc8 <xQueueReceive>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	f47f af2a 	bne.w	8004674 <prvProcessReceivedCommands+0x8>
	}
}
 8004820:	bf00      	nop
 8004822:	bf00      	nop
 8004824:	3730      	adds	r7, #48	; 0x30
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	20000d64 	.word	0x20000d64

08004830 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b088      	sub	sp, #32
 8004834:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004836:	e048      	b.n	80048ca <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004838:	4b2d      	ldr	r3, [pc, #180]	; (80048f0 <prvSwitchTimerLists+0xc0>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004842:	4b2b      	ldr	r3, [pc, #172]	; (80048f0 <prvSwitchTimerLists+0xc0>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	3304      	adds	r3, #4
 8004850:	4618      	mov	r0, r3
 8004852:	f7fe f8f1 	bl	8002a38 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004864:	f003 0304 	and.w	r3, r3, #4
 8004868:	2b00      	cmp	r3, #0
 800486a:	d02e      	beq.n	80048ca <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	4413      	add	r3, r2
 8004874:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004876:	68ba      	ldr	r2, [r7, #8]
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	429a      	cmp	r2, r3
 800487c:	d90e      	bls.n	800489c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	68ba      	ldr	r2, [r7, #8]
 8004882:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800488a:	4b19      	ldr	r3, [pc, #100]	; (80048f0 <prvSwitchTimerLists+0xc0>)
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	3304      	adds	r3, #4
 8004892:	4619      	mov	r1, r3
 8004894:	4610      	mov	r0, r2
 8004896:	f7fe f896 	bl	80029c6 <vListInsert>
 800489a:	e016      	b.n	80048ca <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800489c:	2300      	movs	r3, #0
 800489e:	9300      	str	r3, [sp, #0]
 80048a0:	2300      	movs	r3, #0
 80048a2:	693a      	ldr	r2, [r7, #16]
 80048a4:	2100      	movs	r1, #0
 80048a6:	68f8      	ldr	r0, [r7, #12]
 80048a8:	f7ff fd60 	bl	800436c <xTimerGenericCommand>
 80048ac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d10a      	bne.n	80048ca <prvSwitchTimerLists+0x9a>
	__asm volatile
 80048b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b8:	f383 8811 	msr	BASEPRI, r3
 80048bc:	f3bf 8f6f 	isb	sy
 80048c0:	f3bf 8f4f 	dsb	sy
 80048c4:	603b      	str	r3, [r7, #0]
}
 80048c6:	bf00      	nop
 80048c8:	e7fe      	b.n	80048c8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80048ca:	4b09      	ldr	r3, [pc, #36]	; (80048f0 <prvSwitchTimerLists+0xc0>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d1b1      	bne.n	8004838 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80048d4:	4b06      	ldr	r3, [pc, #24]	; (80048f0 <prvSwitchTimerLists+0xc0>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80048da:	4b06      	ldr	r3, [pc, #24]	; (80048f4 <prvSwitchTimerLists+0xc4>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a04      	ldr	r2, [pc, #16]	; (80048f0 <prvSwitchTimerLists+0xc0>)
 80048e0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80048e2:	4a04      	ldr	r2, [pc, #16]	; (80048f4 <prvSwitchTimerLists+0xc4>)
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	6013      	str	r3, [r2, #0]
}
 80048e8:	bf00      	nop
 80048ea:	3718      	adds	r7, #24
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	20000d5c 	.word	0x20000d5c
 80048f4:	20000d60 	.word	0x20000d60

080048f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80048fe:	f000 f969 	bl	8004bd4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004902:	4b15      	ldr	r3, [pc, #84]	; (8004958 <prvCheckForValidListAndQueue+0x60>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d120      	bne.n	800494c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800490a:	4814      	ldr	r0, [pc, #80]	; (800495c <prvCheckForValidListAndQueue+0x64>)
 800490c:	f7fe f80a 	bl	8002924 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004910:	4813      	ldr	r0, [pc, #76]	; (8004960 <prvCheckForValidListAndQueue+0x68>)
 8004912:	f7fe f807 	bl	8002924 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004916:	4b13      	ldr	r3, [pc, #76]	; (8004964 <prvCheckForValidListAndQueue+0x6c>)
 8004918:	4a10      	ldr	r2, [pc, #64]	; (800495c <prvCheckForValidListAndQueue+0x64>)
 800491a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800491c:	4b12      	ldr	r3, [pc, #72]	; (8004968 <prvCheckForValidListAndQueue+0x70>)
 800491e:	4a10      	ldr	r2, [pc, #64]	; (8004960 <prvCheckForValidListAndQueue+0x68>)
 8004920:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004922:	2300      	movs	r3, #0
 8004924:	9300      	str	r3, [sp, #0]
 8004926:	4b11      	ldr	r3, [pc, #68]	; (800496c <prvCheckForValidListAndQueue+0x74>)
 8004928:	4a11      	ldr	r2, [pc, #68]	; (8004970 <prvCheckForValidListAndQueue+0x78>)
 800492a:	2110      	movs	r1, #16
 800492c:	200a      	movs	r0, #10
 800492e:	f7fe f915 	bl	8002b5c <xQueueGenericCreateStatic>
 8004932:	4603      	mov	r3, r0
 8004934:	4a08      	ldr	r2, [pc, #32]	; (8004958 <prvCheckForValidListAndQueue+0x60>)
 8004936:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004938:	4b07      	ldr	r3, [pc, #28]	; (8004958 <prvCheckForValidListAndQueue+0x60>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d005      	beq.n	800494c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004940:	4b05      	ldr	r3, [pc, #20]	; (8004958 <prvCheckForValidListAndQueue+0x60>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	490b      	ldr	r1, [pc, #44]	; (8004974 <prvCheckForValidListAndQueue+0x7c>)
 8004946:	4618      	mov	r0, r3
 8004948:	f7fe fd2e 	bl	80033a8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800494c:	f000 f972 	bl	8004c34 <vPortExitCritical>
}
 8004950:	bf00      	nop
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
 8004956:	bf00      	nop
 8004958:	20000d64 	.word	0x20000d64
 800495c:	20000d34 	.word	0x20000d34
 8004960:	20000d48 	.word	0x20000d48
 8004964:	20000d5c 	.word	0x20000d5c
 8004968:	20000d60 	.word	0x20000d60
 800496c:	20000e10 	.word	0x20000e10
 8004970:	20000d70 	.word	0x20000d70
 8004974:	08006200 	.word	0x08006200

08004978 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004978:	b480      	push	{r7}
 800497a:	b085      	sub	sp, #20
 800497c:	af00      	add	r7, sp, #0
 800497e:	60f8      	str	r0, [r7, #12]
 8004980:	60b9      	str	r1, [r7, #8]
 8004982:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	3b04      	subs	r3, #4
 8004988:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004990:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	3b04      	subs	r3, #4
 8004996:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	f023 0201 	bic.w	r2, r3, #1
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	3b04      	subs	r3, #4
 80049a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80049a8:	4a0c      	ldr	r2, [pc, #48]	; (80049dc <pxPortInitialiseStack+0x64>)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	3b14      	subs	r3, #20
 80049b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	3b04      	subs	r3, #4
 80049be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f06f 0202 	mvn.w	r2, #2
 80049c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	3b20      	subs	r3, #32
 80049cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80049ce:	68fb      	ldr	r3, [r7, #12]
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3714      	adds	r7, #20
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr
 80049dc:	080049e1 	.word	0x080049e1

080049e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80049e0:	b480      	push	{r7}
 80049e2:	b085      	sub	sp, #20
 80049e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80049e6:	2300      	movs	r3, #0
 80049e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80049ea:	4b12      	ldr	r3, [pc, #72]	; (8004a34 <prvTaskExitError+0x54>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f2:	d00a      	beq.n	8004a0a <prvTaskExitError+0x2a>
	__asm volatile
 80049f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049f8:	f383 8811 	msr	BASEPRI, r3
 80049fc:	f3bf 8f6f 	isb	sy
 8004a00:	f3bf 8f4f 	dsb	sy
 8004a04:	60fb      	str	r3, [r7, #12]
}
 8004a06:	bf00      	nop
 8004a08:	e7fe      	b.n	8004a08 <prvTaskExitError+0x28>
	__asm volatile
 8004a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a0e:	f383 8811 	msr	BASEPRI, r3
 8004a12:	f3bf 8f6f 	isb	sy
 8004a16:	f3bf 8f4f 	dsb	sy
 8004a1a:	60bb      	str	r3, [r7, #8]
}
 8004a1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004a1e:	bf00      	nop
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d0fc      	beq.n	8004a20 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004a26:	bf00      	nop
 8004a28:	bf00      	nop
 8004a2a:	3714      	adds	r7, #20
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr
 8004a34:	2000000c 	.word	0x2000000c
	...

08004a40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004a40:	4b07      	ldr	r3, [pc, #28]	; (8004a60 <pxCurrentTCBConst2>)
 8004a42:	6819      	ldr	r1, [r3, #0]
 8004a44:	6808      	ldr	r0, [r1, #0]
 8004a46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a4a:	f380 8809 	msr	PSP, r0
 8004a4e:	f3bf 8f6f 	isb	sy
 8004a52:	f04f 0000 	mov.w	r0, #0
 8004a56:	f380 8811 	msr	BASEPRI, r0
 8004a5a:	4770      	bx	lr
 8004a5c:	f3af 8000 	nop.w

08004a60 <pxCurrentTCBConst2>:
 8004a60:	20000834 	.word	0x20000834
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004a64:	bf00      	nop
 8004a66:	bf00      	nop

08004a68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004a68:	4808      	ldr	r0, [pc, #32]	; (8004a8c <prvPortStartFirstTask+0x24>)
 8004a6a:	6800      	ldr	r0, [r0, #0]
 8004a6c:	6800      	ldr	r0, [r0, #0]
 8004a6e:	f380 8808 	msr	MSP, r0
 8004a72:	f04f 0000 	mov.w	r0, #0
 8004a76:	f380 8814 	msr	CONTROL, r0
 8004a7a:	b662      	cpsie	i
 8004a7c:	b661      	cpsie	f
 8004a7e:	f3bf 8f4f 	dsb	sy
 8004a82:	f3bf 8f6f 	isb	sy
 8004a86:	df00      	svc	0
 8004a88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004a8a:	bf00      	nop
 8004a8c:	e000ed08 	.word	0xe000ed08

08004a90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b086      	sub	sp, #24
 8004a94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004a96:	4b46      	ldr	r3, [pc, #280]	; (8004bb0 <xPortStartScheduler+0x120>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a46      	ldr	r2, [pc, #280]	; (8004bb4 <xPortStartScheduler+0x124>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d10a      	bne.n	8004ab6 <xPortStartScheduler+0x26>
	__asm volatile
 8004aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa4:	f383 8811 	msr	BASEPRI, r3
 8004aa8:	f3bf 8f6f 	isb	sy
 8004aac:	f3bf 8f4f 	dsb	sy
 8004ab0:	613b      	str	r3, [r7, #16]
}
 8004ab2:	bf00      	nop
 8004ab4:	e7fe      	b.n	8004ab4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004ab6:	4b3e      	ldr	r3, [pc, #248]	; (8004bb0 <xPortStartScheduler+0x120>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a3f      	ldr	r2, [pc, #252]	; (8004bb8 <xPortStartScheduler+0x128>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d10a      	bne.n	8004ad6 <xPortStartScheduler+0x46>
	__asm volatile
 8004ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ac4:	f383 8811 	msr	BASEPRI, r3
 8004ac8:	f3bf 8f6f 	isb	sy
 8004acc:	f3bf 8f4f 	dsb	sy
 8004ad0:	60fb      	str	r3, [r7, #12]
}
 8004ad2:	bf00      	nop
 8004ad4:	e7fe      	b.n	8004ad4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004ad6:	4b39      	ldr	r3, [pc, #228]	; (8004bbc <xPortStartScheduler+0x12c>)
 8004ad8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	22ff      	movs	r2, #255	; 0xff
 8004ae6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	781b      	ldrb	r3, [r3, #0]
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004af0:	78fb      	ldrb	r3, [r7, #3]
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004af8:	b2da      	uxtb	r2, r3
 8004afa:	4b31      	ldr	r3, [pc, #196]	; (8004bc0 <xPortStartScheduler+0x130>)
 8004afc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004afe:	4b31      	ldr	r3, [pc, #196]	; (8004bc4 <xPortStartScheduler+0x134>)
 8004b00:	2207      	movs	r2, #7
 8004b02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b04:	e009      	b.n	8004b1a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004b06:	4b2f      	ldr	r3, [pc, #188]	; (8004bc4 <xPortStartScheduler+0x134>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	4a2d      	ldr	r2, [pc, #180]	; (8004bc4 <xPortStartScheduler+0x134>)
 8004b0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004b10:	78fb      	ldrb	r3, [r7, #3]
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	005b      	lsls	r3, r3, #1
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b1a:	78fb      	ldrb	r3, [r7, #3]
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b22:	2b80      	cmp	r3, #128	; 0x80
 8004b24:	d0ef      	beq.n	8004b06 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004b26:	4b27      	ldr	r3, [pc, #156]	; (8004bc4 <xPortStartScheduler+0x134>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f1c3 0307 	rsb	r3, r3, #7
 8004b2e:	2b04      	cmp	r3, #4
 8004b30:	d00a      	beq.n	8004b48 <xPortStartScheduler+0xb8>
	__asm volatile
 8004b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b36:	f383 8811 	msr	BASEPRI, r3
 8004b3a:	f3bf 8f6f 	isb	sy
 8004b3e:	f3bf 8f4f 	dsb	sy
 8004b42:	60bb      	str	r3, [r7, #8]
}
 8004b44:	bf00      	nop
 8004b46:	e7fe      	b.n	8004b46 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004b48:	4b1e      	ldr	r3, [pc, #120]	; (8004bc4 <xPortStartScheduler+0x134>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	021b      	lsls	r3, r3, #8
 8004b4e:	4a1d      	ldr	r2, [pc, #116]	; (8004bc4 <xPortStartScheduler+0x134>)
 8004b50:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004b52:	4b1c      	ldr	r3, [pc, #112]	; (8004bc4 <xPortStartScheduler+0x134>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004b5a:	4a1a      	ldr	r2, [pc, #104]	; (8004bc4 <xPortStartScheduler+0x134>)
 8004b5c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	b2da      	uxtb	r2, r3
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004b66:	4b18      	ldr	r3, [pc, #96]	; (8004bc8 <xPortStartScheduler+0x138>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a17      	ldr	r2, [pc, #92]	; (8004bc8 <xPortStartScheduler+0x138>)
 8004b6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004b72:	4b15      	ldr	r3, [pc, #84]	; (8004bc8 <xPortStartScheduler+0x138>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a14      	ldr	r2, [pc, #80]	; (8004bc8 <xPortStartScheduler+0x138>)
 8004b78:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004b7c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004b7e:	f000 f8dd 	bl	8004d3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004b82:	4b12      	ldr	r3, [pc, #72]	; (8004bcc <xPortStartScheduler+0x13c>)
 8004b84:	2200      	movs	r2, #0
 8004b86:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004b88:	f000 f8fc 	bl	8004d84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004b8c:	4b10      	ldr	r3, [pc, #64]	; (8004bd0 <xPortStartScheduler+0x140>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a0f      	ldr	r2, [pc, #60]	; (8004bd0 <xPortStartScheduler+0x140>)
 8004b92:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004b96:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004b98:	f7ff ff66 	bl	8004a68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004b9c:	f7ff f852 	bl	8003c44 <vTaskSwitchContext>
	prvTaskExitError();
 8004ba0:	f7ff ff1e 	bl	80049e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3718      	adds	r7, #24
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	e000ed00 	.word	0xe000ed00
 8004bb4:	410fc271 	.word	0x410fc271
 8004bb8:	410fc270 	.word	0x410fc270
 8004bbc:	e000e400 	.word	0xe000e400
 8004bc0:	20000e60 	.word	0x20000e60
 8004bc4:	20000e64 	.word	0x20000e64
 8004bc8:	e000ed20 	.word	0xe000ed20
 8004bcc:	2000000c 	.word	0x2000000c
 8004bd0:	e000ef34 	.word	0xe000ef34

08004bd4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b083      	sub	sp, #12
 8004bd8:	af00      	add	r7, sp, #0
	__asm volatile
 8004bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bde:	f383 8811 	msr	BASEPRI, r3
 8004be2:	f3bf 8f6f 	isb	sy
 8004be6:	f3bf 8f4f 	dsb	sy
 8004bea:	607b      	str	r3, [r7, #4]
}
 8004bec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004bee:	4b0f      	ldr	r3, [pc, #60]	; (8004c2c <vPortEnterCritical+0x58>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	4a0d      	ldr	r2, [pc, #52]	; (8004c2c <vPortEnterCritical+0x58>)
 8004bf6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004bf8:	4b0c      	ldr	r3, [pc, #48]	; (8004c2c <vPortEnterCritical+0x58>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d10f      	bne.n	8004c20 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004c00:	4b0b      	ldr	r3, [pc, #44]	; (8004c30 <vPortEnterCritical+0x5c>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d00a      	beq.n	8004c20 <vPortEnterCritical+0x4c>
	__asm volatile
 8004c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c0e:	f383 8811 	msr	BASEPRI, r3
 8004c12:	f3bf 8f6f 	isb	sy
 8004c16:	f3bf 8f4f 	dsb	sy
 8004c1a:	603b      	str	r3, [r7, #0]
}
 8004c1c:	bf00      	nop
 8004c1e:	e7fe      	b.n	8004c1e <vPortEnterCritical+0x4a>
	}
}
 8004c20:	bf00      	nop
 8004c22:	370c      	adds	r7, #12
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr
 8004c2c:	2000000c 	.word	0x2000000c
 8004c30:	e000ed04 	.word	0xe000ed04

08004c34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004c3a:	4b12      	ldr	r3, [pc, #72]	; (8004c84 <vPortExitCritical+0x50>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d10a      	bne.n	8004c58 <vPortExitCritical+0x24>
	__asm volatile
 8004c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c46:	f383 8811 	msr	BASEPRI, r3
 8004c4a:	f3bf 8f6f 	isb	sy
 8004c4e:	f3bf 8f4f 	dsb	sy
 8004c52:	607b      	str	r3, [r7, #4]
}
 8004c54:	bf00      	nop
 8004c56:	e7fe      	b.n	8004c56 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004c58:	4b0a      	ldr	r3, [pc, #40]	; (8004c84 <vPortExitCritical+0x50>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	3b01      	subs	r3, #1
 8004c5e:	4a09      	ldr	r2, [pc, #36]	; (8004c84 <vPortExitCritical+0x50>)
 8004c60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004c62:	4b08      	ldr	r3, [pc, #32]	; (8004c84 <vPortExitCritical+0x50>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d105      	bne.n	8004c76 <vPortExitCritical+0x42>
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	f383 8811 	msr	BASEPRI, r3
}
 8004c74:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004c76:	bf00      	nop
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop
 8004c84:	2000000c 	.word	0x2000000c
	...

08004c90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004c90:	f3ef 8009 	mrs	r0, PSP
 8004c94:	f3bf 8f6f 	isb	sy
 8004c98:	4b15      	ldr	r3, [pc, #84]	; (8004cf0 <pxCurrentTCBConst>)
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	f01e 0f10 	tst.w	lr, #16
 8004ca0:	bf08      	it	eq
 8004ca2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004ca6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004caa:	6010      	str	r0, [r2, #0]
 8004cac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004cb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004cb4:	f380 8811 	msr	BASEPRI, r0
 8004cb8:	f3bf 8f4f 	dsb	sy
 8004cbc:	f3bf 8f6f 	isb	sy
 8004cc0:	f7fe ffc0 	bl	8003c44 <vTaskSwitchContext>
 8004cc4:	f04f 0000 	mov.w	r0, #0
 8004cc8:	f380 8811 	msr	BASEPRI, r0
 8004ccc:	bc09      	pop	{r0, r3}
 8004cce:	6819      	ldr	r1, [r3, #0]
 8004cd0:	6808      	ldr	r0, [r1, #0]
 8004cd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cd6:	f01e 0f10 	tst.w	lr, #16
 8004cda:	bf08      	it	eq
 8004cdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004ce0:	f380 8809 	msr	PSP, r0
 8004ce4:	f3bf 8f6f 	isb	sy
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop
 8004cec:	f3af 8000 	nop.w

08004cf0 <pxCurrentTCBConst>:
 8004cf0:	20000834 	.word	0x20000834
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004cf4:	bf00      	nop
 8004cf6:	bf00      	nop

08004cf8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
	__asm volatile
 8004cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d02:	f383 8811 	msr	BASEPRI, r3
 8004d06:	f3bf 8f6f 	isb	sy
 8004d0a:	f3bf 8f4f 	dsb	sy
 8004d0e:	607b      	str	r3, [r7, #4]
}
 8004d10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004d12:	f7fe fedd 	bl	8003ad0 <xTaskIncrementTick>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d003      	beq.n	8004d24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004d1c:	4b06      	ldr	r3, [pc, #24]	; (8004d38 <xPortSysTickHandler+0x40>)
 8004d1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d22:	601a      	str	r2, [r3, #0]
 8004d24:	2300      	movs	r3, #0
 8004d26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	f383 8811 	msr	BASEPRI, r3
}
 8004d2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004d30:	bf00      	nop
 8004d32:	3708      	adds	r7, #8
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	e000ed04 	.word	0xe000ed04

08004d3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004d40:	4b0b      	ldr	r3, [pc, #44]	; (8004d70 <vPortSetupTimerInterrupt+0x34>)
 8004d42:	2200      	movs	r2, #0
 8004d44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004d46:	4b0b      	ldr	r3, [pc, #44]	; (8004d74 <vPortSetupTimerInterrupt+0x38>)
 8004d48:	2200      	movs	r2, #0
 8004d4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004d4c:	4b0a      	ldr	r3, [pc, #40]	; (8004d78 <vPortSetupTimerInterrupt+0x3c>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a0a      	ldr	r2, [pc, #40]	; (8004d7c <vPortSetupTimerInterrupt+0x40>)
 8004d52:	fba2 2303 	umull	r2, r3, r2, r3
 8004d56:	099b      	lsrs	r3, r3, #6
 8004d58:	4a09      	ldr	r2, [pc, #36]	; (8004d80 <vPortSetupTimerInterrupt+0x44>)
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004d5e:	4b04      	ldr	r3, [pc, #16]	; (8004d70 <vPortSetupTimerInterrupt+0x34>)
 8004d60:	2207      	movs	r2, #7
 8004d62:	601a      	str	r2, [r3, #0]
}
 8004d64:	bf00      	nop
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr
 8004d6e:	bf00      	nop
 8004d70:	e000e010 	.word	0xe000e010
 8004d74:	e000e018 	.word	0xe000e018
 8004d78:	20000000 	.word	0x20000000
 8004d7c:	10624dd3 	.word	0x10624dd3
 8004d80:	e000e014 	.word	0xe000e014

08004d84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004d84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004d94 <vPortEnableVFP+0x10>
 8004d88:	6801      	ldr	r1, [r0, #0]
 8004d8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004d8e:	6001      	str	r1, [r0, #0]
 8004d90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004d92:	bf00      	nop
 8004d94:	e000ed88 	.word	0xe000ed88

08004d98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004d98:	b480      	push	{r7}
 8004d9a:	b085      	sub	sp, #20
 8004d9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004d9e:	f3ef 8305 	mrs	r3, IPSR
 8004da2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2b0f      	cmp	r3, #15
 8004da8:	d914      	bls.n	8004dd4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004daa:	4a17      	ldr	r2, [pc, #92]	; (8004e08 <vPortValidateInterruptPriority+0x70>)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	4413      	add	r3, r2
 8004db0:	781b      	ldrb	r3, [r3, #0]
 8004db2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004db4:	4b15      	ldr	r3, [pc, #84]	; (8004e0c <vPortValidateInterruptPriority+0x74>)
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	7afa      	ldrb	r2, [r7, #11]
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d20a      	bcs.n	8004dd4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc2:	f383 8811 	msr	BASEPRI, r3
 8004dc6:	f3bf 8f6f 	isb	sy
 8004dca:	f3bf 8f4f 	dsb	sy
 8004dce:	607b      	str	r3, [r7, #4]
}
 8004dd0:	bf00      	nop
 8004dd2:	e7fe      	b.n	8004dd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004dd4:	4b0e      	ldr	r3, [pc, #56]	; (8004e10 <vPortValidateInterruptPriority+0x78>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004ddc:	4b0d      	ldr	r3, [pc, #52]	; (8004e14 <vPortValidateInterruptPriority+0x7c>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d90a      	bls.n	8004dfa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004de8:	f383 8811 	msr	BASEPRI, r3
 8004dec:	f3bf 8f6f 	isb	sy
 8004df0:	f3bf 8f4f 	dsb	sy
 8004df4:	603b      	str	r3, [r7, #0]
}
 8004df6:	bf00      	nop
 8004df8:	e7fe      	b.n	8004df8 <vPortValidateInterruptPriority+0x60>
	}
 8004dfa:	bf00      	nop
 8004dfc:	3714      	adds	r7, #20
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	e000e3f0 	.word	0xe000e3f0
 8004e0c:	20000e60 	.word	0x20000e60
 8004e10:	e000ed0c 	.word	0xe000ed0c
 8004e14:	20000e64 	.word	0x20000e64

08004e18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b08a      	sub	sp, #40	; 0x28
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004e20:	2300      	movs	r3, #0
 8004e22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004e24:	f7fe fd98 	bl	8003958 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004e28:	4b5b      	ldr	r3, [pc, #364]	; (8004f98 <pvPortMalloc+0x180>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004e30:	f000 f920 	bl	8005074 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004e34:	4b59      	ldr	r3, [pc, #356]	; (8004f9c <pvPortMalloc+0x184>)
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	f040 8093 	bne.w	8004f68 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d01d      	beq.n	8004e84 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004e48:	2208      	movs	r2, #8
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f003 0307 	and.w	r3, r3, #7
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d014      	beq.n	8004e84 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f023 0307 	bic.w	r3, r3, #7
 8004e60:	3308      	adds	r3, #8
 8004e62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f003 0307 	and.w	r3, r3, #7
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00a      	beq.n	8004e84 <pvPortMalloc+0x6c>
	__asm volatile
 8004e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e72:	f383 8811 	msr	BASEPRI, r3
 8004e76:	f3bf 8f6f 	isb	sy
 8004e7a:	f3bf 8f4f 	dsb	sy
 8004e7e:	617b      	str	r3, [r7, #20]
}
 8004e80:	bf00      	nop
 8004e82:	e7fe      	b.n	8004e82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d06e      	beq.n	8004f68 <pvPortMalloc+0x150>
 8004e8a:	4b45      	ldr	r3, [pc, #276]	; (8004fa0 <pvPortMalloc+0x188>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d869      	bhi.n	8004f68 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004e94:	4b43      	ldr	r3, [pc, #268]	; (8004fa4 <pvPortMalloc+0x18c>)
 8004e96:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004e98:	4b42      	ldr	r3, [pc, #264]	; (8004fa4 <pvPortMalloc+0x18c>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004e9e:	e004      	b.n	8004eaa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d903      	bls.n	8004ebc <pvPortMalloc+0xa4>
 8004eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d1f1      	bne.n	8004ea0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004ebc:	4b36      	ldr	r3, [pc, #216]	; (8004f98 <pvPortMalloc+0x180>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d050      	beq.n	8004f68 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004ec6:	6a3b      	ldr	r3, [r7, #32]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	2208      	movs	r2, #8
 8004ecc:	4413      	add	r3, r2
 8004ece:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	6a3b      	ldr	r3, [r7, #32]
 8004ed6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eda:	685a      	ldr	r2, [r3, #4]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	1ad2      	subs	r2, r2, r3
 8004ee0:	2308      	movs	r3, #8
 8004ee2:	005b      	lsls	r3, r3, #1
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d91f      	bls.n	8004f28 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004ee8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4413      	add	r3, r2
 8004eee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	f003 0307 	and.w	r3, r3, #7
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00a      	beq.n	8004f10 <pvPortMalloc+0xf8>
	__asm volatile
 8004efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004efe:	f383 8811 	msr	BASEPRI, r3
 8004f02:	f3bf 8f6f 	isb	sy
 8004f06:	f3bf 8f4f 	dsb	sy
 8004f0a:	613b      	str	r3, [r7, #16]
}
 8004f0c:	bf00      	nop
 8004f0e:	e7fe      	b.n	8004f0e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f12:	685a      	ldr	r2, [r3, #4]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	1ad2      	subs	r2, r2, r3
 8004f18:	69bb      	ldr	r3, [r7, #24]
 8004f1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004f22:	69b8      	ldr	r0, [r7, #24]
 8004f24:	f000 f908 	bl	8005138 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004f28:	4b1d      	ldr	r3, [pc, #116]	; (8004fa0 <pvPortMalloc+0x188>)
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	4a1b      	ldr	r2, [pc, #108]	; (8004fa0 <pvPortMalloc+0x188>)
 8004f34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004f36:	4b1a      	ldr	r3, [pc, #104]	; (8004fa0 <pvPortMalloc+0x188>)
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	4b1b      	ldr	r3, [pc, #108]	; (8004fa8 <pvPortMalloc+0x190>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d203      	bcs.n	8004f4a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004f42:	4b17      	ldr	r3, [pc, #92]	; (8004fa0 <pvPortMalloc+0x188>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a18      	ldr	r2, [pc, #96]	; (8004fa8 <pvPortMalloc+0x190>)
 8004f48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4c:	685a      	ldr	r2, [r3, #4]
 8004f4e:	4b13      	ldr	r3, [pc, #76]	; (8004f9c <pvPortMalloc+0x184>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	431a      	orrs	r2, r3
 8004f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004f5e:	4b13      	ldr	r3, [pc, #76]	; (8004fac <pvPortMalloc+0x194>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	3301      	adds	r3, #1
 8004f64:	4a11      	ldr	r2, [pc, #68]	; (8004fac <pvPortMalloc+0x194>)
 8004f66:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004f68:	f7fe fd04 	bl	8003974 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f6c:	69fb      	ldr	r3, [r7, #28]
 8004f6e:	f003 0307 	and.w	r3, r3, #7
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00a      	beq.n	8004f8c <pvPortMalloc+0x174>
	__asm volatile
 8004f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f7a:	f383 8811 	msr	BASEPRI, r3
 8004f7e:	f3bf 8f6f 	isb	sy
 8004f82:	f3bf 8f4f 	dsb	sy
 8004f86:	60fb      	str	r3, [r7, #12]
}
 8004f88:	bf00      	nop
 8004f8a:	e7fe      	b.n	8004f8a <pvPortMalloc+0x172>
	return pvReturn;
 8004f8c:	69fb      	ldr	r3, [r7, #28]
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3728      	adds	r7, #40	; 0x28
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	20004a70 	.word	0x20004a70
 8004f9c:	20004a84 	.word	0x20004a84
 8004fa0:	20004a74 	.word	0x20004a74
 8004fa4:	20004a68 	.word	0x20004a68
 8004fa8:	20004a78 	.word	0x20004a78
 8004fac:	20004a7c 	.word	0x20004a7c

08004fb0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b086      	sub	sp, #24
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d04d      	beq.n	800505e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004fc2:	2308      	movs	r3, #8
 8004fc4:	425b      	negs	r3, r3
 8004fc6:	697a      	ldr	r2, [r7, #20]
 8004fc8:	4413      	add	r3, r2
 8004fca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	685a      	ldr	r2, [r3, #4]
 8004fd4:	4b24      	ldr	r3, [pc, #144]	; (8005068 <vPortFree+0xb8>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4013      	ands	r3, r2
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d10a      	bne.n	8004ff4 <vPortFree+0x44>
	__asm volatile
 8004fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fe2:	f383 8811 	msr	BASEPRI, r3
 8004fe6:	f3bf 8f6f 	isb	sy
 8004fea:	f3bf 8f4f 	dsb	sy
 8004fee:	60fb      	str	r3, [r7, #12]
}
 8004ff0:	bf00      	nop
 8004ff2:	e7fe      	b.n	8004ff2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00a      	beq.n	8005012 <vPortFree+0x62>
	__asm volatile
 8004ffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005000:	f383 8811 	msr	BASEPRI, r3
 8005004:	f3bf 8f6f 	isb	sy
 8005008:	f3bf 8f4f 	dsb	sy
 800500c:	60bb      	str	r3, [r7, #8]
}
 800500e:	bf00      	nop
 8005010:	e7fe      	b.n	8005010 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	685a      	ldr	r2, [r3, #4]
 8005016:	4b14      	ldr	r3, [pc, #80]	; (8005068 <vPortFree+0xb8>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4013      	ands	r3, r2
 800501c:	2b00      	cmp	r3, #0
 800501e:	d01e      	beq.n	800505e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d11a      	bne.n	800505e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	4b0e      	ldr	r3, [pc, #56]	; (8005068 <vPortFree+0xb8>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	43db      	mvns	r3, r3
 8005032:	401a      	ands	r2, r3
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005038:	f7fe fc8e 	bl	8003958 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	685a      	ldr	r2, [r3, #4]
 8005040:	4b0a      	ldr	r3, [pc, #40]	; (800506c <vPortFree+0xbc>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4413      	add	r3, r2
 8005046:	4a09      	ldr	r2, [pc, #36]	; (800506c <vPortFree+0xbc>)
 8005048:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800504a:	6938      	ldr	r0, [r7, #16]
 800504c:	f000 f874 	bl	8005138 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005050:	4b07      	ldr	r3, [pc, #28]	; (8005070 <vPortFree+0xc0>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	3301      	adds	r3, #1
 8005056:	4a06      	ldr	r2, [pc, #24]	; (8005070 <vPortFree+0xc0>)
 8005058:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800505a:	f7fe fc8b 	bl	8003974 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800505e:	bf00      	nop
 8005060:	3718      	adds	r7, #24
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	20004a84 	.word	0x20004a84
 800506c:	20004a74 	.word	0x20004a74
 8005070:	20004a80 	.word	0x20004a80

08005074 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005074:	b480      	push	{r7}
 8005076:	b085      	sub	sp, #20
 8005078:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800507a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800507e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005080:	4b27      	ldr	r3, [pc, #156]	; (8005120 <prvHeapInit+0xac>)
 8005082:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f003 0307 	and.w	r3, r3, #7
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00c      	beq.n	80050a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	3307      	adds	r3, #7
 8005092:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f023 0307 	bic.w	r3, r3, #7
 800509a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	4a1f      	ldr	r2, [pc, #124]	; (8005120 <prvHeapInit+0xac>)
 80050a4:	4413      	add	r3, r2
 80050a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80050ac:	4a1d      	ldr	r2, [pc, #116]	; (8005124 <prvHeapInit+0xb0>)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80050b2:	4b1c      	ldr	r3, [pc, #112]	; (8005124 <prvHeapInit+0xb0>)
 80050b4:	2200      	movs	r2, #0
 80050b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	68ba      	ldr	r2, [r7, #8]
 80050bc:	4413      	add	r3, r2
 80050be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80050c0:	2208      	movs	r2, #8
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	1a9b      	subs	r3, r3, r2
 80050c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f023 0307 	bic.w	r3, r3, #7
 80050ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	4a15      	ldr	r2, [pc, #84]	; (8005128 <prvHeapInit+0xb4>)
 80050d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80050d6:	4b14      	ldr	r3, [pc, #80]	; (8005128 <prvHeapInit+0xb4>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	2200      	movs	r2, #0
 80050dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80050de:	4b12      	ldr	r3, [pc, #72]	; (8005128 <prvHeapInit+0xb4>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2200      	movs	r2, #0
 80050e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	68fa      	ldr	r2, [r7, #12]
 80050ee:	1ad2      	subs	r2, r2, r3
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80050f4:	4b0c      	ldr	r3, [pc, #48]	; (8005128 <prvHeapInit+0xb4>)
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	4a0a      	ldr	r2, [pc, #40]	; (800512c <prvHeapInit+0xb8>)
 8005102:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	4a09      	ldr	r2, [pc, #36]	; (8005130 <prvHeapInit+0xbc>)
 800510a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800510c:	4b09      	ldr	r3, [pc, #36]	; (8005134 <prvHeapInit+0xc0>)
 800510e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005112:	601a      	str	r2, [r3, #0]
}
 8005114:	bf00      	nop
 8005116:	3714      	adds	r7, #20
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr
 8005120:	20000e68 	.word	0x20000e68
 8005124:	20004a68 	.word	0x20004a68
 8005128:	20004a70 	.word	0x20004a70
 800512c:	20004a78 	.word	0x20004a78
 8005130:	20004a74 	.word	0x20004a74
 8005134:	20004a84 	.word	0x20004a84

08005138 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005138:	b480      	push	{r7}
 800513a:	b085      	sub	sp, #20
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005140:	4b28      	ldr	r3, [pc, #160]	; (80051e4 <prvInsertBlockIntoFreeList+0xac>)
 8005142:	60fb      	str	r3, [r7, #12]
 8005144:	e002      	b.n	800514c <prvInsertBlockIntoFreeList+0x14>
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	60fb      	str	r3, [r7, #12]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	429a      	cmp	r2, r3
 8005154:	d8f7      	bhi.n	8005146 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	68ba      	ldr	r2, [r7, #8]
 8005160:	4413      	add	r3, r2
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	429a      	cmp	r2, r3
 8005166:	d108      	bne.n	800517a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	685a      	ldr	r2, [r3, #4]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	441a      	add	r2, r3
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	68ba      	ldr	r2, [r7, #8]
 8005184:	441a      	add	r2, r3
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	429a      	cmp	r2, r3
 800518c:	d118      	bne.n	80051c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	4b15      	ldr	r3, [pc, #84]	; (80051e8 <prvInsertBlockIntoFreeList+0xb0>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	429a      	cmp	r2, r3
 8005198:	d00d      	beq.n	80051b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	685a      	ldr	r2, [r3, #4]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	441a      	add	r2, r3
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	601a      	str	r2, [r3, #0]
 80051b4:	e008      	b.n	80051c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80051b6:	4b0c      	ldr	r3, [pc, #48]	; (80051e8 <prvInsertBlockIntoFreeList+0xb0>)
 80051b8:	681a      	ldr	r2, [r3, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	601a      	str	r2, [r3, #0]
 80051be:	e003      	b.n	80051c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d002      	beq.n	80051d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80051d6:	bf00      	nop
 80051d8:	3714      	adds	r7, #20
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop
 80051e4:	20004a68 	.word	0x20004a68
 80051e8:	20004a70 	.word	0x20004a70

080051ec <__errno>:
 80051ec:	4b01      	ldr	r3, [pc, #4]	; (80051f4 <__errno+0x8>)
 80051ee:	6818      	ldr	r0, [r3, #0]
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	20000010 	.word	0x20000010

080051f8 <__libc_init_array>:
 80051f8:	b570      	push	{r4, r5, r6, lr}
 80051fa:	4d0d      	ldr	r5, [pc, #52]	; (8005230 <__libc_init_array+0x38>)
 80051fc:	4c0d      	ldr	r4, [pc, #52]	; (8005234 <__libc_init_array+0x3c>)
 80051fe:	1b64      	subs	r4, r4, r5
 8005200:	10a4      	asrs	r4, r4, #2
 8005202:	2600      	movs	r6, #0
 8005204:	42a6      	cmp	r6, r4
 8005206:	d109      	bne.n	800521c <__libc_init_array+0x24>
 8005208:	4d0b      	ldr	r5, [pc, #44]	; (8005238 <__libc_init_array+0x40>)
 800520a:	4c0c      	ldr	r4, [pc, #48]	; (800523c <__libc_init_array+0x44>)
 800520c:	f000 ffbc 	bl	8006188 <_init>
 8005210:	1b64      	subs	r4, r4, r5
 8005212:	10a4      	asrs	r4, r4, #2
 8005214:	2600      	movs	r6, #0
 8005216:	42a6      	cmp	r6, r4
 8005218:	d105      	bne.n	8005226 <__libc_init_array+0x2e>
 800521a:	bd70      	pop	{r4, r5, r6, pc}
 800521c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005220:	4798      	blx	r3
 8005222:	3601      	adds	r6, #1
 8005224:	e7ee      	b.n	8005204 <__libc_init_array+0xc>
 8005226:	f855 3b04 	ldr.w	r3, [r5], #4
 800522a:	4798      	blx	r3
 800522c:	3601      	adds	r6, #1
 800522e:	e7f2      	b.n	8005216 <__libc_init_array+0x1e>
 8005230:	080062c0 	.word	0x080062c0
 8005234:	080062c0 	.word	0x080062c0
 8005238:	080062c0 	.word	0x080062c0
 800523c:	080062c4 	.word	0x080062c4

08005240 <memcpy>:
 8005240:	440a      	add	r2, r1
 8005242:	4291      	cmp	r1, r2
 8005244:	f100 33ff 	add.w	r3, r0, #4294967295
 8005248:	d100      	bne.n	800524c <memcpy+0xc>
 800524a:	4770      	bx	lr
 800524c:	b510      	push	{r4, lr}
 800524e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005252:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005256:	4291      	cmp	r1, r2
 8005258:	d1f9      	bne.n	800524e <memcpy+0xe>
 800525a:	bd10      	pop	{r4, pc}

0800525c <memset>:
 800525c:	4402      	add	r2, r0
 800525e:	4603      	mov	r3, r0
 8005260:	4293      	cmp	r3, r2
 8005262:	d100      	bne.n	8005266 <memset+0xa>
 8005264:	4770      	bx	lr
 8005266:	f803 1b01 	strb.w	r1, [r3], #1
 800526a:	e7f9      	b.n	8005260 <memset+0x4>

0800526c <iprintf>:
 800526c:	b40f      	push	{r0, r1, r2, r3}
 800526e:	4b0a      	ldr	r3, [pc, #40]	; (8005298 <iprintf+0x2c>)
 8005270:	b513      	push	{r0, r1, r4, lr}
 8005272:	681c      	ldr	r4, [r3, #0]
 8005274:	b124      	cbz	r4, 8005280 <iprintf+0x14>
 8005276:	69a3      	ldr	r3, [r4, #24]
 8005278:	b913      	cbnz	r3, 8005280 <iprintf+0x14>
 800527a:	4620      	mov	r0, r4
 800527c:	f000 f866 	bl	800534c <__sinit>
 8005280:	ab05      	add	r3, sp, #20
 8005282:	9a04      	ldr	r2, [sp, #16]
 8005284:	68a1      	ldr	r1, [r4, #8]
 8005286:	9301      	str	r3, [sp, #4]
 8005288:	4620      	mov	r0, r4
 800528a:	f000 f9bd 	bl	8005608 <_vfiprintf_r>
 800528e:	b002      	add	sp, #8
 8005290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005294:	b004      	add	sp, #16
 8005296:	4770      	bx	lr
 8005298:	20000010 	.word	0x20000010

0800529c <std>:
 800529c:	2300      	movs	r3, #0
 800529e:	b510      	push	{r4, lr}
 80052a0:	4604      	mov	r4, r0
 80052a2:	e9c0 3300 	strd	r3, r3, [r0]
 80052a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80052aa:	6083      	str	r3, [r0, #8]
 80052ac:	8181      	strh	r1, [r0, #12]
 80052ae:	6643      	str	r3, [r0, #100]	; 0x64
 80052b0:	81c2      	strh	r2, [r0, #14]
 80052b2:	6183      	str	r3, [r0, #24]
 80052b4:	4619      	mov	r1, r3
 80052b6:	2208      	movs	r2, #8
 80052b8:	305c      	adds	r0, #92	; 0x5c
 80052ba:	f7ff ffcf 	bl	800525c <memset>
 80052be:	4b05      	ldr	r3, [pc, #20]	; (80052d4 <std+0x38>)
 80052c0:	6263      	str	r3, [r4, #36]	; 0x24
 80052c2:	4b05      	ldr	r3, [pc, #20]	; (80052d8 <std+0x3c>)
 80052c4:	62a3      	str	r3, [r4, #40]	; 0x28
 80052c6:	4b05      	ldr	r3, [pc, #20]	; (80052dc <std+0x40>)
 80052c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80052ca:	4b05      	ldr	r3, [pc, #20]	; (80052e0 <std+0x44>)
 80052cc:	6224      	str	r4, [r4, #32]
 80052ce:	6323      	str	r3, [r4, #48]	; 0x30
 80052d0:	bd10      	pop	{r4, pc}
 80052d2:	bf00      	nop
 80052d4:	08005bb1 	.word	0x08005bb1
 80052d8:	08005bd3 	.word	0x08005bd3
 80052dc:	08005c0b 	.word	0x08005c0b
 80052e0:	08005c2f 	.word	0x08005c2f

080052e4 <_cleanup_r>:
 80052e4:	4901      	ldr	r1, [pc, #4]	; (80052ec <_cleanup_r+0x8>)
 80052e6:	f000 b8af 	b.w	8005448 <_fwalk_reent>
 80052ea:	bf00      	nop
 80052ec:	08005f09 	.word	0x08005f09

080052f0 <__sfmoreglue>:
 80052f0:	b570      	push	{r4, r5, r6, lr}
 80052f2:	2268      	movs	r2, #104	; 0x68
 80052f4:	1e4d      	subs	r5, r1, #1
 80052f6:	4355      	muls	r5, r2
 80052f8:	460e      	mov	r6, r1
 80052fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80052fe:	f000 f8e5 	bl	80054cc <_malloc_r>
 8005302:	4604      	mov	r4, r0
 8005304:	b140      	cbz	r0, 8005318 <__sfmoreglue+0x28>
 8005306:	2100      	movs	r1, #0
 8005308:	e9c0 1600 	strd	r1, r6, [r0]
 800530c:	300c      	adds	r0, #12
 800530e:	60a0      	str	r0, [r4, #8]
 8005310:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005314:	f7ff ffa2 	bl	800525c <memset>
 8005318:	4620      	mov	r0, r4
 800531a:	bd70      	pop	{r4, r5, r6, pc}

0800531c <__sfp_lock_acquire>:
 800531c:	4801      	ldr	r0, [pc, #4]	; (8005324 <__sfp_lock_acquire+0x8>)
 800531e:	f000 b8b3 	b.w	8005488 <__retarget_lock_acquire_recursive>
 8005322:	bf00      	nop
 8005324:	20004a89 	.word	0x20004a89

08005328 <__sfp_lock_release>:
 8005328:	4801      	ldr	r0, [pc, #4]	; (8005330 <__sfp_lock_release+0x8>)
 800532a:	f000 b8ae 	b.w	800548a <__retarget_lock_release_recursive>
 800532e:	bf00      	nop
 8005330:	20004a89 	.word	0x20004a89

08005334 <__sinit_lock_acquire>:
 8005334:	4801      	ldr	r0, [pc, #4]	; (800533c <__sinit_lock_acquire+0x8>)
 8005336:	f000 b8a7 	b.w	8005488 <__retarget_lock_acquire_recursive>
 800533a:	bf00      	nop
 800533c:	20004a8a 	.word	0x20004a8a

08005340 <__sinit_lock_release>:
 8005340:	4801      	ldr	r0, [pc, #4]	; (8005348 <__sinit_lock_release+0x8>)
 8005342:	f000 b8a2 	b.w	800548a <__retarget_lock_release_recursive>
 8005346:	bf00      	nop
 8005348:	20004a8a 	.word	0x20004a8a

0800534c <__sinit>:
 800534c:	b510      	push	{r4, lr}
 800534e:	4604      	mov	r4, r0
 8005350:	f7ff fff0 	bl	8005334 <__sinit_lock_acquire>
 8005354:	69a3      	ldr	r3, [r4, #24]
 8005356:	b11b      	cbz	r3, 8005360 <__sinit+0x14>
 8005358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800535c:	f7ff bff0 	b.w	8005340 <__sinit_lock_release>
 8005360:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005364:	6523      	str	r3, [r4, #80]	; 0x50
 8005366:	4b13      	ldr	r3, [pc, #76]	; (80053b4 <__sinit+0x68>)
 8005368:	4a13      	ldr	r2, [pc, #76]	; (80053b8 <__sinit+0x6c>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	62a2      	str	r2, [r4, #40]	; 0x28
 800536e:	42a3      	cmp	r3, r4
 8005370:	bf04      	itt	eq
 8005372:	2301      	moveq	r3, #1
 8005374:	61a3      	streq	r3, [r4, #24]
 8005376:	4620      	mov	r0, r4
 8005378:	f000 f820 	bl	80053bc <__sfp>
 800537c:	6060      	str	r0, [r4, #4]
 800537e:	4620      	mov	r0, r4
 8005380:	f000 f81c 	bl	80053bc <__sfp>
 8005384:	60a0      	str	r0, [r4, #8]
 8005386:	4620      	mov	r0, r4
 8005388:	f000 f818 	bl	80053bc <__sfp>
 800538c:	2200      	movs	r2, #0
 800538e:	60e0      	str	r0, [r4, #12]
 8005390:	2104      	movs	r1, #4
 8005392:	6860      	ldr	r0, [r4, #4]
 8005394:	f7ff ff82 	bl	800529c <std>
 8005398:	68a0      	ldr	r0, [r4, #8]
 800539a:	2201      	movs	r2, #1
 800539c:	2109      	movs	r1, #9
 800539e:	f7ff ff7d 	bl	800529c <std>
 80053a2:	68e0      	ldr	r0, [r4, #12]
 80053a4:	2202      	movs	r2, #2
 80053a6:	2112      	movs	r1, #18
 80053a8:	f7ff ff78 	bl	800529c <std>
 80053ac:	2301      	movs	r3, #1
 80053ae:	61a3      	str	r3, [r4, #24]
 80053b0:	e7d2      	b.n	8005358 <__sinit+0xc>
 80053b2:	bf00      	nop
 80053b4:	08006220 	.word	0x08006220
 80053b8:	080052e5 	.word	0x080052e5

080053bc <__sfp>:
 80053bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053be:	4607      	mov	r7, r0
 80053c0:	f7ff ffac 	bl	800531c <__sfp_lock_acquire>
 80053c4:	4b1e      	ldr	r3, [pc, #120]	; (8005440 <__sfp+0x84>)
 80053c6:	681e      	ldr	r6, [r3, #0]
 80053c8:	69b3      	ldr	r3, [r6, #24]
 80053ca:	b913      	cbnz	r3, 80053d2 <__sfp+0x16>
 80053cc:	4630      	mov	r0, r6
 80053ce:	f7ff ffbd 	bl	800534c <__sinit>
 80053d2:	3648      	adds	r6, #72	; 0x48
 80053d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80053d8:	3b01      	subs	r3, #1
 80053da:	d503      	bpl.n	80053e4 <__sfp+0x28>
 80053dc:	6833      	ldr	r3, [r6, #0]
 80053de:	b30b      	cbz	r3, 8005424 <__sfp+0x68>
 80053e0:	6836      	ldr	r6, [r6, #0]
 80053e2:	e7f7      	b.n	80053d4 <__sfp+0x18>
 80053e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80053e8:	b9d5      	cbnz	r5, 8005420 <__sfp+0x64>
 80053ea:	4b16      	ldr	r3, [pc, #88]	; (8005444 <__sfp+0x88>)
 80053ec:	60e3      	str	r3, [r4, #12]
 80053ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80053f2:	6665      	str	r5, [r4, #100]	; 0x64
 80053f4:	f000 f847 	bl	8005486 <__retarget_lock_init_recursive>
 80053f8:	f7ff ff96 	bl	8005328 <__sfp_lock_release>
 80053fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005400:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005404:	6025      	str	r5, [r4, #0]
 8005406:	61a5      	str	r5, [r4, #24]
 8005408:	2208      	movs	r2, #8
 800540a:	4629      	mov	r1, r5
 800540c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005410:	f7ff ff24 	bl	800525c <memset>
 8005414:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005418:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800541c:	4620      	mov	r0, r4
 800541e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005420:	3468      	adds	r4, #104	; 0x68
 8005422:	e7d9      	b.n	80053d8 <__sfp+0x1c>
 8005424:	2104      	movs	r1, #4
 8005426:	4638      	mov	r0, r7
 8005428:	f7ff ff62 	bl	80052f0 <__sfmoreglue>
 800542c:	4604      	mov	r4, r0
 800542e:	6030      	str	r0, [r6, #0]
 8005430:	2800      	cmp	r0, #0
 8005432:	d1d5      	bne.n	80053e0 <__sfp+0x24>
 8005434:	f7ff ff78 	bl	8005328 <__sfp_lock_release>
 8005438:	230c      	movs	r3, #12
 800543a:	603b      	str	r3, [r7, #0]
 800543c:	e7ee      	b.n	800541c <__sfp+0x60>
 800543e:	bf00      	nop
 8005440:	08006220 	.word	0x08006220
 8005444:	ffff0001 	.word	0xffff0001

08005448 <_fwalk_reent>:
 8005448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800544c:	4606      	mov	r6, r0
 800544e:	4688      	mov	r8, r1
 8005450:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005454:	2700      	movs	r7, #0
 8005456:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800545a:	f1b9 0901 	subs.w	r9, r9, #1
 800545e:	d505      	bpl.n	800546c <_fwalk_reent+0x24>
 8005460:	6824      	ldr	r4, [r4, #0]
 8005462:	2c00      	cmp	r4, #0
 8005464:	d1f7      	bne.n	8005456 <_fwalk_reent+0xe>
 8005466:	4638      	mov	r0, r7
 8005468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800546c:	89ab      	ldrh	r3, [r5, #12]
 800546e:	2b01      	cmp	r3, #1
 8005470:	d907      	bls.n	8005482 <_fwalk_reent+0x3a>
 8005472:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005476:	3301      	adds	r3, #1
 8005478:	d003      	beq.n	8005482 <_fwalk_reent+0x3a>
 800547a:	4629      	mov	r1, r5
 800547c:	4630      	mov	r0, r6
 800547e:	47c0      	blx	r8
 8005480:	4307      	orrs	r7, r0
 8005482:	3568      	adds	r5, #104	; 0x68
 8005484:	e7e9      	b.n	800545a <_fwalk_reent+0x12>

08005486 <__retarget_lock_init_recursive>:
 8005486:	4770      	bx	lr

08005488 <__retarget_lock_acquire_recursive>:
 8005488:	4770      	bx	lr

0800548a <__retarget_lock_release_recursive>:
 800548a:	4770      	bx	lr

0800548c <sbrk_aligned>:
 800548c:	b570      	push	{r4, r5, r6, lr}
 800548e:	4e0e      	ldr	r6, [pc, #56]	; (80054c8 <sbrk_aligned+0x3c>)
 8005490:	460c      	mov	r4, r1
 8005492:	6831      	ldr	r1, [r6, #0]
 8005494:	4605      	mov	r5, r0
 8005496:	b911      	cbnz	r1, 800549e <sbrk_aligned+0x12>
 8005498:	f000 fb7a 	bl	8005b90 <_sbrk_r>
 800549c:	6030      	str	r0, [r6, #0]
 800549e:	4621      	mov	r1, r4
 80054a0:	4628      	mov	r0, r5
 80054a2:	f000 fb75 	bl	8005b90 <_sbrk_r>
 80054a6:	1c43      	adds	r3, r0, #1
 80054a8:	d00a      	beq.n	80054c0 <sbrk_aligned+0x34>
 80054aa:	1cc4      	adds	r4, r0, #3
 80054ac:	f024 0403 	bic.w	r4, r4, #3
 80054b0:	42a0      	cmp	r0, r4
 80054b2:	d007      	beq.n	80054c4 <sbrk_aligned+0x38>
 80054b4:	1a21      	subs	r1, r4, r0
 80054b6:	4628      	mov	r0, r5
 80054b8:	f000 fb6a 	bl	8005b90 <_sbrk_r>
 80054bc:	3001      	adds	r0, #1
 80054be:	d101      	bne.n	80054c4 <sbrk_aligned+0x38>
 80054c0:	f04f 34ff 	mov.w	r4, #4294967295
 80054c4:	4620      	mov	r0, r4
 80054c6:	bd70      	pop	{r4, r5, r6, pc}
 80054c8:	20004a90 	.word	0x20004a90

080054cc <_malloc_r>:
 80054cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054d0:	1ccd      	adds	r5, r1, #3
 80054d2:	f025 0503 	bic.w	r5, r5, #3
 80054d6:	3508      	adds	r5, #8
 80054d8:	2d0c      	cmp	r5, #12
 80054da:	bf38      	it	cc
 80054dc:	250c      	movcc	r5, #12
 80054de:	2d00      	cmp	r5, #0
 80054e0:	4607      	mov	r7, r0
 80054e2:	db01      	blt.n	80054e8 <_malloc_r+0x1c>
 80054e4:	42a9      	cmp	r1, r5
 80054e6:	d905      	bls.n	80054f4 <_malloc_r+0x28>
 80054e8:	230c      	movs	r3, #12
 80054ea:	603b      	str	r3, [r7, #0]
 80054ec:	2600      	movs	r6, #0
 80054ee:	4630      	mov	r0, r6
 80054f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054f4:	4e2e      	ldr	r6, [pc, #184]	; (80055b0 <_malloc_r+0xe4>)
 80054f6:	f000 fdbb 	bl	8006070 <__malloc_lock>
 80054fa:	6833      	ldr	r3, [r6, #0]
 80054fc:	461c      	mov	r4, r3
 80054fe:	bb34      	cbnz	r4, 800554e <_malloc_r+0x82>
 8005500:	4629      	mov	r1, r5
 8005502:	4638      	mov	r0, r7
 8005504:	f7ff ffc2 	bl	800548c <sbrk_aligned>
 8005508:	1c43      	adds	r3, r0, #1
 800550a:	4604      	mov	r4, r0
 800550c:	d14d      	bne.n	80055aa <_malloc_r+0xde>
 800550e:	6834      	ldr	r4, [r6, #0]
 8005510:	4626      	mov	r6, r4
 8005512:	2e00      	cmp	r6, #0
 8005514:	d140      	bne.n	8005598 <_malloc_r+0xcc>
 8005516:	6823      	ldr	r3, [r4, #0]
 8005518:	4631      	mov	r1, r6
 800551a:	4638      	mov	r0, r7
 800551c:	eb04 0803 	add.w	r8, r4, r3
 8005520:	f000 fb36 	bl	8005b90 <_sbrk_r>
 8005524:	4580      	cmp	r8, r0
 8005526:	d13a      	bne.n	800559e <_malloc_r+0xd2>
 8005528:	6821      	ldr	r1, [r4, #0]
 800552a:	3503      	adds	r5, #3
 800552c:	1a6d      	subs	r5, r5, r1
 800552e:	f025 0503 	bic.w	r5, r5, #3
 8005532:	3508      	adds	r5, #8
 8005534:	2d0c      	cmp	r5, #12
 8005536:	bf38      	it	cc
 8005538:	250c      	movcc	r5, #12
 800553a:	4629      	mov	r1, r5
 800553c:	4638      	mov	r0, r7
 800553e:	f7ff ffa5 	bl	800548c <sbrk_aligned>
 8005542:	3001      	adds	r0, #1
 8005544:	d02b      	beq.n	800559e <_malloc_r+0xd2>
 8005546:	6823      	ldr	r3, [r4, #0]
 8005548:	442b      	add	r3, r5
 800554a:	6023      	str	r3, [r4, #0]
 800554c:	e00e      	b.n	800556c <_malloc_r+0xa0>
 800554e:	6822      	ldr	r2, [r4, #0]
 8005550:	1b52      	subs	r2, r2, r5
 8005552:	d41e      	bmi.n	8005592 <_malloc_r+0xc6>
 8005554:	2a0b      	cmp	r2, #11
 8005556:	d916      	bls.n	8005586 <_malloc_r+0xba>
 8005558:	1961      	adds	r1, r4, r5
 800555a:	42a3      	cmp	r3, r4
 800555c:	6025      	str	r5, [r4, #0]
 800555e:	bf18      	it	ne
 8005560:	6059      	strne	r1, [r3, #4]
 8005562:	6863      	ldr	r3, [r4, #4]
 8005564:	bf08      	it	eq
 8005566:	6031      	streq	r1, [r6, #0]
 8005568:	5162      	str	r2, [r4, r5]
 800556a:	604b      	str	r3, [r1, #4]
 800556c:	4638      	mov	r0, r7
 800556e:	f104 060b 	add.w	r6, r4, #11
 8005572:	f000 fd83 	bl	800607c <__malloc_unlock>
 8005576:	f026 0607 	bic.w	r6, r6, #7
 800557a:	1d23      	adds	r3, r4, #4
 800557c:	1af2      	subs	r2, r6, r3
 800557e:	d0b6      	beq.n	80054ee <_malloc_r+0x22>
 8005580:	1b9b      	subs	r3, r3, r6
 8005582:	50a3      	str	r3, [r4, r2]
 8005584:	e7b3      	b.n	80054ee <_malloc_r+0x22>
 8005586:	6862      	ldr	r2, [r4, #4]
 8005588:	42a3      	cmp	r3, r4
 800558a:	bf0c      	ite	eq
 800558c:	6032      	streq	r2, [r6, #0]
 800558e:	605a      	strne	r2, [r3, #4]
 8005590:	e7ec      	b.n	800556c <_malloc_r+0xa0>
 8005592:	4623      	mov	r3, r4
 8005594:	6864      	ldr	r4, [r4, #4]
 8005596:	e7b2      	b.n	80054fe <_malloc_r+0x32>
 8005598:	4634      	mov	r4, r6
 800559a:	6876      	ldr	r6, [r6, #4]
 800559c:	e7b9      	b.n	8005512 <_malloc_r+0x46>
 800559e:	230c      	movs	r3, #12
 80055a0:	603b      	str	r3, [r7, #0]
 80055a2:	4638      	mov	r0, r7
 80055a4:	f000 fd6a 	bl	800607c <__malloc_unlock>
 80055a8:	e7a1      	b.n	80054ee <_malloc_r+0x22>
 80055aa:	6025      	str	r5, [r4, #0]
 80055ac:	e7de      	b.n	800556c <_malloc_r+0xa0>
 80055ae:	bf00      	nop
 80055b0:	20004a8c 	.word	0x20004a8c

080055b4 <__sfputc_r>:
 80055b4:	6893      	ldr	r3, [r2, #8]
 80055b6:	3b01      	subs	r3, #1
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	b410      	push	{r4}
 80055bc:	6093      	str	r3, [r2, #8]
 80055be:	da08      	bge.n	80055d2 <__sfputc_r+0x1e>
 80055c0:	6994      	ldr	r4, [r2, #24]
 80055c2:	42a3      	cmp	r3, r4
 80055c4:	db01      	blt.n	80055ca <__sfputc_r+0x16>
 80055c6:	290a      	cmp	r1, #10
 80055c8:	d103      	bne.n	80055d2 <__sfputc_r+0x1e>
 80055ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80055ce:	f000 bb33 	b.w	8005c38 <__swbuf_r>
 80055d2:	6813      	ldr	r3, [r2, #0]
 80055d4:	1c58      	adds	r0, r3, #1
 80055d6:	6010      	str	r0, [r2, #0]
 80055d8:	7019      	strb	r1, [r3, #0]
 80055da:	4608      	mov	r0, r1
 80055dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80055e0:	4770      	bx	lr

080055e2 <__sfputs_r>:
 80055e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055e4:	4606      	mov	r6, r0
 80055e6:	460f      	mov	r7, r1
 80055e8:	4614      	mov	r4, r2
 80055ea:	18d5      	adds	r5, r2, r3
 80055ec:	42ac      	cmp	r4, r5
 80055ee:	d101      	bne.n	80055f4 <__sfputs_r+0x12>
 80055f0:	2000      	movs	r0, #0
 80055f2:	e007      	b.n	8005604 <__sfputs_r+0x22>
 80055f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055f8:	463a      	mov	r2, r7
 80055fa:	4630      	mov	r0, r6
 80055fc:	f7ff ffda 	bl	80055b4 <__sfputc_r>
 8005600:	1c43      	adds	r3, r0, #1
 8005602:	d1f3      	bne.n	80055ec <__sfputs_r+0xa>
 8005604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005608 <_vfiprintf_r>:
 8005608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800560c:	460d      	mov	r5, r1
 800560e:	b09d      	sub	sp, #116	; 0x74
 8005610:	4614      	mov	r4, r2
 8005612:	4698      	mov	r8, r3
 8005614:	4606      	mov	r6, r0
 8005616:	b118      	cbz	r0, 8005620 <_vfiprintf_r+0x18>
 8005618:	6983      	ldr	r3, [r0, #24]
 800561a:	b90b      	cbnz	r3, 8005620 <_vfiprintf_r+0x18>
 800561c:	f7ff fe96 	bl	800534c <__sinit>
 8005620:	4b89      	ldr	r3, [pc, #548]	; (8005848 <_vfiprintf_r+0x240>)
 8005622:	429d      	cmp	r5, r3
 8005624:	d11b      	bne.n	800565e <_vfiprintf_r+0x56>
 8005626:	6875      	ldr	r5, [r6, #4]
 8005628:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800562a:	07d9      	lsls	r1, r3, #31
 800562c:	d405      	bmi.n	800563a <_vfiprintf_r+0x32>
 800562e:	89ab      	ldrh	r3, [r5, #12]
 8005630:	059a      	lsls	r2, r3, #22
 8005632:	d402      	bmi.n	800563a <_vfiprintf_r+0x32>
 8005634:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005636:	f7ff ff27 	bl	8005488 <__retarget_lock_acquire_recursive>
 800563a:	89ab      	ldrh	r3, [r5, #12]
 800563c:	071b      	lsls	r3, r3, #28
 800563e:	d501      	bpl.n	8005644 <_vfiprintf_r+0x3c>
 8005640:	692b      	ldr	r3, [r5, #16]
 8005642:	b9eb      	cbnz	r3, 8005680 <_vfiprintf_r+0x78>
 8005644:	4629      	mov	r1, r5
 8005646:	4630      	mov	r0, r6
 8005648:	f000 fb5a 	bl	8005d00 <__swsetup_r>
 800564c:	b1c0      	cbz	r0, 8005680 <_vfiprintf_r+0x78>
 800564e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005650:	07dc      	lsls	r4, r3, #31
 8005652:	d50e      	bpl.n	8005672 <_vfiprintf_r+0x6a>
 8005654:	f04f 30ff 	mov.w	r0, #4294967295
 8005658:	b01d      	add	sp, #116	; 0x74
 800565a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800565e:	4b7b      	ldr	r3, [pc, #492]	; (800584c <_vfiprintf_r+0x244>)
 8005660:	429d      	cmp	r5, r3
 8005662:	d101      	bne.n	8005668 <_vfiprintf_r+0x60>
 8005664:	68b5      	ldr	r5, [r6, #8]
 8005666:	e7df      	b.n	8005628 <_vfiprintf_r+0x20>
 8005668:	4b79      	ldr	r3, [pc, #484]	; (8005850 <_vfiprintf_r+0x248>)
 800566a:	429d      	cmp	r5, r3
 800566c:	bf08      	it	eq
 800566e:	68f5      	ldreq	r5, [r6, #12]
 8005670:	e7da      	b.n	8005628 <_vfiprintf_r+0x20>
 8005672:	89ab      	ldrh	r3, [r5, #12]
 8005674:	0598      	lsls	r0, r3, #22
 8005676:	d4ed      	bmi.n	8005654 <_vfiprintf_r+0x4c>
 8005678:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800567a:	f7ff ff06 	bl	800548a <__retarget_lock_release_recursive>
 800567e:	e7e9      	b.n	8005654 <_vfiprintf_r+0x4c>
 8005680:	2300      	movs	r3, #0
 8005682:	9309      	str	r3, [sp, #36]	; 0x24
 8005684:	2320      	movs	r3, #32
 8005686:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800568a:	f8cd 800c 	str.w	r8, [sp, #12]
 800568e:	2330      	movs	r3, #48	; 0x30
 8005690:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005854 <_vfiprintf_r+0x24c>
 8005694:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005698:	f04f 0901 	mov.w	r9, #1
 800569c:	4623      	mov	r3, r4
 800569e:	469a      	mov	sl, r3
 80056a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056a4:	b10a      	cbz	r2, 80056aa <_vfiprintf_r+0xa2>
 80056a6:	2a25      	cmp	r2, #37	; 0x25
 80056a8:	d1f9      	bne.n	800569e <_vfiprintf_r+0x96>
 80056aa:	ebba 0b04 	subs.w	fp, sl, r4
 80056ae:	d00b      	beq.n	80056c8 <_vfiprintf_r+0xc0>
 80056b0:	465b      	mov	r3, fp
 80056b2:	4622      	mov	r2, r4
 80056b4:	4629      	mov	r1, r5
 80056b6:	4630      	mov	r0, r6
 80056b8:	f7ff ff93 	bl	80055e2 <__sfputs_r>
 80056bc:	3001      	adds	r0, #1
 80056be:	f000 80aa 	beq.w	8005816 <_vfiprintf_r+0x20e>
 80056c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80056c4:	445a      	add	r2, fp
 80056c6:	9209      	str	r2, [sp, #36]	; 0x24
 80056c8:	f89a 3000 	ldrb.w	r3, [sl]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	f000 80a2 	beq.w	8005816 <_vfiprintf_r+0x20e>
 80056d2:	2300      	movs	r3, #0
 80056d4:	f04f 32ff 	mov.w	r2, #4294967295
 80056d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80056dc:	f10a 0a01 	add.w	sl, sl, #1
 80056e0:	9304      	str	r3, [sp, #16]
 80056e2:	9307      	str	r3, [sp, #28]
 80056e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80056e8:	931a      	str	r3, [sp, #104]	; 0x68
 80056ea:	4654      	mov	r4, sl
 80056ec:	2205      	movs	r2, #5
 80056ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056f2:	4858      	ldr	r0, [pc, #352]	; (8005854 <_vfiprintf_r+0x24c>)
 80056f4:	f7fa fd6c 	bl	80001d0 <memchr>
 80056f8:	9a04      	ldr	r2, [sp, #16]
 80056fa:	b9d8      	cbnz	r0, 8005734 <_vfiprintf_r+0x12c>
 80056fc:	06d1      	lsls	r1, r2, #27
 80056fe:	bf44      	itt	mi
 8005700:	2320      	movmi	r3, #32
 8005702:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005706:	0713      	lsls	r3, r2, #28
 8005708:	bf44      	itt	mi
 800570a:	232b      	movmi	r3, #43	; 0x2b
 800570c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005710:	f89a 3000 	ldrb.w	r3, [sl]
 8005714:	2b2a      	cmp	r3, #42	; 0x2a
 8005716:	d015      	beq.n	8005744 <_vfiprintf_r+0x13c>
 8005718:	9a07      	ldr	r2, [sp, #28]
 800571a:	4654      	mov	r4, sl
 800571c:	2000      	movs	r0, #0
 800571e:	f04f 0c0a 	mov.w	ip, #10
 8005722:	4621      	mov	r1, r4
 8005724:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005728:	3b30      	subs	r3, #48	; 0x30
 800572a:	2b09      	cmp	r3, #9
 800572c:	d94e      	bls.n	80057cc <_vfiprintf_r+0x1c4>
 800572e:	b1b0      	cbz	r0, 800575e <_vfiprintf_r+0x156>
 8005730:	9207      	str	r2, [sp, #28]
 8005732:	e014      	b.n	800575e <_vfiprintf_r+0x156>
 8005734:	eba0 0308 	sub.w	r3, r0, r8
 8005738:	fa09 f303 	lsl.w	r3, r9, r3
 800573c:	4313      	orrs	r3, r2
 800573e:	9304      	str	r3, [sp, #16]
 8005740:	46a2      	mov	sl, r4
 8005742:	e7d2      	b.n	80056ea <_vfiprintf_r+0xe2>
 8005744:	9b03      	ldr	r3, [sp, #12]
 8005746:	1d19      	adds	r1, r3, #4
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	9103      	str	r1, [sp, #12]
 800574c:	2b00      	cmp	r3, #0
 800574e:	bfbb      	ittet	lt
 8005750:	425b      	neglt	r3, r3
 8005752:	f042 0202 	orrlt.w	r2, r2, #2
 8005756:	9307      	strge	r3, [sp, #28]
 8005758:	9307      	strlt	r3, [sp, #28]
 800575a:	bfb8      	it	lt
 800575c:	9204      	strlt	r2, [sp, #16]
 800575e:	7823      	ldrb	r3, [r4, #0]
 8005760:	2b2e      	cmp	r3, #46	; 0x2e
 8005762:	d10c      	bne.n	800577e <_vfiprintf_r+0x176>
 8005764:	7863      	ldrb	r3, [r4, #1]
 8005766:	2b2a      	cmp	r3, #42	; 0x2a
 8005768:	d135      	bne.n	80057d6 <_vfiprintf_r+0x1ce>
 800576a:	9b03      	ldr	r3, [sp, #12]
 800576c:	1d1a      	adds	r2, r3, #4
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	9203      	str	r2, [sp, #12]
 8005772:	2b00      	cmp	r3, #0
 8005774:	bfb8      	it	lt
 8005776:	f04f 33ff 	movlt.w	r3, #4294967295
 800577a:	3402      	adds	r4, #2
 800577c:	9305      	str	r3, [sp, #20]
 800577e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005864 <_vfiprintf_r+0x25c>
 8005782:	7821      	ldrb	r1, [r4, #0]
 8005784:	2203      	movs	r2, #3
 8005786:	4650      	mov	r0, sl
 8005788:	f7fa fd22 	bl	80001d0 <memchr>
 800578c:	b140      	cbz	r0, 80057a0 <_vfiprintf_r+0x198>
 800578e:	2340      	movs	r3, #64	; 0x40
 8005790:	eba0 000a 	sub.w	r0, r0, sl
 8005794:	fa03 f000 	lsl.w	r0, r3, r0
 8005798:	9b04      	ldr	r3, [sp, #16]
 800579a:	4303      	orrs	r3, r0
 800579c:	3401      	adds	r4, #1
 800579e:	9304      	str	r3, [sp, #16]
 80057a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057a4:	482c      	ldr	r0, [pc, #176]	; (8005858 <_vfiprintf_r+0x250>)
 80057a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80057aa:	2206      	movs	r2, #6
 80057ac:	f7fa fd10 	bl	80001d0 <memchr>
 80057b0:	2800      	cmp	r0, #0
 80057b2:	d03f      	beq.n	8005834 <_vfiprintf_r+0x22c>
 80057b4:	4b29      	ldr	r3, [pc, #164]	; (800585c <_vfiprintf_r+0x254>)
 80057b6:	bb1b      	cbnz	r3, 8005800 <_vfiprintf_r+0x1f8>
 80057b8:	9b03      	ldr	r3, [sp, #12]
 80057ba:	3307      	adds	r3, #7
 80057bc:	f023 0307 	bic.w	r3, r3, #7
 80057c0:	3308      	adds	r3, #8
 80057c2:	9303      	str	r3, [sp, #12]
 80057c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057c6:	443b      	add	r3, r7
 80057c8:	9309      	str	r3, [sp, #36]	; 0x24
 80057ca:	e767      	b.n	800569c <_vfiprintf_r+0x94>
 80057cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80057d0:	460c      	mov	r4, r1
 80057d2:	2001      	movs	r0, #1
 80057d4:	e7a5      	b.n	8005722 <_vfiprintf_r+0x11a>
 80057d6:	2300      	movs	r3, #0
 80057d8:	3401      	adds	r4, #1
 80057da:	9305      	str	r3, [sp, #20]
 80057dc:	4619      	mov	r1, r3
 80057de:	f04f 0c0a 	mov.w	ip, #10
 80057e2:	4620      	mov	r0, r4
 80057e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80057e8:	3a30      	subs	r2, #48	; 0x30
 80057ea:	2a09      	cmp	r2, #9
 80057ec:	d903      	bls.n	80057f6 <_vfiprintf_r+0x1ee>
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d0c5      	beq.n	800577e <_vfiprintf_r+0x176>
 80057f2:	9105      	str	r1, [sp, #20]
 80057f4:	e7c3      	b.n	800577e <_vfiprintf_r+0x176>
 80057f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80057fa:	4604      	mov	r4, r0
 80057fc:	2301      	movs	r3, #1
 80057fe:	e7f0      	b.n	80057e2 <_vfiprintf_r+0x1da>
 8005800:	ab03      	add	r3, sp, #12
 8005802:	9300      	str	r3, [sp, #0]
 8005804:	462a      	mov	r2, r5
 8005806:	4b16      	ldr	r3, [pc, #88]	; (8005860 <_vfiprintf_r+0x258>)
 8005808:	a904      	add	r1, sp, #16
 800580a:	4630      	mov	r0, r6
 800580c:	f3af 8000 	nop.w
 8005810:	4607      	mov	r7, r0
 8005812:	1c78      	adds	r0, r7, #1
 8005814:	d1d6      	bne.n	80057c4 <_vfiprintf_r+0x1bc>
 8005816:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005818:	07d9      	lsls	r1, r3, #31
 800581a:	d405      	bmi.n	8005828 <_vfiprintf_r+0x220>
 800581c:	89ab      	ldrh	r3, [r5, #12]
 800581e:	059a      	lsls	r2, r3, #22
 8005820:	d402      	bmi.n	8005828 <_vfiprintf_r+0x220>
 8005822:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005824:	f7ff fe31 	bl	800548a <__retarget_lock_release_recursive>
 8005828:	89ab      	ldrh	r3, [r5, #12]
 800582a:	065b      	lsls	r3, r3, #25
 800582c:	f53f af12 	bmi.w	8005654 <_vfiprintf_r+0x4c>
 8005830:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005832:	e711      	b.n	8005658 <_vfiprintf_r+0x50>
 8005834:	ab03      	add	r3, sp, #12
 8005836:	9300      	str	r3, [sp, #0]
 8005838:	462a      	mov	r2, r5
 800583a:	4b09      	ldr	r3, [pc, #36]	; (8005860 <_vfiprintf_r+0x258>)
 800583c:	a904      	add	r1, sp, #16
 800583e:	4630      	mov	r0, r6
 8005840:	f000 f880 	bl	8005944 <_printf_i>
 8005844:	e7e4      	b.n	8005810 <_vfiprintf_r+0x208>
 8005846:	bf00      	nop
 8005848:	08006244 	.word	0x08006244
 800584c:	08006264 	.word	0x08006264
 8005850:	08006224 	.word	0x08006224
 8005854:	08006284 	.word	0x08006284
 8005858:	0800628e 	.word	0x0800628e
 800585c:	00000000 	.word	0x00000000
 8005860:	080055e3 	.word	0x080055e3
 8005864:	0800628a 	.word	0x0800628a

08005868 <_printf_common>:
 8005868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800586c:	4616      	mov	r6, r2
 800586e:	4699      	mov	r9, r3
 8005870:	688a      	ldr	r2, [r1, #8]
 8005872:	690b      	ldr	r3, [r1, #16]
 8005874:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005878:	4293      	cmp	r3, r2
 800587a:	bfb8      	it	lt
 800587c:	4613      	movlt	r3, r2
 800587e:	6033      	str	r3, [r6, #0]
 8005880:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005884:	4607      	mov	r7, r0
 8005886:	460c      	mov	r4, r1
 8005888:	b10a      	cbz	r2, 800588e <_printf_common+0x26>
 800588a:	3301      	adds	r3, #1
 800588c:	6033      	str	r3, [r6, #0]
 800588e:	6823      	ldr	r3, [r4, #0]
 8005890:	0699      	lsls	r1, r3, #26
 8005892:	bf42      	ittt	mi
 8005894:	6833      	ldrmi	r3, [r6, #0]
 8005896:	3302      	addmi	r3, #2
 8005898:	6033      	strmi	r3, [r6, #0]
 800589a:	6825      	ldr	r5, [r4, #0]
 800589c:	f015 0506 	ands.w	r5, r5, #6
 80058a0:	d106      	bne.n	80058b0 <_printf_common+0x48>
 80058a2:	f104 0a19 	add.w	sl, r4, #25
 80058a6:	68e3      	ldr	r3, [r4, #12]
 80058a8:	6832      	ldr	r2, [r6, #0]
 80058aa:	1a9b      	subs	r3, r3, r2
 80058ac:	42ab      	cmp	r3, r5
 80058ae:	dc26      	bgt.n	80058fe <_printf_common+0x96>
 80058b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80058b4:	1e13      	subs	r3, r2, #0
 80058b6:	6822      	ldr	r2, [r4, #0]
 80058b8:	bf18      	it	ne
 80058ba:	2301      	movne	r3, #1
 80058bc:	0692      	lsls	r2, r2, #26
 80058be:	d42b      	bmi.n	8005918 <_printf_common+0xb0>
 80058c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80058c4:	4649      	mov	r1, r9
 80058c6:	4638      	mov	r0, r7
 80058c8:	47c0      	blx	r8
 80058ca:	3001      	adds	r0, #1
 80058cc:	d01e      	beq.n	800590c <_printf_common+0xa4>
 80058ce:	6823      	ldr	r3, [r4, #0]
 80058d0:	68e5      	ldr	r5, [r4, #12]
 80058d2:	6832      	ldr	r2, [r6, #0]
 80058d4:	f003 0306 	and.w	r3, r3, #6
 80058d8:	2b04      	cmp	r3, #4
 80058da:	bf08      	it	eq
 80058dc:	1aad      	subeq	r5, r5, r2
 80058de:	68a3      	ldr	r3, [r4, #8]
 80058e0:	6922      	ldr	r2, [r4, #16]
 80058e2:	bf0c      	ite	eq
 80058e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058e8:	2500      	movne	r5, #0
 80058ea:	4293      	cmp	r3, r2
 80058ec:	bfc4      	itt	gt
 80058ee:	1a9b      	subgt	r3, r3, r2
 80058f0:	18ed      	addgt	r5, r5, r3
 80058f2:	2600      	movs	r6, #0
 80058f4:	341a      	adds	r4, #26
 80058f6:	42b5      	cmp	r5, r6
 80058f8:	d11a      	bne.n	8005930 <_printf_common+0xc8>
 80058fa:	2000      	movs	r0, #0
 80058fc:	e008      	b.n	8005910 <_printf_common+0xa8>
 80058fe:	2301      	movs	r3, #1
 8005900:	4652      	mov	r2, sl
 8005902:	4649      	mov	r1, r9
 8005904:	4638      	mov	r0, r7
 8005906:	47c0      	blx	r8
 8005908:	3001      	adds	r0, #1
 800590a:	d103      	bne.n	8005914 <_printf_common+0xac>
 800590c:	f04f 30ff 	mov.w	r0, #4294967295
 8005910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005914:	3501      	adds	r5, #1
 8005916:	e7c6      	b.n	80058a6 <_printf_common+0x3e>
 8005918:	18e1      	adds	r1, r4, r3
 800591a:	1c5a      	adds	r2, r3, #1
 800591c:	2030      	movs	r0, #48	; 0x30
 800591e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005922:	4422      	add	r2, r4
 8005924:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005928:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800592c:	3302      	adds	r3, #2
 800592e:	e7c7      	b.n	80058c0 <_printf_common+0x58>
 8005930:	2301      	movs	r3, #1
 8005932:	4622      	mov	r2, r4
 8005934:	4649      	mov	r1, r9
 8005936:	4638      	mov	r0, r7
 8005938:	47c0      	blx	r8
 800593a:	3001      	adds	r0, #1
 800593c:	d0e6      	beq.n	800590c <_printf_common+0xa4>
 800593e:	3601      	adds	r6, #1
 8005940:	e7d9      	b.n	80058f6 <_printf_common+0x8e>
	...

08005944 <_printf_i>:
 8005944:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005948:	7e0f      	ldrb	r7, [r1, #24]
 800594a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800594c:	2f78      	cmp	r7, #120	; 0x78
 800594e:	4691      	mov	r9, r2
 8005950:	4680      	mov	r8, r0
 8005952:	460c      	mov	r4, r1
 8005954:	469a      	mov	sl, r3
 8005956:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800595a:	d807      	bhi.n	800596c <_printf_i+0x28>
 800595c:	2f62      	cmp	r7, #98	; 0x62
 800595e:	d80a      	bhi.n	8005976 <_printf_i+0x32>
 8005960:	2f00      	cmp	r7, #0
 8005962:	f000 80d8 	beq.w	8005b16 <_printf_i+0x1d2>
 8005966:	2f58      	cmp	r7, #88	; 0x58
 8005968:	f000 80a3 	beq.w	8005ab2 <_printf_i+0x16e>
 800596c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005970:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005974:	e03a      	b.n	80059ec <_printf_i+0xa8>
 8005976:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800597a:	2b15      	cmp	r3, #21
 800597c:	d8f6      	bhi.n	800596c <_printf_i+0x28>
 800597e:	a101      	add	r1, pc, #4	; (adr r1, 8005984 <_printf_i+0x40>)
 8005980:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005984:	080059dd 	.word	0x080059dd
 8005988:	080059f1 	.word	0x080059f1
 800598c:	0800596d 	.word	0x0800596d
 8005990:	0800596d 	.word	0x0800596d
 8005994:	0800596d 	.word	0x0800596d
 8005998:	0800596d 	.word	0x0800596d
 800599c:	080059f1 	.word	0x080059f1
 80059a0:	0800596d 	.word	0x0800596d
 80059a4:	0800596d 	.word	0x0800596d
 80059a8:	0800596d 	.word	0x0800596d
 80059ac:	0800596d 	.word	0x0800596d
 80059b0:	08005afd 	.word	0x08005afd
 80059b4:	08005a21 	.word	0x08005a21
 80059b8:	08005adf 	.word	0x08005adf
 80059bc:	0800596d 	.word	0x0800596d
 80059c0:	0800596d 	.word	0x0800596d
 80059c4:	08005b1f 	.word	0x08005b1f
 80059c8:	0800596d 	.word	0x0800596d
 80059cc:	08005a21 	.word	0x08005a21
 80059d0:	0800596d 	.word	0x0800596d
 80059d4:	0800596d 	.word	0x0800596d
 80059d8:	08005ae7 	.word	0x08005ae7
 80059dc:	682b      	ldr	r3, [r5, #0]
 80059de:	1d1a      	adds	r2, r3, #4
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	602a      	str	r2, [r5, #0]
 80059e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80059ec:	2301      	movs	r3, #1
 80059ee:	e0a3      	b.n	8005b38 <_printf_i+0x1f4>
 80059f0:	6820      	ldr	r0, [r4, #0]
 80059f2:	6829      	ldr	r1, [r5, #0]
 80059f4:	0606      	lsls	r6, r0, #24
 80059f6:	f101 0304 	add.w	r3, r1, #4
 80059fa:	d50a      	bpl.n	8005a12 <_printf_i+0xce>
 80059fc:	680e      	ldr	r6, [r1, #0]
 80059fe:	602b      	str	r3, [r5, #0]
 8005a00:	2e00      	cmp	r6, #0
 8005a02:	da03      	bge.n	8005a0c <_printf_i+0xc8>
 8005a04:	232d      	movs	r3, #45	; 0x2d
 8005a06:	4276      	negs	r6, r6
 8005a08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a0c:	485e      	ldr	r0, [pc, #376]	; (8005b88 <_printf_i+0x244>)
 8005a0e:	230a      	movs	r3, #10
 8005a10:	e019      	b.n	8005a46 <_printf_i+0x102>
 8005a12:	680e      	ldr	r6, [r1, #0]
 8005a14:	602b      	str	r3, [r5, #0]
 8005a16:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005a1a:	bf18      	it	ne
 8005a1c:	b236      	sxthne	r6, r6
 8005a1e:	e7ef      	b.n	8005a00 <_printf_i+0xbc>
 8005a20:	682b      	ldr	r3, [r5, #0]
 8005a22:	6820      	ldr	r0, [r4, #0]
 8005a24:	1d19      	adds	r1, r3, #4
 8005a26:	6029      	str	r1, [r5, #0]
 8005a28:	0601      	lsls	r1, r0, #24
 8005a2a:	d501      	bpl.n	8005a30 <_printf_i+0xec>
 8005a2c:	681e      	ldr	r6, [r3, #0]
 8005a2e:	e002      	b.n	8005a36 <_printf_i+0xf2>
 8005a30:	0646      	lsls	r6, r0, #25
 8005a32:	d5fb      	bpl.n	8005a2c <_printf_i+0xe8>
 8005a34:	881e      	ldrh	r6, [r3, #0]
 8005a36:	4854      	ldr	r0, [pc, #336]	; (8005b88 <_printf_i+0x244>)
 8005a38:	2f6f      	cmp	r7, #111	; 0x6f
 8005a3a:	bf0c      	ite	eq
 8005a3c:	2308      	moveq	r3, #8
 8005a3e:	230a      	movne	r3, #10
 8005a40:	2100      	movs	r1, #0
 8005a42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a46:	6865      	ldr	r5, [r4, #4]
 8005a48:	60a5      	str	r5, [r4, #8]
 8005a4a:	2d00      	cmp	r5, #0
 8005a4c:	bfa2      	ittt	ge
 8005a4e:	6821      	ldrge	r1, [r4, #0]
 8005a50:	f021 0104 	bicge.w	r1, r1, #4
 8005a54:	6021      	strge	r1, [r4, #0]
 8005a56:	b90e      	cbnz	r6, 8005a5c <_printf_i+0x118>
 8005a58:	2d00      	cmp	r5, #0
 8005a5a:	d04d      	beq.n	8005af8 <_printf_i+0x1b4>
 8005a5c:	4615      	mov	r5, r2
 8005a5e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005a62:	fb03 6711 	mls	r7, r3, r1, r6
 8005a66:	5dc7      	ldrb	r7, [r0, r7]
 8005a68:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005a6c:	4637      	mov	r7, r6
 8005a6e:	42bb      	cmp	r3, r7
 8005a70:	460e      	mov	r6, r1
 8005a72:	d9f4      	bls.n	8005a5e <_printf_i+0x11a>
 8005a74:	2b08      	cmp	r3, #8
 8005a76:	d10b      	bne.n	8005a90 <_printf_i+0x14c>
 8005a78:	6823      	ldr	r3, [r4, #0]
 8005a7a:	07de      	lsls	r6, r3, #31
 8005a7c:	d508      	bpl.n	8005a90 <_printf_i+0x14c>
 8005a7e:	6923      	ldr	r3, [r4, #16]
 8005a80:	6861      	ldr	r1, [r4, #4]
 8005a82:	4299      	cmp	r1, r3
 8005a84:	bfde      	ittt	le
 8005a86:	2330      	movle	r3, #48	; 0x30
 8005a88:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005a8c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005a90:	1b52      	subs	r2, r2, r5
 8005a92:	6122      	str	r2, [r4, #16]
 8005a94:	f8cd a000 	str.w	sl, [sp]
 8005a98:	464b      	mov	r3, r9
 8005a9a:	aa03      	add	r2, sp, #12
 8005a9c:	4621      	mov	r1, r4
 8005a9e:	4640      	mov	r0, r8
 8005aa0:	f7ff fee2 	bl	8005868 <_printf_common>
 8005aa4:	3001      	adds	r0, #1
 8005aa6:	d14c      	bne.n	8005b42 <_printf_i+0x1fe>
 8005aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8005aac:	b004      	add	sp, #16
 8005aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ab2:	4835      	ldr	r0, [pc, #212]	; (8005b88 <_printf_i+0x244>)
 8005ab4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005ab8:	6829      	ldr	r1, [r5, #0]
 8005aba:	6823      	ldr	r3, [r4, #0]
 8005abc:	f851 6b04 	ldr.w	r6, [r1], #4
 8005ac0:	6029      	str	r1, [r5, #0]
 8005ac2:	061d      	lsls	r5, r3, #24
 8005ac4:	d514      	bpl.n	8005af0 <_printf_i+0x1ac>
 8005ac6:	07df      	lsls	r7, r3, #31
 8005ac8:	bf44      	itt	mi
 8005aca:	f043 0320 	orrmi.w	r3, r3, #32
 8005ace:	6023      	strmi	r3, [r4, #0]
 8005ad0:	b91e      	cbnz	r6, 8005ada <_printf_i+0x196>
 8005ad2:	6823      	ldr	r3, [r4, #0]
 8005ad4:	f023 0320 	bic.w	r3, r3, #32
 8005ad8:	6023      	str	r3, [r4, #0]
 8005ada:	2310      	movs	r3, #16
 8005adc:	e7b0      	b.n	8005a40 <_printf_i+0xfc>
 8005ade:	6823      	ldr	r3, [r4, #0]
 8005ae0:	f043 0320 	orr.w	r3, r3, #32
 8005ae4:	6023      	str	r3, [r4, #0]
 8005ae6:	2378      	movs	r3, #120	; 0x78
 8005ae8:	4828      	ldr	r0, [pc, #160]	; (8005b8c <_printf_i+0x248>)
 8005aea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005aee:	e7e3      	b.n	8005ab8 <_printf_i+0x174>
 8005af0:	0659      	lsls	r1, r3, #25
 8005af2:	bf48      	it	mi
 8005af4:	b2b6      	uxthmi	r6, r6
 8005af6:	e7e6      	b.n	8005ac6 <_printf_i+0x182>
 8005af8:	4615      	mov	r5, r2
 8005afa:	e7bb      	b.n	8005a74 <_printf_i+0x130>
 8005afc:	682b      	ldr	r3, [r5, #0]
 8005afe:	6826      	ldr	r6, [r4, #0]
 8005b00:	6961      	ldr	r1, [r4, #20]
 8005b02:	1d18      	adds	r0, r3, #4
 8005b04:	6028      	str	r0, [r5, #0]
 8005b06:	0635      	lsls	r5, r6, #24
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	d501      	bpl.n	8005b10 <_printf_i+0x1cc>
 8005b0c:	6019      	str	r1, [r3, #0]
 8005b0e:	e002      	b.n	8005b16 <_printf_i+0x1d2>
 8005b10:	0670      	lsls	r0, r6, #25
 8005b12:	d5fb      	bpl.n	8005b0c <_printf_i+0x1c8>
 8005b14:	8019      	strh	r1, [r3, #0]
 8005b16:	2300      	movs	r3, #0
 8005b18:	6123      	str	r3, [r4, #16]
 8005b1a:	4615      	mov	r5, r2
 8005b1c:	e7ba      	b.n	8005a94 <_printf_i+0x150>
 8005b1e:	682b      	ldr	r3, [r5, #0]
 8005b20:	1d1a      	adds	r2, r3, #4
 8005b22:	602a      	str	r2, [r5, #0]
 8005b24:	681d      	ldr	r5, [r3, #0]
 8005b26:	6862      	ldr	r2, [r4, #4]
 8005b28:	2100      	movs	r1, #0
 8005b2a:	4628      	mov	r0, r5
 8005b2c:	f7fa fb50 	bl	80001d0 <memchr>
 8005b30:	b108      	cbz	r0, 8005b36 <_printf_i+0x1f2>
 8005b32:	1b40      	subs	r0, r0, r5
 8005b34:	6060      	str	r0, [r4, #4]
 8005b36:	6863      	ldr	r3, [r4, #4]
 8005b38:	6123      	str	r3, [r4, #16]
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b40:	e7a8      	b.n	8005a94 <_printf_i+0x150>
 8005b42:	6923      	ldr	r3, [r4, #16]
 8005b44:	462a      	mov	r2, r5
 8005b46:	4649      	mov	r1, r9
 8005b48:	4640      	mov	r0, r8
 8005b4a:	47d0      	blx	sl
 8005b4c:	3001      	adds	r0, #1
 8005b4e:	d0ab      	beq.n	8005aa8 <_printf_i+0x164>
 8005b50:	6823      	ldr	r3, [r4, #0]
 8005b52:	079b      	lsls	r3, r3, #30
 8005b54:	d413      	bmi.n	8005b7e <_printf_i+0x23a>
 8005b56:	68e0      	ldr	r0, [r4, #12]
 8005b58:	9b03      	ldr	r3, [sp, #12]
 8005b5a:	4298      	cmp	r0, r3
 8005b5c:	bfb8      	it	lt
 8005b5e:	4618      	movlt	r0, r3
 8005b60:	e7a4      	b.n	8005aac <_printf_i+0x168>
 8005b62:	2301      	movs	r3, #1
 8005b64:	4632      	mov	r2, r6
 8005b66:	4649      	mov	r1, r9
 8005b68:	4640      	mov	r0, r8
 8005b6a:	47d0      	blx	sl
 8005b6c:	3001      	adds	r0, #1
 8005b6e:	d09b      	beq.n	8005aa8 <_printf_i+0x164>
 8005b70:	3501      	adds	r5, #1
 8005b72:	68e3      	ldr	r3, [r4, #12]
 8005b74:	9903      	ldr	r1, [sp, #12]
 8005b76:	1a5b      	subs	r3, r3, r1
 8005b78:	42ab      	cmp	r3, r5
 8005b7a:	dcf2      	bgt.n	8005b62 <_printf_i+0x21e>
 8005b7c:	e7eb      	b.n	8005b56 <_printf_i+0x212>
 8005b7e:	2500      	movs	r5, #0
 8005b80:	f104 0619 	add.w	r6, r4, #25
 8005b84:	e7f5      	b.n	8005b72 <_printf_i+0x22e>
 8005b86:	bf00      	nop
 8005b88:	08006295 	.word	0x08006295
 8005b8c:	080062a6 	.word	0x080062a6

08005b90 <_sbrk_r>:
 8005b90:	b538      	push	{r3, r4, r5, lr}
 8005b92:	4d06      	ldr	r5, [pc, #24]	; (8005bac <_sbrk_r+0x1c>)
 8005b94:	2300      	movs	r3, #0
 8005b96:	4604      	mov	r4, r0
 8005b98:	4608      	mov	r0, r1
 8005b9a:	602b      	str	r3, [r5, #0]
 8005b9c:	f7fa fffa 	bl	8000b94 <_sbrk>
 8005ba0:	1c43      	adds	r3, r0, #1
 8005ba2:	d102      	bne.n	8005baa <_sbrk_r+0x1a>
 8005ba4:	682b      	ldr	r3, [r5, #0]
 8005ba6:	b103      	cbz	r3, 8005baa <_sbrk_r+0x1a>
 8005ba8:	6023      	str	r3, [r4, #0]
 8005baa:	bd38      	pop	{r3, r4, r5, pc}
 8005bac:	20004a94 	.word	0x20004a94

08005bb0 <__sread>:
 8005bb0:	b510      	push	{r4, lr}
 8005bb2:	460c      	mov	r4, r1
 8005bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bb8:	f000 fab2 	bl	8006120 <_read_r>
 8005bbc:	2800      	cmp	r0, #0
 8005bbe:	bfab      	itete	ge
 8005bc0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005bc2:	89a3      	ldrhlt	r3, [r4, #12]
 8005bc4:	181b      	addge	r3, r3, r0
 8005bc6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005bca:	bfac      	ite	ge
 8005bcc:	6563      	strge	r3, [r4, #84]	; 0x54
 8005bce:	81a3      	strhlt	r3, [r4, #12]
 8005bd0:	bd10      	pop	{r4, pc}

08005bd2 <__swrite>:
 8005bd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bd6:	461f      	mov	r7, r3
 8005bd8:	898b      	ldrh	r3, [r1, #12]
 8005bda:	05db      	lsls	r3, r3, #23
 8005bdc:	4605      	mov	r5, r0
 8005bde:	460c      	mov	r4, r1
 8005be0:	4616      	mov	r6, r2
 8005be2:	d505      	bpl.n	8005bf0 <__swrite+0x1e>
 8005be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005be8:	2302      	movs	r3, #2
 8005bea:	2200      	movs	r2, #0
 8005bec:	f000 f9c8 	bl	8005f80 <_lseek_r>
 8005bf0:	89a3      	ldrh	r3, [r4, #12]
 8005bf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005bf6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005bfa:	81a3      	strh	r3, [r4, #12]
 8005bfc:	4632      	mov	r2, r6
 8005bfe:	463b      	mov	r3, r7
 8005c00:	4628      	mov	r0, r5
 8005c02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c06:	f000 b869 	b.w	8005cdc <_write_r>

08005c0a <__sseek>:
 8005c0a:	b510      	push	{r4, lr}
 8005c0c:	460c      	mov	r4, r1
 8005c0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c12:	f000 f9b5 	bl	8005f80 <_lseek_r>
 8005c16:	1c43      	adds	r3, r0, #1
 8005c18:	89a3      	ldrh	r3, [r4, #12]
 8005c1a:	bf15      	itete	ne
 8005c1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005c1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005c22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005c26:	81a3      	strheq	r3, [r4, #12]
 8005c28:	bf18      	it	ne
 8005c2a:	81a3      	strhne	r3, [r4, #12]
 8005c2c:	bd10      	pop	{r4, pc}

08005c2e <__sclose>:
 8005c2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c32:	f000 b8d3 	b.w	8005ddc <_close_r>
	...

08005c38 <__swbuf_r>:
 8005c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c3a:	460e      	mov	r6, r1
 8005c3c:	4614      	mov	r4, r2
 8005c3e:	4605      	mov	r5, r0
 8005c40:	b118      	cbz	r0, 8005c4a <__swbuf_r+0x12>
 8005c42:	6983      	ldr	r3, [r0, #24]
 8005c44:	b90b      	cbnz	r3, 8005c4a <__swbuf_r+0x12>
 8005c46:	f7ff fb81 	bl	800534c <__sinit>
 8005c4a:	4b21      	ldr	r3, [pc, #132]	; (8005cd0 <__swbuf_r+0x98>)
 8005c4c:	429c      	cmp	r4, r3
 8005c4e:	d12b      	bne.n	8005ca8 <__swbuf_r+0x70>
 8005c50:	686c      	ldr	r4, [r5, #4]
 8005c52:	69a3      	ldr	r3, [r4, #24]
 8005c54:	60a3      	str	r3, [r4, #8]
 8005c56:	89a3      	ldrh	r3, [r4, #12]
 8005c58:	071a      	lsls	r2, r3, #28
 8005c5a:	d52f      	bpl.n	8005cbc <__swbuf_r+0x84>
 8005c5c:	6923      	ldr	r3, [r4, #16]
 8005c5e:	b36b      	cbz	r3, 8005cbc <__swbuf_r+0x84>
 8005c60:	6923      	ldr	r3, [r4, #16]
 8005c62:	6820      	ldr	r0, [r4, #0]
 8005c64:	1ac0      	subs	r0, r0, r3
 8005c66:	6963      	ldr	r3, [r4, #20]
 8005c68:	b2f6      	uxtb	r6, r6
 8005c6a:	4283      	cmp	r3, r0
 8005c6c:	4637      	mov	r7, r6
 8005c6e:	dc04      	bgt.n	8005c7a <__swbuf_r+0x42>
 8005c70:	4621      	mov	r1, r4
 8005c72:	4628      	mov	r0, r5
 8005c74:	f000 f948 	bl	8005f08 <_fflush_r>
 8005c78:	bb30      	cbnz	r0, 8005cc8 <__swbuf_r+0x90>
 8005c7a:	68a3      	ldr	r3, [r4, #8]
 8005c7c:	3b01      	subs	r3, #1
 8005c7e:	60a3      	str	r3, [r4, #8]
 8005c80:	6823      	ldr	r3, [r4, #0]
 8005c82:	1c5a      	adds	r2, r3, #1
 8005c84:	6022      	str	r2, [r4, #0]
 8005c86:	701e      	strb	r6, [r3, #0]
 8005c88:	6963      	ldr	r3, [r4, #20]
 8005c8a:	3001      	adds	r0, #1
 8005c8c:	4283      	cmp	r3, r0
 8005c8e:	d004      	beq.n	8005c9a <__swbuf_r+0x62>
 8005c90:	89a3      	ldrh	r3, [r4, #12]
 8005c92:	07db      	lsls	r3, r3, #31
 8005c94:	d506      	bpl.n	8005ca4 <__swbuf_r+0x6c>
 8005c96:	2e0a      	cmp	r6, #10
 8005c98:	d104      	bne.n	8005ca4 <__swbuf_r+0x6c>
 8005c9a:	4621      	mov	r1, r4
 8005c9c:	4628      	mov	r0, r5
 8005c9e:	f000 f933 	bl	8005f08 <_fflush_r>
 8005ca2:	b988      	cbnz	r0, 8005cc8 <__swbuf_r+0x90>
 8005ca4:	4638      	mov	r0, r7
 8005ca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ca8:	4b0a      	ldr	r3, [pc, #40]	; (8005cd4 <__swbuf_r+0x9c>)
 8005caa:	429c      	cmp	r4, r3
 8005cac:	d101      	bne.n	8005cb2 <__swbuf_r+0x7a>
 8005cae:	68ac      	ldr	r4, [r5, #8]
 8005cb0:	e7cf      	b.n	8005c52 <__swbuf_r+0x1a>
 8005cb2:	4b09      	ldr	r3, [pc, #36]	; (8005cd8 <__swbuf_r+0xa0>)
 8005cb4:	429c      	cmp	r4, r3
 8005cb6:	bf08      	it	eq
 8005cb8:	68ec      	ldreq	r4, [r5, #12]
 8005cba:	e7ca      	b.n	8005c52 <__swbuf_r+0x1a>
 8005cbc:	4621      	mov	r1, r4
 8005cbe:	4628      	mov	r0, r5
 8005cc0:	f000 f81e 	bl	8005d00 <__swsetup_r>
 8005cc4:	2800      	cmp	r0, #0
 8005cc6:	d0cb      	beq.n	8005c60 <__swbuf_r+0x28>
 8005cc8:	f04f 37ff 	mov.w	r7, #4294967295
 8005ccc:	e7ea      	b.n	8005ca4 <__swbuf_r+0x6c>
 8005cce:	bf00      	nop
 8005cd0:	08006244 	.word	0x08006244
 8005cd4:	08006264 	.word	0x08006264
 8005cd8:	08006224 	.word	0x08006224

08005cdc <_write_r>:
 8005cdc:	b538      	push	{r3, r4, r5, lr}
 8005cde:	4d07      	ldr	r5, [pc, #28]	; (8005cfc <_write_r+0x20>)
 8005ce0:	4604      	mov	r4, r0
 8005ce2:	4608      	mov	r0, r1
 8005ce4:	4611      	mov	r1, r2
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	602a      	str	r2, [r5, #0]
 8005cea:	461a      	mov	r2, r3
 8005cec:	f7fa ff01 	bl	8000af2 <_write>
 8005cf0:	1c43      	adds	r3, r0, #1
 8005cf2:	d102      	bne.n	8005cfa <_write_r+0x1e>
 8005cf4:	682b      	ldr	r3, [r5, #0]
 8005cf6:	b103      	cbz	r3, 8005cfa <_write_r+0x1e>
 8005cf8:	6023      	str	r3, [r4, #0]
 8005cfa:	bd38      	pop	{r3, r4, r5, pc}
 8005cfc:	20004a94 	.word	0x20004a94

08005d00 <__swsetup_r>:
 8005d00:	4b32      	ldr	r3, [pc, #200]	; (8005dcc <__swsetup_r+0xcc>)
 8005d02:	b570      	push	{r4, r5, r6, lr}
 8005d04:	681d      	ldr	r5, [r3, #0]
 8005d06:	4606      	mov	r6, r0
 8005d08:	460c      	mov	r4, r1
 8005d0a:	b125      	cbz	r5, 8005d16 <__swsetup_r+0x16>
 8005d0c:	69ab      	ldr	r3, [r5, #24]
 8005d0e:	b913      	cbnz	r3, 8005d16 <__swsetup_r+0x16>
 8005d10:	4628      	mov	r0, r5
 8005d12:	f7ff fb1b 	bl	800534c <__sinit>
 8005d16:	4b2e      	ldr	r3, [pc, #184]	; (8005dd0 <__swsetup_r+0xd0>)
 8005d18:	429c      	cmp	r4, r3
 8005d1a:	d10f      	bne.n	8005d3c <__swsetup_r+0x3c>
 8005d1c:	686c      	ldr	r4, [r5, #4]
 8005d1e:	89a3      	ldrh	r3, [r4, #12]
 8005d20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005d24:	0719      	lsls	r1, r3, #28
 8005d26:	d42c      	bmi.n	8005d82 <__swsetup_r+0x82>
 8005d28:	06dd      	lsls	r5, r3, #27
 8005d2a:	d411      	bmi.n	8005d50 <__swsetup_r+0x50>
 8005d2c:	2309      	movs	r3, #9
 8005d2e:	6033      	str	r3, [r6, #0]
 8005d30:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005d34:	81a3      	strh	r3, [r4, #12]
 8005d36:	f04f 30ff 	mov.w	r0, #4294967295
 8005d3a:	e03e      	b.n	8005dba <__swsetup_r+0xba>
 8005d3c:	4b25      	ldr	r3, [pc, #148]	; (8005dd4 <__swsetup_r+0xd4>)
 8005d3e:	429c      	cmp	r4, r3
 8005d40:	d101      	bne.n	8005d46 <__swsetup_r+0x46>
 8005d42:	68ac      	ldr	r4, [r5, #8]
 8005d44:	e7eb      	b.n	8005d1e <__swsetup_r+0x1e>
 8005d46:	4b24      	ldr	r3, [pc, #144]	; (8005dd8 <__swsetup_r+0xd8>)
 8005d48:	429c      	cmp	r4, r3
 8005d4a:	bf08      	it	eq
 8005d4c:	68ec      	ldreq	r4, [r5, #12]
 8005d4e:	e7e6      	b.n	8005d1e <__swsetup_r+0x1e>
 8005d50:	0758      	lsls	r0, r3, #29
 8005d52:	d512      	bpl.n	8005d7a <__swsetup_r+0x7a>
 8005d54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d56:	b141      	cbz	r1, 8005d6a <__swsetup_r+0x6a>
 8005d58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d5c:	4299      	cmp	r1, r3
 8005d5e:	d002      	beq.n	8005d66 <__swsetup_r+0x66>
 8005d60:	4630      	mov	r0, r6
 8005d62:	f000 f991 	bl	8006088 <_free_r>
 8005d66:	2300      	movs	r3, #0
 8005d68:	6363      	str	r3, [r4, #52]	; 0x34
 8005d6a:	89a3      	ldrh	r3, [r4, #12]
 8005d6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005d70:	81a3      	strh	r3, [r4, #12]
 8005d72:	2300      	movs	r3, #0
 8005d74:	6063      	str	r3, [r4, #4]
 8005d76:	6923      	ldr	r3, [r4, #16]
 8005d78:	6023      	str	r3, [r4, #0]
 8005d7a:	89a3      	ldrh	r3, [r4, #12]
 8005d7c:	f043 0308 	orr.w	r3, r3, #8
 8005d80:	81a3      	strh	r3, [r4, #12]
 8005d82:	6923      	ldr	r3, [r4, #16]
 8005d84:	b94b      	cbnz	r3, 8005d9a <__swsetup_r+0x9a>
 8005d86:	89a3      	ldrh	r3, [r4, #12]
 8005d88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005d8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d90:	d003      	beq.n	8005d9a <__swsetup_r+0x9a>
 8005d92:	4621      	mov	r1, r4
 8005d94:	4630      	mov	r0, r6
 8005d96:	f000 f92b 	bl	8005ff0 <__smakebuf_r>
 8005d9a:	89a0      	ldrh	r0, [r4, #12]
 8005d9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005da0:	f010 0301 	ands.w	r3, r0, #1
 8005da4:	d00a      	beq.n	8005dbc <__swsetup_r+0xbc>
 8005da6:	2300      	movs	r3, #0
 8005da8:	60a3      	str	r3, [r4, #8]
 8005daa:	6963      	ldr	r3, [r4, #20]
 8005dac:	425b      	negs	r3, r3
 8005dae:	61a3      	str	r3, [r4, #24]
 8005db0:	6923      	ldr	r3, [r4, #16]
 8005db2:	b943      	cbnz	r3, 8005dc6 <__swsetup_r+0xc6>
 8005db4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005db8:	d1ba      	bne.n	8005d30 <__swsetup_r+0x30>
 8005dba:	bd70      	pop	{r4, r5, r6, pc}
 8005dbc:	0781      	lsls	r1, r0, #30
 8005dbe:	bf58      	it	pl
 8005dc0:	6963      	ldrpl	r3, [r4, #20]
 8005dc2:	60a3      	str	r3, [r4, #8]
 8005dc4:	e7f4      	b.n	8005db0 <__swsetup_r+0xb0>
 8005dc6:	2000      	movs	r0, #0
 8005dc8:	e7f7      	b.n	8005dba <__swsetup_r+0xba>
 8005dca:	bf00      	nop
 8005dcc:	20000010 	.word	0x20000010
 8005dd0:	08006244 	.word	0x08006244
 8005dd4:	08006264 	.word	0x08006264
 8005dd8:	08006224 	.word	0x08006224

08005ddc <_close_r>:
 8005ddc:	b538      	push	{r3, r4, r5, lr}
 8005dde:	4d06      	ldr	r5, [pc, #24]	; (8005df8 <_close_r+0x1c>)
 8005de0:	2300      	movs	r3, #0
 8005de2:	4604      	mov	r4, r0
 8005de4:	4608      	mov	r0, r1
 8005de6:	602b      	str	r3, [r5, #0]
 8005de8:	f7fa fe9f 	bl	8000b2a <_close>
 8005dec:	1c43      	adds	r3, r0, #1
 8005dee:	d102      	bne.n	8005df6 <_close_r+0x1a>
 8005df0:	682b      	ldr	r3, [r5, #0]
 8005df2:	b103      	cbz	r3, 8005df6 <_close_r+0x1a>
 8005df4:	6023      	str	r3, [r4, #0]
 8005df6:	bd38      	pop	{r3, r4, r5, pc}
 8005df8:	20004a94 	.word	0x20004a94

08005dfc <__sflush_r>:
 8005dfc:	898a      	ldrh	r2, [r1, #12]
 8005dfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e02:	4605      	mov	r5, r0
 8005e04:	0710      	lsls	r0, r2, #28
 8005e06:	460c      	mov	r4, r1
 8005e08:	d458      	bmi.n	8005ebc <__sflush_r+0xc0>
 8005e0a:	684b      	ldr	r3, [r1, #4]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	dc05      	bgt.n	8005e1c <__sflush_r+0x20>
 8005e10:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	dc02      	bgt.n	8005e1c <__sflush_r+0x20>
 8005e16:	2000      	movs	r0, #0
 8005e18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005e1e:	2e00      	cmp	r6, #0
 8005e20:	d0f9      	beq.n	8005e16 <__sflush_r+0x1a>
 8005e22:	2300      	movs	r3, #0
 8005e24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005e28:	682f      	ldr	r7, [r5, #0]
 8005e2a:	602b      	str	r3, [r5, #0]
 8005e2c:	d032      	beq.n	8005e94 <__sflush_r+0x98>
 8005e2e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005e30:	89a3      	ldrh	r3, [r4, #12]
 8005e32:	075a      	lsls	r2, r3, #29
 8005e34:	d505      	bpl.n	8005e42 <__sflush_r+0x46>
 8005e36:	6863      	ldr	r3, [r4, #4]
 8005e38:	1ac0      	subs	r0, r0, r3
 8005e3a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005e3c:	b10b      	cbz	r3, 8005e42 <__sflush_r+0x46>
 8005e3e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005e40:	1ac0      	subs	r0, r0, r3
 8005e42:	2300      	movs	r3, #0
 8005e44:	4602      	mov	r2, r0
 8005e46:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005e48:	6a21      	ldr	r1, [r4, #32]
 8005e4a:	4628      	mov	r0, r5
 8005e4c:	47b0      	blx	r6
 8005e4e:	1c43      	adds	r3, r0, #1
 8005e50:	89a3      	ldrh	r3, [r4, #12]
 8005e52:	d106      	bne.n	8005e62 <__sflush_r+0x66>
 8005e54:	6829      	ldr	r1, [r5, #0]
 8005e56:	291d      	cmp	r1, #29
 8005e58:	d82c      	bhi.n	8005eb4 <__sflush_r+0xb8>
 8005e5a:	4a2a      	ldr	r2, [pc, #168]	; (8005f04 <__sflush_r+0x108>)
 8005e5c:	40ca      	lsrs	r2, r1
 8005e5e:	07d6      	lsls	r6, r2, #31
 8005e60:	d528      	bpl.n	8005eb4 <__sflush_r+0xb8>
 8005e62:	2200      	movs	r2, #0
 8005e64:	6062      	str	r2, [r4, #4]
 8005e66:	04d9      	lsls	r1, r3, #19
 8005e68:	6922      	ldr	r2, [r4, #16]
 8005e6a:	6022      	str	r2, [r4, #0]
 8005e6c:	d504      	bpl.n	8005e78 <__sflush_r+0x7c>
 8005e6e:	1c42      	adds	r2, r0, #1
 8005e70:	d101      	bne.n	8005e76 <__sflush_r+0x7a>
 8005e72:	682b      	ldr	r3, [r5, #0]
 8005e74:	b903      	cbnz	r3, 8005e78 <__sflush_r+0x7c>
 8005e76:	6560      	str	r0, [r4, #84]	; 0x54
 8005e78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e7a:	602f      	str	r7, [r5, #0]
 8005e7c:	2900      	cmp	r1, #0
 8005e7e:	d0ca      	beq.n	8005e16 <__sflush_r+0x1a>
 8005e80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005e84:	4299      	cmp	r1, r3
 8005e86:	d002      	beq.n	8005e8e <__sflush_r+0x92>
 8005e88:	4628      	mov	r0, r5
 8005e8a:	f000 f8fd 	bl	8006088 <_free_r>
 8005e8e:	2000      	movs	r0, #0
 8005e90:	6360      	str	r0, [r4, #52]	; 0x34
 8005e92:	e7c1      	b.n	8005e18 <__sflush_r+0x1c>
 8005e94:	6a21      	ldr	r1, [r4, #32]
 8005e96:	2301      	movs	r3, #1
 8005e98:	4628      	mov	r0, r5
 8005e9a:	47b0      	blx	r6
 8005e9c:	1c41      	adds	r1, r0, #1
 8005e9e:	d1c7      	bne.n	8005e30 <__sflush_r+0x34>
 8005ea0:	682b      	ldr	r3, [r5, #0]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d0c4      	beq.n	8005e30 <__sflush_r+0x34>
 8005ea6:	2b1d      	cmp	r3, #29
 8005ea8:	d001      	beq.n	8005eae <__sflush_r+0xb2>
 8005eaa:	2b16      	cmp	r3, #22
 8005eac:	d101      	bne.n	8005eb2 <__sflush_r+0xb6>
 8005eae:	602f      	str	r7, [r5, #0]
 8005eb0:	e7b1      	b.n	8005e16 <__sflush_r+0x1a>
 8005eb2:	89a3      	ldrh	r3, [r4, #12]
 8005eb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005eb8:	81a3      	strh	r3, [r4, #12]
 8005eba:	e7ad      	b.n	8005e18 <__sflush_r+0x1c>
 8005ebc:	690f      	ldr	r7, [r1, #16]
 8005ebe:	2f00      	cmp	r7, #0
 8005ec0:	d0a9      	beq.n	8005e16 <__sflush_r+0x1a>
 8005ec2:	0793      	lsls	r3, r2, #30
 8005ec4:	680e      	ldr	r6, [r1, #0]
 8005ec6:	bf08      	it	eq
 8005ec8:	694b      	ldreq	r3, [r1, #20]
 8005eca:	600f      	str	r7, [r1, #0]
 8005ecc:	bf18      	it	ne
 8005ece:	2300      	movne	r3, #0
 8005ed0:	eba6 0807 	sub.w	r8, r6, r7
 8005ed4:	608b      	str	r3, [r1, #8]
 8005ed6:	f1b8 0f00 	cmp.w	r8, #0
 8005eda:	dd9c      	ble.n	8005e16 <__sflush_r+0x1a>
 8005edc:	6a21      	ldr	r1, [r4, #32]
 8005ede:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005ee0:	4643      	mov	r3, r8
 8005ee2:	463a      	mov	r2, r7
 8005ee4:	4628      	mov	r0, r5
 8005ee6:	47b0      	blx	r6
 8005ee8:	2800      	cmp	r0, #0
 8005eea:	dc06      	bgt.n	8005efa <__sflush_r+0xfe>
 8005eec:	89a3      	ldrh	r3, [r4, #12]
 8005eee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ef2:	81a3      	strh	r3, [r4, #12]
 8005ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ef8:	e78e      	b.n	8005e18 <__sflush_r+0x1c>
 8005efa:	4407      	add	r7, r0
 8005efc:	eba8 0800 	sub.w	r8, r8, r0
 8005f00:	e7e9      	b.n	8005ed6 <__sflush_r+0xda>
 8005f02:	bf00      	nop
 8005f04:	20400001 	.word	0x20400001

08005f08 <_fflush_r>:
 8005f08:	b538      	push	{r3, r4, r5, lr}
 8005f0a:	690b      	ldr	r3, [r1, #16]
 8005f0c:	4605      	mov	r5, r0
 8005f0e:	460c      	mov	r4, r1
 8005f10:	b913      	cbnz	r3, 8005f18 <_fflush_r+0x10>
 8005f12:	2500      	movs	r5, #0
 8005f14:	4628      	mov	r0, r5
 8005f16:	bd38      	pop	{r3, r4, r5, pc}
 8005f18:	b118      	cbz	r0, 8005f22 <_fflush_r+0x1a>
 8005f1a:	6983      	ldr	r3, [r0, #24]
 8005f1c:	b90b      	cbnz	r3, 8005f22 <_fflush_r+0x1a>
 8005f1e:	f7ff fa15 	bl	800534c <__sinit>
 8005f22:	4b14      	ldr	r3, [pc, #80]	; (8005f74 <_fflush_r+0x6c>)
 8005f24:	429c      	cmp	r4, r3
 8005f26:	d11b      	bne.n	8005f60 <_fflush_r+0x58>
 8005f28:	686c      	ldr	r4, [r5, #4]
 8005f2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d0ef      	beq.n	8005f12 <_fflush_r+0xa>
 8005f32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005f34:	07d0      	lsls	r0, r2, #31
 8005f36:	d404      	bmi.n	8005f42 <_fflush_r+0x3a>
 8005f38:	0599      	lsls	r1, r3, #22
 8005f3a:	d402      	bmi.n	8005f42 <_fflush_r+0x3a>
 8005f3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f3e:	f7ff faa3 	bl	8005488 <__retarget_lock_acquire_recursive>
 8005f42:	4628      	mov	r0, r5
 8005f44:	4621      	mov	r1, r4
 8005f46:	f7ff ff59 	bl	8005dfc <__sflush_r>
 8005f4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f4c:	07da      	lsls	r2, r3, #31
 8005f4e:	4605      	mov	r5, r0
 8005f50:	d4e0      	bmi.n	8005f14 <_fflush_r+0xc>
 8005f52:	89a3      	ldrh	r3, [r4, #12]
 8005f54:	059b      	lsls	r3, r3, #22
 8005f56:	d4dd      	bmi.n	8005f14 <_fflush_r+0xc>
 8005f58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f5a:	f7ff fa96 	bl	800548a <__retarget_lock_release_recursive>
 8005f5e:	e7d9      	b.n	8005f14 <_fflush_r+0xc>
 8005f60:	4b05      	ldr	r3, [pc, #20]	; (8005f78 <_fflush_r+0x70>)
 8005f62:	429c      	cmp	r4, r3
 8005f64:	d101      	bne.n	8005f6a <_fflush_r+0x62>
 8005f66:	68ac      	ldr	r4, [r5, #8]
 8005f68:	e7df      	b.n	8005f2a <_fflush_r+0x22>
 8005f6a:	4b04      	ldr	r3, [pc, #16]	; (8005f7c <_fflush_r+0x74>)
 8005f6c:	429c      	cmp	r4, r3
 8005f6e:	bf08      	it	eq
 8005f70:	68ec      	ldreq	r4, [r5, #12]
 8005f72:	e7da      	b.n	8005f2a <_fflush_r+0x22>
 8005f74:	08006244 	.word	0x08006244
 8005f78:	08006264 	.word	0x08006264
 8005f7c:	08006224 	.word	0x08006224

08005f80 <_lseek_r>:
 8005f80:	b538      	push	{r3, r4, r5, lr}
 8005f82:	4d07      	ldr	r5, [pc, #28]	; (8005fa0 <_lseek_r+0x20>)
 8005f84:	4604      	mov	r4, r0
 8005f86:	4608      	mov	r0, r1
 8005f88:	4611      	mov	r1, r2
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	602a      	str	r2, [r5, #0]
 8005f8e:	461a      	mov	r2, r3
 8005f90:	f7fa fdf2 	bl	8000b78 <_lseek>
 8005f94:	1c43      	adds	r3, r0, #1
 8005f96:	d102      	bne.n	8005f9e <_lseek_r+0x1e>
 8005f98:	682b      	ldr	r3, [r5, #0]
 8005f9a:	b103      	cbz	r3, 8005f9e <_lseek_r+0x1e>
 8005f9c:	6023      	str	r3, [r4, #0]
 8005f9e:	bd38      	pop	{r3, r4, r5, pc}
 8005fa0:	20004a94 	.word	0x20004a94

08005fa4 <__swhatbuf_r>:
 8005fa4:	b570      	push	{r4, r5, r6, lr}
 8005fa6:	460e      	mov	r6, r1
 8005fa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fac:	2900      	cmp	r1, #0
 8005fae:	b096      	sub	sp, #88	; 0x58
 8005fb0:	4614      	mov	r4, r2
 8005fb2:	461d      	mov	r5, r3
 8005fb4:	da08      	bge.n	8005fc8 <__swhatbuf_r+0x24>
 8005fb6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	602a      	str	r2, [r5, #0]
 8005fbe:	061a      	lsls	r2, r3, #24
 8005fc0:	d410      	bmi.n	8005fe4 <__swhatbuf_r+0x40>
 8005fc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005fc6:	e00e      	b.n	8005fe6 <__swhatbuf_r+0x42>
 8005fc8:	466a      	mov	r2, sp
 8005fca:	f000 f8bb 	bl	8006144 <_fstat_r>
 8005fce:	2800      	cmp	r0, #0
 8005fd0:	dbf1      	blt.n	8005fb6 <__swhatbuf_r+0x12>
 8005fd2:	9a01      	ldr	r2, [sp, #4]
 8005fd4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005fd8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005fdc:	425a      	negs	r2, r3
 8005fde:	415a      	adcs	r2, r3
 8005fe0:	602a      	str	r2, [r5, #0]
 8005fe2:	e7ee      	b.n	8005fc2 <__swhatbuf_r+0x1e>
 8005fe4:	2340      	movs	r3, #64	; 0x40
 8005fe6:	2000      	movs	r0, #0
 8005fe8:	6023      	str	r3, [r4, #0]
 8005fea:	b016      	add	sp, #88	; 0x58
 8005fec:	bd70      	pop	{r4, r5, r6, pc}
	...

08005ff0 <__smakebuf_r>:
 8005ff0:	898b      	ldrh	r3, [r1, #12]
 8005ff2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005ff4:	079d      	lsls	r5, r3, #30
 8005ff6:	4606      	mov	r6, r0
 8005ff8:	460c      	mov	r4, r1
 8005ffa:	d507      	bpl.n	800600c <__smakebuf_r+0x1c>
 8005ffc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006000:	6023      	str	r3, [r4, #0]
 8006002:	6123      	str	r3, [r4, #16]
 8006004:	2301      	movs	r3, #1
 8006006:	6163      	str	r3, [r4, #20]
 8006008:	b002      	add	sp, #8
 800600a:	bd70      	pop	{r4, r5, r6, pc}
 800600c:	ab01      	add	r3, sp, #4
 800600e:	466a      	mov	r2, sp
 8006010:	f7ff ffc8 	bl	8005fa4 <__swhatbuf_r>
 8006014:	9900      	ldr	r1, [sp, #0]
 8006016:	4605      	mov	r5, r0
 8006018:	4630      	mov	r0, r6
 800601a:	f7ff fa57 	bl	80054cc <_malloc_r>
 800601e:	b948      	cbnz	r0, 8006034 <__smakebuf_r+0x44>
 8006020:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006024:	059a      	lsls	r2, r3, #22
 8006026:	d4ef      	bmi.n	8006008 <__smakebuf_r+0x18>
 8006028:	f023 0303 	bic.w	r3, r3, #3
 800602c:	f043 0302 	orr.w	r3, r3, #2
 8006030:	81a3      	strh	r3, [r4, #12]
 8006032:	e7e3      	b.n	8005ffc <__smakebuf_r+0xc>
 8006034:	4b0d      	ldr	r3, [pc, #52]	; (800606c <__smakebuf_r+0x7c>)
 8006036:	62b3      	str	r3, [r6, #40]	; 0x28
 8006038:	89a3      	ldrh	r3, [r4, #12]
 800603a:	6020      	str	r0, [r4, #0]
 800603c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006040:	81a3      	strh	r3, [r4, #12]
 8006042:	9b00      	ldr	r3, [sp, #0]
 8006044:	6163      	str	r3, [r4, #20]
 8006046:	9b01      	ldr	r3, [sp, #4]
 8006048:	6120      	str	r0, [r4, #16]
 800604a:	b15b      	cbz	r3, 8006064 <__smakebuf_r+0x74>
 800604c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006050:	4630      	mov	r0, r6
 8006052:	f000 f889 	bl	8006168 <_isatty_r>
 8006056:	b128      	cbz	r0, 8006064 <__smakebuf_r+0x74>
 8006058:	89a3      	ldrh	r3, [r4, #12]
 800605a:	f023 0303 	bic.w	r3, r3, #3
 800605e:	f043 0301 	orr.w	r3, r3, #1
 8006062:	81a3      	strh	r3, [r4, #12]
 8006064:	89a0      	ldrh	r0, [r4, #12]
 8006066:	4305      	orrs	r5, r0
 8006068:	81a5      	strh	r5, [r4, #12]
 800606a:	e7cd      	b.n	8006008 <__smakebuf_r+0x18>
 800606c:	080052e5 	.word	0x080052e5

08006070 <__malloc_lock>:
 8006070:	4801      	ldr	r0, [pc, #4]	; (8006078 <__malloc_lock+0x8>)
 8006072:	f7ff ba09 	b.w	8005488 <__retarget_lock_acquire_recursive>
 8006076:	bf00      	nop
 8006078:	20004a88 	.word	0x20004a88

0800607c <__malloc_unlock>:
 800607c:	4801      	ldr	r0, [pc, #4]	; (8006084 <__malloc_unlock+0x8>)
 800607e:	f7ff ba04 	b.w	800548a <__retarget_lock_release_recursive>
 8006082:	bf00      	nop
 8006084:	20004a88 	.word	0x20004a88

08006088 <_free_r>:
 8006088:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800608a:	2900      	cmp	r1, #0
 800608c:	d044      	beq.n	8006118 <_free_r+0x90>
 800608e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006092:	9001      	str	r0, [sp, #4]
 8006094:	2b00      	cmp	r3, #0
 8006096:	f1a1 0404 	sub.w	r4, r1, #4
 800609a:	bfb8      	it	lt
 800609c:	18e4      	addlt	r4, r4, r3
 800609e:	f7ff ffe7 	bl	8006070 <__malloc_lock>
 80060a2:	4a1e      	ldr	r2, [pc, #120]	; (800611c <_free_r+0x94>)
 80060a4:	9801      	ldr	r0, [sp, #4]
 80060a6:	6813      	ldr	r3, [r2, #0]
 80060a8:	b933      	cbnz	r3, 80060b8 <_free_r+0x30>
 80060aa:	6063      	str	r3, [r4, #4]
 80060ac:	6014      	str	r4, [r2, #0]
 80060ae:	b003      	add	sp, #12
 80060b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80060b4:	f7ff bfe2 	b.w	800607c <__malloc_unlock>
 80060b8:	42a3      	cmp	r3, r4
 80060ba:	d908      	bls.n	80060ce <_free_r+0x46>
 80060bc:	6825      	ldr	r5, [r4, #0]
 80060be:	1961      	adds	r1, r4, r5
 80060c0:	428b      	cmp	r3, r1
 80060c2:	bf01      	itttt	eq
 80060c4:	6819      	ldreq	r1, [r3, #0]
 80060c6:	685b      	ldreq	r3, [r3, #4]
 80060c8:	1949      	addeq	r1, r1, r5
 80060ca:	6021      	streq	r1, [r4, #0]
 80060cc:	e7ed      	b.n	80060aa <_free_r+0x22>
 80060ce:	461a      	mov	r2, r3
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	b10b      	cbz	r3, 80060d8 <_free_r+0x50>
 80060d4:	42a3      	cmp	r3, r4
 80060d6:	d9fa      	bls.n	80060ce <_free_r+0x46>
 80060d8:	6811      	ldr	r1, [r2, #0]
 80060da:	1855      	adds	r5, r2, r1
 80060dc:	42a5      	cmp	r5, r4
 80060de:	d10b      	bne.n	80060f8 <_free_r+0x70>
 80060e0:	6824      	ldr	r4, [r4, #0]
 80060e2:	4421      	add	r1, r4
 80060e4:	1854      	adds	r4, r2, r1
 80060e6:	42a3      	cmp	r3, r4
 80060e8:	6011      	str	r1, [r2, #0]
 80060ea:	d1e0      	bne.n	80060ae <_free_r+0x26>
 80060ec:	681c      	ldr	r4, [r3, #0]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	6053      	str	r3, [r2, #4]
 80060f2:	4421      	add	r1, r4
 80060f4:	6011      	str	r1, [r2, #0]
 80060f6:	e7da      	b.n	80060ae <_free_r+0x26>
 80060f8:	d902      	bls.n	8006100 <_free_r+0x78>
 80060fa:	230c      	movs	r3, #12
 80060fc:	6003      	str	r3, [r0, #0]
 80060fe:	e7d6      	b.n	80060ae <_free_r+0x26>
 8006100:	6825      	ldr	r5, [r4, #0]
 8006102:	1961      	adds	r1, r4, r5
 8006104:	428b      	cmp	r3, r1
 8006106:	bf04      	itt	eq
 8006108:	6819      	ldreq	r1, [r3, #0]
 800610a:	685b      	ldreq	r3, [r3, #4]
 800610c:	6063      	str	r3, [r4, #4]
 800610e:	bf04      	itt	eq
 8006110:	1949      	addeq	r1, r1, r5
 8006112:	6021      	streq	r1, [r4, #0]
 8006114:	6054      	str	r4, [r2, #4]
 8006116:	e7ca      	b.n	80060ae <_free_r+0x26>
 8006118:	b003      	add	sp, #12
 800611a:	bd30      	pop	{r4, r5, pc}
 800611c:	20004a8c 	.word	0x20004a8c

08006120 <_read_r>:
 8006120:	b538      	push	{r3, r4, r5, lr}
 8006122:	4d07      	ldr	r5, [pc, #28]	; (8006140 <_read_r+0x20>)
 8006124:	4604      	mov	r4, r0
 8006126:	4608      	mov	r0, r1
 8006128:	4611      	mov	r1, r2
 800612a:	2200      	movs	r2, #0
 800612c:	602a      	str	r2, [r5, #0]
 800612e:	461a      	mov	r2, r3
 8006130:	f7fa fcc2 	bl	8000ab8 <_read>
 8006134:	1c43      	adds	r3, r0, #1
 8006136:	d102      	bne.n	800613e <_read_r+0x1e>
 8006138:	682b      	ldr	r3, [r5, #0]
 800613a:	b103      	cbz	r3, 800613e <_read_r+0x1e>
 800613c:	6023      	str	r3, [r4, #0]
 800613e:	bd38      	pop	{r3, r4, r5, pc}
 8006140:	20004a94 	.word	0x20004a94

08006144 <_fstat_r>:
 8006144:	b538      	push	{r3, r4, r5, lr}
 8006146:	4d07      	ldr	r5, [pc, #28]	; (8006164 <_fstat_r+0x20>)
 8006148:	2300      	movs	r3, #0
 800614a:	4604      	mov	r4, r0
 800614c:	4608      	mov	r0, r1
 800614e:	4611      	mov	r1, r2
 8006150:	602b      	str	r3, [r5, #0]
 8006152:	f7fa fcf6 	bl	8000b42 <_fstat>
 8006156:	1c43      	adds	r3, r0, #1
 8006158:	d102      	bne.n	8006160 <_fstat_r+0x1c>
 800615a:	682b      	ldr	r3, [r5, #0]
 800615c:	b103      	cbz	r3, 8006160 <_fstat_r+0x1c>
 800615e:	6023      	str	r3, [r4, #0]
 8006160:	bd38      	pop	{r3, r4, r5, pc}
 8006162:	bf00      	nop
 8006164:	20004a94 	.word	0x20004a94

08006168 <_isatty_r>:
 8006168:	b538      	push	{r3, r4, r5, lr}
 800616a:	4d06      	ldr	r5, [pc, #24]	; (8006184 <_isatty_r+0x1c>)
 800616c:	2300      	movs	r3, #0
 800616e:	4604      	mov	r4, r0
 8006170:	4608      	mov	r0, r1
 8006172:	602b      	str	r3, [r5, #0]
 8006174:	f7fa fcf5 	bl	8000b62 <_isatty>
 8006178:	1c43      	adds	r3, r0, #1
 800617a:	d102      	bne.n	8006182 <_isatty_r+0x1a>
 800617c:	682b      	ldr	r3, [r5, #0]
 800617e:	b103      	cbz	r3, 8006182 <_isatty_r+0x1a>
 8006180:	6023      	str	r3, [r4, #0]
 8006182:	bd38      	pop	{r3, r4, r5, pc}
 8006184:	20004a94 	.word	0x20004a94

08006188 <_init>:
 8006188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800618a:	bf00      	nop
 800618c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800618e:	bc08      	pop	{r3}
 8006190:	469e      	mov	lr, r3
 8006192:	4770      	bx	lr

08006194 <_fini>:
 8006194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006196:	bf00      	nop
 8006198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800619a:	bc08      	pop	{r3}
 800619c:	469e      	mov	lr, r3
 800619e:	4770      	bx	lr
