Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0E8F610F2;
	Sun, 11 Oct 2026 14:21:34 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1791728496; cv=none; b=LjZQUTUZWpRzeeCy4YbpGY+1tsdI5gNnl7zcsOfO6ia7yv4BHskCusPLgZOepL+RC+nr4A10+sJRxAhQaQl1K/XP7ndja6ilnPhPU6zmLv9X1Bl5lJEaDnudMLQIjUNx67HQDlf07APY77aXZSJyZEA0/xI4NsNBf68kcewWsfI=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1791728496; c=relaxed/simple;
	bh=MX+68fY1q3FzIvNTiHVuysE1j+5OyXY7RkutF/ro3Zg=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=r6G+6M5729hFJ2lkrxDZkzsnXSFW4UidfP+/0FTqN5Pn0qFJJp073iwFIUz2RECPw2Eu7Gjue4ntnxq/SPRc3aXrT7uhU44zd2PDNDVWTsjab5Qwq4PbwM+l5quSt7pLsps7kUr7qJoneXzeQKg5guYUU3c0LHMobF/KDSjJeaY=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18
Received: by smtp.kernel.org (Postfix) with ESMTPSA id B70E21F0089B;
	Sun, 11 Oct 2026 14:21:28 +0000 (UTC)
Message-ID: <396dd2cb-6487-40fe-91fe-51975a7a1949@linux-m68k.org>
Date: Mon, 12 Oct 2026 00:21:17 +1000
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v7] m68k, bpf: Add initial BPF JIT compiler support
To: Kuan-Wei Chiu <visitorckw@gmail.com>
Cc: bot+bpf-ci@kernel.org, corbet@lwn.net, skhan@linuxfoundation.org,
 geert@linux-m68k.org, ast@kernel.org, daniel@iogearbox.net,
 eddyz87@gmail.com, memxor@gmail.com, andrii@kernel.org,
 rdunlap@infradead.org, martin.lau@linux.dev, song@kernel.org,
 yonghong.song@linux.dev, jolsa@kernel.org, emil@etsalapatis.com,
 ihor.solodrai@linux.dev, jserv@ccns.ncku.edu.tw, marscheng@google.com,
 eleanor15x@gmail.com, linux-doc@vger.kernel.org,
 linux-kernel@vger.kernel.org, linux-m68k@lists.linux-m68k.org,
 bpf@vger.kernel.org, daniel@thingy.jp, martin.lau@kernel.org,
 mason@kernel.org
References: <20261005185251.2422114-1-visitorckw@gmail.com>
 <506b804c97aaa3a66660bb0eebd85c6041e241532c1227f1012166785d240fae@mail.kernel.org>
 <342ca584-c4ef-4d73-9017-9d21bbf9ce10@linux-m68k.org>
 <askXM-fN-olasi7l@google.com>
Content-Language: en-US
From: Greg Ungerer <gerg@linux-m68k.org>
In-Reply-To: <askXM-fN-olasi7l@google.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit

Hi  Kuan-Wei,

On 10/10/26 02:32, Kuan-Wei Chiu wrote:
> On Tue, Oct 06, 2026 at 11:53:22PM +1000, Greg Ungerer wrote:
>> Why thank you LLM review :-)
>>
>> On 6/10/26 05:48, bot+bpf-ci@kernel.org wrote:
>>>> m68k, bpf: Add initial BPF JIT compiler support
>>>
>>> TL;DR: Nit only, not a bug: the ColdFire byte-swap instruction sequences are
>>> open-coded repeatedly in emit_to_le16/32/64() in the m68k JIT; suggests small
>>> shared helpers, as arm's bpf_jit_32.c does.
>>>
>>>> diff --git a/arch/m68k/net/bpf_jit_comp.c b/arch/m68k/net/bpf_jit_comp.c
>>>> new file mode 100644
>>>> index 000000000000..6c40d358acd4
>>>> --- /dev/null
>>>> +++ b/arch/m68k/net/bpf_jit_comp.c
>>>> @@ -0,0 +1,1840 @@
>>> [ ... ]
>>>> +static inline void emit_to_le16(struct jit_ctx *ctx, s8 d_lo, s8 d_hi)
>>>> +{
>>>> +	if (CPU_IS_COLDFIRE) {
>>>> +		emit_16(ctx, 0x71c0 | (d_lo << 9) | d_lo);		/* mvz.w d_lo, d_lo */
>>>> +		emit_16(ctx, 0x7180 | (d_hi << 9) | d_lo);		/* mvz.b d_lo, d_hi */
>>>> +		emit_16(ctx, 0xe088 | d_lo);				/* lsr.l #8, d_lo */
>>>> +		emit_16(ctx, 0xe188 | d_hi);				/* lsl.l #8, d_hi */
>>>> +		emit_16(ctx, 0x8080 | (d_lo << 9) | d_hi);		/* or.l d_hi, d_lo */
>>> [ ... ]
>>>> +static inline void emit_to_le32(struct jit_ctx *ctx, s8 d_lo, s8 d_hi)
>>>> +{
>>>> +	if (CPU_IS_COLDFIRE) {
>>>> +		emit_16(ctx, 0x2f00 | d_lo);				/* move.l d_lo, -(%sp) */
>>>> +		emit_16(ctx, 0x4840 | d_lo);				/* swap d_lo */
>>>> +		emit_16(ctx, 0x71c0 | (d_lo << 9) | d_lo);		/* mvz.w d_lo, d_lo */
>>>> +		emit_16(ctx, 0x7180 | (d_hi << 9) | d_lo);		/* mvz.b d_lo, d_hi */
>>>> +		emit_16(ctx, 0xe088 | d_lo);				/* lsr.l #8, d_lo */
>>>> +		emit_16(ctx, 0xe188 | d_hi);				/* lsl.l #8, d_hi */
>>>> +		emit_16(ctx, 0x8080 | (d_hi << 9) | d_lo);		/* or.l d_lo, d_hi */
>>>> +		emit_16(ctx, 0x2017 | (d_lo << 9));			/* move.l (%sp), d_lo */
>>>> +		emit_16(ctx, 0x2e80 | d_hi);				/* move.l d_hi, (%sp) */
>>>> +		emit_16(ctx, 0x71c0 | (d_lo << 9) | d_lo);		/* mvz.w d_lo, d_lo */
>>>> +		emit_16(ctx, 0x7180 | (d_hi << 9) | d_lo);		/* mvz.b d_lo, d_hi */
>>>> +		emit_16(ctx, 0xe088 | d_lo);				/* lsr.l #8, d_lo */
>>>> +		emit_16(ctx, 0xe188 | d_hi);				/* lsl.l #8, d_hi */
>>>> +		emit_16(ctx, 0x8080 | (d_lo << 9) | d_hi);		/* or.l d_hi, d_lo */
>>>> +		emit_16(ctx, 0x4840 | d_lo);				/* swap d_lo */
>>>> +		emit_16(ctx, 0x809f | (d_lo << 9));			/* or.l (%sp)+, d_lo */
>>> [ ... ]
>>>> +static inline void emit_to_le64(struct jit_ctx *ctx, s8 d_lo, s8 d_hi)
>>>> +{
>>>> +	if (CPU_IS_COLDFIRE) {
>>>> +		emit_16(ctx, 0x2f00 | d_lo);				/* move.l d_lo, -(%sp) */
>>>> +		emit_16(ctx, 0x2f00 | d_hi);				/* move.l d_hi, -(%sp) */
>>>> +
>>>> +		emit_16(ctx, 0x4840 | d_lo);				/* swap d_lo */
>>>> +		emit_16(ctx, 0x71c0 | (d_lo << 9) | d_lo);		/* mvz.w d_lo, d_lo */
>>>> +		emit_16(ctx, 0x7180 | (d_hi << 9) | d_lo);		/* mvz.b d_lo, d_hi */
>>>> +		emit_16(ctx, 0xe088 | d_lo);				/* lsr.l #8, d_lo */
>>>> +		emit_16(ctx, 0xe188 | d_hi);				/* lsl.l #8, d_hi */
>>>> +		emit_16(ctx, 0x8080 | (d_hi << 9) | d_lo);		/* or.l d_lo, d_hi */
>>>> +		emit_16(ctx, 0x202f | (d_lo << 9));			/* move.l 4(%sp), d_lo */
>>>> +		emit_16(ctx, 0x0004);
>>>> +		emit_16(ctx, 0x2f40 | d_hi);				/* move.l d_hi, 4(%sp) */
>>>> +		emit_16(ctx, 0x0004);
>>>> +		emit_16(ctx, 0x71c0 | (d_lo << 9) | d_lo);		/* mvz.w d_lo, d_lo */
>>>> +		emit_16(ctx, 0x7180 | (d_hi << 9) | d_lo);		/* mvz.b d_lo, d_hi */
>>>> +		emit_16(ctx, 0xe088 | d_lo);				/* lsr.l #8, d_lo */
>>> [ ... ]
>>>
>>> This isn't a bug, but the ColdFire byte-swap sequence (mvz.w / mvz.b /
>>> lsr.l #8 / lsl.l #8 / or.l) is open-coded once in emit_to_le16(), twice in
>>> emit_to_le32() and four times in emit_to_le64(), differing only in which
>>> register receives the result. 
>>
>> I did consider using helpers for these during coding, but ultimately decided
>> against it. The open coded versions allow for a handful of extra instruction
>> optimizations - due to that flexibility of producing the 16bit swap sequence
>> result in different registers. For example I could combine a stack pop with
>> the or'ing of the result, and more efficiently store an intermediate result
>> into the temporary stack storage.
>>
>> The patch below gives an example of an implementation using helpers. I am not tied
>> to the open coded version: Kuan-Wei if you prefer the code with helpers feel free
>> to use this instead.
> 
> I don't have a strong opinion either way, since it sounds like you
> already made a deliberate judgment call when writing it. Maybe I can
> switch to the helper version for now to make this already large patch a
> bit smaller. If anyone cares or if it ever shows up in benchmarks in
> the future, we can always go back to the open-coded version to optimize
> it.
> 
>>
>> FWIW, the to_le32 coded sequence is 1 instruction longer (17 instructions to 18).
>> The to_le64 coded sequence is 5 instructions longer (34 instructions to 39).
>> Total byte count differs less, due to use of offsets in the open coded versions.
>>
>> Regards
>> Greg
>>
>>
>>
>> --- arch/m68k/net/bpf_jit_comp.c.org	2026-10-06 23:08:25.924094287 +1000
>> +++ arch/m68k/net/bpf_jit_comp.c	2026-10-06 22:51:13.099505355 +1000
>> @@ -640,14 +640,19 @@
>>  	bpf_put_reg32(dst[0], d_hi, ctx);
>>  }
>>  
>> +static inline void emit_cf_swap16(struct jit_ctx *ctx, s8 d_lo, s8 d_hi)
>> +{
>> +	emit_16(ctx, 0x71c0 | (d_lo << 9) | d_lo);			/* mvz.w d_lo, d_lo */
>> +	emit_16(ctx, 0x7180 | (d_hi << 9) | d_lo);			/* mvz.b d_lo, d_hi */
>> +	emit_16(ctx, 0xe088 | d_lo);					/* lsr.l #8, d_lo */
>> +	emit_16(ctx, 0xe188 | d_hi);					/* lsl.l #8, d_hi */
>> +	emit_16(ctx, 0x8080 | (d_lo << 9) | d_hi);			/* or.l d_hi, d_lo */
>> +}
>> +
>>  static inline void emit_to_le16(struct jit_ctx *ctx, s8 d_lo, s8 d_hi)
>>  {
>>  	if (CPU_IS_COLDFIRE) {
>> -		emit_16(ctx, 0x71c0 | (d_lo << 9) | d_lo);		/* mvz.w d_lo, d_lo */
>> -		emit_16(ctx, 0x7180 | (d_hi << 9) | d_lo);		/* mvz.b d_lo, d_hi */
>> -		emit_16(ctx, 0xe088 | d_lo);				/* lsr.l #8, d_lo */
>> -		emit_16(ctx, 0xe188 | d_hi);				/* lsl.l #8, d_hi */
>> -		emit_16(ctx, 0x8080 | (d_lo << 9) | d_hi);		/* or.l d_hi, d_lo */
>> +		emit_cf_swap16(ctx, d_lo, d_hi);
>>  	} else {
>>  		emit_16(ctx, 0x0280 | d_lo);				/* andi.l #0xffff, d_lo */
>>  		emit_32(ctx, 0xffff);
>> @@ -657,25 +662,23 @@
>>  	emit_16(ctx, 0x7000 | (d_hi << 9));				/* moveq #0, d_hi */
>>  }
>>  
>> +static inline void emit_cf_swap32(struct jit_ctx *ctx, s8 d_lo, s8 d_hi)
>> +{
>> +	emit_16(ctx, 0x2f00 | d_lo);					/* move.l d_lo, -(%sp) */
>> +	emit_16(ctx, 0x4840 | d_lo);					/* swap d_lo */
>> +	emit_cf_swap16(ctx, d_lo, d_hi);
>> +	emit_16(ctx, 0x2000 | (d_lo << 9) | d_hi);			/* move.l d_lo, d_hi */
> 
> Should be emit_16(ctx, 0x2000 | (d_hi << 9) | d_lo) ?

Sorry, yes, you are right.
Sloppy testing on my part, I forgot to enable bpf_jit_enable before
loading and running the test_bpf module.

I can see you fixed it in v9, so all good now.

Regards
Greg



> Regards,
> Kuan-Wei
> 
>> +	emit_16(ctx, 0x2017 | (d_lo << 9));				/* move.l (%sp), d_lo */
>> +	emit_16(ctx, 0x2e80 | d_hi);					/* move.l d_hi, (%sp) */
>> +	emit_cf_swap16(ctx, d_lo, d_hi);
>> +	emit_16(ctx, 0x4840 | d_lo);					/* swap d_lo */
>> +	emit_16(ctx, 0x809f | (d_lo << 9));				/* or.l (%sp)+, d_lo */
>> +}
>> +
>>  static inline void emit_to_le32(struct jit_ctx *ctx, s8 d_lo, s8 d_hi)
>>  {
>>  	if (CPU_IS_COLDFIRE) {
>> -		emit_16(ctx, 0x2f00 | d_lo);				/* move.l d_lo, -(%sp) */
>> -		emit_16(ctx, 0x4840 | d_lo);				/* swap d_lo */
>> -		emit_16(ctx, 0x71c0 | (d_lo << 9) | d_lo);		/* mvz.w d_lo, d_lo */
>> -		emit_16(ctx, 0x7180 | (d_hi << 9) | d_lo);		/* mvz.b d_lo, d_hi */
>> -		emit_16(ctx, 0xe088 | d_lo);				/* lsr.l #8, d_lo */
>> -		emit_16(ctx, 0xe188 | d_hi);				/* lsl.l #8, d_hi */
>> -		emit_16(ctx, 0x8080 | (d_hi << 9) | d_lo);		/* or.l d_lo, d_hi */
>> -		emit_16(ctx, 0x2017 | (d_lo << 9));			/* move.l (%sp), d_lo */
>> -		emit_16(ctx, 0x2e80 | d_hi);				/* move.l d_hi, (%sp) */
>> -		emit_16(ctx, 0x71c0 | (d_lo << 9) | d_lo);		/* mvz.w d_lo, d_lo */
>> -		emit_16(ctx, 0x7180 | (d_hi << 9) | d_lo);		/* mvz.b d_lo, d_hi */
>> -		emit_16(ctx, 0xe088 | d_lo);				/* lsr.l #8, d_lo */
>> -		emit_16(ctx, 0xe188 | d_hi);				/* lsl.l #8, d_hi */
>> -		emit_16(ctx, 0x8080 | (d_lo << 9) | d_hi);		/* or.l d_hi, d_lo */
>> -		emit_16(ctx, 0x4840 | d_lo);				/* swap d_lo */
>> -		emit_16(ctx, 0x809f | (d_lo << 9));			/* or.l (%sp)+, d_lo */
>> +		emit_cf_swap32(ctx, d_lo, d_hi);
>>  	} else {
>>  		emit_16(ctx, 0xe058 | d_lo);				/* ror.w #8, d_lo */
>>  		emit_16(ctx, 0x4840 | d_lo);				/* swap d_lo */
>> @@ -688,45 +691,12 @@
>>  static inline void emit_to_le64(struct jit_ctx *ctx, s8 d_lo, s8 d_hi)
>>  {
>>  	if (CPU_IS_COLDFIRE) {
>> -		emit_16(ctx, 0x2f00 | d_lo);				/* move.l d_lo, -(%sp) */
>>  		emit_16(ctx, 0x2f00 | d_hi);				/* move.l d_hi, -(%sp) */
>> -
>> -		emit_16(ctx, 0x4840 | d_lo);				/* swap d_lo */
>> -		emit_16(ctx, 0x71c0 | (d_lo << 9) | d_lo);		/* mvz.w d_lo, d_lo */
>> -		emit_16(ctx, 0x7180 | (d_hi << 9) | d_lo);		/* mvz.b d_lo, d_hi */
>> -		emit_16(ctx, 0xe088 | d_lo);				/* lsr.l #8, d_lo */
>> -		emit_16(ctx, 0xe188 | d_hi);				/* lsl.l #8, d_hi */
>> -		emit_16(ctx, 0x8080 | (d_hi << 9) | d_lo);		/* or.l d_lo, d_hi */
>> -		emit_16(ctx, 0x202f | (d_lo << 9));			/* move.l 4(%sp), d_lo */
>> -		emit_16(ctx, 0x0004);
>> -		emit_16(ctx, 0x2f40 | d_hi);				/* move.l d_hi, 4(%sp) */
>> -		emit_16(ctx, 0x0004);
>> -		emit_16(ctx, 0x71c0 | (d_lo << 9) | d_lo);		/* mvz.w d_lo, d_lo */
>> -		emit_16(ctx, 0x7180 | (d_hi << 9) | d_lo);		/* mvz.b d_lo, d_hi */
>> -		emit_16(ctx, 0xe088 | d_lo);				/* lsr.l #8, d_lo */
>> -		emit_16(ctx, 0xe188 | d_hi);				/* lsl.l #8, d_hi */
>> -		emit_16(ctx, 0x8080 | (d_lo << 9) | d_hi);		/* or.l d_hi, d_lo */
>> -		emit_16(ctx, 0x4840 | d_lo);				/* swap d_lo */
>> -		emit_16(ctx, 0x81af | (d_lo << 9));			/* or.l d_lo, 4(%sp) */
>> -		emit_16(ctx, 0x0004);
>> -
>> -		emit_16(ctx, 0x2017 | (d_lo << 9));			/* move.l (%sp), d_lo */
>> -		emit_16(ctx, 0x4840 | d_lo);				/* swap d_lo */
>> -		emit_16(ctx, 0x71c0 | (d_lo << 9) | d_lo);		/* mvz.w d_lo, d_lo */
>> -		emit_16(ctx, 0x7180 | (d_hi << 9) | d_lo);		/* mvz.b d_lo, d_hi */
>> -		emit_16(ctx, 0xe088 | d_lo);				/* lsr.l #8, d_lo */
>> -		emit_16(ctx, 0xe188 | d_hi);				/* lsl.l #8, d_hi */
>> -		emit_16(ctx, 0x8080 | (d_hi << 9) | d_lo);		/* or.l d_lo, d_hi */
>> +		emit_cf_swap32(ctx, d_lo, d_hi);
>> +		emit_16(ctx, 0x2000 | (d_lo << 9) | d_hi);		/* move.l d_lo, d_hi */
>>  		emit_16(ctx, 0x2017 | (d_lo << 9));			/* move.l (%sp), d_lo */
>>  		emit_16(ctx, 0x2e80 | d_hi);				/* move.l d_hi, (%sp) */
>> -		emit_16(ctx, 0x71c0 | (d_lo << 9) | d_lo);		/* mvz.w d_lo, d_lo */
>> -		emit_16(ctx, 0x7180 | (d_hi << 9) | d_lo);		/* mvz.b d_lo, d_hi */
>> -		emit_16(ctx, 0xe088 | d_lo);				/* lsr.l #8, d_lo */
>> -		emit_16(ctx, 0xe188 | d_hi);				/* lsl.l #8, d_hi */
>> -		emit_16(ctx, 0x8080 | (d_lo << 9) | d_hi);		/* or.l d_hi, d_lo */
>> -		emit_16(ctx, 0x4840 | d_lo);				/* swap d_lo */
>> -		emit_16(ctx, 0x809f | (d_lo << 9));			/* or.l (%sp)+, d_lo */
>> -
>> +		emit_cf_swap32(ctx, d_lo, d_hi);
>>  		emit_16(ctx, 0x201f | (d_hi << 9));			/* move.l (%sp)+, d_hi */
>>  	} else {
>>  		emit_16(ctx, 0xe058 | d_lo);				/* ror.w #8, d_lo */
>>
>>
>>
>>

