****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Thu Dec 15 09:55:39 2022
****************************************


  Startpoint: inp[12] (input port clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[12] (in)                            0.000      0.000 f
  U337/Y (NAND2X1)                     1282040.000
                                                  1282040.000 r
  U218/Y (AND2X1)                      1819204.000
                                                  3101244.000 r
  U219/Y (INVX1)                       707944.000 3809188.000 f
  U339/Y (NAND2X1)                     1291592.000
                                                  5100780.000 r
  U310/Y (XNOR2X1)                     6349536.000
                                                  11450316.000 r
  U311/Y (INVX1)                       827776.000 12278092.000 f
  U102/Y (XNOR2X1)                     6004296.000
                                                  18282388.000 f
  U103/Y (INVX1)                       -1205124.000
                                                  17077264.000 r
  U298/Y (AND2X1)                      2198884.000
                                                  19276148.000 r
  U299/Y (INVX1)                       707868.000 19984016.000 f
  U403/Y (NAND2X1)                     1291596.000
                                                  21275612.000 r
  U404/Y (XOR2X1)                      4659822.000
                                                  25935434.000 f
  U405/Y (NAND2X1)                     1750266.000
                                                  27685700.000 r
  U314/Y (INVX1)                       912424.000 28598124.000 f
  U315/Y (INVX1)                       446230.000 29044354.000 r
  U407/Y (AND2X1)                      1323380.000
                                                  30367734.000 r
  U90/Y (XNOR2X1)                      6067154.000
                                                  36434888.000 r
  U91/Y (INVX1)                        820200.000 37255088.000 f
  U124/Y (AND2X1)                      2034852.000
                                                  39289940.000 f
  U125/Y (INVX1)                       -1175260.000
                                                  38114680.000 r
  U296/Y (AND2X1)                      1881336.000
                                                  39996016.000 r
  U297/Y (INVX1)                       715792.000 40711808.000 f
  U411/Y (OR2X1)                       2117896.000
                                                  42829704.000 f
  U170/Y (AND2X1)                      2434348.000
                                                  45264052.000 f
  U171/Y (INVX1)                       -1340700.000
                                                  43923352.000 r
  U206/Y (AND2X1)                      1881936.000
                                                  45805288.000 r
  U207/Y (INVX1)                       707872.000 46513160.000 f
  U420/Y (NOR2X1)                      1157540.000
                                                  47670700.000 r
  U306/Y (AND2X1)                      1848728.000
                                                  49519428.000 r
  U307/Y (INVX1)                       718740.000 50238168.000 f
  U121/Y (NAND2X1)                     1285596.000
                                                  51523764.000 r
  U160/Y (AND2X1)                      1818792.000
                                                  53342556.000 r
  U161/Y (INVX1)                       707584.000 54050140.000 f
  U430/Y (NOR2X1)                      1157508.000
                                                  55207648.000 r
  U158/Y (AND2X1)                      2183832.000
                                                  57391480.000 r
  U159/Y (INVX1)                       712544.000 58104024.000 f
  U431/Y (NOR2X1)                      1151512.000
                                                  59255536.000 r
  out[1] (out)                            0.000   59255536.000 r
  data arrival time                               59255536.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -59255536.000
  ---------------------------------------------------------------
  slack (MET)                                     140744464.000


1
