<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="pat1465328816361" xml:lang="en-us">
	<title class="- topic/title " id="TitleSystemControlRegister_EL3">SCTLR_EL3, System Control Register, EL3</title>
	<shortdesc class="- topic/shortdesc ">The SCTLR_EL3 provides top-level control of the system, including its
		memory system at EL3. </shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
		
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p ">SCTLR_EL3 is a 32-bit register, and is part of the Other system control registers functional group.</p>
			
			
			<p class="- topic/p ">This register resets to <ph class="- topic/ph " otherprops="g.number.hex">30C50838</ph>.</p>
			<fig class="- topic/fig " id="fig_lbl_ytm_tv">
				<title class="- topic/title ">SCTLR_EL3 bit assignments</title>
				<image class="- topic/image " href="pat1465329446186.svg" id="image_bgl_ytm_tv" placement="inline">
					<alt class="- topic/alt ">SCTLR_EL3 bit assignments</alt>
				</image>
			</fig>
			
			<dl class="- topic/dl ">
				
				
				
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [31:30]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "> <term class="- topic/term " outputclass="archterm">RES0</term> </dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">Reserved.</p>
								</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES1, [29:28]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt ">
									<term class="- topic/term " outputclass="archterm">RES1</term>
								</dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">Reserved.</p>
								</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>			
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [27:26]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">Reserved.</p>
								</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">EE, [25]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Exception <term keyref="endianness">endianness</term>. This bit controls the  for:</p>
						<ul class="- topic/ul " id="ul_t3l_ytm_tv">
							<li class="- topic/li ">Explicit data accesses at EL3.</li>
							<li class="- topic/li ">Stage 1 <term keyref="translationtable">translation table</term> walks at EL3.</li>
						</ul>
						<p class="- topic/p ">The possible values are:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.hex">0</codeph></dt>
								<dd class="- topic/dd ">Little endian. </dd>
							</dlentry>
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.hex">1</codeph></dt>
								<dd class="- topic/dd ">Big endian.</dd>
							</dlentry>
						</dl>
						<p class="- topic/p ">The reset value is determined by the CFGEND configuration signal.</p>
					</dd>
				</dlentry>
				
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">I, [12]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Global instruction cache enable. The possible values are:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.hex">0</codeph></dt>
								<dd class="- topic/dd ">Instruction caches disabled. This is the reset value.</dd>
							</dlentry>
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.hex">1</codeph></dt>
								<dd class="- topic/dd ">Instruction caches enabled.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">C, [2]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Global enable for data and unifies caches. The possible values are:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.hex">0</codeph></dt>
								<dd class="- topic/dd ">Disables data and unified caches. This is the reset value.</dd>
							</dlentry>
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.hex">1</codeph></dt>
								<dd class="- topic/dd ">Enables data and unified caches.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
			
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">M, [0]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Global enable for the EL3 <term keyref="mmu">MMU</term>. The possible values are:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.hex">0</codeph></dt>
								<dd class="- topic/dd ">Disables EL3 . This is the reset value.</dd>
							</dlentry>
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.hex">1</codeph></dt>
								<dd class="- topic/dd ">Enables EL3 .</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
			</dl>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">Configurations</dt>
					<dd class="- topic/dd ">
						
						<p class="- topic/p ">There are no configuration notes.</p>
						<p class="- topic/p ">Bit fields and details that are not provided in this description are
							architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
					</dd>
				</dlentry>
			</dl>
		</section>
		
	</refbody>
</reference>
