--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf

Design file:              UART.ncd
Physical constraint file: UART.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CKHT
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN0        |    6.507(F)|      SLOW  |   -1.465(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
SW0         |    4.221(F)|      SLOW  |   -1.333(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
UART_RX     |    1.825(F)|      SLOW  |   -0.442(F)|      SLOW  |CKHT_IBUF_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CKHT to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ANODE<0>    |         8.278(F)|      SLOW  |         3.944(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
ANODE<1>    |         8.327(F)|      SLOW  |         3.967(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
ANODE<2>    |         8.428(F)|      SLOW  |         4.129(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
ANODE<3>    |         8.437(F)|      SLOW  |         4.112(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
ANODE<4>    |         8.414(F)|      SLOW  |         4.356(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
ANODE<5>    |         8.148(F)|      SLOW  |         4.213(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
ANODE<6>    |         8.496(F)|      SLOW  |         4.399(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
ANODE<7>    |         8.355(F)|      SLOW  |         4.376(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
LCD_DB<0>   |         7.894(F)|      SLOW  |         4.190(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
LCD_DB<1>   |         7.900(F)|      SLOW  |         4.222(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
LCD_DB<2>   |         8.198(F)|      SLOW  |         4.454(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
LCD_DB<3>   |         7.661(F)|      SLOW  |         4.016(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
LCD_DB<4>   |         7.920(F)|      SLOW  |         4.181(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
LCD_DB<5>   |         7.747(F)|      SLOW  |         4.079(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
LCD_DB<6>   |         7.788(F)|      SLOW  |         4.039(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
LCD_DB<7>   |         8.022(F)|      SLOW  |         4.211(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
LCD_E       |         8.308(F)|      SLOW  |         4.390(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
LCD_RS      |         7.348(F)|      SLOW  |         3.804(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
SSEG<0>     |        11.808(F)|      SLOW  |         4.460(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
SSEG<1>     |        11.677(F)|      SLOW  |         4.408(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
SSEG<2>     |        12.036(F)|      SLOW  |         4.517(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
SSEG<3>     |        11.850(F)|      SLOW  |         4.510(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
SSEG<4>     |        12.026(F)|      SLOW  |         4.378(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
SSEG<5>     |        11.938(F)|      SLOW  |         4.487(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
SSEG<6>     |        12.367(F)|      SLOW  |         4.591(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
UART_TX     |         6.924(F)|      SLOW  |         3.472(F)|      FAST  |CKHT_IBUF_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |         |         |    4.758|    5.505|
---------------+---------+---------+---------+---------+


Analysis completed Fri Feb 04 18:42:26 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



