
centos-preinstalled/checkisomd5:     file format elf32-littlearm


Disassembly of section .init:

00008abc <_init@@Base>:
    8abc:	push	{r3, lr}
    8ac0:	bl	8cd4 <tcgetattr@plt+0x48>
    8ac4:	pop	{r3, pc}

Disassembly of section .plt:

00008ac8 <raise@plt-0x14>:
    8ac8:	push	{lr}		; (str lr, [sp, #-4]!)
    8acc:	ldr	lr, [pc, #4]	; 8ad8 <_init@@Base+0x1c>
    8ad0:	add	lr, pc, lr
    8ad4:	ldr	pc, [lr, #8]!
    8ad8:	andeq	ip, r0, r8, lsr #10

00008adc <raise@plt>:
    8adc:	add	ip, pc, #0, 12
    8ae0:	add	ip, ip, #12, 20	; 0xc000
    8ae4:	ldr	pc, [ip, #1320]!	; 0x528

00008ae8 <__strncat_chk@plt>:
    8ae8:	add	ip, pc, #0, 12
    8aec:	add	ip, ip, #12, 20	; 0xc000
    8af0:	ldr	pc, [ip, #1312]!	; 0x520

00008af4 <strcmp@plt>:
    8af4:	add	ip, pc, #0, 12
    8af8:	add	ip, ip, #12, 20	; 0xc000
    8afc:	ldr	pc, [ip, #1304]!	; 0x518

00008b00 <strtol@plt>:
    8b00:	add	ip, pc, #0, 12
    8b04:	add	ip, ip, #12, 20	; 0xc000
    8b08:	ldr	pc, [ip, #1296]!	; 0x510

00008b0c <read@plt>:
    8b0c:	add	ip, pc, #0, 12
    8b10:	add	ip, ip, #12, 20	; 0xc000
    8b14:	ldr	pc, [ip, #1288]!	; 0x508

00008b18 <__read_chk@plt>:
    8b18:	add	ip, pc, #0, 12
    8b1c:	add	ip, ip, #12, 20	; 0xc000
    8b20:	ldr	pc, [ip, #1280]!	; 0x500

00008b24 <poptGetContext@plt>:
    8b24:	add	ip, pc, #0, 12
    8b28:	add	ip, ip, #12, 20	; 0xc000
    8b2c:	ldr	pc, [ip, #1272]!	; 0x4f8

00008b30 <fflush@plt>:
    8b30:	add	ip, pc, #0, 12
    8b34:	add	ip, ip, #12, 20	; 0xc000
    8b38:	ldr	pc, [ip, #1264]!	; 0x4f0

00008b3c <free@plt>:
    8b3c:	add	ip, pc, #0, 12
    8b40:	add	ip, ip, #12, 20	; 0xc000
    8b44:	ldr	pc, [ip, #1256]!	; 0x4e8

00008b48 <memcpy@plt>:
    8b48:	add	ip, pc, #0, 12
    8b4c:	add	ip, ip, #12, 20	; 0xc000
    8b50:	ldr	pc, [ip, #1248]!	; 0x4e0

00008b54 <__memset_chk@plt>:
    8b54:	add	ip, pc, #0, 12
    8b58:	add	ip, ip, #12, 20	; 0xc000
    8b5c:	ldr	pc, [ip, #1240]!	; 0x4d8

00008b60 <poptStrerror@plt>:
    8b60:	add	ip, pc, #0, 12
    8b64:	add	ip, ip, #12, 20	; 0xc000
    8b68:	ldr	pc, [ip, #1232]!	; 0x4d0

00008b6c <_IO_getc@plt>:
    8b6c:	add	ip, pc, #0, 12
    8b70:	add	ip, ip, #12, 20	; 0xc000
    8b74:	ldr	pc, [ip, #1224]!	; 0x4c8

00008b78 <select@plt>:
    8b78:	add	ip, pc, #0, 12
    8b7c:	add	ip, ip, #12, 20	; 0xc000
    8b80:	ldr	pc, [ip, #1216]!	; 0x4c0

00008b84 <sleep@plt>:
    8b84:	add	ip, pc, #0, 12
    8b88:	add	ip, ip, #12, 20	; 0xc000
    8b8c:	ldr	pc, [ip, #1208]!	; 0x4b8

00008b90 <__stack_chk_fail@plt>:
    8b90:	add	ip, pc, #0, 12
    8b94:	add	ip, ip, #12, 20	; 0xc000
    8b98:	ldr	pc, [ip, #1200]!	; 0x4b0

00008b9c <fwrite@plt>:
    8b9c:	add	ip, pc, #0, 12
    8ba0:	add	ip, ip, #12, 20	; 0xc000
    8ba4:	ldr	pc, [ip, #1192]!	; 0x4a8

00008ba8 <poptBadOption@plt>:
    8ba8:	add	ip, pc, #0, 12
    8bac:	add	ip, ip, #12, 20	; 0xc000
    8bb0:	ldr	pc, [ip, #1184]!	; 0x4a0

00008bb4 <lseek64@plt>:
    8bb4:	add	ip, pc, #0, 12
    8bb8:	add	ip, ip, #12, 20	; 0xc000
    8bbc:	ldr	pc, [ip, #1176]!	; 0x498

00008bc0 <tcsetattr@plt>:
    8bc0:	add	ip, pc, #0, 12
    8bc4:	add	ip, ip, #12, 20	; 0xc000
    8bc8:	ldr	pc, [ip, #1168]!	; 0x490

00008bcc <open64@plt>:
    8bcc:	add	ip, pc, #0, 12
    8bd0:	add	ip, ip, #12, 20	; 0xc000
    8bd4:	ldr	pc, [ip, #1160]!	; 0x488

00008bd8 <puts@plt>:
    8bd8:	add	ip, pc, #0, 12
    8bdc:	add	ip, ip, #12, 20	; 0xc000
    8be0:	ldr	pc, [ip, #1152]!	; 0x480

00008be4 <malloc@plt>:
    8be4:	add	ip, pc, #0, 12
    8be8:	add	ip, ip, #12, 20	; 0xc000
    8bec:	ldr	pc, [ip, #1144]!	; 0x478

00008bf0 <__libc_start_main@plt>:
    8bf0:	add	ip, pc, #0, 12
    8bf4:	add	ip, ip, #12, 20	; 0xc000
    8bf8:	ldr	pc, [ip, #1136]!	; 0x470

00008bfc <__gmon_start__@plt>:
    8bfc:	add	ip, pc, #0, 12
    8c00:	add	ip, ip, #12, 20	; 0xc000
    8c04:	ldr	pc, [ip, #1128]!	; 0x468

00008c08 <exit@plt>:
    8c08:	add	ip, pc, #0, 12
    8c0c:	add	ip, ip, #12, 20	; 0xc000
    8c10:	ldr	pc, [ip, #1120]!	; 0x460

00008c14 <memset@plt>:
    8c14:	add	ip, pc, #0, 12
    8c18:	add	ip, ip, #12, 20	; 0xc000
    8c1c:	ldr	pc, [ip, #1112]!	; 0x458

00008c20 <putchar@plt>:
    8c20:	add	ip, pc, #0, 12
    8c24:	add	ip, ip, #12, 20	; 0xc000
    8c28:	ldr	pc, [ip, #1104]!	; 0x450

00008c2c <__printf_chk@plt>:
    8c2c:	add	ip, pc, #0, 12
    8c30:	add	ip, ip, #12, 20	; 0xc000
    8c34:	ldr	pc, [ip, #1096]!	; 0x448

00008c38 <__fprintf_chk@plt>:
    8c38:	add	ip, pc, #0, 12
    8c3c:	add	ip, ip, #12, 20	; 0xc000
    8c40:	ldr	pc, [ip, #1088]!	; 0x440

00008c44 <poptGetNextOpt@plt>:
    8c44:	add	ip, pc, #0, 12
    8c48:	add	ip, ip, #12, 20	; 0xc000
    8c4c:	ldr	pc, [ip, #1080]!	; 0x438

00008c50 <poptGetArgs@plt>:
    8c50:	add	ip, pc, #0, 12
    8c54:	add	ip, ip, #12, 20	; 0xc000
    8c58:	ldr	pc, [ip, #1072]!	; 0x430

00008c5c <strncmp@plt>:
    8c5c:	add	ip, pc, #0, 12
    8c60:	add	ip, ip, #12, 20	; 0xc000
    8c64:	ldr	pc, [ip, #1064]!	; 0x428

00008c68 <abort@plt>:
    8c68:	add	ip, pc, #0, 12
    8c6c:	add	ip, ip, #12, 20	; 0xc000
    8c70:	ldr	pc, [ip, #1056]!	; 0x420

00008c74 <close@plt>:
    8c74:	add	ip, pc, #0, 12
    8c78:	add	ip, ip, #12, 20	; 0xc000
    8c7c:	ldr	pc, [ip, #1048]!	; 0x418

00008c80 <__snprintf_chk@plt>:
    8c80:	add	ip, pc, #0, 12
    8c84:	add	ip, ip, #12, 20	; 0xc000
    8c88:	ldr	pc, [ip, #1040]!	; 0x410

00008c8c <tcgetattr@plt>:
    8c8c:	add	ip, pc, #0, 12
    8c90:	add	ip, ip, #12, 20	; 0xc000
    8c94:	ldr	pc, [ip, #1032]!	; 0x408

Disassembly of section .text:

00008c98 <.text>:
    8c98:	mov	fp, #0
    8c9c:	mov	lr, #0
    8ca0:	pop	{r1}		; (ldr r1, [sp], #4)
    8ca4:	mov	r2, sp
    8ca8:	push	{r2}		; (str r2, [sp, #-4]!)
    8cac:	push	{r0}		; (str r0, [sp, #-4]!)
    8cb0:	ldr	ip, [pc, #16]	; 8cc8 <tcgetattr@plt+0x3c>
    8cb4:	push	{ip}		; (str ip, [sp, #-4]!)
    8cb8:	ldr	r0, [pc, #12]	; 8ccc <tcgetattr@plt+0x40>
    8cbc:	ldr	r3, [pc, #12]	; 8cd0 <tcgetattr@plt+0x44>
    8cc0:	bl	8bf0 <__libc_start_main@plt>
    8cc4:	bl	8c68 <abort@plt>
    8cc8:	andeq	fp, r0, r0, asr lr
    8ccc:	strheq	r9, [r0], -r4
    8cd0:	andeq	fp, r0, ip, ror #27
    8cd4:	ldr	r3, [pc, #20]	; 8cf0 <tcgetattr@plt+0x64>
    8cd8:	ldr	r2, [pc, #20]	; 8cf4 <tcgetattr@plt+0x68>
    8cdc:	add	r3, pc, r3
    8ce0:	ldr	r2, [r3, r2]
    8ce4:	cmp	r2, #0
    8ce8:	bxeq	lr
    8cec:	b	8bfc <__gmon_start__@plt>
    8cf0:	andeq	ip, r0, ip, lsl r3
    8cf4:	andeq	r0, r0, r8, lsr #1
    8cf8:	push	{r3, lr}
    8cfc:	movw	r0, #20664	; 0x50b8
    8d00:	ldr	r3, [pc, #36]	; 8d2c <tcgetattr@plt+0xa0>
    8d04:	movt	r0, #1
    8d08:	rsb	r3, r0, r3
    8d0c:	cmp	r3, #6
    8d10:	popls	{r3, pc}
    8d14:	movw	r3, #0
    8d18:	movt	r3, #0
    8d1c:	cmp	r3, #0
    8d20:	popeq	{r3, pc}
    8d24:	blx	r3
    8d28:	pop	{r3, pc}
    8d2c:	strheq	r5, [r1], -fp
    8d30:	push	{r3, lr}
    8d34:	movw	r0, #20664	; 0x50b8
    8d38:	movw	r3, #20664	; 0x50b8
    8d3c:	movt	r0, #1
    8d40:	movt	r3, #1
    8d44:	rsb	r3, r0, r3
    8d48:	asr	r3, r3, #2
    8d4c:	add	r3, r3, r3, lsr #31
    8d50:	asrs	r1, r3, #1
    8d54:	popeq	{r3, pc}
    8d58:	movw	r2, #0
    8d5c:	movt	r2, #0
    8d60:	cmp	r2, #0
    8d64:	popeq	{r3, pc}
    8d68:	blx	r2
    8d6c:	pop	{r3, pc}
    8d70:	push	{r4, lr}
    8d74:	movw	r4, #20664	; 0x50b8
    8d78:	movt	r4, #1
    8d7c:	ldrb	r3, [r4]
    8d80:	cmp	r3, #0
    8d84:	popne	{r4, pc}
    8d88:	bl	8cf8 <tcgetattr@plt+0x6c>
    8d8c:	mov	r3, #1
    8d90:	strb	r3, [r4]
    8d94:	pop	{r4, pc}
    8d98:	movw	r0, #20220	; 0x4efc
    8d9c:	movt	r0, #1
    8da0:	push	{r3, lr}
    8da4:	ldr	r3, [r0]
    8da8:	cmp	r3, #0
    8dac:	beq	8dc4 <tcgetattr@plt+0x138>
    8db0:	movw	r3, #0
    8db4:	movt	r3, #0
    8db8:	cmp	r3, #0
    8dbc:	beq	8dc4 <tcgetattr@plt+0x138>
    8dc0:	blx	r3
    8dc4:	pop	{r3, lr}
    8dc8:	b	8d30 <tcgetattr@plt+0xa4>
    8dcc:	andeq	r0, r0, r0
    8dd0:	push	{r3, lr}
    8dd4:	ldr	r3, [pc, #40]	; 8e04 <tcgetattr@plt+0x178>
    8dd8:	add	r3, pc, r3
    8ddc:	ldr	r2, [pc, #36]	; 8e08 <tcgetattr@plt+0x17c>
    8de0:	ldr	r3, [r3, r2]
    8de4:	ldr	r0, [pc, #32]	; 8e0c <tcgetattr@plt+0x180>
    8de8:	add	r0, pc, r0
    8dec:	mov	r1, #1
    8df0:	mov	r2, #85	; 0x55
    8df4:	ldr	r3, [r3]
    8df8:	bl	8b9c <fwrite@plt>
    8dfc:	mov	r0, #1
    8e00:	bl	8c08 <exit@plt>
    8e04:	andeq	ip, r0, r0, lsr #4
    8e08:	andeq	r0, r0, r4, lsr #1
    8e0c:	andeq	r3, r0, r4, ror r0
    8e10:	push	{r4, lr}
    8e14:	sub	sp, sp, #152	; 0x98
    8e18:	ldr	r4, [pc, #172]	; 8ecc <tcgetattr@plt+0x240>
    8e1c:	add	r4, pc, r4
    8e20:	ldr	r3, [pc, #168]	; 8ed0 <tcgetattr@plt+0x244>
    8e24:	ldr	r3, [r4, r3]
    8e28:	ldr	r3, [r3]
    8e2c:	str	r3, [sp, #148]	; 0x94
    8e30:	add	r3, sp, #16
    8e34:	add	r1, sp, #144	; 0x90
    8e38:	mov	r2, #0
    8e3c:	str	r2, [r3, #4]!
    8e40:	cmp	r3, r1
    8e44:	bne	8e3c <tcgetattr@plt+0x1b0>
    8e48:	ldr	r3, [sp, #20]
    8e4c:	orr	r3, r3, #1
    8e50:	str	r3, [sp, #20]
    8e54:	mov	r3, #0
    8e58:	str	r3, [sp, #12]
    8e5c:	str	r3, [sp, #16]
    8e60:	add	r2, sp, #12
    8e64:	str	r2, [sp]
    8e68:	mov	r0, #1
    8e6c:	add	r1, sp, #20
    8e70:	mov	r2, r3
    8e74:	bl	8b78 <select@plt>
    8e78:	cmp	r0, #0
    8e7c:	moveq	r0, #0
    8e80:	beq	8ea8 <tcgetattr@plt+0x21c>
    8e84:	ldr	r3, [pc, #72]	; 8ed4 <tcgetattr@plt+0x248>
    8e88:	ldr	r3, [r4, r3]
    8e8c:	ldr	r0, [r3]
    8e90:	bl	8b6c <_IO_getc@plt>
    8e94:	uxtb	r0, r0
    8e98:	cmp	r0, #27
    8e9c:	movne	r0, #0
    8ea0:	moveq	r0, #1
    8ea4:	b	8ea8 <tcgetattr@plt+0x21c>
    8ea8:	ldr	r3, [pc, #32]	; 8ed0 <tcgetattr@plt+0x244>
    8eac:	ldr	r3, [r4, r3]
    8eb0:	ldr	r2, [sp, #148]	; 0x94
    8eb4:	ldr	r3, [r3]
    8eb8:	cmp	r2, r3
    8ebc:	beq	8ec4 <tcgetattr@plt+0x238>
    8ec0:	bl	8b90 <__stack_chk_fail@plt>
    8ec4:	add	sp, sp, #152	; 0x98
    8ec8:	pop	{r4, pc}
    8ecc:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    8ed0:	andeq	r0, r0, r0, lsr #1
    8ed4:	andeq	r0, r0, ip, lsr #1
    8ed8:	push	{r3, r4, r5, r6, r7, lr}
    8edc:	vpush	{d8}
    8ee0:	mov	r6, r0
    8ee4:	mov	r4, r2
    8ee8:	mov	r5, r3
    8eec:	ldr	r7, [pc, #220]	; 8fd0 <tcgetattr@plt+0x344>
    8ef0:	add	r7, pc, r7
    8ef4:	ldr	r3, [r0]
    8ef8:	cmp	r3, #0
    8efc:	beq	8f4c <tcgetattr@plt+0x2c0>
    8f00:	mov	r0, r2
    8f04:	mov	r1, r5
    8f08:	bl	b1f4 <tcgetattr@plt+0x2568>
    8f0c:	vldr	d8, [pc, #180]	; 8fc8 <tcgetattr@plt+0x33c>
    8f10:	vmov	d7, r0, r1
    8f14:	vmul.f64	d8, d7, d8
    8f18:	ldrd	r0, [sp, #32]
    8f1c:	bl	b1f4 <tcgetattr@plt+0x2568>
    8f20:	vmov	d7, r0, r1
    8f24:	vdiv.f64	d8, d8, d7
    8f28:	mov	r0, #1
    8f2c:	ldr	r1, [pc, #160]	; 8fd4 <tcgetattr@plt+0x348>
    8f30:	add	r1, pc, r1
    8f34:	vmov	r2, r3, d8
    8f38:	bl	8c2c <__printf_chk@plt>
    8f3c:	ldr	r3, [pc, #148]	; 8fd8 <tcgetattr@plt+0x34c>
    8f40:	ldr	r3, [r7, r3]
    8f44:	ldr	r0, [r3]
    8f48:	bl	8b30 <fflush@plt>
    8f4c:	ldr	r3, [r6, #4]
    8f50:	cmp	r3, #0
    8f54:	beq	8fbc <tcgetattr@plt+0x330>
    8f58:	mov	r0, r4
    8f5c:	mov	r1, r5
    8f60:	bl	b1f4 <tcgetattr@plt+0x2568>
    8f64:	vldr	d8, [pc, #92]	; 8fc8 <tcgetattr@plt+0x33c>
    8f68:	vmov	d7, r0, r1
    8f6c:	vmul.f64	d8, d7, d8
    8f70:	ldrd	r0, [sp, #32]
    8f74:	bl	b1f4 <tcgetattr@plt+0x2568>
    8f78:	vmov	d7, r0, r1
    8f7c:	vdiv.f64	d8, d8, d7
    8f80:	vcvt.s32.f64	s15, d8
    8f84:	vmov	r4, s15
    8f88:	ldr	r3, [r6, #8]
    8f8c:	cmp	r3, r4
    8f90:	beq	8fbc <tcgetattr@plt+0x330>
    8f94:	mov	r0, #1
    8f98:	ldr	r1, [pc, #60]	; 8fdc <tcgetattr@plt+0x350>
    8f9c:	add	r1, pc, r1
    8fa0:	vmov	r2, s15
    8fa4:	bl	8c2c <__printf_chk@plt>
    8fa8:	ldr	r3, [pc, #40]	; 8fd8 <tcgetattr@plt+0x34c>
    8fac:	ldr	r3, [r7, r3]
    8fb0:	ldr	r0, [r3]
    8fb4:	bl	8b30 <fflush@plt>
    8fb8:	str	r4, [r6, #8]
    8fbc:	bl	8e10 <tcgetattr@plt+0x184>
    8fc0:	vpop	{d8}
    8fc4:	pop	{r3, r4, r5, r6, r7, pc}
    8fc8:	andeq	r0, r0, r0
    8fcc:	subsmi	r0, r9, r0
    8fd0:	andeq	ip, r0, r8, lsl #2
    8fd4:	andeq	r2, r0, r4, lsl #31
    8fd8:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    8fdc:	andeq	r2, r0, ip, lsr #30
    8fe0:	push	{r4, lr}
    8fe4:	ldr	r2, [pc, #164]	; 9090 <tcgetattr@plt+0x404>
    8fe8:	add	r2, pc, r2
    8fec:	add	r0, r0, #2
    8ff0:	cmp	r0, #4
    8ff4:	addls	pc, pc, r0, lsl #2
    8ff8:	b	9050 <tcgetattr@plt+0x3c4>
    8ffc:	b	9030 <tcgetattr@plt+0x3a4>
    9000:	b	9020 <tcgetattr@plt+0x394>
    9004:	b	9010 <tcgetattr@plt+0x384>
    9008:	b	9040 <tcgetattr@plt+0x3b4>
    900c:	b	9060 <tcgetattr@plt+0x3d4>
    9010:	mov	r4, #1
    9014:	ldr	r3, [pc, #120]	; 9094 <tcgetattr@plt+0x408>
    9018:	add	r3, pc, r3
    901c:	b	906c <tcgetattr@plt+0x3e0>
    9020:	mov	r4, #1
    9024:	ldr	r3, [pc, #108]	; 9098 <tcgetattr@plt+0x40c>
    9028:	add	r3, pc, r3
    902c:	b	906c <tcgetattr@plt+0x3e0>
    9030:	mov	r4, #1
    9034:	ldr	r3, [pc, #96]	; 909c <tcgetattr@plt+0x410>
    9038:	add	r3, pc, r3
    903c:	b	906c <tcgetattr@plt+0x3e0>
    9040:	mov	r4, #0
    9044:	ldr	r3, [pc, #84]	; 90a0 <tcgetattr@plt+0x414>
    9048:	add	r3, pc, r3
    904c:	b	906c <tcgetattr@plt+0x3e0>
    9050:	mov	r4, #1
    9054:	ldr	r3, [pc, #72]	; 90a4 <tcgetattr@plt+0x418>
    9058:	add	r3, pc, r3
    905c:	b	906c <tcgetattr@plt+0x3e0>
    9060:	mov	r4, #2
    9064:	ldr	r3, [pc, #60]	; 90a8 <tcgetattr@plt+0x41c>
    9068:	add	r3, pc, r3
    906c:	ldr	r1, [pc, #56]	; 90ac <tcgetattr@plt+0x420>
    9070:	ldr	r2, [r2, r1]
    9074:	ldr	r0, [r2]
    9078:	mov	r1, #1
    907c:	ldr	r2, [pc, #44]	; 90b0 <tcgetattr@plt+0x424>
    9080:	add	r2, pc, r2
    9084:	bl	8c38 <__fprintf_chk@plt>
    9088:	mov	r0, r4
    908c:	pop	{r4, pc}
    9090:	andeq	ip, r0, r0, lsl r0
    9094:			; <UNDEFINED> instruction: 0x00002eb4
    9098:	strdeq	r2, [r0], -ip
    909c:	andeq	r2, r0, ip, lsr #30
    90a0:	andeq	r2, r0, r4, lsr pc
    90a4:	andeq	r2, r0, r8, asr #30
    90a8:	muleq	r0, r4, lr
    90ac:	andeq	r0, r0, r4, lsr #1
    90b0:	andeq	r2, r0, r8, asr #30
    90b4:	push	{r4, r5, r6, r7, r8, lr}
    90b8:	sub	sp, sp, #176	; 0xb0
    90bc:	mov	r8, r0
    90c0:	mov	r7, r1
    90c4:	ldr	r5, [pc, #584]	; 9314 <tcgetattr@plt+0x688>
    90c8:	add	r5, pc, r5
    90cc:	ldr	r3, [pc, #580]	; 9318 <tcgetattr@plt+0x68c>
    90d0:	ldr	r3, [r5, r3]
    90d4:	ldr	r3, [r3]
    90d8:	str	r3, [sp, #172]	; 0xac
    90dc:	mov	r4, #0
    90e0:	str	r4, [sp, #20]
    90e4:	str	r4, [sp, #24]
    90e8:	str	r4, [sp, #28]
    90ec:	str	r4, [sp, #12]
    90f0:	str	r4, [sp, #16]
    90f4:	add	r6, sp, #32
    90f8:	mov	r0, r6
    90fc:	mov	r1, r4
    9100:	mov	r2, #140	; 0x8c
    9104:	bl	8c14 <memset@plt>
    9108:	ldr	r3, [pc, #524]	; 931c <tcgetattr@plt+0x690>
    910c:	add	r3, pc, r3
    9110:	str	r3, [sp, #32]
    9114:	mov	r3, #111	; 0x6f
    9118:	strb	r3, [sp, #36]	; 0x24
    911c:	add	r3, sp, #12
    9120:	str	r3, [sp, #44]	; 0x2c
    9124:	ldr	r3, [pc, #500]	; 9320 <tcgetattr@plt+0x694>
    9128:	add	r3, pc, r3
    912c:	str	r3, [sp, #60]	; 0x3c
    9130:	mov	r3, #118	; 0x76
    9134:	strb	r3, [sp, #64]	; 0x40
    9138:	add	r3, sp, #20
    913c:	str	r3, [sp, #72]	; 0x48
    9140:	ldr	r3, [pc, #476]	; 9324 <tcgetattr@plt+0x698>
    9144:	add	r3, pc, r3
    9148:	str	r3, [sp, #88]	; 0x58
    914c:	mov	r3, #103	; 0x67
    9150:	strb	r3, [sp, #92]	; 0x5c
    9154:	add	r3, sp, #24
    9158:	str	r3, [sp, #100]	; 0x64
    915c:	ldr	r3, [pc, #452]	; 9328 <tcgetattr@plt+0x69c>
    9160:	add	r3, pc, r3
    9164:	str	r3, [sp, #116]	; 0x74
    9168:	mov	r3, #104	; 0x68
    916c:	strb	r3, [sp, #120]	; 0x78
    9170:	add	r3, sp, #16
    9174:	str	r3, [sp, #128]	; 0x80
    9178:	str	r4, [sp]
    917c:	ldr	r0, [pc, #424]	; 932c <tcgetattr@plt+0x6a0>
    9180:	add	r0, pc, r0
    9184:	mov	r1, r8
    9188:	mov	r2, r7
    918c:	mov	r3, r6
    9190:	bl	8b24 <poptGetContext@plt>
    9194:	mov	r6, r0
    9198:	bl	8c44 <poptGetNextOpt@plt>
    919c:	mov	r4, r0
    91a0:	cmn	r0, #1
    91a4:	bge	91f0 <tcgetattr@plt+0x564>
    91a8:	ldr	r3, [pc, #384]	; 9330 <tcgetattr@plt+0x6a4>
    91ac:	ldr	r3, [r5, r3]
    91b0:	ldr	r7, [r3]
    91b4:	mov	r0, r6
    91b8:	mov	r1, #1
    91bc:	bl	8ba8 <poptBadOption@plt>
    91c0:	mov	r5, r0
    91c4:	mov	r0, r4
    91c8:	bl	8b60 <poptStrerror@plt>
    91cc:	str	r0, [sp]
    91d0:	mov	r0, r7
    91d4:	mov	r1, #1
    91d8:	ldr	r2, [pc, #340]	; 9334 <tcgetattr@plt+0x6a8>
    91dc:	add	r2, pc, r2
    91e0:	mov	r3, r5
    91e4:	bl	8c38 <__fprintf_chk@plt>
    91e8:	mov	r0, #1
    91ec:	bl	8c08 <exit@plt>
    91f0:	ldr	r3, [sp, #16]
    91f4:	cmp	r3, #0
    91f8:	beq	9200 <tcgetattr@plt+0x574>
    91fc:	bl	8dd0 <tcgetattr@plt+0x144>
    9200:	mov	r0, r6
    9204:	bl	8c50 <poptGetArgs@plt>
    9208:	subs	r4, r0, #0
    920c:	beq	9228 <tcgetattr@plt+0x59c>
    9210:	ldr	r0, [r4]
    9214:	cmp	r0, #0
    9218:	beq	9228 <tcgetattr@plt+0x59c>
    921c:	ldrb	r3, [r0]
    9220:	cmp	r3, #0
    9224:	bne	922c <tcgetattr@plt+0x5a0>
    9228:	bl	8dd0 <tcgetattr@plt+0x144>
    922c:	ldr	r3, [sp, #20]
    9230:	ldr	r2, [sp, #12]
    9234:	orrs	r3, r2, r3
    9238:	beq	9250 <tcgetattr@plt+0x5c4>
    923c:	bl	a0a4 <tcgetattr@plt+0x1418>
    9240:	cmp	r0, #0
    9244:	bge	9250 <tcgetattr@plt+0x5c4>
    9248:	bl	8fe0 <tcgetattr@plt+0x354>
    924c:	bl	8c08 <exit@plt>
    9250:	ldr	r3, [sp, #12]
    9254:	cmp	r3, #0
    9258:	beq	9264 <tcgetattr@plt+0x5d8>
    925c:	mov	r0, #0
    9260:	bl	8c08 <exit@plt>
    9264:	ldr	r0, [pc, #204]	; 9338 <tcgetattr@plt+0x6ac>
    9268:	add	r0, pc, r0
    926c:	bl	8bd8 <puts@plt>
    9270:	ldr	r5, [pc, #196]	; 933c <tcgetattr@plt+0x6b0>
    9274:	add	r5, pc, r5
    9278:	mov	r0, #0
    927c:	mov	r1, r5
    9280:	bl	8c8c <tcgetattr@plt>
    9284:	add	ip, r5, #60	; 0x3c
    9288:	mov	lr, r5
    928c:	ldm	lr!, {r0, r1, r2, r3}
    9290:	stmia	ip!, {r0, r1, r2, r3}
    9294:	ldm	lr!, {r0, r1, r2, r3}
    9298:	stmia	ip!, {r0, r1, r2, r3}
    929c:	ldm	lr!, {r0, r1, r2, r3}
    92a0:	stmia	ip!, {r0, r1, r2, r3}
    92a4:	ldm	lr, {r0, r1, r2}
    92a8:	stm	ip, {r0, r1, r2}
    92ac:	ldr	r3, [r5, #72]	; 0x48
    92b0:	bic	r3, r3, #32768	; 0x8000
    92b4:	bic	r3, r3, #75	; 0x4b
    92b8:	str	r3, [r5, #72]	; 0x48
    92bc:	mov	r0, #0
    92c0:	mov	r1, r0
    92c4:	add	r2, r5, #60	; 0x3c
    92c8:	bl	8bc0 <tcsetattr@plt>
    92cc:	ldr	r0, [r4]
    92d0:	ldr	r1, [pc, #104]	; 9340 <tcgetattr@plt+0x6b4>
    92d4:	add	r1, pc, r1
    92d8:	add	r2, sp, #20
    92dc:	bl	9a10 <tcgetattr@plt+0xd84>
    92e0:	mov	r4, r0
    92e4:	mov	r0, #0
    92e8:	mov	r1, r0
    92ec:	mov	r2, r5
    92f0:	bl	8bc0 <tcsetattr@plt>
    92f4:	ldr	r3, [sp, #20]
    92f8:	cmp	r3, #0
    92fc:	beq	9308 <tcgetattr@plt+0x67c>
    9300:	mov	r0, #10
    9304:	bl	8c20 <putchar@plt>
    9308:	mov	r0, r4
    930c:	bl	8fe0 <tcgetattr@plt+0x354>
    9310:	bl	8c08 <exit@plt>
    9314:	andeq	fp, r0, r0, lsr pc
    9318:	andeq	r0, r0, r0, lsr #1
    931c:	strdeq	r2, [r0], -r0
    9320:	andeq	r2, r0, r0, ror #29
    9324:	andeq	r2, r0, ip, asr #29
    9328:			; <UNDEFINED> instruction: 0x00002eb8
    932c:	andeq	r2, r0, r0, lsr #29
    9330:	andeq	r0, r0, r4, lsr #1
    9334:	andeq	r2, r0, r0, asr lr
    9338:	ldrdeq	r2, [r0], -r8
    933c:	andeq	fp, r0, r0, asr #28
    9340:			; <UNDEFINED> instruction: 0xfffffbfc
    9344:	nop	{0}
    9348:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    934c:	sub	sp, sp, #3152	; 0xc50
    9350:	sub	sp, sp, #4
    9354:	mov	r4, r0
    9358:	mov	r5, r1
    935c:	str	r2, [sp, #28]
    9360:	str	r3, [sp, #48]	; 0x30
    9364:	ldr	r1, [sp, #3192]	; 0xc78
    9368:	str	r1, [sp, #40]	; 0x28
    936c:	ldr	r2, [sp, #3196]	; 0xc7c
    9370:	str	r2, [sp, #52]	; 0x34
    9374:	ldr	r3, [sp, #3200]	; 0xc80
    9378:	str	r3, [sp, #56]	; 0x38
    937c:	ldr	r1, [pc, #1644]	; 99f0 <tcgetattr@plt+0xd64>
    9380:	add	r1, pc, r1
    9384:	str	r1, [sp, #20]
    9388:	ldr	r3, [pc, #1636]	; 99f4 <tcgetattr@plt+0xd68>
    938c:	ldr	r3, [r1, r3]
    9390:	ldr	r3, [r3]
    9394:	str	r3, [sp, #3148]	; 0xc4c
    9398:	mov	r3, #0
    939c:	str	r3, [sp]
    93a0:	mov	r2, #32768	; 0x8000
    93a4:	mov	r3, #0
    93a8:	bl	8bb4 <lseek64@plt>
    93ac:	mvn	r2, #0
    93b0:	mvn	r3, #0
    93b4:	cmp	r1, r3
    93b8:	cmpeq	r0, r2
    93bc:	beq	9974 <tcgetattr@plt+0xce8>
    93c0:	mov	r8, #32768	; 0x8000
    93c4:	mov	r9, #0
    93c8:	add	r7, sp, #1104	; 0x450
    93cc:	sub	r7, r7, #4
    93d0:	mov	r6, #2048	; 0x800
    93d4:	mov	r0, r4
    93d8:	mov	r1, r7
    93dc:	mov	r2, r6
    93e0:	bl	8b0c <read@plt>
    93e4:	cmp	r0, #0
    93e8:	ble	997c <tcgetattr@plt+0xcf0>
    93ec:	ldrb	r3, [sp, #1100]	; 0x44c
    93f0:	cmp	r3, #1
    93f4:	beq	940c <tcgetattr@plt+0x780>
    93f8:	cmp	r3, #255	; 0xff
    93fc:	beq	9984 <tcgetattr@plt+0xcf8>
    9400:	adds	r8, r8, #2048	; 0x800
    9404:	adc	r9, r9, #0
    9408:	b	93d4 <tcgetattr@plt+0x748>
    940c:	add	r0, sp, #76	; 0x4c
    9410:	add	r1, sp, #1968	; 0x7b0
    9414:	add	r1, r1, #15
    9418:	mov	r2, #512	; 0x200
    941c:	bl	8b48 <memcpy@plt>
    9420:	mov	r6, #0
    9424:	strb	r6, [sp, #587]	; 0x24b
    9428:	ldr	r2, [sp, #40]	; 0x28
    942c:	str	r6, [r2]
    9430:	mov	r4, r6
    9434:	mov	sl, r6
    9438:	str	r6, [sp, #12]
    943c:	mov	r7, r6
    9440:	mov	fp, r6
    9444:	ldr	r3, [pc, #1452]	; 99f8 <tcgetattr@plt+0xd6c>
    9448:	add	r3, pc, r3
    944c:	str	r3, [sp, #16]
    9450:	ldr	r1, [pc, #1444]	; 99fc <tcgetattr@plt+0xd70>
    9454:	add	r1, pc, r1
    9458:	str	r1, [sp, #24]
    945c:	ldr	r2, [pc, #1436]	; 9a00 <tcgetattr@plt+0xd74>
    9460:	add	r2, pc, r2
    9464:	str	r2, [sp, #44]	; 0x2c
    9468:	ldr	r3, [pc, #1428]	; 9a04 <tcgetattr@plt+0xd78>
    946c:	add	r3, pc, r3
    9470:	str	r3, [sp, #60]	; 0x3c
    9474:	ldr	r1, [pc, #1420]	; 9a08 <tcgetattr@plt+0xd7c>
    9478:	add	r1, pc, r1
    947c:	str	r1, [sp, #64]	; 0x40
    9480:	ldr	r2, [pc, #1412]	; 9a0c <tcgetattr@plt+0xd80>
    9484:	add	r2, pc, r2
    9488:	str	r2, [sp, #68]	; 0x44
    948c:	strd	r8, [sp, #32]
    9490:	add	r8, sp, #76	; 0x4c
    9494:	add	r8, r8, r4
    9498:	mov	r0, r8
    949c:	ldr	r1, [sp, #16]
    94a0:	mov	r2, #13
    94a4:	bl	8c5c <strncmp@plt>
    94a8:	cmp	r0, #0
    94ac:	bne	9544 <tcgetattr@plt+0x8b8>
    94b0:	add	r3, r4, #45	; 0x2d
    94b4:	cmp	r3, #512	; 0x200
    94b8:	bcs	998c <tcgetattr@plt+0xd00>
    94bc:	add	r1, sp, #76	; 0x4c
    94c0:	add	r4, r4, #13
    94c4:	add	r4, r1, r4
    94c8:	ldr	r8, [r4]
    94cc:	ldr	ip, [r4, #4]
    94d0:	ldr	r0, [r4, #8]
    94d4:	ldr	r2, [r4, #12]
    94d8:	str	r8, [r5]
    94dc:	str	ip, [r5, #4]
    94e0:	str	r0, [r5, #8]
    94e4:	str	r2, [r5, #12]
    94e8:	ldr	r8, [r4, #16]
    94ec:	ldr	ip, [r4, #20]
    94f0:	ldr	r0, [r4, #24]
    94f4:	ldr	r2, [r4, #28]
    94f8:	str	r8, [r5, #16]
    94fc:	str	ip, [r5, #20]
    9500:	str	r0, [r5, #24]
    9504:	str	r2, [r5, #28]
    9508:	mov	r2, #0
    950c:	strb	r2, [r5, #32]
    9510:	add	r2, r1, r3
    9514:	ldrb	r1, [r1, r3]
    9518:	cmp	r1, #59	; 0x3b
    951c:	beq	99c0 <tcgetattr@plt+0xd34>
    9520:	add	r3, r3, #1
    9524:	ldrb	r1, [r2, #1]!
    9528:	cmp	r1, #59	; 0x3b
    952c:	beq	989c <tcgetattr@plt+0xc10>
    9530:	cmp	r3, #512	; 0x200
    9534:	bne	9520 <tcgetattr@plt+0x894>
    9538:	ldrd	r8, [sp, #32]
    953c:	mov	fp, #1
    9540:	b	992c <tcgetattr@plt+0xca0>
    9544:	mov	r0, r8
    9548:	ldr	r1, [sp, #24]
    954c:	mov	r2, #14
    9550:	bl	8c5c <strncmp@plt>
    9554:	cmp	r0, #0
    9558:	bne	962c <tcgetattr@plt+0x9a0>
    955c:	add	r4, r4, #14
    9560:	cmp	r4, #512	; 0x200
    9564:	bcs	9624 <tcgetattr@plt+0x998>
    9568:	add	r1, sp, #3152	; 0xc50
    956c:	add	r3, r1, r4
    9570:	ldrb	r3, [r3, #-3076]	; 0xfffff3fc
    9574:	cmp	r3, #59	; 0x3b
    9578:	beq	95ac <tcgetattr@plt+0x920>
    957c:	add	r2, sp, #588	; 0x24c
    9580:	add	r0, sp, #80	; 0x50
    9584:	strb	r3, [r2], #1
    9588:	mov	r1, r2
    958c:	add	r4, r4, #1
    9590:	sub	r3, r0, #4
    9594:	ldrb	r3, [r4, r3]
    9598:	cmp	r3, #59	; 0x3b
    959c:	beq	95b0 <tcgetattr@plt+0x924>
    95a0:	cmp	r4, #512	; 0x200
    95a4:	bne	9584 <tcgetattr@plt+0x8f8>
    95a8:	b	95b0 <tcgetattr@plt+0x924>
    95ac:	add	r1, sp, #588	; 0x24c
    95b0:	mov	r3, #0
    95b4:	strb	r3, [r1]
    95b8:	add	r0, sp, #588	; 0x24c
    95bc:	add	r1, sp, #72	; 0x48
    95c0:	mov	r2, #10
    95c4:	bl	8b00 <strtol@plt>
    95c8:	ldr	r2, [sp, #28]
    95cc:	str	r0, [r2]
    95d0:	ldr	r3, [sp, #72]	; 0x48
    95d4:	cmp	r3, #0
    95d8:	beq	95e8 <tcgetattr@plt+0x95c>
    95dc:	ldrb	r3, [r3]
    95e0:	cmp	r3, #0
    95e4:	bne	9624 <tcgetattr@plt+0x998>
    95e8:	add	r2, sp, #76	; 0x4c
    95ec:	add	r3, r2, r4
    95f0:	ldrb	r2, [r2, r4]
    95f4:	cmp	r2, #59	; 0x3b
    95f8:	beq	961c <tcgetattr@plt+0x990>
    95fc:	cmp	r4, #512	; 0x200
    9600:	bcs	961c <tcgetattr@plt+0x990>
    9604:	add	r4, r4, #1
    9608:	ldrb	r2, [r3, #1]!
    960c:	cmp	r2, #59	; 0x3b
    9610:	beq	961c <tcgetattr@plt+0x990>
    9614:	cmp	r4, #512	; 0x200
    9618:	bne	9604 <tcgetattr@plt+0x978>
    961c:	mov	r6, #1
    9620:	b	98dc <tcgetattr@plt+0xc50>
    9624:	mvn	r0, #0
    9628:	b	99a0 <tcgetattr@plt+0xd14>
    962c:	mov	r0, r8
    9630:	ldr	r1, [sp, #44]	; 0x2c
    9634:	mov	r2, #14
    9638:	bl	8c5c <strncmp@plt>
    963c:	cmp	r0, #0
    9640:	bne	9684 <tcgetattr@plt+0x9f8>
    9644:	mov	r3, #1
    9648:	ldr	r1, [sp, #40]	; 0x28
    964c:	str	r3, [r1]
    9650:	ldrb	r3, [r8]
    9654:	cmp	r3, #59	; 0x3b
    9658:	beq	98a8 <tcgetattr@plt+0xc1c>
    965c:	cmp	r4, #512	; 0x200
    9660:	bcs	9918 <tcgetattr@plt+0xc8c>
    9664:	add	r4, r4, #1
    9668:	ldrb	r3, [r8, #1]!
    966c:	cmp	r3, #59	; 0x3b
    9670:	beq	98b0 <tcgetattr@plt+0xc24>
    9674:	cmp	r4, #512	; 0x200
    9678:	bne	9664 <tcgetattr@plt+0x9d8>
    967c:	ldrd	r8, [sp, #32]
    9680:	b	992c <tcgetattr@plt+0xca0>
    9684:	mov	r0, r8
    9688:	ldr	r1, [sp, #60]	; 0x3c
    968c:	mov	r2, #14
    9690:	bl	8c5c <strncmp@plt>
    9694:	cmp	r0, #0
    9698:	bne	96dc <tcgetattr@plt+0xa50>
    969c:	mov	r3, #0
    96a0:	ldr	r2, [sp, #40]	; 0x28
    96a4:	str	r3, [r2]
    96a8:	ldrb	r3, [r8]
    96ac:	cmp	r3, #59	; 0x3b
    96b0:	beq	98b8 <tcgetattr@plt+0xc2c>
    96b4:	cmp	r4, #512	; 0x200
    96b8:	bcs	9920 <tcgetattr@plt+0xc94>
    96bc:	add	r4, r4, #1
    96c0:	ldrb	r3, [r8, #1]!
    96c4:	cmp	r3, #59	; 0x3b
    96c8:	beq	98c0 <tcgetattr@plt+0xc34>
    96cc:	cmp	r4, #512	; 0x200
    96d0:	bne	96bc <tcgetattr@plt+0xa30>
    96d4:	ldrd	r8, [sp, #32]
    96d8:	b	992c <tcgetattr@plt+0xca0>
    96dc:	mov	r0, r8
    96e0:	ldr	r1, [sp, #64]	; 0x40
    96e4:	mov	r2, #16
    96e8:	bl	8c5c <strncmp@plt>
    96ec:	cmp	r0, #0
    96f0:	bne	97a8 <tcgetattr@plt+0xb1c>
    96f4:	add	r3, r4, #60	; 0x3c
    96f8:	cmp	r3, #512	; 0x200
    96fc:	bcs	9994 <tcgetattr@plt+0xd08>
    9700:	add	r3, sp, #80	; 0x50
    9704:	add	r3, r3, r4
    9708:	ldr	r2, [sp, #52]	; 0x34
    970c:	add	r1, r3, #60	; 0x3c
    9710:	add	r3, r3, #12
    9714:	ldr	r9, [r3]
    9718:	ldr	r8, [r3, #4]
    971c:	ldr	ip, [r3, #8]
    9720:	ldr	r0, [r3, #12]
    9724:	str	r9, [r2]
    9728:	str	r8, [r2, #4]
    972c:	str	ip, [r2, #8]
    9730:	str	r0, [r2, #12]
    9734:	add	r3, r3, #16
    9738:	add	r2, r2, #16
    973c:	cmp	r3, r1
    9740:	bne	9714 <tcgetattr@plt+0xa88>
    9744:	ldr	r0, [r3]
    9748:	ldr	r1, [r3, #4]
    974c:	ldr	r3, [r3, #8]
    9750:	str	r0, [r2]
    9754:	str	r1, [r2, #4]
    9758:	str	r3, [r2, #8]
    975c:	mov	r3, #0
    9760:	ldr	r1, [sp, #52]	; 0x34
    9764:	strb	r3, [r1, #60]	; 0x3c
    9768:	add	r4, r4, #76	; 0x4c
    976c:	add	r2, sp, #76	; 0x4c
    9770:	add	r3, r2, r4
    9774:	ldrb	r2, [r2, r4]
    9778:	cmp	r2, #59	; 0x3b
    977c:	beq	98c8 <tcgetattr@plt+0xc3c>
    9780:	cmp	r4, #512	; 0x200
    9784:	bcs	9928 <tcgetattr@plt+0xc9c>
    9788:	add	r4, r4, #1
    978c:	ldrb	r2, [r3, #1]!
    9790:	cmp	r2, #59	; 0x3b
    9794:	beq	98d4 <tcgetattr@plt+0xc48>
    9798:	cmp	r4, #512	; 0x200
    979c:	bne	9788 <tcgetattr@plt+0xafc>
    97a0:	ldrd	r8, [sp, #32]
    97a4:	b	992c <tcgetattr@plt+0xca0>
    97a8:	mov	r0, r8
    97ac:	ldr	r1, [sp, #68]	; 0x44
    97b0:	mov	r2, #17
    97b4:	bl	8c5c <strncmp@plt>
    97b8:	cmp	r0, #0
    97bc:	bne	9894 <tcgetattr@plt+0xc08>
    97c0:	add	r4, r4, #17
    97c4:	cmp	r4, #512	; 0x200
    97c8:	bcs	988c <tcgetattr@plt+0xc00>
    97cc:	add	r2, sp, #3152	; 0xc50
    97d0:	add	r3, r2, r4
    97d4:	ldrb	r3, [r3, #-3076]	; 0xfffff3fc
    97d8:	cmp	r3, #59	; 0x3b
    97dc:	beq	9810 <tcgetattr@plt+0xb84>
    97e0:	add	r2, sp, #588	; 0x24c
    97e4:	add	r0, sp, #80	; 0x50
    97e8:	strb	r3, [r2], #1
    97ec:	mov	r1, r2
    97f0:	add	r4, r4, #1
    97f4:	sub	r3, r0, #4
    97f8:	ldrb	r3, [r4, r3]
    97fc:	cmp	r3, #59	; 0x3b
    9800:	beq	9814 <tcgetattr@plt+0xb88>
    9804:	cmp	r4, #512	; 0x200
    9808:	bne	97e8 <tcgetattr@plt+0xb5c>
    980c:	b	9814 <tcgetattr@plt+0xb88>
    9810:	add	r1, sp, #588	; 0x24c
    9814:	mov	r3, #0
    9818:	strb	r3, [r1]
    981c:	add	r0, sp, #588	; 0x24c
    9820:	add	r1, sp, #72	; 0x48
    9824:	mov	r2, #10
    9828:	bl	8b00 <strtol@plt>
    982c:	asr	r1, r0, #31
    9830:	ldr	r3, [sp, #56]	; 0x38
    9834:	strd	r0, [r3]
    9838:	ldr	r3, [sp, #72]	; 0x48
    983c:	cmp	r3, #0
    9840:	beq	9850 <tcgetattr@plt+0xbc4>
    9844:	ldrb	r3, [r3]
    9848:	cmp	r3, #0
    984c:	bne	988c <tcgetattr@plt+0xc00>
    9850:	add	r2, sp, #76	; 0x4c
    9854:	add	r3, r2, r4
    9858:	ldrb	r2, [r2, r4]
    985c:	cmp	r2, #59	; 0x3b
    9860:	beq	9884 <tcgetattr@plt+0xbf8>
    9864:	cmp	r4, #512	; 0x200
    9868:	bcs	9884 <tcgetattr@plt+0xbf8>
    986c:	add	r4, r4, #1
    9870:	ldrb	r2, [r3, #1]!
    9874:	cmp	r2, #59	; 0x3b
    9878:	beq	9884 <tcgetattr@plt+0xbf8>
    987c:	cmp	r4, #512	; 0x200
    9880:	bne	986c <tcgetattr@plt+0xbe0>
    9884:	mov	sl, #1
    9888:	b	98dc <tcgetattr@plt+0xc50>
    988c:	mvn	r0, #0
    9890:	b	99a0 <tcgetattr@plt+0xd14>
    9894:	add	r4, r4, #1
    9898:	b	98dc <tcgetattr@plt+0xc50>
    989c:	mov	r4, r3
    98a0:	mov	fp, #1
    98a4:	b	98dc <tcgetattr@plt+0xc50>
    98a8:	mov	r7, #1
    98ac:	b	98dc <tcgetattr@plt+0xc50>
    98b0:	mov	r7, #1
    98b4:	b	98dc <tcgetattr@plt+0xc50>
    98b8:	mov	r7, #1
    98bc:	b	98dc <tcgetattr@plt+0xc50>
    98c0:	mov	r7, #1
    98c4:	b	98dc <tcgetattr@plt+0xc50>
    98c8:	mov	r1, #1
    98cc:	str	r1, [sp, #12]
    98d0:	b	98dc <tcgetattr@plt+0xc50>
    98d4:	mov	r2, #1
    98d8:	str	r2, [sp, #12]
    98dc:	and	r3, fp, r6
    98e0:	and	r3, r3, r7
    98e4:	ldr	r1, [sp, #12]
    98e8:	and	r3, r3, r1
    98ec:	tst	r3, sl
    98f0:	beq	9908 <tcgetattr@plt+0xc7c>
    98f4:	ldrd	r8, [sp, #32]
    98f8:	b	992c <tcgetattr@plt+0xca0>
    98fc:	ldrd	r8, [sp, #32]
    9900:	mov	fp, #1
    9904:	b	992c <tcgetattr@plt+0xca0>
    9908:	cmp	r4, #512	; 0x200
    990c:	bcc	9490 <tcgetattr@plt+0x804>
    9910:	ldrd	r8, [sp, #32]
    9914:	b	992c <tcgetattr@plt+0xca0>
    9918:	ldrd	r8, [sp, #32]
    991c:	b	992c <tcgetattr@plt+0xca0>
    9920:	ldrd	r8, [sp, #32]
    9924:	b	992c <tcgetattr@plt+0xca0>
    9928:	ldrd	r8, [sp, #32]
    992c:	tst	r6, fp
    9930:	beq	999c <tcgetattr@plt+0xd10>
    9934:	ldrb	r1, [sp, #1184]	; 0x4a0
    9938:	ldrb	r3, [sp, #1185]	; 0x4a1
    993c:	add	r1, r3, r1, lsl #8
    9940:	ldrb	r3, [sp, #1186]	; 0x4a2
    9944:	add	r1, r3, r1, lsl #8
    9948:	ldrb	r3, [sp, #1187]	; 0x4a3
    994c:	add	r1, r3, r1, lsl #8
    9950:	asr	r3, r1, #31
    9954:	lsl	r3, r3, #11
    9958:	orr	r3, r3, r1, lsr #21
    995c:	lsl	r1, r1, #11
    9960:	ldr	r2, [sp, #48]	; 0x30
    9964:	str	r1, [r2]
    9968:	str	r3, [r2, #4]
    996c:	mov	r0, r8
    9970:	b	99a0 <tcgetattr@plt+0xd14>
    9974:	mvn	r0, #0
    9978:	b	99a0 <tcgetattr@plt+0xd14>
    997c:	mvn	r0, #0
    9980:	b	99a0 <tcgetattr@plt+0xd14>
    9984:	mvn	r0, #0
    9988:	b	99a0 <tcgetattr@plt+0xd14>
    998c:	mvn	r0, #0
    9990:	b	99a0 <tcgetattr@plt+0xd14>
    9994:	mvn	r0, #0
    9998:	b	99a0 <tcgetattr@plt+0xd14>
    999c:	mvn	r0, #0
    99a0:	ldr	r3, [pc, #76]	; 99f4 <tcgetattr@plt+0xd68>
    99a4:	ldr	r1, [sp, #20]
    99a8:	ldr	r3, [r1, r3]
    99ac:	ldr	r2, [sp, #3148]	; 0xc4c
    99b0:	ldr	r3, [r3]
    99b4:	cmp	r2, r3
    99b8:	beq	99e4 <tcgetattr@plt+0xd58>
    99bc:	b	99e0 <tcgetattr@plt+0xd54>
    99c0:	and	r2, r6, r7
    99c4:	ldr	r1, [sp, #12]
    99c8:	and	r2, r2, r1
    99cc:	tst	r2, sl
    99d0:	bne	98fc <tcgetattr@plt+0xc70>
    99d4:	mov	r4, r3
    99d8:	mov	fp, #1
    99dc:	b	9490 <tcgetattr@plt+0x804>
    99e0:	bl	8b90 <__stack_chk_fail@plt>
    99e4:	add	sp, sp, #3152	; 0xc50
    99e8:	add	sp, sp, #4
    99ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    99f0:	andeq	fp, r0, r8, ror ip
    99f4:	andeq	r0, r0, r0, lsr #1
    99f8:	andeq	r2, r0, r4, lsl ip
    99fc:	andeq	r2, r0, r8, lsl ip
    9a00:	andeq	r2, r0, ip, lsl ip
    9a04:	andeq	r2, r0, r0, lsr #24
    9a08:	andeq	r2, r0, r4, lsr #24
    9a0c:	andeq	r2, r0, ip, lsr #24
    9a10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9a14:	sub	sp, sp, #628	; 0x274
    9a18:	str	r1, [sp, #56]	; 0x38
    9a1c:	str	r2, [sp, #76]	; 0x4c
    9a20:	ldr	r8, [pc, #1644]	; a094 <tcgetattr@plt+0x1408>
    9a24:	add	r8, pc, r8
    9a28:	str	r8, [sp, #84]	; 0x54
    9a2c:	ldr	r3, [pc, #1636]	; a098 <tcgetattr@plt+0x140c>
    9a30:	ldr	r3, [r8, r3]
    9a34:	ldr	r3, [r3]
    9a38:	str	r3, [sp, #620]	; 0x26c
    9a3c:	mov	r1, #0
    9a40:	bl	8bcc <open64@plt>
    9a44:	cmp	r0, #0
    9a48:	str	r0, [sp, #60]	; 0x3c
    9a4c:	blt	a064 <tcgetattr@plt+0x13d8>
    9a50:	mov	r1, #65024	; 0xfe00
    9a54:	movt	r1, #65535	; 0xffff
    9a58:	mov	r2, #0
    9a5c:	mov	r3, #0
    9a60:	add	r9, sp, #624	; 0x270
    9a64:	strd	r2, [r9, r1]
    9a68:	add	r3, sp, #88	; 0x58
    9a6c:	str	r3, [sp]
    9a70:	add	r3, sp, #428	; 0x1ac
    9a74:	str	r3, [sp, #4]
    9a78:	add	r3, sp, #112	; 0x70
    9a7c:	str	r3, [sp, #8]
    9a80:	add	r1, sp, #356	; 0x164
    9a84:	add	r2, sp, #92	; 0x5c
    9a88:	add	r3, sp, #104	; 0x68
    9a8c:	bl	9348 <tcgetattr@plt+0x6bc>
    9a90:	cmp	r0, #0
    9a94:	blt	a054 <tcgetattr@plt+0x13c8>
    9a98:	movw	r1, #65040	; 0xfe10
    9a9c:	movt	r1, #65535	; 0xffff
    9aa0:	mov	r2, #0
    9aa4:	mov	r3, #0
    9aa8:	add	ip, sp, #624	; 0x270
    9aac:	strd	r2, [ip, r1]
    9ab0:	add	r3, sp, #100	; 0x64
    9ab4:	str	r3, [sp]
    9ab8:	add	r3, sp, #492	; 0x1ec
    9abc:	str	r3, [sp, #4]
    9ac0:	add	r3, sp, #128	; 0x80
    9ac4:	str	r3, [sp, #8]
    9ac8:	ldr	r0, [sp, #60]	; 0x3c
    9acc:	add	r1, sp, #356	; 0x164
    9ad0:	add	r2, sp, #96	; 0x60
    9ad4:	add	r3, sp, #120	; 0x78
    9ad8:	bl	9348 <tcgetattr@plt+0x6bc>
    9adc:	mov	r4, r0
    9ae0:	asr	r5, r0, #31
    9ae4:	cmp	r4, #0
    9ae8:	sbcs	lr, r5, #0
    9aec:	blt	a03c <tcgetattr@plt+0x13b0>
    9af0:	mov	r3, #0
    9af4:	str	r3, [sp]
    9af8:	ldr	r0, [sp, #60]	; 0x3c
    9afc:	mov	r2, #0
    9b00:	mov	r3, #0
    9b04:	bl	8bb4 <lseek64@plt>
    9b08:	add	r0, sp, #136	; 0x88
    9b0c:	bl	a200 <tcgetattr@plt+0x1574>
    9b10:	movw	r2, #883	; 0x373
    9b14:	mov	r3, #0
    9b18:	adds	r8, r4, r2
    9b1c:	adc	r9, r5, r3
    9b20:	strd	r8, [sp, #48]	; 0x30
    9b24:	mov	r0, #32768	; 0x8000
    9b28:	bl	8be4 <malloc@plt>
    9b2c:	str	r0, [sp, #40]	; 0x28
    9b30:	ldr	r9, [sp, #56]	; 0x38
    9b34:	cmp	r9, #0
    9b38:	beq	9b70 <tcgetattr@plt+0xee4>
    9b3c:	movw	r3, #65032	; 0xfe08
    9b40:	movt	r3, #65535	; 0xffff
    9b44:	ldr	r1, [sp, #96]	; 0x60
    9b48:	lsl	r1, r1, #11
    9b4c:	add	ip, sp, #624	; 0x270
    9b50:	ldrd	r2, [r3, ip]
    9b54:	subs	r2, r2, r1
    9b58:	sbc	r3, r3, r1, asr #31
    9b5c:	strd	r2, [sp]
    9b60:	ldr	r0, [sp, #76]	; 0x4c
    9b64:	mov	r2, #0
    9b68:	mov	r3, #0
    9b6c:	blx	r9
    9b70:	mov	r8, #0
    9b74:	mov	r9, #0
    9b78:	strd	r8, [sp, #16]
    9b7c:	mov	r7, #0
    9b80:	movw	r9, #65032	; 0xfe08
    9b84:	movt	r9, #65535	; 0xffff
    9b88:	str	r9, [sp, #44]	; 0x2c
    9b8c:	movw	r2, #1395	; 0x573
    9b90:	mov	r3, #0
    9b94:	adds	r8, r4, r2
    9b98:	adc	r9, r5, r3
    9b9c:	strd	r8, [sp, #64]	; 0x40
    9ba0:	movw	r9, #65040	; 0xfe10
    9ba4:	movt	r9, #65535	; 0xffff
    9ba8:	str	r9, [sp, #32]
    9bac:	ldr	r8, [pc, #1256]	; a09c <tcgetattr@plt+0x1410>
    9bb0:	add	r8, pc, r8
    9bb4:	str	r8, [sp, #36]	; 0x24
    9bb8:	b	9f38 <tcgetattr@plt+0x12ac>
    9bbc:	ldrd	r8, [sp, #16]
    9bc0:	subs	r4, r4, r8
    9bc4:	sbc	r5, r5, r9
    9bc8:	mov	r0, #32768	; 0x8000
    9bcc:	mov	r1, #0
    9bd0:	cmp	r0, r4
    9bd4:	sbcs	r1, r1, r5
    9bd8:	movlt	r4, #32768	; 0x8000
    9bdc:	ldr	r0, [sp, #60]	; 0x3c
    9be0:	ldr	r1, [sp, #40]	; 0x28
    9be4:	mov	r2, r4
    9be8:	mov	r3, #32768	; 0x8000
    9bec:	bl	8b18 <__read_chk@plt>
    9bf0:	subs	fp, r0, #0
    9bf4:	ble	9f64 <tcgetattr@plt+0x12d8>
    9bf8:	cmp	r4, fp
    9bfc:	bge	9c20 <tcgetattr@plt+0xf94>
    9c00:	mov	r3, #0
    9c04:	str	r3, [sp]
    9c08:	ldr	r0, [sp, #60]	; 0x3c
    9c0c:	ldrd	r2, [sp, #16]
    9c10:	adds	r2, r2, r4
    9c14:	adc	r3, r3, r4, asr #31
    9c18:	bl	8bb4 <lseek64@plt>
    9c1c:	mov	fp, r4
    9c20:	ldrd	r8, [sp, #16]
    9c24:	ldrd	r0, [sp, #48]	; 0x30
    9c28:	cmp	r8, r0
    9c2c:	sbcs	r1, r9, r1
    9c30:	bge	9c9c <tcgetattr@plt+0x1010>
    9c34:	adds	r0, r8, fp
    9c38:	adc	r1, r9, fp, asr #31
    9c3c:	ldrd	r8, [sp, #48]	; 0x30
    9c40:	cmp	r0, r8
    9c44:	sbcs	r9, r1, r9
    9c48:	blt	9cd0 <tcgetattr@plt+0x1044>
    9c4c:	ldr	ip, [sp, #48]	; 0x30
    9c50:	ldr	lr, [sp, #16]
    9c54:	rsb	r3, lr, ip
    9c58:	cmp	fp, #512	; 0x200
    9c5c:	addle	r4, r3, fp
    9c60:	addgt	r4, r3, #512	; 0x200
    9c64:	asr	r5, r4, #31
    9c68:	ldrd	r8, [sp, #48]	; 0x30
    9c6c:	subs	r0, r0, r8
    9c70:	sbc	r1, r1, r9
    9c74:	mov	r2, r4
    9c78:	cmp	r0, r4
    9c7c:	sbcs	r9, r1, r5
    9c80:	movlt	r2, r0
    9c84:	ldr	r8, [sp, #40]	; 0x28
    9c88:	add	r0, r8, r3
    9c8c:	mov	r1, #32
    9c90:	rsb	r2, r3, r2
    9c94:	bl	8c14 <memset@plt>
    9c98:	b	9d1c <tcgetattr@plt+0x1090>
    9c9c:	ldrd	r2, [sp, #16]
    9ca0:	adds	r2, r2, fp
    9ca4:	adc	r3, r3, fp, asr #31
    9ca8:	ldrd	r8, [sp, #64]	; 0x40
    9cac:	cmp	r2, r8
    9cb0:	sbcs	r9, r3, r9
    9cb4:	bge	9cd0 <tcgetattr@plt+0x1044>
    9cb8:	ldr	r0, [sp, #40]	; 0x28
    9cbc:	mov	r1, #32
    9cc0:	mov	r2, fp
    9cc4:	mov	r3, #32768	; 0x8000
    9cc8:	bl	8b54 <__memset_chk@plt>
    9ccc:	b	9d1c <tcgetattr@plt+0x1090>
    9cd0:	ldrd	r8, [sp, #16]
    9cd4:	ldrd	r0, [sp, #64]	; 0x40
    9cd8:	cmp	r8, r0
    9cdc:	sbcs	r1, r9, r1
    9ce0:	bge	9d1c <tcgetattr@plt+0x1090>
    9ce4:	adds	r2, r8, fp
    9ce8:	adc	r3, r9, fp, asr #31
    9cec:	ldrd	r8, [sp, #64]	; 0x40
    9cf0:	cmp	r2, r8
    9cf4:	sbcs	r9, r3, r9
    9cf8:	blt	9d1c <tcgetattr@plt+0x1090>
    9cfc:	ldr	ip, [sp, #48]	; 0x30
    9d00:	add	r2, ip, #512	; 0x200
    9d04:	ldr	r0, [sp, #40]	; 0x28
    9d08:	mov	r1, #32
    9d0c:	ldr	lr, [sp, #16]
    9d10:	rsb	r2, lr, r2
    9d14:	mov	r3, #32768	; 0x8000
    9d18:	bl	8b54 <__memset_chk@plt>
    9d1c:	add	r0, sp, #136	; 0x88
    9d20:	ldr	r1, [sp, #40]	; 0x28
    9d24:	mov	r2, fp
    9d28:	bl	ac48 <tcgetattr@plt+0x1fbc>
    9d2c:	add	r9, sp, #624	; 0x270
    9d30:	ldr	r8, [sp, #32]
    9d34:	ldrd	r2, [r9, r8]
    9d38:	orrs	ip, r2, r3
    9d3c:	beq	9ee4 <tcgetattr@plt+0x1258>
    9d40:	adds	r2, r2, #1
    9d44:	adc	r3, r3, #0
    9d48:	ldr	lr, [sp, #16]
    9d4c:	mul	r3, lr, r3
    9d50:	ldr	r0, [sp, #20]
    9d54:	mla	r3, r2, r0, r3
    9d58:	umull	r0, r1, lr, r2
    9d5c:	add	r1, r3, r1
    9d60:	ldr	r2, [sp, #96]	; 0x60
    9d64:	lsl	r2, r2, #11
    9d68:	ldr	r8, [sp, #44]	; 0x2c
    9d6c:	ldrd	r4, [r9, r8]
    9d70:	subs	r8, r4, r2
    9d74:	sbc	r9, r5, r2, asr #31
    9d78:	mov	r2, r8
    9d7c:	mov	r3, r9
    9d80:	bl	b254 <tcgetattr@plt+0x25c8>
    9d84:	str	r0, [sp, #72]	; 0x48
    9d88:	cmp	r0, r7
    9d8c:	beq	9ee4 <tcgetattr@plt+0x1258>
    9d90:	add	r4, sp, #228	; 0xe4
    9d94:	mov	r0, r4
    9d98:	add	r1, sp, #136	; 0x88
    9d9c:	mov	r2, #92	; 0x5c
    9da0:	bl	8b48 <memcpy@plt>
    9da4:	add	r0, sp, #340	; 0x154
    9da8:	mov	r1, r4
    9dac:	bl	ad90 <tcgetattr@plt+0x2104>
    9db0:	mov	r3, #0
    9db4:	strb	r3, [sp, #392]	; 0x188
    9db8:	add	ip, sp, #624	; 0x270
    9dbc:	ldr	r9, [sp, #32]
    9dc0:	ldrd	r4, [ip, r9]
    9dc4:	ldr	r8, [sp, #72]	; 0x48
    9dc8:	sub	r3, r8, #1
    9dcc:	rsb	r3, r3, r3, lsl #4
    9dd0:	lsl	r0, r3, #2
    9dd4:	asr	r1, r0, #31
    9dd8:	mov	r2, r4
    9ddc:	mov	r3, r5
    9de0:	bl	b254 <tcgetattr@plt+0x25c8>
    9de4:	str	r0, [sp, #24]
    9de8:	mov	r9, r0
    9dec:	mov	r0, #60	; 0x3c
    9df0:	mov	r1, #0
    9df4:	mov	r2, r4
    9df8:	mov	r3, r5
    9dfc:	bl	b254 <tcgetattr@plt+0x25c8>
    9e00:	cmp	r0, #1
    9e04:	sbcs	ip, r1, #0
    9e08:	blt	9ebc <tcgetattr@plt+0x1230>
    9e0c:	mov	r4, #1
    9e10:	mov	r5, #0
    9e14:	mov	r6, #0
    9e18:	add	r8, sp, #324	; 0x144
    9e1c:	mov	r7, #2
    9e20:	add	sl, sp, #492	; 0x1ec
    9e24:	ldr	r9, [sp, #24]
    9e28:	add	sl, sl, r9
    9e2c:	str	fp, [sp, #80]	; 0x50
    9e30:	mov	fp, r9
    9e34:	ldr	r9, [sp, #36]	; 0x24
    9e38:	str	r9, [sp]
    9e3c:	add	r3, sp, #340	; 0x154
    9e40:	ldrb	r3, [r6, r3]
    9e44:	str	r3, [sp, #4]
    9e48:	mov	r0, r8
    9e4c:	mov	r1, r7
    9e50:	mov	r2, #1
    9e54:	mov	r3, r7
    9e58:	bl	8c80 <__snprintf_chk@plt>
    9e5c:	add	r0, sp, #392	; 0x188
    9e60:	mov	r1, r8
    9e64:	mov	r2, r7
    9e68:	mov	r3, #33	; 0x21
    9e6c:	bl	8ae8 <__strncat_chk@plt>
    9e70:	add	r9, fp, r4
    9e74:	ldrb	r2, [sl, r6]
    9e78:	add	r3, sp, #556	; 0x22c
    9e7c:	strb	r2, [r6, r3]
    9e80:	add	r6, r6, #1
    9e84:	strd	r4, [sp, #24]
    9e88:	adds	r4, r4, #1
    9e8c:	adc	r5, r5, #0
    9e90:	mov	r0, #60	; 0x3c
    9e94:	mov	r1, #0
    9e98:	add	lr, sp, #624	; 0x270
    9e9c:	ldr	ip, [sp, #32]
    9ea0:	ldrd	r2, [lr, ip]
    9ea4:	bl	b254 <tcgetattr@plt+0x25c8>
    9ea8:	ldrd	r2, [sp, #24]
    9eac:	cmp	r2, r0
    9eb0:	sbcs	r3, r3, r1
    9eb4:	blt	9e34 <tcgetattr@plt+0x11a8>
    9eb8:	ldr	fp, [sp, #80]	; 0x50
    9ebc:	add	r8, sp, #624	; 0x270
    9ec0:	add	r9, r8, r9
    9ec4:	mov	r3, #0
    9ec8:	strb	r3, [r9, #-68]	; 0xffffffbc
    9ecc:	add	r0, sp, #556	; 0x22c
    9ed0:	add	r1, sp, #392	; 0x188
    9ed4:	bl	8af4 <strcmp@plt>
    9ed8:	cmp	r0, #0
    9edc:	bne	a044 <tcgetattr@plt+0x13b8>
    9ee0:	ldr	r7, [sp, #72]	; 0x48
    9ee4:	ldrd	r8, [sp, #16]
    9ee8:	adds	r8, r8, fp
    9eec:	adc	r9, r9, fp, asr #31
    9ef0:	strd	r8, [sp, #16]
    9ef4:	ldr	r9, [sp, #56]	; 0x38
    9ef8:	cmp	r9, #0
    9efc:	beq	9f38 <tcgetattr@plt+0x12ac>
    9f00:	ldr	r1, [sp, #96]	; 0x60
    9f04:	lsl	r1, r1, #11
    9f08:	add	r9, sp, #624	; 0x270
    9f0c:	ldr	r8, [sp, #44]	; 0x2c
    9f10:	ldrd	r2, [r9, r8]
    9f14:	subs	r2, r2, r1
    9f18:	sbc	r3, r3, r1, asr #31
    9f1c:	strd	r2, [sp]
    9f20:	ldr	r0, [sp, #76]	; 0x4c
    9f24:	ldrd	r2, [sp, #16]
    9f28:	ldr	r8, [sp, #56]	; 0x38
    9f2c:	blx	r8
    9f30:	cmp	r0, #0
    9f34:	bne	a04c <tcgetattr@plt+0x13c0>
    9f38:	ldr	r3, [sp, #96]	; 0x60
    9f3c:	lsl	r3, r3, #11
    9f40:	add	ip, sp, #624	; 0x270
    9f44:	ldr	r9, [sp, #44]	; 0x2c
    9f48:	ldrd	r4, [ip, r9]
    9f4c:	subs	r4, r4, r3
    9f50:	sbc	r5, r5, r3, asr #31
    9f54:	ldrd	r8, [sp, #16]
    9f58:	cmp	r8, r4
    9f5c:	sbcs	r9, r9, r5
    9f60:	blt	9bbc <tcgetattr@plt+0xf30>
    9f64:	ldr	r8, [sp, #56]	; 0x38
    9f68:	cmp	r8, #0
    9f6c:	beq	9f9c <tcgetattr@plt+0x1310>
    9f70:	movw	r3, #65032	; 0xfe08
    9f74:	movt	r3, #65535	; 0xffff
    9f78:	add	r9, sp, #624	; 0x270
    9f7c:	ldrd	r2, [r3, r9]
    9f80:	ldr	ip, [sp, #96]	; 0x60
    9f84:	lsl	ip, ip, #11
    9f88:	subs	r0, r2, ip
    9f8c:	sbc	r1, r3, ip, asr #31
    9f90:	strd	r0, [sp]
    9f94:	ldr	r0, [sp, #76]	; 0x4c
    9f98:	blx	r8
    9f9c:	mov	r0, #1
    9fa0:	bl	8b84 <sleep@plt>
    9fa4:	ldr	r0, [sp, #40]	; 0x28
    9fa8:	bl	8b3c <free@plt>
    9fac:	add	fp, sp, #324	; 0x144
    9fb0:	mov	r0, fp
    9fb4:	add	r1, sp, #136	; 0x88
    9fb8:	bl	ad90 <tcgetattr@plt+0x2104>
    9fbc:	mov	r3, #0
    9fc0:	strb	r3, [sp, #392]	; 0x188
    9fc4:	sub	r4, fp, #1
    9fc8:	add	fp, fp, #15
    9fcc:	add	r5, sp, #320	; 0x140
    9fd0:	ldr	sl, [pc, #200]	; a0a0 <tcgetattr@plt+0x1414>
    9fd4:	add	sl, pc, sl
    9fd8:	mov	r9, #4
    9fdc:	mov	r8, #1
    9fe0:	add	r7, sp, #392	; 0x188
    9fe4:	mov	r6, #2
    9fe8:	str	sl, [sp]
    9fec:	ldrb	r3, [r4, #1]!
    9ff0:	str	r3, [sp, #4]
    9ff4:	mov	r0, r5
    9ff8:	mov	r1, r9
    9ffc:	mov	r2, r8
    a000:	mov	r3, r9
    a004:	bl	8c80 <__snprintf_chk@plt>
    a008:	mov	r0, r7
    a00c:	mov	r1, r5
    a010:	mov	r2, r6
    a014:	mov	r3, #33	; 0x21
    a018:	bl	8ae8 <__strncat_chk@plt>
    a01c:	cmp	r4, fp
    a020:	bne	9fe8 <tcgetattr@plt+0x135c>
    a024:	add	r0, sp, #356	; 0x164
    a028:	add	r1, sp, #392	; 0x188
    a02c:	bl	8af4 <strcmp@plt>
    a030:	rsbs	r4, r0, #1
    a034:	movcc	r4, #0
    a038:	b	a058 <tcgetattr@plt+0x13cc>
    a03c:	mvn	r4, #0
    a040:	b	a058 <tcgetattr@plt+0x13cc>
    a044:	mov	r4, #0
    a048:	b	a058 <tcgetattr@plt+0x13cc>
    a04c:	mov	r4, #2
    a050:	b	a058 <tcgetattr@plt+0x13cc>
    a054:	mvn	r4, #0
    a058:	ldr	r0, [sp, #60]	; 0x3c
    a05c:	bl	8c74 <close@plt>
    a060:	b	a068 <tcgetattr@plt+0x13dc>
    a064:	mvn	r4, #1
    a068:	mov	r0, r4
    a06c:	ldr	r3, [pc, #36]	; a098 <tcgetattr@plt+0x140c>
    a070:	ldr	r8, [sp, #84]	; 0x54
    a074:	ldr	r3, [r8, r3]
    a078:	ldr	r2, [sp, #620]	; 0x26c
    a07c:	ldr	r3, [r3]
    a080:	cmp	r2, r3
    a084:	beq	a08c <tcgetattr@plt+0x1400>
    a088:	bl	8b90 <__stack_chk_fail@plt>
    a08c:	add	sp, sp, #628	; 0x274
    a090:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a094:	ldrdeq	fp, [r0], -r4
    a098:	andeq	r0, r0, r0, lsr #1
    a09c:	andeq	r2, r0, r4, lsl r5
    a0a0:	strdeq	r2, [r0], -r8
    a0a4:	push	{r4, r5, r6, r7, lr}
    a0a8:	sub	sp, sp, #180	; 0xb4
    a0ac:	mov	r7, r0
    a0b0:	ldr	r6, [pc, #264]	; a1c0 <tcgetattr@plt+0x1534>
    a0b4:	add	r6, pc, r6
    a0b8:	ldr	r3, [pc, #260]	; a1c4 <tcgetattr@plt+0x1538>
    a0bc:	ldr	r3, [r6, r3]
    a0c0:	ldr	r3, [r3]
    a0c4:	str	r3, [sp, #172]	; 0xac
    a0c8:	mov	r4, #0
    a0cc:	mov	r5, #0
    a0d0:	strd	r4, [sp, #32]
    a0d4:	mov	r1, #0
    a0d8:	bl	8bcc <open64@plt>
    a0dc:	subs	r4, r0, #0
    a0e0:	blt	a18c <tcgetattr@plt+0x1500>
    a0e4:	add	r3, sp, #16
    a0e8:	str	r3, [sp]
    a0ec:	add	r3, sp, #44	; 0x2c
    a0f0:	str	r3, [sp, #4]
    a0f4:	add	r3, sp, #32
    a0f8:	str	r3, [sp, #8]
    a0fc:	mov	r0, r4
    a100:	add	r1, sp, #108	; 0x6c
    a104:	add	r2, sp, #20
    a108:	add	r3, sp, #24
    a10c:	bl	9348 <tcgetattr@plt+0x6bc>
    a110:	cmp	r0, #0
    a114:	blt	a194 <tcgetattr@plt+0x1508>
    a118:	mov	r0, r4
    a11c:	bl	8c74 <close@plt>
    a120:	mov	r0, #1
    a124:	ldr	r1, [pc, #156]	; a1c8 <tcgetattr@plt+0x153c>
    a128:	add	r1, pc, r1
    a12c:	mov	r2, r7
    a130:	add	r3, sp, #108	; 0x6c
    a134:	bl	8c2c <__printf_chk@plt>
    a138:	ldrb	r3, [sp, #44]	; 0x2c
    a13c:	cmp	r3, #0
    a140:	moveq	r0, #0
    a144:	beq	a19c <tcgetattr@plt+0x1510>
    a148:	ldrd	r2, [sp, #32]
    a14c:	cmp	r2, #1
    a150:	sbcs	r1, r3, #0
    a154:	movlt	r0, #0
    a158:	blt	a19c <tcgetattr@plt+0x1510>
    a15c:	mov	r0, #1
    a160:	ldr	r1, [pc, #100]	; a1cc <tcgetattr@plt+0x1540>
    a164:	add	r1, pc, r1
    a168:	add	r2, sp, #44	; 0x2c
    a16c:	bl	8c2c <__printf_chk@plt>
    a170:	mov	r0, #1
    a174:	ldr	r1, [pc, #84]	; a1d0 <tcgetattr@plt+0x1544>
    a178:	add	r1, pc, r1
    a17c:	ldrd	r2, [sp, #32]
    a180:	bl	8c2c <__printf_chk@plt>
    a184:	mov	r0, #0
    a188:	b	a19c <tcgetattr@plt+0x1510>
    a18c:	mvn	r0, #1
    a190:	b	a19c <tcgetattr@plt+0x1510>
    a194:	mvn	r0, #0
    a198:	b	a19c <tcgetattr@plt+0x1510>
    a19c:	ldr	r3, [pc, #32]	; a1c4 <tcgetattr@plt+0x1538>
    a1a0:	ldr	r3, [r6, r3]
    a1a4:	ldr	r2, [sp, #172]	; 0xac
    a1a8:	ldr	r3, [r3]
    a1ac:	cmp	r2, r3
    a1b0:	beq	a1b8 <tcgetattr@plt+0x152c>
    a1b4:	bl	8b90 <__stack_chk_fail@plt>
    a1b8:	add	sp, sp, #180	; 0xb4
    a1bc:	pop	{r4, r5, r6, r7, pc}
    a1c0:	andeq	sl, r0, r4, asr #30
    a1c4:	andeq	r0, r0, r0, lsr #1
    a1c8:	andeq	r1, r0, ip, lsr #31
    a1cc:	andeq	r1, r0, ip, ror pc
    a1d0:	andeq	r1, r0, ip, ror pc
    a1d4:	ldrb	r2, [r0, #1]
    a1d8:	ldrb	r3, [r0]
    a1dc:	orr	r2, r3, r2, lsl #8
    a1e0:	ldrb	ip, [r0, #3]
    a1e4:	ldrb	r3, [r0, #2]
    a1e8:	orr	r3, r3, ip, lsl #8
    a1ec:	orr	r3, r2, r3, lsl #16
    a1f0:	str	r3, [r0], #4
    a1f4:	subs	r1, r1, #1
    a1f8:	bne	a1d4 <tcgetattr@plt+0x1548>
    a1fc:	bx	lr
    a200:	movw	r3, #8961	; 0x2301
    a204:	movt	r3, #26437	; 0x6745
    a208:	str	r3, [r0]
    a20c:	movw	r3, #43913	; 0xab89
    a210:	movt	r3, #61389	; 0xefcd
    a214:	str	r3, [r0, #4]
    a218:	movw	r3, #56574	; 0xdcfe
    a21c:	movt	r3, #39098	; 0x98ba
    a220:	str	r3, [r0, #8]
    a224:	movw	r3, #21622	; 0x5476
    a228:	movt	r3, #4146	; 0x1032
    a22c:	str	r3, [r0, #12]
    a230:	mov	r3, #0
    a234:	str	r3, [r0, #16]
    a238:	str	r3, [r0, #20]
    a23c:	str	r3, [r0, #88]	; 0x58
    a240:	bx	lr
    a244:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
    a248:	sub	sp, sp, #48	; 0x30
    a24c:	ldr	r8, [r1]
    a250:	movw	r3, #42104	; 0xa478
    a254:	movt	r3, #55146	; 0xd76a
    a258:	add	r3, r8, r3
    a25c:	ldr	r2, [r0]
    a260:	add	r3, r3, r2
    a264:	ldr	r4, [r0, #12]
    a268:	ldr	r5, [r0, #8]
    a26c:	eor	r2, r4, r5
    a270:	ldr	r6, [r0, #4]
    a274:	and	r2, r2, r6
    a278:	eor	r2, r2, r4
    a27c:	add	r3, r3, r2
    a280:	add	r3, r6, r3, ror #25
    a284:	ldr	r9, [r1, #4]
    a288:	str	r9, [sp, #8]
    a28c:	movw	r4, #46934	; 0xb756
    a290:	movt	r4, #59591	; 0xe8c7
    a294:	add	r4, r9, r4
    a298:	ldr	sl, [r0, #12]
    a29c:	add	r4, r4, sl
    a2a0:	eor	r2, r5, r6
    a2a4:	and	r2, r3, r2
    a2a8:	eor	r2, r2, r5
    a2ac:	add	r4, r4, r2
    a2b0:	add	r4, r3, r4, ror #20
    a2b4:	ldr	fp, [r1, #8]
    a2b8:	str	fp, [sp, #12]
    a2bc:	movw	ip, #28891	; 0x70db
    a2c0:	movt	ip, #9248	; 0x2420
    a2c4:	add	ip, fp, ip
    a2c8:	add	ip, ip, r5
    a2cc:	eor	r2, r3, r6
    a2d0:	and	r2, r4, r2
    a2d4:	eor	r2, r2, r6
    a2d8:	add	ip, ip, r2
    a2dc:	add	ip, r4, ip, ror #15
    a2e0:	ldr	r2, [r1, #12]
    a2e4:	str	r2, [sp, #16]
    a2e8:	movw	r5, #52974	; 0xceee
    a2ec:	movt	r5, #49597	; 0xc1bd
    a2f0:	add	r5, r2, r5
    a2f4:	add	r5, r5, r6
    a2f8:	eor	r2, r4, r3
    a2fc:	and	r2, ip, r2
    a300:	eor	r2, r2, r3
    a304:	add	r2, r5, r2
    a308:	add	r2, ip, r2, ror #10
    a30c:	ldr	r5, [r1, #16]
    a310:	str	r5, [sp, #20]
    a314:	movw	r5, #4015	; 0xfaf
    a318:	movt	r5, #62844	; 0xf57c
    a31c:	ldr	r6, [sp, #20]
    a320:	add	r5, r6, r5
    a324:	add	r3, r5, r3
    a328:	eor	r6, ip, r4
    a32c:	and	r6, r2, r6
    a330:	eor	r6, r6, r4
    a334:	add	r3, r3, r6
    a338:	add	r3, r2, r3, ror #25
    a33c:	ldr	r9, [r1, #20]
    a340:	str	r9, [sp, #24]
    a344:	movw	r5, #50730	; 0xc62a
    a348:	movt	r5, #18311	; 0x4787
    a34c:	add	r5, r9, r5
    a350:	add	r4, r5, r4
    a354:	eor	r6, r2, ip
    a358:	and	r6, r3, r6
    a35c:	eor	r6, r6, ip
    a360:	add	r4, r4, r6
    a364:	add	r4, r3, r4, ror #20
    a368:	ldr	sl, [r1, #24]
    a36c:	str	sl, [sp, #28]
    a370:	movw	r5, #17939	; 0x4613
    a374:	movt	r5, #43056	; 0xa830
    a378:	add	r5, sl, r5
    a37c:	add	r5, r5, ip
    a380:	eor	r6, r3, r2
    a384:	and	r6, r4, r6
    a388:	eor	r6, r6, r2
    a38c:	add	r5, r5, r6
    a390:	add	r5, r4, r5, ror #15
    a394:	ldr	r7, [r1, #28]
    a398:	movw	ip, #38145	; 0x9501
    a39c:	movt	ip, #64838	; 0xfd46
    a3a0:	add	ip, r7, ip
    a3a4:	add	r2, ip, r2
    a3a8:	eor	r6, r4, r3
    a3ac:	and	r6, r5, r6
    a3b0:	eor	r6, r6, r3
    a3b4:	add	r2, r2, r6
    a3b8:	add	r2, r5, r2, ror #10
    a3bc:	ldr	fp, [r1, #32]
    a3c0:	str	fp, [sp, #32]
    a3c4:	movw	ip, #39128	; 0x98d8
    a3c8:	movt	ip, #27008	; 0x6980
    a3cc:	add	ip, fp, ip
    a3d0:	add	r3, ip, r3
    a3d4:	eor	r6, r5, r4
    a3d8:	and	r6, r2, r6
    a3dc:	eor	r6, r6, r4
    a3e0:	add	r3, r3, r6
    a3e4:	add	r3, r2, r3, ror #25
    a3e8:	ldr	ip, [r1, #36]	; 0x24
    a3ec:	str	ip, [sp, #36]	; 0x24
    a3f0:	movw	r6, #63407	; 0xf7af
    a3f4:	movt	r6, #35652	; 0x8b44
    a3f8:	add	r6, ip, r6
    a3fc:	add	r6, r6, r4
    a400:	eor	ip, r2, r5
    a404:	and	ip, r3, ip
    a408:	eor	ip, ip, r5
    a40c:	add	r6, r6, ip
    a410:	add	r6, r3, r6, ror #20
    a414:	ldr	r4, [r1, #40]	; 0x28
    a418:	sub	ip, r4, #41984	; 0xa400
    a41c:	sub	ip, ip, #79	; 0x4f
    a420:	add	r5, ip, r5
    a424:	eor	r9, r3, r2
    a428:	and	r9, r6, r9
    a42c:	eor	r9, r9, r2
    a430:	add	r5, r5, r9
    a434:	add	ip, r6, r5, ror #15
    a438:	ldr	r5, [r1, #44]	; 0x2c
    a43c:	str	r5, [sp, #40]	; 0x28
    a440:	movw	r5, #55230	; 0xd7be
    a444:	movt	r5, #35164	; 0x895c
    a448:	ldr	r9, [sp, #40]	; 0x28
    a44c:	add	r5, r9, r5
    a450:	add	r2, r5, r2
    a454:	eor	r9, r6, r3
    a458:	and	r9, ip, r9
    a45c:	eor	r9, r9, r3
    a460:	add	r2, r2, r9
    a464:	add	r2, ip, r2, ror #10
    a468:	ldr	r5, [r1, #48]	; 0x30
    a46c:	movw	r9, #4386	; 0x1122
    a470:	movt	r9, #27536	; 0x6b90
    a474:	add	r9, r5, r9
    a478:	add	r3, r9, r3
    a47c:	eor	sl, ip, r6
    a480:	and	sl, r2, sl
    a484:	eor	sl, sl, r6
    a488:	add	r3, r3, sl
    a48c:	add	r3, r2, r3, ror #25
    a490:	ldr	sl, [r1, #52]	; 0x34
    a494:	str	sl, [sp, #44]	; 0x2c
    a498:	movw	sl, #29075	; 0x7193
    a49c:	movt	sl, #64920	; 0xfd98
    a4a0:	ldr	fp, [sp, #44]	; 0x2c
    a4a4:	add	sl, fp, sl
    a4a8:	add	sl, sl, r6
    a4ac:	eor	r9, r2, ip
    a4b0:	and	r9, r3, r9
    a4b4:	eor	r9, r9, ip
    a4b8:	add	sl, sl, r9
    a4bc:	add	sl, r3, sl, ror #20
    a4c0:	ldr	r6, [r1, #56]	; 0x38
    a4c4:	movw	r9, #17294	; 0x438e
    a4c8:	movt	r9, #42617	; 0xa679
    a4cc:	add	r9, r6, r9
    a4d0:	add	r9, r9, ip
    a4d4:	eor	fp, r3, r2
    a4d8:	and	fp, sl, fp
    a4dc:	eor	fp, fp, r2
    a4e0:	add	r9, r9, fp
    a4e4:	add	r9, sl, r9, ror #15
    a4e8:	ldr	ip, [r1, #60]	; 0x3c
    a4ec:	movw	r1, #2081	; 0x821
    a4f0:	movt	r1, #18868	; 0x49b4
    a4f4:	add	r1, ip, r1
    a4f8:	add	r2, r1, r2
    a4fc:	eor	fp, sl, r3
    a500:	and	fp, r9, fp
    a504:	eor	fp, fp, r3
    a508:	add	r2, r2, fp
    a50c:	add	r2, r9, r2, ror #10
    a510:	movw	r1, #9570	; 0x2562
    a514:	movt	r1, #63006	; 0xf61e
    a518:	ldr	fp, [sp, #8]
    a51c:	add	r1, fp, r1
    a520:	add	r3, r1, r3
    a524:	eor	fp, r2, r9
    a528:	and	fp, fp, sl
    a52c:	eor	fp, fp, r9
    a530:	add	r3, r3, fp
    a534:	add	r3, r2, r3, ror #27
    a538:	movw	r1, #45888	; 0xb340
    a53c:	movt	r1, #49216	; 0xc040
    a540:	ldr	fp, [sp, #28]
    a544:	add	r1, fp, r1
    a548:	add	r1, r1, sl
    a54c:	eor	fp, r3, r2
    a550:	and	fp, fp, r9
    a554:	eor	fp, fp, r2
    a558:	add	r1, r1, fp
    a55c:	add	r1, r3, r1, ror #23
    a560:	movw	sl, #23121	; 0x5a51
    a564:	movt	sl, #9822	; 0x265e
    a568:	ldr	fp, [sp, #40]	; 0x28
    a56c:	add	sl, fp, sl
    a570:	add	r9, sl, r9
    a574:	eor	fp, r1, r3
    a578:	and	fp, fp, r2
    a57c:	eor	fp, fp, r3
    a580:	add	r9, r9, fp
    a584:	add	r9, r1, r9, ror #18
    a588:	movw	sl, #51114	; 0xc7aa
    a58c:	movt	sl, #59830	; 0xe9b6
    a590:	add	sl, r8, sl
    a594:	add	r2, sl, r2
    a598:	eor	fp, r9, r1
    a59c:	and	fp, fp, r3
    a5a0:	eor	fp, fp, r1
    a5a4:	add	r2, r2, fp
    a5a8:	add	r2, r9, r2, ror #12
    a5ac:	movw	sl, #4189	; 0x105d
    a5b0:	movt	sl, #54831	; 0xd62f
    a5b4:	ldr	fp, [sp, #24]
    a5b8:	add	sl, fp, sl
    a5bc:	add	r3, sl, r3
    a5c0:	eor	fp, r2, r9
    a5c4:	and	fp, fp, r1
    a5c8:	eor	fp, fp, r9
    a5cc:	add	r3, r3, fp
    a5d0:	add	r3, r2, r3, ror #27
    a5d4:	movw	sl, #5203	; 0x1453
    a5d8:	movt	sl, #580	; 0x244
    a5dc:	add	sl, r4, sl
    a5e0:	add	r1, sl, r1
    a5e4:	eor	fp, r3, r2
    a5e8:	and	fp, fp, r9
    a5ec:	eor	fp, fp, r2
    a5f0:	add	r1, r1, fp
    a5f4:	add	r1, r3, r1, ror #23
    a5f8:	movw	sl, #59009	; 0xe681
    a5fc:	movt	sl, #55457	; 0xd8a1
    a600:	add	sl, ip, sl
    a604:	add	r9, sl, r9
    a608:	eor	fp, r1, r3
    a60c:	and	fp, fp, r2
    a610:	eor	fp, fp, r3
    a614:	add	r9, r9, fp
    a618:	add	r9, r1, r9, ror #18
    a61c:	movw	sl, #64456	; 0xfbc8
    a620:	movt	sl, #59347	; 0xe7d3
    a624:	ldr	fp, [sp, #20]
    a628:	add	sl, fp, sl
    a62c:	add	r2, sl, r2
    a630:	eor	fp, r9, r1
    a634:	and	fp, fp, r3
    a638:	eor	fp, fp, r1
    a63c:	add	r2, r2, fp
    a640:	add	r2, r9, r2, ror #12
    a644:	movw	sl, #52710	; 0xcde6
    a648:	movt	sl, #8673	; 0x21e1
    a64c:	ldr	fp, [sp, #36]	; 0x24
    a650:	add	sl, fp, sl
    a654:	add	r3, sl, r3
    a658:	eor	fp, r2, r9
    a65c:	and	fp, fp, r1
    a660:	eor	fp, fp, r9
    a664:	add	r3, r3, fp
    a668:	add	r3, r2, r3, ror #27
    a66c:	movw	sl, #2006	; 0x7d6
    a670:	movt	sl, #49975	; 0xc337
    a674:	add	sl, r6, sl
    a678:	add	r1, sl, r1
    a67c:	eor	fp, r3, r2
    a680:	and	fp, fp, r9
    a684:	eor	fp, fp, r2
    a688:	add	r1, r1, fp
    a68c:	add	r1, r3, r1, ror #23
    a690:	movw	sl, #3463	; 0xd87
    a694:	movt	sl, #62677	; 0xf4d5
    a698:	ldr	fp, [sp, #16]
    a69c:	add	sl, fp, sl
    a6a0:	add	r9, sl, r9
    a6a4:	eor	fp, r1, r3
    a6a8:	and	fp, fp, r2
    a6ac:	eor	fp, fp, r3
    a6b0:	add	r9, r9, fp
    a6b4:	add	r9, r1, r9, ror #18
    a6b8:	movw	sl, #5357	; 0x14ed
    a6bc:	movt	sl, #17754	; 0x455a
    a6c0:	ldr	fp, [sp, #32]
    a6c4:	add	sl, fp, sl
    a6c8:	add	r2, sl, r2
    a6cc:	eor	fp, r9, r1
    a6d0:	and	fp, fp, r3
    a6d4:	eor	fp, fp, r1
    a6d8:	add	r2, r2, fp
    a6dc:	add	r2, r9, r2, ror #12
    a6e0:	movw	sl, #59653	; 0xe905
    a6e4:	movt	sl, #43491	; 0xa9e3
    a6e8:	ldr	fp, [sp, #44]	; 0x2c
    a6ec:	add	sl, fp, sl
    a6f0:	add	r3, sl, r3
    a6f4:	eor	fp, r2, r9
    a6f8:	and	fp, fp, r1
    a6fc:	eor	fp, fp, r9
    a700:	add	r3, r3, fp
    a704:	add	r3, r2, r3, ror #27
    a708:	movw	sl, #41976	; 0xa3f8
    a70c:	movt	sl, #64751	; 0xfcef
    a710:	ldr	fp, [sp, #12]
    a714:	add	sl, fp, sl
    a718:	add	r1, sl, r1
    a71c:	eor	fp, r3, r2
    a720:	and	fp, fp, r9
    a724:	eor	fp, fp, r2
    a728:	add	r1, r1, fp
    a72c:	add	r1, r3, r1, ror #23
    a730:	movw	sl, #729	; 0x2d9
    a734:	movt	sl, #26479	; 0x676f
    a738:	add	sl, r7, sl
    a73c:	add	r9, sl, r9
    a740:	eor	fp, r1, r3
    a744:	and	fp, fp, r2
    a748:	eor	fp, fp, r3
    a74c:	add	r9, r9, fp
    a750:	add	r9, r1, r9, ror #18
    a754:	eor	sl, r9, r1
    a758:	str	sl, [sp, #4]
    a75c:	movw	fp, #19594	; 0x4c8a
    a760:	movt	fp, #36138	; 0x8d2a
    a764:	add	fp, r5, fp
    a768:	add	r2, fp, r2
    a76c:	and	fp, sl, r3
    a770:	eor	fp, fp, r1
    a774:	add	r2, r2, fp
    a778:	add	r2, r9, r2, ror #12
    a77c:	movw	fp, #14658	; 0x3942
    a780:	movt	fp, #65530	; 0xfffa
    a784:	ldr	sl, [sp, #24]
    a788:	add	fp, sl, fp
    a78c:	add	r3, fp, r3
    a790:	ldr	fp, [sp, #4]
    a794:	eor	sl, fp, r2
    a798:	add	sl, r3, sl
    a79c:	add	sl, r2, sl, ror #28
    a7a0:	movw	r3, #63105	; 0xf681
    a7a4:	movt	r3, #34673	; 0x8771
    a7a8:	ldr	fp, [sp, #32]
    a7ac:	add	r3, fp, r3
    a7b0:	add	r1, r3, r1
    a7b4:	eor	fp, r2, r9
    a7b8:	eor	fp, fp, sl
    a7bc:	add	r1, r1, fp
    a7c0:	add	r1, sl, r1, ror #21
    a7c4:	movw	r3, #24866	; 0x6122
    a7c8:	movt	r3, #28061	; 0x6d9d
    a7cc:	ldr	fp, [sp, #40]	; 0x28
    a7d0:	add	r3, fp, r3
    a7d4:	add	r9, r3, r9
    a7d8:	eor	fp, sl, r2
    a7dc:	eor	fp, fp, r1
    a7e0:	add	r9, r9, fp
    a7e4:	add	r9, r1, r9, ror #16
    a7e8:	movw	r3, #14348	; 0x380c
    a7ec:	movt	r3, #64997	; 0xfde5
    a7f0:	add	r3, r6, r3
    a7f4:	add	r2, r3, r2
    a7f8:	eor	fp, r1, sl
    a7fc:	eor	fp, fp, r9
    a800:	add	r2, r2, fp
    a804:	add	r2, r9, r2, ror #9
    a808:	movw	r3, #59972	; 0xea44
    a80c:	movt	r3, #42174	; 0xa4be
    a810:	ldr	fp, [sp, #8]
    a814:	add	r3, fp, r3
    a818:	add	sl, r3, sl
    a81c:	eor	fp, r9, r1
    a820:	eor	fp, fp, r2
    a824:	add	sl, sl, fp
    a828:	add	sl, r2, sl, ror #28
    a82c:	movw	r3, #53161	; 0xcfa9
    a830:	movt	r3, #19422	; 0x4bde
    a834:	ldr	fp, [sp, #20]
    a838:	add	r3, fp, r3
    a83c:	add	r1, r3, r1
    a840:	eor	fp, r2, r9
    a844:	eor	fp, fp, sl
    a848:	add	r1, r1, fp
    a84c:	add	r1, sl, r1, ror #21
    a850:	movw	r3, #19296	; 0x4b60
    a854:	movt	r3, #63163	; 0xf6bb
    a858:	add	r3, r7, r3
    a85c:	add	r3, r3, r9
    a860:	eor	fp, sl, r2
    a864:	eor	fp, fp, r1
    a868:	add	r3, r3, fp
    a86c:	add	r3, r1, r3, ror #16
    a870:	movw	r9, #48240	; 0xbc70
    a874:	movt	r9, #48831	; 0xbebf
    a878:	add	r9, r4, r9
    a87c:	add	r9, r9, r2
    a880:	eor	fp, r1, sl
    a884:	eor	fp, fp, r3
    a888:	add	r9, r9, fp
    a88c:	add	r9, r3, r9, ror #9
    a890:	movw	r2, #32454	; 0x7ec6
    a894:	movt	r2, #10395	; 0x289b
    a898:	ldr	fp, [sp, #44]	; 0x2c
    a89c:	add	r2, fp, r2
    a8a0:	add	sl, r2, sl
    a8a4:	eor	fp, r3, r1
    a8a8:	eor	fp, fp, r9
    a8ac:	add	sl, sl, fp
    a8b0:	add	sl, r9, sl, ror #28
    a8b4:	movw	r2, #10234	; 0x27fa
    a8b8:	movt	r2, #60065	; 0xeaa1
    a8bc:	add	r2, r8, r2
    a8c0:	add	r1, r2, r1
    a8c4:	eor	fp, r9, r3
    a8c8:	eor	fp, fp, sl
    a8cc:	add	r1, r1, fp
    a8d0:	add	r1, sl, r1, ror #21
    a8d4:	movw	fp, #12421	; 0x3085
    a8d8:	movt	fp, #54511	; 0xd4ef
    a8dc:	ldr	r2, [sp, #16]
    a8e0:	add	fp, r2, fp
    a8e4:	add	fp, fp, r3
    a8e8:	eor	r2, sl, r9
    a8ec:	eor	r2, r2, r1
    a8f0:	add	fp, fp, r2
    a8f4:	add	fp, r1, fp, ror #16
    a8f8:	movw	r3, #7429	; 0x1d05
    a8fc:	movt	r3, #1160	; 0x488
    a900:	ldr	r2, [sp, #28]
    a904:	add	r3, r2, r3
    a908:	add	r9, r3, r9
    a90c:	eor	r2, r1, sl
    a910:	eor	r2, r2, fp
    a914:	add	r9, r9, r2
    a918:	add	r9, fp, r9, ror #9
    a91c:	movw	r2, #53305	; 0xd039
    a920:	movt	r2, #55764	; 0xd9d4
    a924:	ldr	r3, [sp, #36]	; 0x24
    a928:	add	r2, r3, r2
    a92c:	add	r2, r2, sl
    a930:	eor	r3, fp, r1
    a934:	eor	r3, r3, r9
    a938:	add	r2, r2, r3
    a93c:	add	r2, r9, r2, ror #28
    a940:	movw	r3, #39397	; 0x99e5
    a944:	movt	r3, #59099	; 0xe6db
    a948:	add	r3, r5, r3
    a94c:	add	r1, r3, r1
    a950:	eor	sl, r9, fp
    a954:	eor	sl, sl, r2
    a958:	add	r1, r1, sl
    a95c:	add	r1, r2, r1, ror #21
    a960:	movw	r3, #31992	; 0x7cf8
    a964:	movt	r3, #8098	; 0x1fa2
    a968:	add	r3, ip, r3
    a96c:	add	fp, r3, fp
    a970:	eor	sl, r2, r9
    a974:	eor	sl, sl, r1
    a978:	add	fp, fp, sl
    a97c:	add	fp, r1, fp, ror #16
    a980:	movw	r3, #22117	; 0x5665
    a984:	movt	r3, #50348	; 0xc4ac
    a988:	ldr	sl, [sp, #12]
    a98c:	add	r3, sl, r3
    a990:	add	r3, r3, r9
    a994:	eor	sl, r1, r2
    a998:	eor	sl, sl, fp
    a99c:	add	r3, r3, sl
    a9a0:	add	r3, fp, r3, ror #9
    a9a4:	movw	r9, #8772	; 0x2244
    a9a8:	movt	r9, #62505	; 0xf429
    a9ac:	add	r9, r8, r9
    a9b0:	add	r2, r9, r2
    a9b4:	mvn	r8, r1
    a9b8:	orr	r8, r3, r8
    a9bc:	eor	r8, r8, fp
    a9c0:	add	r2, r2, r8
    a9c4:	add	r2, r3, r2, ror #26
    a9c8:	movw	r8, #65431	; 0xff97
    a9cc:	movt	r8, #17194	; 0x432a
    a9d0:	add	r8, r7, r8
    a9d4:	add	r1, r8, r1
    a9d8:	mvn	r7, fp
    a9dc:	orr	r7, r2, r7
    a9e0:	eor	r7, r7, r3
    a9e4:	add	r1, r1, r7
    a9e8:	add	r1, r2, r1, ror #22
    a9ec:	movw	r7, #9127	; 0x23a7
    a9f0:	movt	r7, #43924	; 0xab94
    a9f4:	add	r7, r6, r7
    a9f8:	add	r7, r7, fp
    a9fc:	mvn	r6, r3
    aa00:	orr	r6, r1, r6
    aa04:	eor	r6, r6, r2
    aa08:	add	r7, r7, r6
    aa0c:	add	r7, r1, r7, ror #17
    aa10:	movw	r6, #41017	; 0xa039
    aa14:	movt	r6, #64659	; 0xfc93
    aa18:	ldr	fp, [sp, #24]
    aa1c:	add	r6, fp, r6
    aa20:	add	r3, r6, r3
    aa24:	mvn	r8, r2
    aa28:	orr	r8, r7, r8
    aa2c:	eor	r8, r8, r1
    aa30:	add	r3, r3, r8
    aa34:	add	r3, r7, r3, ror #11
    aa38:	movw	r6, #22979	; 0x59c3
    aa3c:	movt	r6, #25947	; 0x655b
    aa40:	add	r6, r5, r6
    aa44:	add	r2, r6, r2
    aa48:	mvn	r5, r1
    aa4c:	orr	r5, r3, r5
    aa50:	eor	r5, r5, r7
    aa54:	add	r2, r2, r5
    aa58:	add	r2, r3, r2, ror #26
    aa5c:	movw	r5, #52370	; 0xcc92
    aa60:	movt	r5, #36620	; 0x8f0c
    aa64:	ldr	r6, [sp, #16]
    aa68:	add	r5, r6, r5
    aa6c:	add	r1, r5, r1
    aa70:	mvn	r6, r7
    aa74:	orr	r6, r2, r6
    aa78:	eor	r6, r6, r3
    aa7c:	add	r1, r1, r6
    aa80:	add	r1, r2, r1, ror #22
    aa84:	movw	r5, #62589	; 0xf47d
    aa88:	movt	r5, #65519	; 0xffef
    aa8c:	add	r5, r4, r5
    aa90:	add	r7, r5, r7
    aa94:	mvn	r4, r3
    aa98:	orr	r4, r1, r4
    aa9c:	eor	r4, r4, r2
    aaa0:	add	r7, r7, r4
    aaa4:	add	r7, r1, r7, ror #17
    aaa8:	movw	r4, #24017	; 0x5dd1
    aaac:	movt	r4, #34180	; 0x8584
    aab0:	ldr	r8, [sp, #8]
    aab4:	add	r4, r8, r4
    aab8:	add	r3, r4, r3
    aabc:	mvn	r5, r2
    aac0:	orr	r5, r7, r5
    aac4:	eor	r5, r5, r1
    aac8:	add	r3, r3, r5
    aacc:	add	r3, r7, r3, ror #11
    aad0:	movw	r4, #32335	; 0x7e4f
    aad4:	movt	r4, #28584	; 0x6fa8
    aad8:	ldr	r9, [sp, #32]
    aadc:	add	r4, r9, r4
    aae0:	add	r2, r4, r2
    aae4:	mvn	r5, r1
    aae8:	orr	r5, r3, r5
    aaec:	eor	r5, r5, r7
    aaf0:	add	r2, r2, r5
    aaf4:	add	r2, r3, r2, ror #26
    aaf8:	movw	r4, #59104	; 0xe6e0
    aafc:	movt	r4, #65068	; 0xfe2c
    ab00:	add	r4, ip, r4
    ab04:	add	r1, r4, r1
    ab08:	mvn	ip, r7
    ab0c:	orr	ip, r2, ip
    ab10:	eor	ip, ip, r3
    ab14:	add	r1, r1, ip
    ab18:	add	r1, r2, r1, ror #22
    ab1c:	movw	ip, #17172	; 0x4314
    ab20:	movt	ip, #41729	; 0xa301
    ab24:	ldr	sl, [sp, #28]
    ab28:	add	ip, sl, ip
    ab2c:	add	ip, ip, r7
    ab30:	mvn	r4, r3
    ab34:	orr	r4, r1, r4
    ab38:	eor	r4, r4, r2
    ab3c:	add	ip, ip, r4
    ab40:	add	ip, r1, ip, ror #17
    ab44:	movw	r4, #4513	; 0x11a1
    ab48:	movt	r4, #19976	; 0x4e08
    ab4c:	ldr	fp, [sp, #44]	; 0x2c
    ab50:	add	r4, fp, r4
    ab54:	add	r3, r4, r3
    ab58:	mvn	r5, r2
    ab5c:	orr	r5, ip, r5
    ab60:	eor	r5, r5, r1
    ab64:	add	r3, r3, r5
    ab68:	add	r3, ip, r3, ror #11
    ab6c:	movw	r4, #32386	; 0x7e82
    ab70:	movt	r4, #63315	; 0xf753
    ab74:	ldr	r5, [sp, #20]
    ab78:	add	r4, r5, r4
    ab7c:	add	r2, r4, r2
    ab80:	mvn	r5, r1
    ab84:	orr	r5, r3, r5
    ab88:	eor	r5, r5, ip
    ab8c:	add	r2, r2, r5
    ab90:	add	r2, r3, r2, ror #26
    ab94:	movw	r4, #62005	; 0xf235
    ab98:	movt	r4, #48442	; 0xbd3a
    ab9c:	ldr	r6, [sp, #40]	; 0x28
    aba0:	add	r4, r6, r4
    aba4:	add	r1, r4, r1
    aba8:	mvn	r5, ip
    abac:	orr	r5, r2, r5
    abb0:	eor	r5, r5, r3
    abb4:	add	r1, r1, r5
    abb8:	add	r1, r2, r1, ror #22
    abbc:	movw	r4, #53947	; 0xd2bb
    abc0:	movt	r4, #10967	; 0x2ad7
    abc4:	ldr	r8, [sp, #12]
    abc8:	add	r4, r8, r4
    abcc:	add	ip, r4, ip
    abd0:	mvn	r5, r3
    abd4:	orr	r5, r1, r5
    abd8:	eor	r5, r5, r2
    abdc:	add	ip, ip, r5
    abe0:	add	ip, r1, ip, ror #17
    abe4:	movw	r4, #54161	; 0xd391
    abe8:	movt	r4, #60294	; 0xeb86
    abec:	ldr	r9, [sp, #36]	; 0x24
    abf0:	add	r4, r9, r4
    abf4:	add	r3, r4, r3
    abf8:	mvn	r5, r2
    abfc:	orr	r5, ip, r5
    ac00:	eor	r5, r5, r1
    ac04:	add	r3, r3, r5
    ac08:	ldr	sl, [r0]
    ac0c:	add	r2, r2, sl
    ac10:	str	r2, [r0]
    ac14:	ldr	fp, [r0, #4]
    ac18:	add	r2, ip, fp
    ac1c:	add	r3, r2, r3, ror #11
    ac20:	str	r3, [r0, #4]
    ac24:	ldr	r2, [r0, #8]
    ac28:	add	ip, ip, r2
    ac2c:	str	ip, [r0, #8]
    ac30:	ldr	r3, [r0, #12]
    ac34:	add	r1, r1, r3
    ac38:	str	r1, [r0, #12]
    ac3c:	add	sp, sp, #48	; 0x30
    ac40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
    ac44:	bx	lr
    ac48:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ac4c:	mov	r6, r0
    ac50:	mov	r9, r1
    ac54:	mov	r8, r2
    ac58:	ldr	r3, [r0, #16]
    ac5c:	add	r2, r3, r2, lsl #3
    ac60:	str	r2, [r0, #16]
    ac64:	cmp	r3, r2
    ac68:	ldrhi	r2, [r0, #20]
    ac6c:	addhi	r2, r2, #1
    ac70:	strhi	r2, [r0, #20]
    ac74:	ldr	r2, [r0, #20]
    ac78:	add	r2, r2, r8, lsr #29
    ac7c:	str	r2, [r0, #20]
    ac80:	ubfx	r3, r3, #3, #6
    ac84:	cmp	r3, #0
    ac88:	beq	ace0 <tcgetattr@plt+0x2054>
    ac8c:	add	r0, r3, #24
    ac90:	add	r0, r6, r0
    ac94:	rsb	r4, r3, #64	; 0x40
    ac98:	cmp	r8, r4
    ac9c:	bcs	acac <tcgetattr@plt+0x2020>
    aca0:	mov	r2, r8
    aca4:	bl	8b48 <memcpy@plt>
    aca8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    acac:	mov	r2, r4
    acb0:	bl	8b48 <memcpy@plt>
    acb4:	ldr	r3, [r6, #88]	; 0x58
    acb8:	cmp	r3, #0
    acbc:	beq	accc <tcgetattr@plt+0x2040>
    acc0:	add	r0, r6, #24
    acc4:	mov	r1, #16
    acc8:	bl	a1d4 <tcgetattr@plt+0x1548>
    accc:	mov	r0, r6
    acd0:	add	r1, r6, #24
    acd4:	bl	a244 <tcgetattr@plt+0x15b8>
    acd8:	add	r9, r9, r4
    acdc:	rsb	r8, r4, r8
    ace0:	cmp	r8, #63	; 0x3f
    ace4:	bls	ad7c <tcgetattr@plt+0x20f0>
    ace8:	mov	r5, r8
    acec:	mov	r4, r9
    acf0:	add	r7, r6, #24
    acf4:	mov	sl, #16
    acf8:	mov	r3, r4
    acfc:	mov	r2, r7
    ad00:	add	r1, r4, #64	; 0x40
    ad04:	ldr	fp, [r3]
    ad08:	ldr	lr, [r3, #4]
    ad0c:	ldr	ip, [r3, #8]
    ad10:	ldr	r0, [r3, #12]
    ad14:	str	fp, [r2]
    ad18:	str	lr, [r2, #4]
    ad1c:	str	ip, [r2, #8]
    ad20:	str	r0, [r2, #12]
    ad24:	add	r3, r3, #16
    ad28:	add	r2, r2, #16
    ad2c:	cmp	r3, r1
    ad30:	bne	ad04 <tcgetattr@plt+0x2078>
    ad34:	ldr	r3, [r6, #88]	; 0x58
    ad38:	cmp	r3, #0
    ad3c:	beq	ad4c <tcgetattr@plt+0x20c0>
    ad40:	mov	r0, r7
    ad44:	mov	r1, sl
    ad48:	bl	a1d4 <tcgetattr@plt+0x1548>
    ad4c:	mov	r0, r6
    ad50:	mov	r1, r7
    ad54:	bl	a244 <tcgetattr@plt+0x15b8>
    ad58:	add	r4, r4, #64	; 0x40
    ad5c:	sub	r5, r5, #64	; 0x40
    ad60:	cmp	r5, #63	; 0x3f
    ad64:	bhi	acf8 <tcgetattr@plt+0x206c>
    ad68:	sub	r3, r8, #64	; 0x40
    ad6c:	bic	r3, r3, #63	; 0x3f
    ad70:	add	r3, r3, #64	; 0x40
    ad74:	add	r9, r9, r3
    ad78:	and	r8, r8, #63	; 0x3f
    ad7c:	add	r0, r6, #24
    ad80:	mov	r1, r9
    ad84:	mov	r2, r8
    ad88:	bl	8b48 <memcpy@plt>
    ad8c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ad90:	push	{r4, r5, r6, lr}
    ad94:	mov	r5, r0
    ad98:	mov	r4, r1
    ad9c:	ldr	r3, [r1, #16]
    ada0:	ubfx	r3, r3, #3, #6
    ada4:	add	r0, r1, r3
    ada8:	add	r0, r0, #25
    adac:	add	r2, r1, r3
    adb0:	mvn	r1, #127	; 0x7f
    adb4:	strb	r1, [r2, #24]
    adb8:	rsb	r2, r3, #63	; 0x3f
    adbc:	cmp	r2, #7
    adc0:	bhi	ae08 <tcgetattr@plt+0x217c>
    adc4:	mov	r1, #0
    adc8:	bl	8c14 <memset@plt>
    adcc:	ldr	r3, [r4, #88]	; 0x58
    add0:	cmp	r3, #0
    add4:	beq	ade4 <tcgetattr@plt+0x2158>
    add8:	add	r0, r4, #24
    addc:	mov	r1, #16
    ade0:	bl	a1d4 <tcgetattr@plt+0x1548>
    ade4:	add	r6, r4, #24
    ade8:	mov	r0, r4
    adec:	mov	r1, r6
    adf0:	bl	a244 <tcgetattr@plt+0x15b8>
    adf4:	mov	r0, r6
    adf8:	mov	r1, #0
    adfc:	mov	r2, #56	; 0x38
    ae00:	bl	8c14 <memset@plt>
    ae04:	b	ae14 <tcgetattr@plt+0x2188>
    ae08:	mov	r1, #0
    ae0c:	rsb	r2, r3, #55	; 0x37
    ae10:	bl	8c14 <memset@plt>
    ae14:	ldr	r3, [r4, #88]	; 0x58
    ae18:	cmp	r3, #0
    ae1c:	beq	ae2c <tcgetattr@plt+0x21a0>
    ae20:	add	r0, r4, #24
    ae24:	mov	r1, #14
    ae28:	bl	a1d4 <tcgetattr@plt+0x1548>
    ae2c:	mov	r3, r4
    ae30:	ldr	r2, [r3, #16]!
    ae34:	ldr	r3, [r3, #4]
    ae38:	str	r2, [r4, #80]	; 0x50
    ae3c:	str	r3, [r4, #84]	; 0x54
    ae40:	mov	r6, r4
    ae44:	mov	r0, r4
    ae48:	add	r1, r4, #24
    ae4c:	bl	a244 <tcgetattr@plt+0x15b8>
    ae50:	ldr	r3, [r4, #88]	; 0x58
    ae54:	cmp	r3, #0
    ae58:	beq	ae68 <tcgetattr@plt+0x21dc>
    ae5c:	mov	r0, r4
    ae60:	mov	r1, #4
    ae64:	bl	a1d4 <tcgetattr@plt+0x1548>
    ae68:	ldr	r0, [r6]
    ae6c:	ldr	r1, [r6, #4]
    ae70:	ldr	r2, [r6, #8]
    ae74:	ldr	r3, [r6, #12]
    ae78:	str	r0, [r5]
    ae7c:	str	r1, [r5, #4]
    ae80:	str	r2, [r5, #8]
    ae84:	str	r3, [r5, #12]
    ae88:	mov	r0, r4
    ae8c:	mov	r1, #0
    ae90:	mov	r2, #92	; 0x5c
    ae94:	bl	8c14 <memset@plt>
    ae98:	pop	{r4, r5, r6, pc}
    ae9c:	eor	r1, r1, #-2147483648	; 0x80000000
    aea0:	b	aea8 <tcgetattr@plt+0x221c>
    aea4:	eor	r3, r3, #-2147483648	; 0x80000000
    aea8:	push	{r4, r5, lr}
    aeac:	lsl	r4, r1, #1
    aeb0:	lsl	r5, r3, #1
    aeb4:	teq	r4, r5
    aeb8:	teqeq	r0, r2
    aebc:	orrsne	ip, r4, r0
    aec0:	orrsne	ip, r5, r2
    aec4:	mvnsne	ip, r4, asr #21
    aec8:	mvnsne	ip, r5, asr #21
    aecc:	beq	b0b8 <tcgetattr@plt+0x242c>
    aed0:	lsr	r4, r4, #21
    aed4:	rsbs	r5, r4, r5, lsr #21
    aed8:	rsblt	r5, r5, #0
    aedc:	ble	aefc <tcgetattr@plt+0x2270>
    aee0:	add	r4, r4, r5
    aee4:	eor	r2, r0, r2
    aee8:	eor	r3, r1, r3
    aeec:	eor	r0, r2, r0
    aef0:	eor	r1, r3, r1
    aef4:	eor	r2, r0, r2
    aef8:	eor	r3, r1, r3
    aefc:	cmp	r5, #54	; 0x36
    af00:	pophi	{r4, r5, pc}
    af04:	tst	r1, #-2147483648	; 0x80000000
    af08:	lsl	r1, r1, #12
    af0c:	mov	ip, #1048576	; 0x100000
    af10:	orr	r1, ip, r1, lsr #12
    af14:	beq	af20 <tcgetattr@plt+0x2294>
    af18:	rsbs	r0, r0, #0
    af1c:	rsc	r1, r1, #0
    af20:	tst	r3, #-2147483648	; 0x80000000
    af24:	lsl	r3, r3, #12
    af28:	orr	r3, ip, r3, lsr #12
    af2c:	beq	af38 <tcgetattr@plt+0x22ac>
    af30:	rsbs	r2, r2, #0
    af34:	rsc	r3, r3, #0
    af38:	teq	r4, r5
    af3c:	beq	b0a0 <tcgetattr@plt+0x2414>
    af40:	sub	r4, r4, #1
    af44:	rsbs	lr, r5, #32
    af48:	blt	af64 <tcgetattr@plt+0x22d8>
    af4c:	lsl	ip, r2, lr
    af50:	adds	r0, r0, r2, lsr r5
    af54:	adc	r1, r1, #0
    af58:	adds	r0, r0, r3, lsl lr
    af5c:	adcs	r1, r1, r3, asr r5
    af60:	b	af80 <tcgetattr@plt+0x22f4>
    af64:	sub	r5, r5, #32
    af68:	add	lr, lr, #32
    af6c:	cmp	r2, #1
    af70:	lsl	ip, r3, lr
    af74:	orrcs	ip, ip, #2
    af78:	adds	r0, r0, r3, asr r5
    af7c:	adcs	r1, r1, r3, asr #31
    af80:	and	r5, r1, #-2147483648	; 0x80000000
    af84:	bpl	af94 <tcgetattr@plt+0x2308>
    af88:	rsbs	ip, ip, #0
    af8c:	rscs	r0, r0, #0
    af90:	rsc	r1, r1, #0
    af94:	cmp	r1, #1048576	; 0x100000
    af98:	bcc	afd8 <tcgetattr@plt+0x234c>
    af9c:	cmp	r1, #2097152	; 0x200000
    afa0:	bcc	afc0 <tcgetattr@plt+0x2334>
    afa4:	lsrs	r1, r1, #1
    afa8:	rrxs	r0, r0
    afac:	rrx	ip, ip
    afb0:	add	r4, r4, #1
    afb4:	lsl	r2, r4, #21
    afb8:	cmn	r2, #4194304	; 0x400000
    afbc:	bcs	b118 <tcgetattr@plt+0x248c>
    afc0:	cmp	ip, #-2147483648	; 0x80000000
    afc4:	lsrseq	ip, r0, #1
    afc8:	adcs	r0, r0, #0
    afcc:	adc	r1, r1, r4, lsl #20
    afd0:	orr	r1, r1, r5
    afd4:	pop	{r4, r5, pc}
    afd8:	lsls	ip, ip, #1
    afdc:	adcs	r0, r0, r0
    afe0:	adc	r1, r1, r1
    afe4:	tst	r1, #1048576	; 0x100000
    afe8:	sub	r4, r4, #1
    afec:	bne	afc0 <tcgetattr@plt+0x2334>
    aff0:	teq	r1, #0
    aff4:	moveq	r1, r0
    aff8:	moveq	r0, #0
    affc:	clz	r3, r1
    b000:	addeq	r3, r3, #32
    b004:	sub	r3, r3, #11
    b008:	subs	r2, r3, #32
    b00c:	bge	b030 <tcgetattr@plt+0x23a4>
    b010:	adds	r2, r2, #12
    b014:	ble	b02c <tcgetattr@plt+0x23a0>
    b018:	add	ip, r2, #20
    b01c:	rsb	r2, r2, #12
    b020:	lsl	r0, r1, ip
    b024:	lsr	r1, r1, r2
    b028:	b	b040 <tcgetattr@plt+0x23b4>
    b02c:	add	r2, r2, #20
    b030:	rsble	ip, r2, #32
    b034:	lsl	r1, r1, r2
    b038:	orrle	r1, r1, r0, lsr ip
    b03c:	lslle	r0, r0, r2
    b040:	subs	r4, r4, r3
    b044:	addge	r1, r1, r4, lsl #20
    b048:	orrge	r1, r1, r5
    b04c:	popge	{r4, r5, pc}
    b050:	mvn	r4, r4
    b054:	subs	r4, r4, #31
    b058:	bge	b094 <tcgetattr@plt+0x2408>
    b05c:	adds	r4, r4, #12
    b060:	bgt	b07c <tcgetattr@plt+0x23f0>
    b064:	add	r4, r4, #20
    b068:	rsb	r2, r4, #32
    b06c:	lsr	r0, r0, r4
    b070:	orr	r0, r0, r1, lsl r2
    b074:	orr	r1, r5, r1, lsr r4
    b078:	pop	{r4, r5, pc}
    b07c:	rsb	r4, r4, #12
    b080:	rsb	r2, r4, #32
    b084:	lsr	r0, r0, r2
    b088:	orr	r0, r0, r1, lsl r4
    b08c:	mov	r1, r5
    b090:	pop	{r4, r5, pc}
    b094:	lsr	r0, r1, r4
    b098:	mov	r1, r5
    b09c:	pop	{r4, r5, pc}
    b0a0:	teq	r4, #0
    b0a4:	eor	r3, r3, #1048576	; 0x100000
    b0a8:	eoreq	r1, r1, #1048576	; 0x100000
    b0ac:	addeq	r4, r4, #1
    b0b0:	subne	r5, r5, #1
    b0b4:	b	af40 <tcgetattr@plt+0x22b4>
    b0b8:	mvns	ip, r4, asr #21
    b0bc:	mvnsne	ip, r5, asr #21
    b0c0:	beq	b128 <tcgetattr@plt+0x249c>
    b0c4:	teq	r4, r5
    b0c8:	teqeq	r0, r2
    b0cc:	beq	b0e0 <tcgetattr@plt+0x2454>
    b0d0:	orrs	ip, r4, r0
    b0d4:	moveq	r1, r3
    b0d8:	moveq	r0, r2
    b0dc:	pop	{r4, r5, pc}
    b0e0:	teq	r1, r3
    b0e4:	movne	r1, #0
    b0e8:	movne	r0, #0
    b0ec:	popne	{r4, r5, pc}
    b0f0:	lsrs	ip, r4, #21
    b0f4:	bne	b108 <tcgetattr@plt+0x247c>
    b0f8:	lsls	r0, r0, #1
    b0fc:	adcs	r1, r1, r1
    b100:	orrcs	r1, r1, #-2147483648	; 0x80000000
    b104:	pop	{r4, r5, pc}
    b108:	adds	r4, r4, #4194304	; 0x400000
    b10c:	addcc	r1, r1, #1048576	; 0x100000
    b110:	popcc	{r4, r5, pc}
    b114:	and	r5, r1, #-2147483648	; 0x80000000
    b118:	orr	r1, r5, #2130706432	; 0x7f000000
    b11c:	orr	r1, r1, #15728640	; 0xf00000
    b120:	mov	r0, #0
    b124:	pop	{r4, r5, pc}
    b128:	mvns	ip, r4, asr #21
    b12c:	movne	r1, r3
    b130:	movne	r0, r2
    b134:	mvnseq	ip, r5, asr #21
    b138:	movne	r3, r1
    b13c:	movne	r2, r0
    b140:	orrs	r4, r0, r1, lsl #12
    b144:	orrseq	r5, r2, r3, lsl #12
    b148:	teqeq	r1, r3
    b14c:	orrne	r1, r1, #524288	; 0x80000
    b150:	pop	{r4, r5, pc}
    b154:	teq	r0, #0
    b158:	moveq	r1, #0
    b15c:	bxeq	lr
    b160:	push	{r4, r5, lr}
    b164:	mov	r4, #1024	; 0x400
    b168:	add	r4, r4, #50	; 0x32
    b16c:	mov	r5, #0
    b170:	mov	r1, #0
    b174:	b	aff0 <tcgetattr@plt+0x2364>
    b178:	teq	r0, #0
    b17c:	moveq	r1, #0
    b180:	bxeq	lr
    b184:	push	{r4, r5, lr}
    b188:	mov	r4, #1024	; 0x400
    b18c:	add	r4, r4, #50	; 0x32
    b190:	ands	r5, r0, #-2147483648	; 0x80000000
    b194:	rsbmi	r0, r0, #0
    b198:	mov	r1, #0
    b19c:	b	aff0 <tcgetattr@plt+0x2364>
    b1a0:	lsls	r2, r0, #1
    b1a4:	asr	r1, r2, #3
    b1a8:	rrx	r1, r1
    b1ac:	lsl	r0, r2, #28
    b1b0:	andsne	r3, r2, #-16777216	; 0xff000000
    b1b4:	teqne	r3, #-16777216	; 0xff000000
    b1b8:	eorne	r1, r1, #939524096	; 0x38000000
    b1bc:	bxne	lr
    b1c0:	teq	r2, #0
    b1c4:	teqne	r3, #-16777216	; 0xff000000
    b1c8:	bxeq	lr
    b1cc:	push	{r4, r5, lr}
    b1d0:	mov	r4, #896	; 0x380
    b1d4:	and	r5, r1, #-2147483648	; 0x80000000
    b1d8:	bic	r1, r1, #-2147483648	; 0x80000000
    b1dc:	b	aff0 <tcgetattr@plt+0x2364>
    b1e0:	orrs	r2, r0, r1
    b1e4:	bxeq	lr
    b1e8:	push	{r4, r5, lr}
    b1ec:	mov	r5, #0
    b1f0:	b	b210 <tcgetattr@plt+0x2584>
    b1f4:	orrs	r2, r0, r1
    b1f8:	bxeq	lr
    b1fc:	push	{r4, r5, lr}
    b200:	ands	r5, r1, #-2147483648	; 0x80000000
    b204:	bpl	b210 <tcgetattr@plt+0x2584>
    b208:	rsbs	r0, r0, #0
    b20c:	rsc	r1, r1, #0
    b210:	mov	r4, #1024	; 0x400
    b214:	add	r4, r4, #50	; 0x32
    b218:	lsrs	ip, r1, #22
    b21c:	beq	af94 <tcgetattr@plt+0x2308>
    b220:	mov	r2, #3
    b224:	lsrs	ip, ip, #3
    b228:	addne	r2, r2, #3
    b22c:	lsrs	ip, ip, #3
    b230:	addne	r2, r2, #3
    b234:	add	r2, r2, ip, lsr #3
    b238:	rsb	r3, r2, #32
    b23c:	lsl	ip, r0, r3
    b240:	lsr	r0, r0, r2
    b244:	orr	r0, r0, r1, lsl r3
    b248:	lsr	r1, r1, r2
    b24c:	add	r4, r4, r2
    b250:	b	af94 <tcgetattr@plt+0x2308>
    b254:	cmp	r3, #0
    b258:	cmpeq	r2, #0
    b25c:	bne	b280 <tcgetattr@plt+0x25f4>
    b260:	cmp	r1, #0
    b264:	movlt	r1, #-2147483648	; 0x80000000
    b268:	movlt	r0, #0
    b26c:	blt	b27c <tcgetattr@plt+0x25f0>
    b270:	cmpeq	r0, #0
    b274:	mvnne	r1, #-2147483648	; 0x80000000
    b278:	mvnne	r0, #0
    b27c:	b	b29c <tcgetattr@plt+0x2610>
    b280:	sub	sp, sp, #8
    b284:	push	{sp, lr}
    b288:	bl	b2ac <tcgetattr@plt+0x2620>
    b28c:	ldr	lr, [sp, #4]
    b290:	add	sp, sp, #8
    b294:	pop	{r2, r3}
    b298:	bx	lr
    b29c:	push	{r1, lr}
    b2a0:	mov	r0, #8
    b2a4:	bl	8adc <raise@plt>
    b2a8:	pop	{r1, pc}
    b2ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    b2b0:	mov	r8, r2
    b2b4:	mov	r6, r0
    b2b8:	mov	r7, r1
    b2bc:	mov	sl, r3
    b2c0:	ldr	r9, [sp, #32]
    b2c4:	bl	b324 <tcgetattr@plt+0x2698>
    b2c8:	umull	r4, r5, r8, r0
    b2cc:	mul	r8, r8, r1
    b2d0:	mla	r2, r0, sl, r8
    b2d4:	add	r5, r2, r5
    b2d8:	subs	r4, r6, r4
    b2dc:	sbc	r5, r7, r5
    b2e0:	strd	r4, [r9]
    b2e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    b2e8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    b2ec:	mov	r8, r2
    b2f0:	mov	r6, r0
    b2f4:	mov	r7, r1
    b2f8:	mov	r5, r3
    b2fc:	ldr	r9, [sp, #32]
    b300:	bl	b7b0 <tcgetattr@plt+0x2b24>
    b304:	mul	r3, r0, r5
    b308:	umull	r4, r5, r0, r8
    b30c:	mla	r8, r8, r1, r3
    b310:	add	r5, r8, r5
    b314:	subs	r4, r6, r4
    b318:	sbc	r5, r7, r5
    b31c:	strd	r4, [r9]
    b320:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    b324:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b328:	rsbs	r4, r0, #0
    b32c:	rsc	r5, r1, #0
    b330:	cmp	r1, #0
    b334:	mvn	r6, #0
    b338:	sub	sp, sp, #12
    b33c:	movge	r4, r0
    b340:	movge	r5, r1
    b344:	movge	r6, #0
    b348:	cmp	r3, #0
    b34c:	blt	b584 <tcgetattr@plt+0x28f8>
    b350:	cmp	r3, #0
    b354:	mov	sl, r4
    b358:	mov	ip, r5
    b35c:	mov	r0, r2
    b360:	mov	r1, r3
    b364:	mov	r8, r2
    b368:	mov	r7, r4
    b36c:	mov	r9, r5
    b370:	bne	b468 <tcgetattr@plt+0x27dc>
    b374:	cmp	r2, r5
    b378:	bls	b4a4 <tcgetattr@plt+0x2818>
    b37c:	clz	r3, r2
    b380:	cmp	r3, #0
    b384:	rsbne	r2, r3, #32
    b388:	lslne	r8, r0, r3
    b38c:	lsrne	r2, r4, r2
    b390:	lslne	r7, r4, r3
    b394:	orrne	r9, r2, r5, lsl r3
    b398:	lsr	r4, r8, #16
    b39c:	uxth	sl, r8
    b3a0:	mov	r1, r4
    b3a4:	mov	r0, r9
    b3a8:	bl	bbe0 <tcgetattr@plt+0x2f54>
    b3ac:	mov	r1, r4
    b3b0:	mov	fp, r0
    b3b4:	mov	r0, r9
    b3b8:	bl	bdcc <tcgetattr@plt+0x3140>
    b3bc:	mul	r0, sl, fp
    b3c0:	lsr	r2, r7, #16
    b3c4:	orr	r1, r2, r1, lsl #16
    b3c8:	cmp	r0, r1
    b3cc:	bls	b3f0 <tcgetattr@plt+0x2764>
    b3d0:	adds	r1, r1, r8
    b3d4:	sub	r3, fp, #1
    b3d8:	bcs	b3ec <tcgetattr@plt+0x2760>
    b3dc:	cmp	r0, r1
    b3e0:	subhi	fp, fp, #2
    b3e4:	addhi	r1, r1, r8
    b3e8:	bhi	b3f0 <tcgetattr@plt+0x2764>
    b3ec:	mov	fp, r3
    b3f0:	rsb	r9, r0, r1
    b3f4:	mov	r1, r4
    b3f8:	uxth	r7, r7
    b3fc:	mov	r0, r9
    b400:	bl	bbe0 <tcgetattr@plt+0x2f54>
    b404:	mov	r1, r4
    b408:	mov	r5, r0
    b40c:	mov	r0, r9
    b410:	bl	bdcc <tcgetattr@plt+0x3140>
    b414:	mul	sl, sl, r5
    b418:	orr	r1, r7, r1, lsl #16
    b41c:	cmp	sl, r1
    b420:	bls	b440 <tcgetattr@plt+0x27b4>
    b424:	adds	r8, r1, r8
    b428:	sub	r3, r5, #1
    b42c:	bcs	b43c <tcgetattr@plt+0x27b0>
    b430:	cmp	sl, r8
    b434:	subhi	r5, r5, #2
    b438:	bhi	b440 <tcgetattr@plt+0x27b4>
    b43c:	mov	r5, r3
    b440:	orr	r3, r5, fp, lsl #16
    b444:	mov	r4, #0
    b448:	cmp	r6, #0
    b44c:	mov	r0, r3
    b450:	mov	r1, r4
    b454:	beq	b460 <tcgetattr@plt+0x27d4>
    b458:	rsbs	r0, r0, #0
    b45c:	rsc	r1, r1, #0
    b460:	add	sp, sp, #12
    b464:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b468:	cmp	r3, r5
    b46c:	movhi	r4, #0
    b470:	movhi	r3, r4
    b474:	bhi	b448 <tcgetattr@plt+0x27bc>
    b478:	clz	r5, r1
    b47c:	cmp	r5, #0
    b480:	bne	b670 <tcgetattr@plt+0x29e4>
    b484:	cmp	r1, ip
    b488:	cmpcs	r2, sl
    b48c:	movhi	r4, #0
    b490:	movls	r4, #1
    b494:	movls	r3, #1
    b498:	movls	r4, r5
    b49c:	movhi	r3, r4
    b4a0:	b	b448 <tcgetattr@plt+0x27bc>
    b4a4:	cmp	r2, #0
    b4a8:	bne	b4bc <tcgetattr@plt+0x2830>
    b4ac:	mov	r1, r2
    b4b0:	mov	r0, #1
    b4b4:	bl	bbe0 <tcgetattr@plt+0x2f54>
    b4b8:	mov	r8, r0
    b4bc:	clz	r3, r8
    b4c0:	cmp	r3, #0
    b4c4:	bne	b594 <tcgetattr@plt+0x2908>
    b4c8:	rsb	r9, r8, r9
    b4cc:	lsr	r5, r8, #16
    b4d0:	uxth	sl, r8
    b4d4:	mov	r4, #1
    b4d8:	mov	r1, r5
    b4dc:	mov	r0, r9
    b4e0:	bl	bbe0 <tcgetattr@plt+0x2f54>
    b4e4:	mov	r1, r5
    b4e8:	mov	fp, r0
    b4ec:	mov	r0, r9
    b4f0:	bl	bdcc <tcgetattr@plt+0x3140>
    b4f4:	mul	r0, sl, fp
    b4f8:	lsr	r2, r7, #16
    b4fc:	orr	r1, r2, r1, lsl #16
    b500:	cmp	r0, r1
    b504:	bls	b524 <tcgetattr@plt+0x2898>
    b508:	adds	r1, r1, r8
    b50c:	sub	r3, fp, #1
    b510:	bcs	b790 <tcgetattr@plt+0x2b04>
    b514:	cmp	r0, r1
    b518:	subhi	fp, fp, #2
    b51c:	addhi	r1, r1, r8
    b520:	bls	b790 <tcgetattr@plt+0x2b04>
    b524:	rsb	r2, r0, r1
    b528:	mov	r1, r5
    b52c:	str	r2, [sp]
    b530:	uxth	r7, r7
    b534:	mov	r0, r2
    b538:	bl	bbe0 <tcgetattr@plt+0x2f54>
    b53c:	ldr	r2, [sp]
    b540:	mov	r1, r5
    b544:	mov	r9, r0
    b548:	mov	r0, r2
    b54c:	bl	bdcc <tcgetattr@plt+0x3140>
    b550:	mul	sl, sl, r9
    b554:	orr	r1, r7, r1, lsl #16
    b558:	cmp	sl, r1
    b55c:	bls	b57c <tcgetattr@plt+0x28f0>
    b560:	adds	r8, r1, r8
    b564:	sub	r3, r9, #1
    b568:	bcs	b578 <tcgetattr@plt+0x28ec>
    b56c:	cmp	sl, r8
    b570:	subhi	r9, r9, #2
    b574:	bhi	b57c <tcgetattr@plt+0x28f0>
    b578:	mov	r9, r3
    b57c:	orr	r3, r9, fp, lsl #16
    b580:	b	b448 <tcgetattr@plt+0x27bc>
    b584:	mvn	r6, r6
    b588:	rsbs	r2, r2, #0
    b58c:	rsc	r3, r3, #0
    b590:	b	b350 <tcgetattr@plt+0x26c4>
    b594:	lsl	r8, r8, r3
    b598:	rsb	fp, r3, #32
    b59c:	lsr	r4, r9, fp
    b5a0:	lsr	fp, r7, fp
    b5a4:	lsr	r5, r8, #16
    b5a8:	orr	fp, fp, r9, lsl r3
    b5ac:	mov	r0, r4
    b5b0:	lsl	r7, r7, r3
    b5b4:	mov	r1, r5
    b5b8:	uxth	sl, r8
    b5bc:	bl	bbe0 <tcgetattr@plt+0x2f54>
    b5c0:	mov	r1, r5
    b5c4:	mov	r3, r0
    b5c8:	mov	r0, r4
    b5cc:	str	r3, [sp]
    b5d0:	bl	bdcc <tcgetattr@plt+0x3140>
    b5d4:	ldr	r3, [sp]
    b5d8:	lsr	r2, fp, #16
    b5dc:	mul	r0, sl, r3
    b5e0:	orr	r1, r2, r1, lsl #16
    b5e4:	cmp	r0, r1
    b5e8:	bls	b608 <tcgetattr@plt+0x297c>
    b5ec:	adds	r1, r1, r8
    b5f0:	sub	r2, r3, #1
    b5f4:	bcs	b7a8 <tcgetattr@plt+0x2b1c>
    b5f8:	cmp	r0, r1
    b5fc:	subhi	r3, r3, #2
    b600:	addhi	r1, r1, r8
    b604:	bls	b7a8 <tcgetattr@plt+0x2b1c>
    b608:	rsb	r9, r0, r1
    b60c:	mov	r1, r5
    b610:	str	r3, [sp]
    b614:	uxth	fp, fp
    b618:	mov	r0, r9
    b61c:	bl	bbe0 <tcgetattr@plt+0x2f54>
    b620:	mov	r1, r5
    b624:	mov	r4, r0
    b628:	mov	r0, r9
    b62c:	bl	bdcc <tcgetattr@plt+0x3140>
    b630:	mul	r9, sl, r4
    b634:	ldr	r3, [sp]
    b638:	orr	r1, fp, r1, lsl #16
    b63c:	cmp	r9, r1
    b640:	bls	b664 <tcgetattr@plt+0x29d8>
    b644:	adds	r1, r1, r8
    b648:	sub	r2, r4, #1
    b64c:	bcs	b660 <tcgetattr@plt+0x29d4>
    b650:	cmp	r9, r1
    b654:	subhi	r4, r4, #2
    b658:	addhi	r1, r1, r8
    b65c:	bhi	b664 <tcgetattr@plt+0x29d8>
    b660:	mov	r4, r2
    b664:	rsb	r9, r9, r1
    b668:	orr	r4, r4, r3, lsl #16
    b66c:	b	b4d8 <tcgetattr@plt+0x284c>
    b670:	rsb	sl, r5, #32
    b674:	lsl	r3, r2, r5
    b678:	lsr	r0, r2, sl
    b67c:	lsr	r2, ip, sl
    b680:	orr	r4, r0, r1, lsl r5
    b684:	lsr	sl, r7, sl
    b688:	mov	r0, r2
    b68c:	orr	sl, sl, ip, lsl r5
    b690:	lsr	r9, r4, #16
    b694:	str	r3, [sp, #4]
    b698:	str	r2, [sp]
    b69c:	uxth	fp, r4
    b6a0:	mov	r1, r9
    b6a4:	bl	bbe0 <tcgetattr@plt+0x2f54>
    b6a8:	ldr	r2, [sp]
    b6ac:	mov	r1, r9
    b6b0:	mov	r8, r0
    b6b4:	mov	r0, r2
    b6b8:	bl	bdcc <tcgetattr@plt+0x3140>
    b6bc:	mul	r0, fp, r8
    b6c0:	lsr	r2, sl, #16
    b6c4:	orr	r1, r2, r1, lsl #16
    b6c8:	cmp	r0, r1
    b6cc:	bls	b6ec <tcgetattr@plt+0x2a60>
    b6d0:	adds	r1, r1, r4
    b6d4:	sub	r2, r8, #1
    b6d8:	bcs	b7a0 <tcgetattr@plt+0x2b14>
    b6dc:	cmp	r0, r1
    b6e0:	subhi	r8, r8, #2
    b6e4:	addhi	r1, r1, r4
    b6e8:	bls	b7a0 <tcgetattr@plt+0x2b14>
    b6ec:	rsb	ip, r0, r1
    b6f0:	mov	r1, r9
    b6f4:	str	ip, [sp]
    b6f8:	mov	r0, ip
    b6fc:	bl	bbe0 <tcgetattr@plt+0x2f54>
    b700:	ldr	ip, [sp]
    b704:	mov	r1, r9
    b708:	mov	r2, r0
    b70c:	mov	r0, ip
    b710:	str	r2, [sp]
    b714:	bl	bdcc <tcgetattr@plt+0x3140>
    b718:	ldr	r2, [sp]
    b71c:	uxth	ip, sl
    b720:	mul	fp, fp, r2
    b724:	orr	ip, ip, r1, lsl #16
    b728:	cmp	fp, ip
    b72c:	bls	b74c <tcgetattr@plt+0x2ac0>
    b730:	adds	ip, ip, r4
    b734:	sub	r1, r2, #1
    b738:	bcs	b798 <tcgetattr@plt+0x2b0c>
    b73c:	cmp	fp, ip
    b740:	subhi	r2, r2, #2
    b744:	addhi	ip, ip, r4
    b748:	bls	b798 <tcgetattr@plt+0x2b0c>
    b74c:	ldr	r0, [sp, #4]
    b750:	orr	r1, r2, r8, lsl #16
    b754:	rsb	fp, fp, ip
    b758:	umull	r2, r3, r1, r0
    b75c:	cmp	fp, r3
    b760:	bcc	b784 <tcgetattr@plt+0x2af8>
    b764:	movne	r4, #0
    b768:	moveq	r4, #1
    b76c:	cmp	r2, r7, lsl r5
    b770:	movls	r4, #0
    b774:	andhi	r4, r4, #1
    b778:	cmp	r4, #0
    b77c:	moveq	r3, r1
    b780:	beq	b448 <tcgetattr@plt+0x27bc>
    b784:	sub	r3, r1, #1
    b788:	mov	r4, #0
    b78c:	b	b448 <tcgetattr@plt+0x27bc>
    b790:	mov	fp, r3
    b794:	b	b524 <tcgetattr@plt+0x2898>
    b798:	mov	r2, r1
    b79c:	b	b74c <tcgetattr@plt+0x2ac0>
    b7a0:	mov	r8, r2
    b7a4:	b	b6ec <tcgetattr@plt+0x2a60>
    b7a8:	mov	r3, r2
    b7ac:	b	b608 <tcgetattr@plt+0x297c>
    b7b0:	cmp	r3, #0
    b7b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b7b8:	mov	r6, r0
    b7bc:	sub	sp, sp, #12
    b7c0:	mov	r5, r1
    b7c4:	mov	r7, r0
    b7c8:	mov	r4, r2
    b7cc:	mov	r8, r1
    b7d0:	bne	b8b0 <tcgetattr@plt+0x2c24>
    b7d4:	cmp	r2, r1
    b7d8:	bls	b8ec <tcgetattr@plt+0x2c60>
    b7dc:	clz	r3, r2
    b7e0:	cmp	r3, #0
    b7e4:	rsbne	r8, r3, #32
    b7e8:	lslne	r4, r2, r3
    b7ec:	lsrne	r8, r0, r8
    b7f0:	lslne	r7, r0, r3
    b7f4:	orrne	r8, r8, r1, lsl r3
    b7f8:	lsr	r5, r4, #16
    b7fc:	uxth	sl, r4
    b800:	mov	r1, r5
    b804:	mov	r0, r8
    b808:	bl	bbe0 <tcgetattr@plt+0x2f54>
    b80c:	mov	r1, r5
    b810:	mov	r9, r0
    b814:	mov	r0, r8
    b818:	bl	bdcc <tcgetattr@plt+0x3140>
    b81c:	mul	r0, sl, r9
    b820:	lsr	r3, r7, #16
    b824:	orr	r1, r3, r1, lsl #16
    b828:	cmp	r0, r1
    b82c:	bls	b850 <tcgetattr@plt+0x2bc4>
    b830:	adds	r1, r1, r4
    b834:	sub	r2, r9, #1
    b838:	bcs	b84c <tcgetattr@plt+0x2bc0>
    b83c:	cmp	r0, r1
    b840:	subhi	r9, r9, #2
    b844:	addhi	r1, r1, r4
    b848:	bhi	b850 <tcgetattr@plt+0x2bc4>
    b84c:	mov	r9, r2
    b850:	rsb	r8, r0, r1
    b854:	mov	r1, r5
    b858:	uxth	r7, r7
    b85c:	mov	r0, r8
    b860:	bl	bbe0 <tcgetattr@plt+0x2f54>
    b864:	mov	r1, r5
    b868:	mov	r6, r0
    b86c:	mov	r0, r8
    b870:	bl	bdcc <tcgetattr@plt+0x3140>
    b874:	mul	sl, sl, r6
    b878:	orr	r1, r7, r1, lsl #16
    b87c:	cmp	sl, r1
    b880:	bls	b89c <tcgetattr@plt+0x2c10>
    b884:	adds	r4, r1, r4
    b888:	sub	r3, r6, #1
    b88c:	bcs	bb98 <tcgetattr@plt+0x2f0c>
    b890:	cmp	sl, r4
    b894:	subhi	r6, r6, #2
    b898:	bls	bb98 <tcgetattr@plt+0x2f0c>
    b89c:	orr	r0, r6, r9, lsl #16
    b8a0:	mov	r6, #0
    b8a4:	mov	r1, r6
    b8a8:	add	sp, sp, #12
    b8ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b8b0:	cmp	r3, r1
    b8b4:	movhi	r6, #0
    b8b8:	movhi	r0, r6
    b8bc:	bhi	b8a4 <tcgetattr@plt+0x2c18>
    b8c0:	clz	r7, r3
    b8c4:	cmp	r7, #0
    b8c8:	bne	b9c8 <tcgetattr@plt+0x2d3c>
    b8cc:	cmp	r3, r1
    b8d0:	cmpcs	r2, r6
    b8d4:	movhi	r6, #0
    b8d8:	movls	r6, #1
    b8dc:	movls	r0, #1
    b8e0:	movls	r6, r7
    b8e4:	movhi	r0, r6
    b8e8:	b	b8a4 <tcgetattr@plt+0x2c18>
    b8ec:	cmp	r2, #0
    b8f0:	bne	b904 <tcgetattr@plt+0x2c78>
    b8f4:	mov	r1, r2
    b8f8:	mov	r0, #1
    b8fc:	bl	bbe0 <tcgetattr@plt+0x2f54>
    b900:	mov	r4, r0
    b904:	clz	r3, r4
    b908:	cmp	r3, #0
    b90c:	bne	bac4 <tcgetattr@plt+0x2e38>
    b910:	rsb	r5, r4, r5
    b914:	lsr	r8, r4, #16
    b918:	uxth	sl, r4
    b91c:	mov	r6, #1
    b920:	mov	r1, r8
    b924:	mov	r0, r5
    b928:	bl	bbe0 <tcgetattr@plt+0x2f54>
    b92c:	mov	r1, r8
    b930:	mov	r9, r0
    b934:	mov	r0, r5
    b938:	bl	bdcc <tcgetattr@plt+0x3140>
    b93c:	mul	r0, sl, r9
    b940:	lsr	r3, r7, #16
    b944:	orr	r1, r3, r1, lsl #16
    b948:	cmp	r0, r1
    b94c:	bls	b96c <tcgetattr@plt+0x2ce0>
    b950:	adds	r1, r1, r4
    b954:	sub	r2, r9, #1
    b958:	bcs	bba0 <tcgetattr@plt+0x2f14>
    b95c:	cmp	r0, r1
    b960:	subhi	r9, r9, #2
    b964:	addhi	r1, r1, r4
    b968:	bls	bba0 <tcgetattr@plt+0x2f14>
    b96c:	rsb	fp, r0, r1
    b970:	mov	r1, r8
    b974:	uxth	r7, r7
    b978:	mov	r0, fp
    b97c:	bl	bbe0 <tcgetattr@plt+0x2f54>
    b980:	mov	r1, r8
    b984:	mov	r5, r0
    b988:	mov	r0, fp
    b98c:	bl	bdcc <tcgetattr@plt+0x3140>
    b990:	mul	sl, sl, r5
    b994:	orr	r1, r7, r1, lsl #16
    b998:	cmp	sl, r1
    b99c:	bls	b9b8 <tcgetattr@plt+0x2d2c>
    b9a0:	adds	r4, r1, r4
    b9a4:	sub	r3, r5, #1
    b9a8:	bcs	bba8 <tcgetattr@plt+0x2f1c>
    b9ac:	cmp	sl, r4
    b9b0:	subhi	r5, r5, #2
    b9b4:	bls	bba8 <tcgetattr@plt+0x2f1c>
    b9b8:	orr	r0, r5, r9, lsl #16
    b9bc:	mov	r1, r6
    b9c0:	add	sp, sp, #12
    b9c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b9c8:	rsb	r1, r7, #32
    b9cc:	lsl	r0, r2, r7
    b9d0:	lsr	r2, r2, r1
    b9d4:	lsr	fp, r5, r1
    b9d8:	orr	r8, r2, r3, lsl r7
    b9dc:	lsr	r1, r6, r1
    b9e0:	str	r0, [sp, #4]
    b9e4:	orr	r5, r1, r5, lsl r7
    b9e8:	lsr	r9, r8, #16
    b9ec:	mov	r0, fp
    b9f0:	uxth	sl, r8
    b9f4:	mov	r1, r9
    b9f8:	bl	bbe0 <tcgetattr@plt+0x2f54>
    b9fc:	mov	r1, r9
    ba00:	mov	r4, r0
    ba04:	mov	r0, fp
    ba08:	bl	bdcc <tcgetattr@plt+0x3140>
    ba0c:	mul	r0, sl, r4
    ba10:	lsr	ip, r5, #16
    ba14:	orr	r1, ip, r1, lsl #16
    ba18:	cmp	r0, r1
    ba1c:	bls	ba30 <tcgetattr@plt+0x2da4>
    ba20:	adds	r1, r1, r8
    ba24:	sub	r2, r4, #1
    ba28:	bcc	bbc4 <tcgetattr@plt+0x2f38>
    ba2c:	mov	r4, r2
    ba30:	rsb	ip, r0, r1
    ba34:	mov	r1, r9
    ba38:	str	ip, [sp]
    ba3c:	uxth	r5, r5
    ba40:	mov	r0, ip
    ba44:	bl	bbe0 <tcgetattr@plt+0x2f54>
    ba48:	ldr	ip, [sp]
    ba4c:	mov	r1, r9
    ba50:	mov	fp, r0
    ba54:	mov	r0, ip
    ba58:	bl	bdcc <tcgetattr@plt+0x3140>
    ba5c:	mul	sl, sl, fp
    ba60:	orr	r1, r5, r1, lsl #16
    ba64:	cmp	sl, r1
    ba68:	bls	ba7c <tcgetattr@plt+0x2df0>
    ba6c:	adds	r1, r1, r8
    ba70:	sub	r2, fp, #1
    ba74:	bcc	bbb0 <tcgetattr@plt+0x2f24>
    ba78:	mov	fp, r2
    ba7c:	ldr	r3, [sp, #4]
    ba80:	orr	r0, fp, r4, lsl #16
    ba84:	rsb	sl, sl, r1
    ba88:	umull	r4, r5, r0, r3
    ba8c:	cmp	sl, r5
    ba90:	bcc	bab0 <tcgetattr@plt+0x2e24>
    ba94:	movne	r3, #0
    ba98:	moveq	r3, #1
    ba9c:	cmp	r4, r6, lsl r7
    baa0:	movls	r6, #0
    baa4:	andhi	r6, r3, #1
    baa8:	cmp	r6, #0
    baac:	beq	b8a4 <tcgetattr@plt+0x2c18>
    bab0:	mov	r6, #0
    bab4:	sub	r0, r0, #1
    bab8:	mov	r1, r6
    babc:	add	sp, sp, #12
    bac0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bac4:	lsl	r4, r4, r3
    bac8:	rsb	r9, r3, #32
    bacc:	lsr	r2, r5, r9
    bad0:	lsr	r9, r6, r9
    bad4:	lsr	r8, r4, #16
    bad8:	orr	r9, r9, r5, lsl r3
    badc:	mov	r0, r2
    bae0:	lsl	r7, r6, r3
    bae4:	mov	r1, r8
    bae8:	str	r2, [sp]
    baec:	bl	bbe0 <tcgetattr@plt+0x2f54>
    baf0:	ldr	r2, [sp]
    baf4:	mov	r1, r8
    baf8:	uxth	sl, r4
    bafc:	mov	fp, r0
    bb00:	mov	r0, r2
    bb04:	bl	bdcc <tcgetattr@plt+0x3140>
    bb08:	mul	r0, sl, fp
    bb0c:	lsr	r3, r9, #16
    bb10:	orr	r1, r3, r1, lsl #16
    bb14:	cmp	r0, r1
    bb18:	bls	bb38 <tcgetattr@plt+0x2eac>
    bb1c:	adds	r1, r1, r4
    bb20:	sub	r3, fp, #1
    bb24:	bcs	bbd8 <tcgetattr@plt+0x2f4c>
    bb28:	cmp	r0, r1
    bb2c:	subhi	fp, fp, #2
    bb30:	addhi	r1, r1, r4
    bb34:	bls	bbd8 <tcgetattr@plt+0x2f4c>
    bb38:	rsb	r5, r0, r1
    bb3c:	mov	r1, r8
    bb40:	uxth	r9, r9
    bb44:	mov	r0, r5
    bb48:	bl	bbe0 <tcgetattr@plt+0x2f54>
    bb4c:	mov	r1, r8
    bb50:	mov	r6, r0
    bb54:	mov	r0, r5
    bb58:	bl	bdcc <tcgetattr@plt+0x3140>
    bb5c:	mul	r5, sl, r6
    bb60:	orr	r1, r9, r1, lsl #16
    bb64:	cmp	r5, r1
    bb68:	bls	bb8c <tcgetattr@plt+0x2f00>
    bb6c:	adds	r1, r1, r4
    bb70:	sub	r3, r6, #1
    bb74:	bcs	bb88 <tcgetattr@plt+0x2efc>
    bb78:	cmp	r5, r1
    bb7c:	subhi	r6, r6, #2
    bb80:	addhi	r1, r1, r4
    bb84:	bhi	bb8c <tcgetattr@plt+0x2f00>
    bb88:	mov	r6, r3
    bb8c:	rsb	r5, r5, r1
    bb90:	orr	r6, r6, fp, lsl #16
    bb94:	b	b920 <tcgetattr@plt+0x2c94>
    bb98:	mov	r6, r3
    bb9c:	b	b89c <tcgetattr@plt+0x2c10>
    bba0:	mov	r9, r2
    bba4:	b	b96c <tcgetattr@plt+0x2ce0>
    bba8:	mov	r5, r3
    bbac:	b	b9b8 <tcgetattr@plt+0x2d2c>
    bbb0:	cmp	sl, r1
    bbb4:	subhi	fp, fp, #2
    bbb8:	addhi	r1, r1, r8
    bbbc:	bhi	ba7c <tcgetattr@plt+0x2df0>
    bbc0:	b	ba78 <tcgetattr@plt+0x2dec>
    bbc4:	cmp	r0, r1
    bbc8:	subhi	r4, r4, #2
    bbcc:	addhi	r1, r1, r8
    bbd0:	bhi	ba30 <tcgetattr@plt+0x2da4>
    bbd4:	b	ba2c <tcgetattr@plt+0x2da0>
    bbd8:	mov	fp, r3
    bbdc:	b	bb38 <tcgetattr@plt+0x2eac>
    bbe0:	subs	r2, r1, #1
    bbe4:	bxeq	lr
    bbe8:	bcc	bdc0 <tcgetattr@plt+0x3134>
    bbec:	cmp	r0, r1
    bbf0:	bls	bda4 <tcgetattr@plt+0x3118>
    bbf4:	tst	r1, r2
    bbf8:	beq	bdb0 <tcgetattr@plt+0x3124>
    bbfc:	clz	r3, r0
    bc00:	clz	r2, r1
    bc04:	sub	r3, r2, r3
    bc08:	rsbs	r3, r3, #31
    bc0c:	addne	r3, r3, r3, lsl #1
    bc10:	mov	r2, #0
    bc14:	addne	pc, pc, r3, lsl #2
    bc18:	nop	{0}
    bc1c:	cmp	r0, r1, lsl #31
    bc20:	adc	r2, r2, r2
    bc24:	subcs	r0, r0, r1, lsl #31
    bc28:	cmp	r0, r1, lsl #30
    bc2c:	adc	r2, r2, r2
    bc30:	subcs	r0, r0, r1, lsl #30
    bc34:	cmp	r0, r1, lsl #29
    bc38:	adc	r2, r2, r2
    bc3c:	subcs	r0, r0, r1, lsl #29
    bc40:	cmp	r0, r1, lsl #28
    bc44:	adc	r2, r2, r2
    bc48:	subcs	r0, r0, r1, lsl #28
    bc4c:	cmp	r0, r1, lsl #27
    bc50:	adc	r2, r2, r2
    bc54:	subcs	r0, r0, r1, lsl #27
    bc58:	cmp	r0, r1, lsl #26
    bc5c:	adc	r2, r2, r2
    bc60:	subcs	r0, r0, r1, lsl #26
    bc64:	cmp	r0, r1, lsl #25
    bc68:	adc	r2, r2, r2
    bc6c:	subcs	r0, r0, r1, lsl #25
    bc70:	cmp	r0, r1, lsl #24
    bc74:	adc	r2, r2, r2
    bc78:	subcs	r0, r0, r1, lsl #24
    bc7c:	cmp	r0, r1, lsl #23
    bc80:	adc	r2, r2, r2
    bc84:	subcs	r0, r0, r1, lsl #23
    bc88:	cmp	r0, r1, lsl #22
    bc8c:	adc	r2, r2, r2
    bc90:	subcs	r0, r0, r1, lsl #22
    bc94:	cmp	r0, r1, lsl #21
    bc98:	adc	r2, r2, r2
    bc9c:	subcs	r0, r0, r1, lsl #21
    bca0:	cmp	r0, r1, lsl #20
    bca4:	adc	r2, r2, r2
    bca8:	subcs	r0, r0, r1, lsl #20
    bcac:	cmp	r0, r1, lsl #19
    bcb0:	adc	r2, r2, r2
    bcb4:	subcs	r0, r0, r1, lsl #19
    bcb8:	cmp	r0, r1, lsl #18
    bcbc:	adc	r2, r2, r2
    bcc0:	subcs	r0, r0, r1, lsl #18
    bcc4:	cmp	r0, r1, lsl #17
    bcc8:	adc	r2, r2, r2
    bccc:	subcs	r0, r0, r1, lsl #17
    bcd0:	cmp	r0, r1, lsl #16
    bcd4:	adc	r2, r2, r2
    bcd8:	subcs	r0, r0, r1, lsl #16
    bcdc:	cmp	r0, r1, lsl #15
    bce0:	adc	r2, r2, r2
    bce4:	subcs	r0, r0, r1, lsl #15
    bce8:	cmp	r0, r1, lsl #14
    bcec:	adc	r2, r2, r2
    bcf0:	subcs	r0, r0, r1, lsl #14
    bcf4:	cmp	r0, r1, lsl #13
    bcf8:	adc	r2, r2, r2
    bcfc:	subcs	r0, r0, r1, lsl #13
    bd00:	cmp	r0, r1, lsl #12
    bd04:	adc	r2, r2, r2
    bd08:	subcs	r0, r0, r1, lsl #12
    bd0c:	cmp	r0, r1, lsl #11
    bd10:	adc	r2, r2, r2
    bd14:	subcs	r0, r0, r1, lsl #11
    bd18:	cmp	r0, r1, lsl #10
    bd1c:	adc	r2, r2, r2
    bd20:	subcs	r0, r0, r1, lsl #10
    bd24:	cmp	r0, r1, lsl #9
    bd28:	adc	r2, r2, r2
    bd2c:	subcs	r0, r0, r1, lsl #9
    bd30:	cmp	r0, r1, lsl #8
    bd34:	adc	r2, r2, r2
    bd38:	subcs	r0, r0, r1, lsl #8
    bd3c:	cmp	r0, r1, lsl #7
    bd40:	adc	r2, r2, r2
    bd44:	subcs	r0, r0, r1, lsl #7
    bd48:	cmp	r0, r1, lsl #6
    bd4c:	adc	r2, r2, r2
    bd50:	subcs	r0, r0, r1, lsl #6
    bd54:	cmp	r0, r1, lsl #5
    bd58:	adc	r2, r2, r2
    bd5c:	subcs	r0, r0, r1, lsl #5
    bd60:	cmp	r0, r1, lsl #4
    bd64:	adc	r2, r2, r2
    bd68:	subcs	r0, r0, r1, lsl #4
    bd6c:	cmp	r0, r1, lsl #3
    bd70:	adc	r2, r2, r2
    bd74:	subcs	r0, r0, r1, lsl #3
    bd78:	cmp	r0, r1, lsl #2
    bd7c:	adc	r2, r2, r2
    bd80:	subcs	r0, r0, r1, lsl #2
    bd84:	cmp	r0, r1, lsl #1
    bd88:	adc	r2, r2, r2
    bd8c:	subcs	r0, r0, r1, lsl #1
    bd90:	cmp	r0, r1
    bd94:	adc	r2, r2, r2
    bd98:	subcs	r0, r0, r1
    bd9c:	mov	r0, r2
    bda0:	bx	lr
    bda4:	moveq	r0, #1
    bda8:	movne	r0, #0
    bdac:	bx	lr
    bdb0:	clz	r2, r1
    bdb4:	rsb	r2, r2, #31
    bdb8:	lsr	r0, r0, r2
    bdbc:	bx	lr
    bdc0:	cmp	r0, #0
    bdc4:	mvnne	r0, #0
    bdc8:	b	b29c <tcgetattr@plt+0x2610>
    bdcc:	cmp	r1, #0
    bdd0:	beq	bdc0 <tcgetattr@plt+0x3134>
    bdd4:	push	{r0, r1, lr}
    bdd8:	bl	bbe0 <tcgetattr@plt+0x2f54>
    bddc:	pop	{r1, r2, lr}
    bde0:	mul	r3, r2, r0
    bde4:	sub	r1, r1, r3
    bde8:	bx	lr
    bdec:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    bdf0:	mov	r7, r0
    bdf4:	ldr	r6, [pc, #76]	; be48 <tcgetattr@plt+0x31bc>
    bdf8:	mov	r8, r1
    bdfc:	ldr	r5, [pc, #72]	; be4c <tcgetattr@plt+0x31c0>
    be00:	mov	r9, r2
    be04:	add	r6, pc, r6
    be08:	bl	8abc <_init@@Base>
    be0c:	add	r5, pc, r5
    be10:	rsb	r6, r5, r6
    be14:	asrs	r6, r6, #2
    be18:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
    be1c:	sub	r5, r5, #4
    be20:	mov	r4, #0
    be24:	add	r4, r4, #1
    be28:	ldr	r3, [r5, #4]!
    be2c:	mov	r0, r7
    be30:	mov	r1, r8
    be34:	mov	r2, r9
    be38:	blx	r3
    be3c:	cmp	r4, r6
    be40:	bne	be24 <tcgetattr@plt+0x3198>
    be44:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    be48:	andeq	r9, r0, ip, ror #1
    be4c:	andeq	r9, r0, r0, ror #1
    be50:	bx	lr

Disassembly of section .fini:

0000be54 <_fini@@Base>:
    be54:	push	{r3, lr}
    be58:	pop	{r3, pc}
