// Seed: 1737115264
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10;
  final $display;
  wire id_11, id_12, id_13, id_14;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  uwire id_2,
    input  uwire id_3,
    output tri   id_4,
    input  wand  id_5
);
  always @(posedge 1'd0 or posedge 1'h0 / $display(id_5, id_3, {1, 1}, 1)) id_0 <= id_1;
  wire id_7;
  assign id_4 = id_5 - id_2;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
