<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCTOCRegDeps.cpp source code [llvm/llvm/lib/Target/PowerPC/PPCTOCRegDeps.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCTOCRegDeps.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCTOCRegDeps.cpp.html'>PPCTOCRegDeps.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- PPCTOCRegDeps.cpp - Add Extra TOC Register Dependencies -----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// When resolving an address using the ELF ABI TOC pointer, two relocations are</i></td></tr>
<tr><th id="10">10</th><td><i>// generally required: one for the high part and one for the low part. Only</i></td></tr>
<tr><th id="11">11</th><td><i>// the high part generally explicitly depends on r2 (the TOC pointer). And, so,</i></td></tr>
<tr><th id="12">12</th><td><i>// we might produce code like this:</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>// .Ltmp526:</i></td></tr>
<tr><th id="15">15</th><td><i>//         addis 3, 2, .LC12@toc@ha</i></td></tr>
<tr><th id="16">16</th><td><i>// .Ltmp1628:</i></td></tr>
<tr><th id="17">17</th><td><i>//         std 2, 40(1)</i></td></tr>
<tr><th id="18">18</th><td><i>//         ld 5, 0(27)</i></td></tr>
<tr><th id="19">19</th><td><i>//         ld 2, 8(27)</i></td></tr>
<tr><th id="20">20</th><td><i>//         ld 11, 16(27)</i></td></tr>
<tr><th id="21">21</th><td><i>//         ld 3, .LC12@toc@l(3)</i></td></tr>
<tr><th id="22">22</th><td><i>//         rldicl 4, 4, 0, 32</i></td></tr>
<tr><th id="23">23</th><td><i>//         mtctr 5</i></td></tr>
<tr><th id="24">24</th><td><i>//         bctrl</i></td></tr>
<tr><th id="25">25</th><td><i>//         ld 2, 40(1)</i></td></tr>
<tr><th id="26">26</th><td><i>//</i></td></tr>
<tr><th id="27">27</th><td><i>// And there is nothing wrong with this code, as such, but there is a linker bug</i></td></tr>
<tr><th id="28">28</th><td><i>// in binutils (<a href="https://sourceware.org/bugzilla/show_bug.cgi?id=18414">https://sourceware.org/bugzilla/show_bug.cgi?id=18414</a>) that will</i></td></tr>
<tr><th id="29">29</th><td><i>// misoptimize this code sequence to this:</i></td></tr>
<tr><th id="30">30</th><td><i>//         nop</i></td></tr>
<tr><th id="31">31</th><td><i>//         std     r2,40(r1)</i></td></tr>
<tr><th id="32">32</th><td><i>//         ld      r5,0(r27)</i></td></tr>
<tr><th id="33">33</th><td><i>//         ld      r2,8(r27)</i></td></tr>
<tr><th id="34">34</th><td><i>//         ld      r11,16(r27)</i></td></tr>
<tr><th id="35">35</th><td><i>//         ld      r3,-32472(r2)</i></td></tr>
<tr><th id="36">36</th><td><i>//         clrldi  r4,r4,32</i></td></tr>
<tr><th id="37">37</th><td><i>//         mtctr   r5</i></td></tr>
<tr><th id="38">38</th><td><i>//         bctrl</i></td></tr>
<tr><th id="39">39</th><td><i>//         ld      r2,40(r1)</i></td></tr>
<tr><th id="40">40</th><td><i>// because the linker does not know (and does not check) that the value in r2</i></td></tr>
<tr><th id="41">41</th><td><i>// changed in between the instruction using the .LC12@toc@ha (TOC-relative)</i></td></tr>
<tr><th id="42">42</th><td><i>// relocation and the instruction using the .LC12@toc@l(3) relocation.</i></td></tr>
<tr><th id="43">43</th><td><i>// Because it finds these instructions using the relocations (and not by</i></td></tr>
<tr><th id="44">44</th><td><i>// scanning the instructions), it has been asserted that there is no good way</i></td></tr>
<tr><th id="45">45</th><td><i>// to detect the change of r2 in between. As a result, this bug may never be</i></td></tr>
<tr><th id="46">46</th><td><i>// fixed (i.e. it may become part of the definition of the ABI). GCC was</i></td></tr>
<tr><th id="47">47</th><td><i>// updated to add extra dependencies on r2 to instructions using the @toc@l</i></td></tr>
<tr><th id="48">48</th><td><i>// relocations to avoid this problem, and we'll do the same here.</i></td></tr>
<tr><th id="49">49</th><td><i>//</i></td></tr>
<tr><th id="50">50</th><td><i>// This is done as a separate pass because:</i></td></tr>
<tr><th id="51">51</th><td><i>//  1. These extra r2 dependencies are not really properties of the</i></td></tr>
<tr><th id="52">52</th><td><i>//     instructions, but rather due to a linker bug, and maybe one day we'll be</i></td></tr>
<tr><th id="53">53</th><td><i>//     able to get rid of them when targeting linkers without this bug (and,</i></td></tr>
<tr><th id="54">54</th><td><i>//     thus, keeping the logic centralized here will make that</i></td></tr>
<tr><th id="55">55</th><td><i>//     straightforward).</i></td></tr>
<tr><th id="56">56</th><td><i>//  2. There are ISel-level peephole optimizations that propagate the @toc@l</i></td></tr>
<tr><th id="57">57</th><td><i>//     relocations to some user instructions, and so the exta dependencies do</i></td></tr>
<tr><th id="58">58</th><td><i>//     not apply only to a fixed set of instructions (without undesirable</i></td></tr>
<tr><th id="59">59</th><td><i>//     definition replication).</i></td></tr>
<tr><th id="60">60</th><td><i>//</i></td></tr>
<tr><th id="61">61</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="MCTargetDesc/PPCPredicates.h.html">"MCTargetDesc/PPCPredicates.h"</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="PPC.h.html">"PPC.h"</a></u></td></tr>
<tr><th id="65">65</th><td><u>#include <a href="PPCInstrBuilder.h.html">"PPCInstrBuilder.h"</a></u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="PPCInstrInfo.h.html">"PPCInstrInfo.h"</a></u></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="PPCMachineFunctionInfo.h.html">"PPCMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="PPCTargetMachine.h.html">"PPCTargetMachine.h"</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="70">70</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="71">71</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="72">72</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="73">73</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="74">74</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="75">75</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="76">76</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="78">78</th><td><u>#include <a href="../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="79">79</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"ppc-toc-reg-deps"</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><b>namespace</b> {</td></tr>
<tr><th id="86">86</th><td>  <i  data-doc="(anonymousnamespace)::PPCTOCRegDeps">// PPCTOCRegDeps pass - For simple functions without epilogue code, move</i></td></tr>
<tr><th id="87">87</th><td><i  data-doc="(anonymousnamespace)::PPCTOCRegDeps">  // returns up, and create conditional returns, to avoid unnecessary</i></td></tr>
<tr><th id="88">88</th><td><i  data-doc="(anonymousnamespace)::PPCTOCRegDeps">  // branch-to-blr sequences.</i></td></tr>
<tr><th id="89">89</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::PPCTOCRegDeps" title='(anonymous namespace)::PPCTOCRegDeps' data-ref="(anonymousnamespace)::PPCTOCRegDeps">PPCTOCRegDeps</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="90">90</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCTOCRegDeps::ID" title='(anonymous namespace)::PPCTOCRegDeps::ID' data-type='char' data-ref="(anonymousnamespace)::PPCTOCRegDeps::ID">ID</dfn>;</td></tr>
<tr><th id="91">91</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCTOCRegDepsC1Ev" title='(anonymous namespace)::PPCTOCRegDeps::PPCTOCRegDeps' data-type='void (anonymous namespace)::PPCTOCRegDeps::PPCTOCRegDeps()' data-ref="_ZN12_GLOBAL__N_113PPCTOCRegDepsC1Ev">PPCTOCRegDeps</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::PPCTOCRegDeps::ID" title='(anonymous namespace)::PPCTOCRegDeps::ID' data-use='a' data-ref="(anonymousnamespace)::PPCTOCRegDeps::ID">ID</a>) {</td></tr>
<tr><th id="92">92</th><td>      <a class="ref" href="#144" title='llvm::initializePPCTOCRegDepsPass' data-ref="_ZN4llvm27initializePPCTOCRegDepsPassERNS_12PassRegistryE">initializePPCTOCRegDepsPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="93">93</th><td>    }</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><b>protected</b>:</td></tr>
<tr><th id="96">96</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCTOCRegDeps13hasTOCLoRelocERKN4llvm12MachineInstrE" title='(anonymous namespace)::PPCTOCRegDeps::hasTOCLoReloc' data-type='bool (anonymous namespace)::PPCTOCRegDeps::hasTOCLoReloc(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_113PPCTOCRegDeps13hasTOCLoRelocERKN4llvm12MachineInstrE">hasTOCLoReloc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1MI">MI</dfn>) {</td></tr>
<tr><th id="97">97</th><td>      <b>if</b> (MI.getOpcode() == PPC::<span class='error' title="no member named &apos;LDtocL&apos; in namespace &apos;llvm::PPC&apos;">LDtocL</span> ||</td></tr>
<tr><th id="98">98</th><td>          MI.getOpcode() == PPC::<span class='error' title="no member named &apos;ADDItocL&apos; in namespace &apos;llvm::PPC&apos;">ADDItocL</span>)</td></tr>
<tr><th id="99">99</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="2MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="2MO">MO</dfn> : <a class="local col1 ref" href="#1MI" title='MI' data-ref="1MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="102">102</th><td>        <b>if</b> ((<a class="local col2 ref" href="#2MO" title='MO' data-ref="2MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() &amp; <span class="namespace">PPCII::</span><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_ACCESS_MASK" title='llvm::PPCII::TOF::MO_ACCESS_MASK' data-ref="llvm::PPCII::TOF::MO_ACCESS_MASK">MO_ACCESS_MASK</a>) == <span class="namespace">PPCII::</span><a class="enum" href="PPC.h.html#llvm::PPCII::TOF::MO_TOC_LO" title='llvm::PPCII::TOF::MO_TOC_LO' data-ref="llvm::PPCII::TOF::MO_TOC_LO">MO_TOC_LO</a>)</td></tr>
<tr><th id="103">103</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="104">104</th><td>      }</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="107">107</th><td>    }</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCTOCRegDeps12processBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::PPCTOCRegDeps::processBlock' data-type='bool (anonymous namespace)::PPCTOCRegDeps::processBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_113PPCTOCRegDeps12processBlockERN4llvm17MachineBasicBlockE">processBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3MBB">MBB</dfn>) {</td></tr>
<tr><th id="110">110</th><td>      <em>bool</em> <dfn class="local col4 decl" id="4Changed" title='Changed' data-type='bool' data-ref="4Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="5MI">MI</dfn> : <a class="local col3 ref" href="#3MBB" title='MBB' data-ref="3MBB">MBB</a>) {</td></tr>
<tr><th id="113">113</th><td>        <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_113PPCTOCRegDeps13hasTOCLoRelocERKN4llvm12MachineInstrE" title='(anonymous namespace)::PPCTOCRegDeps::hasTOCLoReloc' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCTOCRegDeps13hasTOCLoRelocERKN4llvm12MachineInstrE">hasTOCLoReloc</a>(<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>))</td></tr>
<tr><th id="114">114</th><td>          <b>continue</b>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>        MI.addOperand(MachineOperand::CreateReg(PPC::<span class='error' title="no member named &apos;X2&apos; in namespace &apos;llvm::PPC&apos;">X2</span>,</td></tr>
<tr><th id="117">117</th><td>                                                <b>false</b>  <i>/*IsDef*/</i>,</td></tr>
<tr><th id="118">118</th><td>                                                <b>true</b>  <i>/*IsImp*/</i>));</td></tr>
<tr><th id="119">119</th><td>        <a class="local col4 ref" href="#4Changed" title='Changed' data-ref="4Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="120">120</th><td>      }</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>      <b>return</b> <a class="local col4 ref" href="#4Changed" title='Changed' data-ref="4Changed">Changed</a>;</td></tr>
<tr><th id="123">123</th><td>    }</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><b>public</b>:</td></tr>
<tr><th id="126">126</th><td>    <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113PPCTOCRegDeps20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCTOCRegDeps::runOnMachineFunction' data-type='bool (anonymous namespace)::PPCTOCRegDeps::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_113PPCTOCRegDeps20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="6MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="6MF">MF</dfn>) override {</td></tr>
<tr><th id="127">127</th><td>      <em>bool</em> <dfn class="local col7 decl" id="7Changed" title='Changed' data-type='bool' data-ref="7Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col8 decl" id="8I" title='I' data-type='MachineFunction::iterator' data-ref="8I">I</dfn> = <a class="local col6 ref" href="#6MF" title='MF' data-ref="6MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(); <a class="local col8 ref" href="#8I" title='I' data-ref="8I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#6MF" title='MF' data-ref="6MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();) {</td></tr>
<tr><th id="130">130</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="9B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="9B">B</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col8 ref" href="#8I" title='I' data-ref="8I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEi" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEi">++</a>;</td></tr>
<tr><th id="131">131</th><td>        <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_113PPCTOCRegDeps12processBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::PPCTOCRegDeps::processBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCTOCRegDeps12processBlockERN4llvm17MachineBasicBlockE">processBlock</a>(<span class='refarg'><a class="local col9 ref" href="#9B" title='B' data-ref="9B">B</a></span>))</td></tr>
<tr><th id="132">132</th><td>          <a class="local col7 ref" href="#7Changed" title='Changed' data-ref="7Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="133">133</th><td>      }</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>      <b>return</b> <a class="local col7 ref" href="#7Changed" title='Changed' data-ref="7Changed">Changed</a>;</td></tr>
<tr><th id="136">136</th><td>    }</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_113PPCTOCRegDeps16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::PPCTOCRegDeps::getAnalysisUsage' data-type='void (anonymous namespace)::PPCTOCRegDeps::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_113PPCTOCRegDeps16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col0 decl" id="10AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="10AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="139">139</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col0 ref" href="#10AU" title='AU' data-ref="10AU">AU</a></span>);</td></tr>
<tr><th id="140">140</th><td>    }</td></tr>
<tr><th id="141">141</th><td>  };</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializePPCTOCRegDepsPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;PowerPC TOC Register Dependencies&quot;, &quot;ppc-toc-reg-deps&quot;, &amp;PPCTOCRegDeps::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;PPCTOCRegDeps&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializePPCTOCRegDepsPassFlag; void llvm::initializePPCTOCRegDepsPass(PassRegistry &amp;Registry) { llvm::call_once(InitializePPCTOCRegDepsPassFlag, initializePPCTOCRegDepsPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::PPCTOCRegDeps" title='(anonymous namespace)::PPCTOCRegDeps' data-ref="(anonymousnamespace)::PPCTOCRegDeps">PPCTOCRegDeps</a>, <a class="macro" href="#83" title="&quot;ppc-toc-reg-deps&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="145">145</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"PowerPC TOC Register Dependencies"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::PPCTOCRegDeps" title='(anonymous namespace)::PPCTOCRegDeps' data-ref="(anonymousnamespace)::PPCTOCRegDeps">PPCTOCRegDeps</a>::<dfn class="tu decl def" id="(anonymousnamespace)::PPCTOCRegDeps::ID" title='(anonymous namespace)::PPCTOCRegDeps::ID' data-type='char' data-ref="(anonymousnamespace)::PPCTOCRegDeps::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="148">148</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a>*</td></tr>
<tr><th id="149">149</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm23createPPCTOCRegDepsPassEv" title='llvm::createPPCTOCRegDepsPass' data-ref="_ZN4llvm23createPPCTOCRegDepsPassEv">createPPCTOCRegDepsPass</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::PPCTOCRegDeps" title='(anonymous namespace)::PPCTOCRegDeps' data-ref="(anonymousnamespace)::PPCTOCRegDeps">PPCTOCRegDeps</a><a class="tu ref" href="#_ZN12_GLOBAL__N_113PPCTOCRegDepsC1Ev" title='(anonymous namespace)::PPCTOCRegDeps::PPCTOCRegDeps' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCTOCRegDepsC1Ev">(</a>); }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
