INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:26:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer12/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 1.735ns (23.126%)  route 5.768ns (76.874%))
  Logic Levels:           22  (CARRY4=6 LUT3=1 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1851, unset)         0.508     0.508    control_merge0/fork_valid/generateBlocks[1].regblock/clk
    SLICE_X15Y134        FDSE                                         r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y134        FDSE (Prop_fdse_C_Q)         0.216     0.724 f  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=4, routed)           0.425     1.149    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_1
    SLICE_X19Y134        LUT6 (Prop_lut6_I1_O)        0.043     1.192 f  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__64/O
                         net (fo=7, routed)           0.317     1.510    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_19
    SLICE_X16Y133        LUT4 (Prop_lut4_I0_O)        0.043     1.553 f  control_merge0/fork_valid/generateBlocks[1].regblock/feature_loadAddr[9]_INST_0_i_3/O
                         net (fo=136, routed)         0.382     1.935    control_merge0/tehb/control/dataReg_reg[31]
    SLICE_X17Y131        LUT5 (Prop_lut5_I2_O)        0.043     1.978 r  control_merge0/tehb/control/feature_loadAddr[9]_INST_0_i_1/O
                         net (fo=7, routed)           0.590     2.567    cmpi0/buffer11_outs[9]
    SLICE_X14Y134        LUT4 (Prop_lut4_I3_O)        0.043     2.610 r  cmpi0/memEnd_valid_i_39/O
                         net (fo=1, routed)           0.000     2.610    cmpi0/memEnd_valid_i_39_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.848 r  cmpi0/memEnd_valid_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.848    cmpi0/memEnd_valid_reg_i_14_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.898 r  cmpi0/memEnd_valid_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.898    cmpi0/memEnd_valid_reg_i_5_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.948 r  cmpi0/memEnd_valid_reg_i_3/CO[3]
                         net (fo=96, routed)          0.324     3.272    init0/control/result[0]
    SLICE_X12Y135        LUT5 (Prop_lut5_I2_O)        0.043     3.315 r  init0/control/start_ready_INST_0_i_12/O
                         net (fo=99, routed)          0.354     3.669    init0/control/dataReg_reg[0]
    SLICE_X11Y133        LUT6 (Prop_lut6_I0_O)        0.043     3.712 r  init0/control/transmitValue_i_3__5/O
                         net (fo=25, routed)          0.498     4.210    cmpi6/p_2_in
    SLICE_X4Y131         LUT6 (Prop_lut6_I4_O)        0.043     4.253 r  cmpi6/Memory[2][0]_i_25/O
                         net (fo=1, routed)           0.338     4.591    cmpi6/Memory[2][0]_i_25_n_0
    SLICE_X4Y133         LUT5 (Prop_lut5_I4_O)        0.043     4.634 r  cmpi6/Memory[2][0]_i_17/O
                         net (fo=1, routed)           0.000     4.634    cmpi6/Memory[2][0]_i_17_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     4.891 r  cmpi6/Memory_reg[2][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.891    cmpi6/Memory_reg[2][0]_i_8_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.940 r  cmpi6/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.940    cmpi6/Memory_reg[2][0]_i_4_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.047 r  cmpi6/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=11, routed)          0.349     5.396    buffer86/fifo/result[0]
    SLICE_X5Y137         LUT4 (Prop_lut4_I3_O)        0.123     5.519 r  buffer86/fifo/Head[1]_i_5__0/O
                         net (fo=1, routed)           0.216     5.734    buffer78/fifo/Head_reg[0]_2
    SLICE_X4Y136         LUT6 (Prop_lut6_I5_O)        0.043     5.777 f  buffer78/fifo/Head[1]_i_2__0/O
                         net (fo=13, routed)          0.233     6.011    buffer78/fifo/buffer78_outs_ready
    SLICE_X5Y138         LUT6 (Prop_lut6_I0_O)        0.043     6.054 f  buffer78/fifo/transmitValue_i_2__45/O
                         net (fo=5, routed)           0.414     6.467    buffer85/fifo/cmpi6_result_ready
    SLICE_X12Y137        LUT4 (Prop_lut4_I2_O)        0.043     6.510 r  buffer85/fifo/transmitValue_i_3__15/O
                         net (fo=2, routed)           0.240     6.750    init31/transmitValue_reg_1
    SLICE_X12Y137        LUT6 (Prop_lut6_I1_O)        0.043     6.793 f  init31/transmitValue_i_2__32/O
                         net (fo=5, routed)           0.176     6.970    fork6/control/generateBlocks[9].regblock/transmitValue_reg_1
    SLICE_X12Y138        LUT3 (Prop_lut3_I1_O)        0.043     7.013 r  fork6/control/generateBlocks[9].regblock/fullReg_i_6__2/O
                         net (fo=1, routed)           0.391     7.403    fork6/control/generateBlocks[13].regblock/transmitValue_reg_2
    SLICE_X14Y140        LUT6 (Prop_lut6_I2_O)        0.043     7.446 f  fork6/control/generateBlocks[13].regblock/fullReg_i_3__1/O
                         net (fo=29, routed)          0.234     7.680    control_merge0/fork_valid/generateBlocks[1].regblock/cmpi0_result_ready
    SLICE_X16Y139        LUT6 (Prop_lut6_I1_O)        0.043     7.723 r  control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.287     8.011    buffer12/E[0]
    SLICE_X19Y138        FDRE                                         r  buffer12/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=1851, unset)         0.483     8.183    buffer12/clk
    SLICE_X19Y138        FDRE                                         r  buffer12/dataReg_reg[1]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X19Y138        FDRE (Setup_fdre_C_CE)      -0.194     7.953    buffer12/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 -0.057    




