// Seed: 1123546213
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    output wand id_2,
    input tri id_3,
    input tri0 id_4,
    input uwire id_5,
    output wor id_6
);
  wire id_8;
  assign module_0 = id_8;
  tri  id_9 = 1;
  wire id_10 = 1;
  assign id_6 = 1;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input uwire id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri id_5
);
  module_0(
      id_2, id_0, id_0, id_5, id_2, id_2, id_3
  );
  initial
    #1 begin
      {id_4, id_4} = 1;
    end
  assign id_1 = id_2;
endmodule
