{"vcs1":{"timestamp_begin":1741073333.431027940, "rt":3.76, "ut":3.50, "st":0.20}}
{"vcselab":{"timestamp_begin":1741073337.274538979, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1741073337.523954902, "rt":0.31, "ut":0.15, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741073333.116673522}
{"VCS_COMP_START_TIME": 1741073333.116673522}
{"VCS_COMP_END_TIME": 1741073337.904712308}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 351392}}
{"vcselab": {"peak_mem": 158220}}
