// Seed: 3443799044
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  tri0 id_9 = (1);
  wor  id_10 = 1;
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  logic [7:0] id_19;
  wire id_20;
  assign id_19[1] = 1;
  wire id_21;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9 = id_9;
  nor (id_7, id_6, id_8, id_4, id_3, id_9, id_2);
  module_0(
      id_8, id_2, id_8, id_9, id_6, id_9, id_7
  );
endmodule
