[["The Software Industry: Ten Lessons for Long Life.", ["Timothy Chou"], "https://doi.org/10.1109/HPCA.2002.995693"], ["Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation.", ["Ed Grochowski", "David Ayers", "Vivek Tiwari"], "https://doi.org/10.1109/HPCA.2002.995694"], ["Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management.", ["Kevin Skadron", "Tarek F. Abdelzaher", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2002.995695"], ["Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling.", ["Greg Semeraro", "Grigorios Magklis", "Rajeev Balasubramonian", "David H. Albonesi", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.2002.995696"], ["Speculative Multithreading Eliminating Squashes through Learning Cross-Thread Violations in Speculative Parallelization for Multiprocessors.", ["Marcelo H. Cintra", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2002.995697"], ["Thread-Spawning Schemes for Speculative Multithreading.", ["Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2002.995698"], ["Improving Value Communication for Thread-Level Speculation.", ["J. Gregory Steffan", "Christopher B. Colohan", "Antonia Zhai", "Todd C. Mowry"], "https://doi.org/10.1109/HPCA.2002.995699"], ["Reverse Tracer: A Software Tool for Generating Realistic Performance Test Programs.", ["Mariko Sakamoto", "Larry Brisson", "Akira Katsuno", "Aiichiro Inoue", "Yasunori Kimura"], "https://doi.org/10.1109/HPCA.2002.995700"], ["Tuning Garbage Collection in an Embedded Java Environment.", ["Guangyu Chen", "R. Shetty", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin", "Mario Wolczko"], "https://doi.org/10.1109/HPCA.2002.995701"], ["Fine-Grain Priority Scheduling on Multi-Channel Memory Systems.", ["Zhichun Zhu", "Zhao Zhang", "Xiaodong Zhang"], "https://doi.org/10.1109/HPCA.2002.995702"], ["A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning.", ["G. Edward Suh", "Srinivas Devadas", "Larry Rudolph"], "https://doi.org/10.1109/HPCA.2002.995703"], ["The Minimax Cache: An Energy-Efficient Framework for Media Processors.", ["Osman S. Unsal", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/HPCA.2002.995704"], ["Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach.", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Mary Jane Irwin", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Tao Li", "Lizy Kurian John"], "https://doi.org/10.1109/HPCA.2002.995705"], ["Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay.", ["Se-Hyun Yang", "Michael D. Powell", "Babak Falsafi", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2002.995706"], ["Non-Vital Loads.", ["Ryan N. Rakvic", "Bryan Black", "Deepak Limaye", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2002.995707"], ["Let's Study Whole-Program Cache Behaviour Analytically.", ["Xavier Vera", "Jingling Xue"], "https://doi.org/10.1109/HPCA.2002.995708"], ["Memory Latency-Tolerance Approaches for Itanium Processors: Out-of-Order Execution vs. Speculative Precomputation.", ["Perry H. Wang", "Hong Wang", "Jamison D. Collins", "Ed Grochowski", "Ralph-Michael Kling", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2002.995709"], ["Quantifying Load Stream Behavior.", ["Suleyman Sair", "Timothy Sherwood", "Brad Calder"], "https://doi.org/10.1109/HPCA.2002.995710"], ["Modeling Value Speculation.", ["Yiannakis Sazeides"], "https://doi.org/10.1109/HPCA.2002.995711"], ["The FAB Predictor: Using Fourier Analysis to Predict the Outcome of Conditional Branches.", ["Martin Kampe", "Per Stenstrom", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2002.995712"], ["Power Issues Related to Branch Prediction.", ["Dharmesh Parikh", "Kevin Skadron", "Yan Zhang", "Marco Barcella", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2002.995713"], ["Recovery Oriented Computing: A New Research Agenda for a New Century.", ["David A. Patterson"], "https://doi.org/10.1109/HPCA.2002.995714"], ["Bandwidth Adaptive Snooping.", ["Milo M. K. Martin", "Daniel J. Sorin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2002.995715"], ["CableS: Thread Control and Memory Management Extensions for Shared Virtual Memory Clusters.", ["Peter Jamieson", "Angelos Bilas"], "https://doi.org/10.1109/HPCA.2002.995716"], ["User-Level Communication in Cluster-Based Servers.", ["Enrique V. Carrera", "Srinath Rao", "Liviu Iftode", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2002.995717"], ["Using Internal Redundant Representations and Limited Bypass to Support Pipelined Adders and Register Files.", ["Mary D. Brown", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2002.995718"], ["Loose Loops Sink Chips.", ["Eric Borch", "Eric Tune", "Srilatha Manne", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2002.995719"], ["Evaluation of a Multithreaded Architecture for Cellular Computing.", ["Calin Cascaval", "Jose G. Castanos", "Luis Ceze", "Monty Denneau", "Manish Gupta", "Derek Lieber", "Jose E. Moreira", "Karin Strauss", "Henry S. Warren Jr."], "https://doi.org/10.1109/HPCA.2002.995720"]]