INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/Clk_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/Clk_1Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_1Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/OOK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OOK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/clk_100khz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100khz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/clk_1hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_1hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/clk_5hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_5hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/State_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
