============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 05 2023  06:30:55 pm
  Module:                 fifo1_sram
  Operating conditions:   _nominal_ 
  Interconnect mode:      spatial
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-3208 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1056                  
             Slack:=   -3208                  

Exceptions/Constraints:
  input_delay             -900            in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.4  (arrival)   wdata_in[2]           
   1056    4042   161      1    1.6  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    4042     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 2: VIOLATED (-3208 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1056                  
             Slack:=   -3208                  

Exceptions/Constraints:
  input_delay             -900            in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.4  (arrival)   wdata_in[5]           
   1056    4042   161      1    1.1  I1025_NS    io_r_wdata_in_5_/DOUT 
      0    4042     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-3208 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1056                  
             Slack:=   -3208                  

Exceptions/Constraints:
  input_delay             -900            in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.4  (arrival)   wdata_in[1]           
   1056    4042   161      1    1.7  I1025_NS    io_r_wdata_in_1_/DOUT 
      0    4042     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-3208 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1056                  
             Slack:=   -3208                  

Exceptions/Constraints:
  input_delay             -900            in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.4  (arrival)   wdata_in[3]           
   1056    4042   161      1    0.9  I1025_NS    io_r_wdata_in_3_/DOUT 
      0    4042     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-3208 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1056                  
             Slack:=   -3208                  

Exceptions/Constraints:
  input_delay             -900            in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.4  (arrival)   wdata_in[7]           
   1056    4042   161      1    1.6  I1025_NS    io_r_wdata_in_7_/DOUT 
      0    4042     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-3208 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1056                  
             Slack:=   -3208                  

Exceptions/Constraints:
  input_delay             -900            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.4  (arrival)   wdata_in[4]           
   1056    4042   161      1    1.2  I1025_NS    io_r_wdata_in_4_/DOUT 
      0    4042     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-3208 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1056                  
             Slack:=   -3208                  

Exceptions/Constraints:
  input_delay             -900            in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.4  (arrival)   wdata_in[6]           
   1056    4042   161      1    1.8  I1025_NS    io_r_wdata_in_6_/DOUT 
      0    4042     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-3207 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1000         3886     
                                              
             Setup:-      76                  
       Uncertainty:-      90                  
     Required Time:=     834                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1056                  
             Slack:=   -3207                  

Exceptions/Constraints:
  input_delay             -900            in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    2986  5708      1 2574.4  (arrival)   wdata_in[0]           
   1056    4042   161      1    1.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0    4042     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 9: VIOLATED (-2719 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     133                  
       Uncertainty:-     160                  
     Required Time:=    1607                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1331                  
             Slack:=   -2719                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y        
     67    4186    29      1    1.3  OR2X1_RVT    wptr_full/g3382__6131/Y  
    111    4296    43      4    3.7  HADDX1_RVT   wptr_full/g3417__4319/SO 
     30    4326    28      2    2.0  INVX1_RVT    wptr_full/g3366/Y        
      0    4326     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SI 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 10: VIOLATED (-2717 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     131                  
       Uncertainty:-     160                  
     Required Time:=    1609                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1331                  
             Slack:=   -2717                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y        
     67    4186    29      1    1.3  OR2X1_RVT    wptr_full/g3382__6131/Y  
    111    4296    43      4    3.7  HADDX1_RVT   wptr_full/g3417__4319/SO 
     30    4326    28      2    2.0  INVX1_RVT    wptr_full/g3366/Y        
      0    4326     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/D  
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 11: VIOLATED (-2712 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     132                  
       Uncertainty:-     160                  
     Required Time:=    1608                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1325                  
             Slack:=   -2712                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y        
     69    4188    31      1    1.5  OR2X1_RVT    wptr_full/g3365__8428/Y  
    103    4291    39      4    3.4  XOR2X2_RVT   wptr_full/g3356__4319/Y  
     29    4320    26      2    1.8  INVX1_RVT    wptr_full/g3355/Y        
      0    4320     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SI 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 12: VIOLATED (-2712 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     132                  
       Uncertainty:-     160                  
     Required Time:=    1608                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1325                  
             Slack:=   -2712                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y        
     69    4188    31      1    1.5  OR2X1_RVT    wptr_full/g3365__8428/Y  
    103    4291    39      4    3.4  XOR2X2_RVT   wptr_full/g3356__4319/Y  
     29    4320    26      2    1.8  INVX1_RVT    wptr_full/g3355/Y        
      0    4320     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SI 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 13: VIOLATED (-2699 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     132                  
       Uncertainty:-     160                  
     Required Time:=    1608                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1313                  
             Slack:=   -2699                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y        
     72    4190    34      1    2.5  OR2X1_RVT    wptr_full/g3390__6161/Y  
     89    4280    36      4    3.5  XNOR2X2_RVT  wptr_full/g3415__6260/Y  
     28    4307    25      2    1.6  INVX1_RVT    wptr_full/g3381/Y        
      0    4307     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SI 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 14: VIOLATED (-2699 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     132                  
       Uncertainty:-     160                  
     Required Time:=    1608                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1313                  
             Slack:=   -2699                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y        
     72    4190    34      1    2.5  OR2X1_RVT    wptr_full/g3390__6161/Y  
     89    4280    36      4    3.5  XNOR2X2_RVT  wptr_full/g3415__6260/Y  
     28    4307    25      2    1.6  INVX1_RVT    wptr_full/g3381/Y        
      0    4307     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SI 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 15: VIOLATED (-2697 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     134                  
       Uncertainty:-     160                  
     Required Time:=    1606                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1308                  
             Slack:=   -2697                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     82    4148    86      1    1.2  NAND3X0_RVT  wptr_full/g3383__1881/Y  
    121    4269    46      3    2.6  HADDX1_RVT   wptr_full/g3419__8428/SO 
     34    4303    32      2    2.1  INVX1_RVT    wptr_full/g3367/Y        
      0    4303     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SI 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 16: VIOLATED (-2696 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     132                  
       Uncertainty:-     160                  
     Required Time:=    1608                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1308                  
             Slack:=   -2696                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     82    4148    86      1    1.2  NAND3X0_RVT  wptr_full/g3383__1881/Y  
    121    4269    46      3    2.6  HADDX1_RVT   wptr_full/g3419__8428/SO 
     34    4303    32      2    2.1  INVX1_RVT    wptr_full/g3367/Y        
      0    4303     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SE 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 17: VIOLATED (-2684 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     133                  
       Uncertainty:-     160                  
     Required Time:=    1607                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1296                  
             Slack:=   -2684                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     95    4162    95      1    2.3  NAND3X0_RVT  wptr_full/g3375__1705/Y  
    100    4262    47      4    3.5  XNOR2X2_RVT  wptr_full/g2__5477/Y     
     30    4291    28      1    0.5  INVX0_RVT    wptr_full/plcgopbuf_st/Y 
      0    4291     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: VIOLATED (-2684 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     134                  
       Uncertainty:-     160                  
     Required Time:=    1606                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1294                  
             Slack:=   -2684                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                    
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT          
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y       
     72    4190    34      1    2.5  OR2X1_RVT    wptr_full/g3390__6161/Y 
     98    4289    39      4    3.5  XNOR2X2_RVT  wptr_full/g3415__6260/Y 
      0    4289     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/D 
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 19: VIOLATED (-2684 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     134                  
       Uncertainty:-     160                  
     Required Time:=    1606                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1294                  
             Slack:=   -2684                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                    
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT          
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y       
     72    4190    34      1    2.5  OR2X1_RVT    wptr_full/g3390__6161/Y 
     98    4289    39      4    3.5  XNOR2X2_RVT  wptr_full/g3415__6260/Y 
      0    4289     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/D 
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 20: VIOLATED (-2678 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     135                  
       Uncertainty:-     160                  
     Required Time:=    1605                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1288                  
             Slack:=   -2678                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     98    4165    42      1    1.3  AND2X1_RVT   wptr_full/g3371__6783/Y  
    117    4282    42      4    3.9  HADDX1_RVT   wptr_full/g3423__6783/SO 
      0    4282     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/D  
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 21: VIOLATED (-2678 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     135                  
       Uncertainty:-     160                  
     Required Time:=    1605                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1288                  
             Slack:=   -2678                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     98    4165    42      1    1.3  AND2X1_RVT   wptr_full/g3371__6783/Y  
    117    4282    42      4    3.9  HADDX1_RVT   wptr_full/g3423__6783/SO 
      0    4282     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/D  
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 22: VIOLATED (-2677 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     133                  
       Uncertainty:-     160                  
     Required Time:=    1607                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1289                  
             Slack:=   -2677                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     98    4165    42      1    1.3  AND2X1_RVT   wptr_full/g3371__6783/Y  
     89    4254    45      4    3.9  HADDX1_RVT   wptr_full/g3423__6783/SO 
     30    4284    29      2    2.2  INVX1_RVT    wptr_full/g3360/Y        
      0    4284     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SI 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 23: VIOLATED (-2677 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     133                  
       Uncertainty:-     160                  
     Required Time:=    1607                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1289                  
             Slack:=   -2677                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     98    4165    42      1    1.3  AND2X1_RVT   wptr_full/g3371__6783/Y  
     89    4254    45      4    3.9  HADDX1_RVT   wptr_full/g3423__6783/SO 
     30    4284    29      2    2.2  INVX1_RVT    wptr_full/g3360/Y        
      0    4284     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SI 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 24: VIOLATED (-2672 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     137                  
       Uncertainty:-     160                  
     Required Time:=    1603                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1281                  
             Slack:=   -2672                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     95    4162    95      1    2.3  NAND3X0_RVT  wptr_full/g3375__1705/Y  
    114    4275    44      4    3.5  XNOR2X2_RVT  wptr_full/g2__5477/Y     
      0    4276     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: VIOLATED (-2672 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     136                  
       Uncertainty:-     160                  
     Required Time:=    1604                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1281                  
             Slack:=   -2672                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                    
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT          
     95    4162    95      1    2.3  NAND3X0_RVT  wptr_full/g3375__1705/Y 
    114    4275    44      4    3.5  XNOR2X2_RVT  wptr_full/g2__5477/Y    
      0    4276     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 26: VIOLATED (-2665 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     135                  
       Uncertainty:-     160                  
     Required Time:=    1605                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1275                  
             Slack:=   -2665                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     95    4162    95      1    2.0  NAND3X0_RVT  wptr_full/g3374__2802/Y  
    108    4269    40      2    2.1  XNOR2X2_RVT  wptr_full/g3413__2398/Y  
      0    4270     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SE 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 27: VIOLATED (-2656 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     100                  
       Uncertainty:-     160                  
     Required Time:=    1640                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1302                  
             Slack:=   -2656                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y        
     67    4185    29      1    1.7  OR2X1_RVT    wptr_full/g3385__5115/Y  
    111    4296    43      3    3.1  HADDX1_RVT   wptr_full/g3425__3680/SO 
      0    4296     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SE 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 28: VIOLATED (-2656 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     100                  
       Uncertainty:-     160                  
     Required Time:=    1640                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1302                  
             Slack:=   -2656                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y        
     67    4185    29      1    1.7  OR2X1_RVT    wptr_full/g3385__5115/Y  
    111    4296    43      3    3.1  HADDX1_RVT   wptr_full/g3425__3680/SO 
      0    4296     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SE 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 29: VIOLATED (-2656 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     100                  
       Uncertainty:-     160                  
     Required Time:=    1640                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1301                  
             Slack:=   -2656                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y        
     67    4185    29      1    1.2  OR2X1_RVT    wptr_full/g3370__5526/Y  
    111    4296    43      3    3.5  HADDX1_RVT   wptr_full/g3421__5526/SO 
      0    4296     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SE 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 30: VIOLATED (-2656 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     100                  
       Uncertainty:-     160                  
     Required Time:=    1640                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1301                  
             Slack:=   -2656                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y        
     67    4185    29      1    1.2  OR2X1_RVT    wptr_full/g3370__5526/Y  
    111    4296    43      3    3.5  HADDX1_RVT   wptr_full/g3421__5526/SO 
      0    4296     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SE 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 31: VIOLATED (-2656 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      99                  
       Uncertainty:-     160                  
     Required Time:=    1641                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1302                  
             Slack:=   -2656                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y        
     67    4186    29      1    1.3  OR2X1_RVT    wptr_full/g3382__6131/Y  
    111    4296    43      4    3.7  HADDX1_RVT   wptr_full/g3417__4319/SO 
      0    4297     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SI 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 32: VIOLATED (-2654 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      97                  
       Uncertainty:-     160                  
     Required Time:=    1643                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1302                  
             Slack:=   -2654                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y        
     67    4186    29      1    1.3  OR2X1_RVT    wptr_full/g3382__6131/Y  
    111    4296    43      4    3.7  HADDX1_RVT   wptr_full/g3417__4319/SO 
      0    4297     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/D  
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 33: VIOLATED (-2650 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     134                  
       Uncertainty:-     160                  
     Required Time:=    1606                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1262                  
             Slack:=   -2650                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                    
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT          
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y       
     69    4188    31      1    1.5  OR2X1_RVT    wptr_full/g3365__8428/Y 
     68    4256    38      4    3.4  XOR2X2_RVT   wptr_full/g3356__4319/Y 
      1    4256     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/D 
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 34: VIOLATED (-2650 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     134                  
       Uncertainty:-     160                  
     Required Time:=    1606                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1261                  
             Slack:=   -2650                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                    
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT          
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y       
     69    4188    31      1    1.5  OR2X1_RVT    wptr_full/g3365__8428/Y 
     68    4256    38      4    3.4  XOR2X2_RVT   wptr_full/g3356__4319/Y 
      0    4256     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/D 
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 35: VIOLATED (-2646 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      96                  
       Uncertainty:-     160                  
     Required Time:=    1644                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1295                  
             Slack:=   -2646                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y        
     66    4185    29      1    1.6  OR2X1_RVT    wptr_full/g3397__2346/Y  
    104    4289    36      2    2.4  HADDX1_RVT   wptr_full/g3427__1617/SO 
      0    4289     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SE 
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 36: VIOLATED (-2644 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     140                  
       Uncertainty:-     160                  
     Required Time:=    1600                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1249                  
             Slack:=   -2644                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y        
    125    4244    53      3    3.8  AO221X1_RVT  wptr_full/g76/Y          
      0    4244     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: VIOLATED (-2644 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-     140                  
       Uncertainty:-     160                  
     Required Time:=    1600                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1249                  
             Slack:=   -2644                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT    wptr_full/g3403/Y        
    125    4244    53      3    3.8  AO221X1_RVT  wptr_full/g76/Y          
      0    4244     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: VIOLATED (-2628 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      99                  
       Uncertainty:-     160                  
     Required Time:=    1641                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1275                  
             Slack:=   -2628                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)    winc                     
   1072    4067   165     15   61.5  I1025_NS     io_b_winc/DOUT           
     82    4148    86      1    1.2  NAND3X0_RVT  wptr_full/g3383__1881/Y  
    121    4269    46      3    2.6  HADDX1_RVT   wptr_full/g3419__8428/SO 
      0    4270     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/D  
#--------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 39: VIOLATED (-2614 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      65                  
       Uncertainty:-     160                  
     Required Time:=    1675                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1294                  
             Slack:=   -2614                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)   winc                    
   1072    4067   165     15   61.5  I1025_NS    io_b_winc/DOUT          
     52    4119    74      8    8.0  INVX4_RVT   wptr_full/g3403/Y       
     72    4190    34      1    2.5  OR2X1_RVT   wptr_full/g3390__6161/Y 
     98    4289    39      4    3.5  XNOR2X2_RVT wptr_full/g3415__6260/Y 
      0    4289     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_1_/D 
#------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 40: VIOLATED (-2608 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      66                  
       Uncertainty:-     160                  
     Required Time:=    1674                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1288                  
             Slack:=   -2608                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)   winc                     
   1072    4067   165     15   61.5  I1025_NS    io_b_winc/DOUT           
     98    4165    42      1    1.3  AND2X1_RVT  wptr_full/g3371__6783/Y  
    117    4282    42      4    3.9  HADDX1_RVT  wptr_full/g3423__6783/SO 
      0    4282     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_8_/D  
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 41: VIOLATED (-2604 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     133                  
       Uncertainty:-     180                  
     Required Time:=    1687                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1305                  
             Slack:=   -2604                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     67    4150    28      1    1.5  OR2X1_RVT    rptr_empty/g2873__5107/Y        
    111    4261    43      4    3.6  HADDX1_RVT   rptr_empty/g2930__5107/SO       
     30    4291    28      2    1.9  INVX1_RVT    rptr_empty/g2859/Y              
      0    4291     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SI       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 42: VIOLATED (-2603 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     133                  
       Uncertainty:-     180                  
     Required Time:=    1687                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1304                  
             Slack:=   -2603                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     66    4150    28      1    1.3  OR2X1_RVT    rptr_empty/g2869__6417/Y        
    111    4260    43      4    3.5  HADDX1_RVT   rptr_empty/g2942__3680/SO       
     30    4290    28      2    1.5  INVX1_RVT    rptr_empty/g2855/Y              
      0    4290     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SI       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 43: VIOLATED (-2603 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     133                  
       Uncertainty:-     180                  
     Required Time:=    1687                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1304                  
             Slack:=   -2603                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     66    4150    28      1    1.3  OR2X1_RVT    rptr_empty/g2869__6417/Y        
    111    4260    43      4    3.5  HADDX1_RVT   rptr_empty/g2942__3680/SO       
     30    4290    28      2    1.5  INVX1_RVT    rptr_empty/g2855/Y              
      0    4290     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SI       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 44: VIOLATED (-2603 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     180                  
     Required Time:=    1688                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1304                  
             Slack:=   -2603                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     66    4149    28      1    1.3  OR2X1_RVT    rptr_empty/g2877__4319/Y        
    112    4261    45      4    4.1  HADDX1_RVT   rptr_empty/g2940__6783/SO       
     29    4290    27      1    0.5  INVX0_RVT    rptr_empty/plcgopbuf_st4100/Y   
      0    4290     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SI       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 45: VIOLATED (-2602 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      66                  
       Uncertainty:-     160                  
     Required Time:=    1674                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1281                  
             Slack:=   -2602                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)   winc                    
   1072    4067   165     15   61.5  I1025_NS    io_b_winc/DOUT          
     95    4162    95      1    2.3  NAND3X0_RVT wptr_full/g3375__1705/Y 
    114    4275    44      4    3.5  XNOR2X2_RVT wptr_full/g2__5477/Y    
      0    4276     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_9_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: VIOLATED (-2602 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     131                  
       Uncertainty:-     180                  
     Required Time:=    1689                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1305                  
             Slack:=   -2602                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     67    4150    28      1    1.5  OR2X1_RVT    rptr_empty/g2873__5107/Y        
    111    4261    43      4    3.6  HADDX1_RVT   rptr_empty/g2930__5107/SO       
     30    4291    28      2    1.9  INVX1_RVT    rptr_empty/g2859/Y              
      0    4291     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/D        
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 47: VIOLATED (-2602 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     133                  
       Uncertainty:-     180                  
     Required Time:=    1687                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1303                  
             Slack:=   -2602                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     65    4148    28      1    1.3  OR2X1_RVT    rptr_empty/g2884__1617/Y        
    111    4259    43      4    3.5  HADDX1_RVT   rptr_empty/g2936__8428/SO       
     30    4289    28      2    1.9  INVX1_RVT    rptr_empty/g2872/Y              
      0    4289     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SI       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 48: VIOLATED (-2602 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     133                  
       Uncertainty:-     180                  
     Required Time:=    1687                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1303                  
             Slack:=   -2602                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     65    4148    28      1    1.3  OR2X1_RVT    rptr_empty/g2884__1617/Y        
    111    4259    43      4    3.5  HADDX1_RVT   rptr_empty/g2936__8428/SO       
     30    4289    28      2    1.9  INVX1_RVT    rptr_empty/g2872/Y              
      0    4289     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SI       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 49: VIOLATED (-2601 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     180                  
     Required Time:=    1688                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1303                  
             Slack:=   -2601                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     65    4148    28      1    1.3  OR2X1_RVT    rptr_empty/g2891__8246/Y        
    112    4260    45      4    3.7  HADDX1_RVT   rptr_empty/g2926__5477/SO       
     28    4289    27      1    0.5  INVX0_RVT    rptr_empty/fplcgopbuf_st1/Y     
      0    4289     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SI       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 50: VIOLATED (-2599 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     180                  
     Required Time:=    1688                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1301                  
             Slack:=   -2599                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     67    4151    28      1    1.2  OR2X1_RVT    rptr_empty/g2878__8428/Y        
    103    4254    35      2    2.2  HADDX1_RVT   rptr_empty/g2934__4319/SO       
     33    4287    30      2    2.9  INVX1_RVT    rptr_empty/g2864/Y              
      0    4287     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SE       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 51: VIOLATED (-2599 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     180                  
     Required Time:=    1688                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1301                  
             Slack:=   -2599                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     67    4151    28      1    1.2  OR2X1_RVT    rptr_empty/g2878__8428/Y        
    103    4254    35      2    2.2  HADDX1_RVT   rptr_empty/g2934__4319/SO       
     33    4287    30      2    2.9  INVX1_RVT    rptr_empty/g2864/Y              
      0    4287     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SE       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 52: VIOLATED (-2595 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      65                  
       Uncertainty:-     160                  
     Required Time:=    1675                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1275                  
             Slack:=   -2595                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)   winc                     
   1072    4067   165     15   61.5  I1025_NS    io_b_winc/DOUT           
     95    4162    95      1    2.0  NAND3X0_RVT wptr_full/g3374__2802/Y  
    108    4269    40      2    2.1  XNOR2X2_RVT wptr_full/g3413__2398/Y  
      0    4270     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_10_/D 
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 53: VIOLATED (-2593 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     132                  
       Uncertainty:-     180                  
     Required Time:=    1688                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1296                  
             Slack:=   -2593                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     65    4149    29      1    1.3  OR2X1_RVT    rptr_empty/g2898__1881/Y        
    106    4254    38      3    2.4  HADDX1_RVT   rptr_empty/g2938__5526/SO       
     27    4281    24      1    0.5  INVX0_RVT    rptr_empty/plcgopbuf_st4102/Y   
      0    4281     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SI       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 54: VIOLATED (-2593 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     130                  
       Uncertainty:-     180                  
     Required Time:=    1690                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1297                  
             Slack:=   -2593                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     68    4152    30      1    1.6  OR2X1_RVT    rptr_empty/g2870__5477/Y        
    104    4256    40      4    3.5  XOR2X2_RVT   rptr_empty/g2860__1666/Y        
     27    4283    25      1    0.5  INVX0_RVT    rptr_empty/plcgopbuf_st4101/Y   
      0    4283     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/D        
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 55: VIOLATED (-2582 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      26                  
       Uncertainty:-     160                  
     Required Time:=    1714                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1302                  
             Slack:=   -2582                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)   winc                     
   1072    4067   165     15   61.5  I1025_NS    io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT   wptr_full/g3403/Y        
     67    4186    29      1    1.3  OR2X1_RVT   wptr_full/g3382__6131/Y  
    111    4296    43      4    3.7  HADDX1_RVT  wptr_full/g3417__4319/SO 
      0    4297     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_4_/D  
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 56: VIOLATED (-2582 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      26                  
       Uncertainty:-     160                  
     Required Time:=    1714                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1302                  
             Slack:=   -2582                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)   winc                     
   1072    4067   165     15   61.5  I1025_NS    io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT   wptr_full/g3403/Y        
     67    4185    29      1    1.7  OR2X1_RVT   wptr_full/g3385__5115/Y  
    111    4296    43      3    3.1  HADDX1_RVT  wptr_full/g3425__3680/SO 
      0    4296     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_2_/D  
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 57: VIOLATED (-2582 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      26                  
       Uncertainty:-     160                  
     Required Time:=    1714                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1301                  
             Slack:=   -2582                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)   winc                     
   1072    4067   165     15   61.5  I1025_NS    io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT   wptr_full/g3403/Y        
     67    4185    29      1    1.2  OR2X1_RVT   wptr_full/g3370__5526/Y  
    111    4296    43      3    3.5  HADDX1_RVT  wptr_full/g3421__5526/SO 
      0    4296     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_5_/D  
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 58: VIOLATED (-2580 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      64                  
       Uncertainty:-     160                  
     Required Time:=    1676                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1261                  
             Slack:=   -2580                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)   winc                    
   1072    4067   165     15   61.5  I1025_NS    io_b_winc/DOUT          
     52    4119    74      8    8.0  INVX4_RVT   wptr_full/g3403/Y       
     69    4188    31      1    1.5  OR2X1_RVT   wptr_full/g3365__8428/Y 
     68    4256    38      4    3.4  XOR2X2_RVT  wptr_full/g3356__4319/Y 
      0    4256     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_6_/D 
#------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 59: VIOLATED (-2574 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      69                  
       Uncertainty:-     160                  
     Required Time:=    1671                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1249                  
             Slack:=   -2574                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)   winc                    
   1072    4067   165     15   61.5  I1025_NS    io_b_winc/DOUT          
     52    4119    74      8    8.0  INVX4_RVT   wptr_full/g3403/Y       
    125    4244    53      3    3.8  AO221X1_RVT wptr_full/g76/Y         
      0    4244     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: VIOLATED (-2572 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      22                  
       Uncertainty:-     160                  
     Required Time:=    1718                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1295                  
             Slack:=   -2572                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)   winc                     
   1072    4067   165     15   61.5  I1025_NS    io_b_winc/DOUT           
     52    4119    74      8    8.0  INVX4_RVT   wptr_full/g3403/Y        
     66    4185    29      1    1.6  OR2X1_RVT   wptr_full/g3397__2346/Y  
    104    4289    36      2    2.4  HADDX1_RVT  wptr_full/g3427__1617/SO 
      0    4289     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_0_/D  
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 61: VIOLATED (-2557 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      27                  
       Uncertainty:-     160                  
     Required Time:=    1713                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1275                  
             Slack:=   -2557                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)   winc                     
   1072    4067   165     15   61.5  I1025_NS    io_b_winc/DOUT           
     82    4148    86      1    1.2  NAND3X0_RVT wptr_full/g3383__1881/Y  
    121    4269    46      3    2.6  HADDX1_RVT  wptr_full/g3419__8428/SO 
      0    4270     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_3_/D  
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 62: VIOLATED (-2542 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_5_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     100                  
       Uncertainty:-     180                  
     Required Time:=    1720                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1276                  
             Slack:=   -2542                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     66    4149    28      1    1.3  OR2X1_RVT    rptr_empty/g2877__4319/Y        
    112    4261    45      4    4.1  HADDX1_RVT   rptr_empty/g2940__6783/SO       
      0    4262     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SE       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 63: VIOLATED (-2541 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_2_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     100                  
       Uncertainty:-     180                  
     Required Time:=    1720                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1275                  
             Slack:=   -2541                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     65    4148    28      1    1.3  OR2X1_RVT    rptr_empty/g2891__8246/Y        
    112    4260    45      4    3.7  HADDX1_RVT   rptr_empty/g2926__5477/SO       
      0    4260     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SE       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 64: VIOLATED (-2541 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_8_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      99                  
       Uncertainty:-     180                  
     Required Time:=    1721                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1276                  
             Slack:=   -2541                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     67    4150    28      1    1.5  OR2X1_RVT    rptr_empty/g2873__5107/Y        
    111    4261    43      4    3.6  HADDX1_RVT   rptr_empty/g2930__5107/SO       
      0    4261     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SI       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 65: VIOLATED (-2540 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      98                  
       Uncertainty:-     180                  
     Required Time:=    1722                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1276                  
             Slack:=   -2540                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     66    4149    28      1    1.3  OR2X1_RVT    rptr_empty/g2877__4319/Y        
    112    4261    45      4    4.1  HADDX1_RVT   rptr_empty/g2940__6783/SO       
      0    4262     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/D        
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 66: VIOLATED (-2539 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_0_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     100                  
       Uncertainty:-     180                  
     Required Time:=    1720                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1274                  
             Slack:=   -2539                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     65    4149    28      1    1.2  OR2X1_RVT    rptr_empty/g2893__7098/Y        
    111    4259    43      3    3.9  HADDX1_RVT   rptr_empty/g2932__6260/SO       
      0    4260     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SE       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 67: VIOLATED (-2539 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_1_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     100                  
       Uncertainty:-     180                  
     Required Time:=    1720                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1274                  
             Slack:=   -2539                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     65    4149    28      1    1.2  OR2X1_RVT    rptr_empty/g2893__7098/Y        
    111    4259    43      3    3.9  HADDX1_RVT   rptr_empty/g2932__6260/SO       
      0    4260     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SE       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 68: VIOLATED (-2539 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_3_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     100                  
       Uncertainty:-     180                  
     Required Time:=    1720                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1274                  
             Slack:=   -2539                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     65    4149    28      1    2.0  OR2X1_RVT    rptr_empty/g2883__3680/Y        
    111    4259    43      3    4.3  HADDX1_RVT   rptr_empty/g2928__2398/SO       
      0    4260     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SE       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 69: VIOLATED (-2539 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_4_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     100                  
       Uncertainty:-     180                  
     Required Time:=    1720                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1274                  
             Slack:=   -2539                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     65    4149    28      1    2.0  OR2X1_RVT    rptr_empty/g2883__3680/Y        
    111    4259    43      3    4.3  HADDX1_RVT   rptr_empty/g2928__2398/SO       
      0    4259     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SE       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 70: VIOLATED (-2539 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      97                  
       Uncertainty:-     180                  
     Required Time:=    1723                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1276                  
             Slack:=   -2539                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     67    4150    28      1    1.5  OR2X1_RVT    rptr_empty/g2873__5107/Y        
    111    4261    43      4    3.6  HADDX1_RVT   rptr_empty/g2930__5107/SO       
      1    4262     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/D        
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 71: VIOLATED (-2538 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      98                  
       Uncertainty:-     180                  
     Required Time:=    1722                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1275                  
             Slack:=   -2538                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     65    4148    28      1    1.3  OR2X1_RVT    rptr_empty/g2891__8246/Y        
    112    4260    45      4    3.7  HADDX1_RVT   rptr_empty/g2926__5477/SO       
      0    4260     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/D        
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 72: VIOLATED (-2538 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      97                  
       Uncertainty:-     180                  
     Required Time:=    1723                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1275                  
             Slack:=   -2538                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     66    4150    28      1    1.3  OR2X1_RVT    rptr_empty/g2869__6417/Y        
    111    4260    43      4    3.5  HADDX1_RVT   rptr_empty/g2942__3680/SO       
      1    4261     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/D        
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 73: VIOLATED (-2538 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      97                  
       Uncertainty:-     180                  
     Required Time:=    1723                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1275                  
             Slack:=   -2538                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     66    4150    28      1    1.3  OR2X1_RVT    rptr_empty/g2869__6417/Y        
    111    4260    43      4    3.5  HADDX1_RVT   rptr_empty/g2942__3680/SO       
      0    4261     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/D        
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 74: VIOLATED (-2537 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     136                  
       Uncertainty:-     180                  
     Required Time:=    1684                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1235                  
             Slack:=   -2537                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     68    4152    30      1    1.6  OR2X1_RVT    rptr_empty/g2870__5477/Y        
     69    4221    39      4    3.5  XOR2X2_RVT   rptr_empty/g2860__1666/Y        
      0    4221     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SI       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 75: VIOLATED (-2537 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      97                  
       Uncertainty:-     180                  
     Required Time:=    1723                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1274                  
             Slack:=   -2537                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     65    4148    28      1    1.3  OR2X1_RVT    rptr_empty/g2884__1617/Y        
    111    4259    43      4    3.5  HADDX1_RVT   rptr_empty/g2936__8428/SO       
      1    4260     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/D        
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 76: VIOLATED (-2537 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      97                  
       Uncertainty:-     180                  
     Required Time:=    1723                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1274                  
             Slack:=   -2537                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     65    4148    28      1    1.3  OR2X1_RVT    rptr_empty/g2884__1617/Y        
    111    4259    43      4    3.5  HADDX1_RVT   rptr_empty/g2936__8428/SO       
      0    4260     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/D        
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 77: VIOLATED (-2536 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-     135                  
       Uncertainty:-     180                  
     Required Time:=    1685                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1235                  
             Slack:=   -2536                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     68    4152    30      1    1.6  OR2X1_RVT    rptr_empty/g2870__5477/Y        
     69    4221    39      4    3.5  XOR2X2_RVT   rptr_empty/g2860__1666/Y        
      0    4221     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SE       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 78: VIOLATED (-2530 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      95                  
       Uncertainty:-     180                  
     Required Time:=    1725                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1269                  
             Slack:=   -2530                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     65    4149    29      1    1.3  OR2X1_RVT    rptr_empty/g2898__1881/Y        
    106    4254    38      3    2.4  HADDX1_RVT   rptr_empty/g2938__5526/SO       
      1    4255     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/D        
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 79: VIOLATED (-2517 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_9_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      97                  
       Uncertainty:-     180                  
     Required Time:=    1723                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1254                  
             Slack:=   -2517                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#---------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                                
#---------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)    rinc                            
   1063    4049   168      2   20.2  I1025_NS     io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT   rptr_empty/plctnsbuf_star4160/Y 
     94    4177    22      1    0.8  NOR3X0_RVT   rptr_empty/g77/Y                
     62    4239    37      2    2.7  AO221X1_RVT  rptr_empty/g76/Y                
      0    4240     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SE       
#---------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 80: VIOLATED (-2511 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
        Drv Adjust:+       0         3795     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         3895     
                                              
             Setup:-      70                  
       Uncertainty:-     160                  
     Required Time:=    1670                  
      Launch Clock:-    3895                  
       Input Delay:-    -900                  
         Data Path:-    1186                  
             Slack:=   -2511                  

Exceptions/Constraints:
  input_delay             -900            in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    2995  5722      1 2580.4  (arrival)   winc                    
   1072    4067   165     15   61.5  I1025_NS    io_b_winc/DOUT          
     72    4139    38      1    0.8  OR2X1_RVT   wptr_full/g5163__8246/Y 
     42    4181    54      1    0.8  NAND2X0_RVT wptr_full/g5160__2802/Y 
      0    4181     -      1      -  DFFARX1_RVT wptr_full/wfull_reg/D   
#------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 81: VIOLATED (-2468 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      26                  
       Uncertainty:-     180                  
     Required Time:=    1794                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1276                  
             Slack:=   -2468                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                               
#--------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)   rinc                            
   1063    4049   168      2   20.2  I1025_NS    io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT  rptr_empty/plctnsbuf_star4160/Y 
     66    4149    28      1    1.3  OR2X1_RVT   rptr_empty/g2877__4319/Y        
    112    4261    45      4    4.1  HADDX1_RVT  rptr_empty/g2940__6783/SO       
      1    4262     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D        
#--------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 82: VIOLATED (-2467 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      26                  
       Uncertainty:-     180                  
     Required Time:=    1794                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1276                  
             Slack:=   -2467                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                               
#--------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)   rinc                            
   1063    4049   168      2   20.2  I1025_NS    io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT  rptr_empty/plctnsbuf_star4160/Y 
     67    4150    28      1    1.5  OR2X1_RVT   rptr_empty/g2873__5107/Y        
    111    4261    43      4    3.6  HADDX1_RVT  rptr_empty/g2930__5107/SO       
      0    4261     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D        
#--------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 83: VIOLATED (-2467 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      26                  
       Uncertainty:-     180                  
     Required Time:=    1794                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1275                  
             Slack:=   -2467                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                               
#--------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)   rinc                            
   1063    4049   168      2   20.2  I1025_NS    io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT  rptr_empty/plctnsbuf_star4160/Y 
     65    4148    28      1    1.3  OR2X1_RVT   rptr_empty/g2891__8246/Y        
    112    4260    45      4    3.7  HADDX1_RVT  rptr_empty/g2926__5477/SO       
      0    4260     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_2_/D        
#--------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 84: VIOLATED (-2466 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      26                  
       Uncertainty:-     180                  
     Required Time:=    1794                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1275                  
             Slack:=   -2466                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                               
#--------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)   rinc                            
   1063    4049   168      2   20.2  I1025_NS    io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT  rptr_empty/plctnsbuf_star4160/Y 
     66    4150    28      1    1.3  OR2X1_RVT   rptr_empty/g2869__6417/Y        
    111    4260    43      4    3.5  HADDX1_RVT  rptr_empty/g2942__3680/SO       
      0    4261     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D        
#--------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 85: VIOLATED (-2465 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      64                  
       Uncertainty:-     180                  
     Required Time:=    1756                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1235                  
             Slack:=   -2465                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                               
#--------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)   rinc                            
   1063    4049   168      2   20.2  I1025_NS    io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT  rptr_empty/plctnsbuf_star4160/Y 
     68    4152    30      1    1.6  OR2X1_RVT   rptr_empty/g2870__5477/Y        
     69    4221    39      4    3.5  XOR2X2_RVT  rptr_empty/g2860__1666/Y        
      0    4221     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D        
#--------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 86: VIOLATED (-2465 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      26                  
       Uncertainty:-     180                  
     Required Time:=    1794                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1274                  
             Slack:=   -2465                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                               
#--------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)   rinc                            
   1063    4049   168      2   20.2  I1025_NS    io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT  rptr_empty/plctnsbuf_star4160/Y 
     65    4149    28      1    1.2  OR2X1_RVT   rptr_empty/g2893__7098/Y        
    111    4259    43      3    3.9  HADDX1_RVT  rptr_empty/g2932__6260/SO       
      0    4260     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_1_/D        
#--------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 87: VIOLATED (-2465 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      26                  
       Uncertainty:-     180                  
     Required Time:=    1794                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1274                  
             Slack:=   -2465                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                               
#--------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)   rinc                            
   1063    4049   168      2   20.2  I1025_NS    io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT  rptr_empty/plctnsbuf_star4160/Y 
     65    4149    28      1    2.0  OR2X1_RVT   rptr_empty/g2883__3680/Y        
    111    4259    43      3    4.3  HADDX1_RVT  rptr_empty/g2928__2398/SO       
      0    4260     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_4_/D        
#--------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 88: VIOLATED (-2465 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      26                  
       Uncertainty:-     180                  
     Required Time:=    1794                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1274                  
             Slack:=   -2465                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                               
#--------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)   rinc                            
   1063    4049   168      2   20.2  I1025_NS    io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT  rptr_empty/plctnsbuf_star4160/Y 
     65    4148    28      1    1.3  OR2X1_RVT   rptr_empty/g2884__1617/Y        
    111    4259    43      4    3.5  HADDX1_RVT  rptr_empty/g2936__8428/SO       
      0    4259     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_3_/D        
#--------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 89: VIOLATED (-2458 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      23                  
       Uncertainty:-     180                  
     Required Time:=    1797                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1269                  
             Slack:=   -2458                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                               
#--------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)   rinc                            
   1063    4049   168      2   20.2  I1025_NS    io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT  rptr_empty/plctnsbuf_star4160/Y 
     65    4149    29      1    1.3  OR2X1_RVT   rptr_empty/g2898__1881/Y        
    106    4254    38      3    2.4  HADDX1_RVT  rptr_empty/g2938__5526/SO       
      0    4255     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_0_/D        
#--------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 90: VIOLATED (-2456 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      22                  
       Uncertainty:-     180                  
     Required Time:=    1798                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1269                  
             Slack:=   -2456                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                               
#--------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)   rinc                            
   1063    4049   168      2   20.2  I1025_NS    io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT  rptr_empty/plctnsbuf_star4160/Y 
     67    4151    28      1    1.2  OR2X1_RVT   rptr_empty/g2878__8428/Y        
    103    4254    35      2    2.2  HADDX1_RVT  rptr_empty/g2934__4319/SO       
      1    4254     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D        
#--------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 91: VIOLATED (-2446 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      67                  
       Uncertainty:-     180                  
     Required Time:=    1753                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1214                  
             Slack:=   -2446                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                               
#--------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)   rinc                            
   1063    4049   168      2   20.2  I1025_NS    io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT  rptr_empty/plctnsbuf_star4160/Y 
    116    4199    45      2    2.7  AO221X1_RVT rptr_empty/g76/Y                
      1    4200     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D       
#--------------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: VIOLATED (-2416 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000         3886     
                                              
             Setup:-      71                  
       Uncertainty:-     180                  
     Required Time:=    1749                  
      Launch Clock:-    3886                  
       Input Delay:-    -900                  
         Data Path:-    1180                  
             Slack:=   -2416                  

Exceptions/Constraints:
  input_delay             -900            in_del_9_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell               Timing Point           
#  (ps)   (ps)   (ps)         (fF)                                               
#--------------------------------------------------------------------------------
      0    2986  5708      1 2574.2  (arrival)   rinc                            
   1063    4049   168      2   20.2  I1025_NS    io_b_rinc/DOUT                  
     35    4084    65     13   16.0  INVX16_RVT  rptr_empty/plctnsbuf_star4160/Y 
     38    4122    46      1    0.9  NAND2X0_RVT rptr_empty/g23/Y                
     44    4165    57      1    1.3  NAND2X0_RVT rptr_empty/g4015__1617/Y        
      0    4165     -      1      -  DFFASX1_RVT rptr_empty/rempty_reg/D         
#--------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 93: MET (281 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     160                  
     Required Time:=    2040                  
      Launch Clock:-     100                  
         Data Path:-    1659                  
             Slack:=     281                  

Exceptions/Constraints:
  output_delay             -300            ou_del_18_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -     100   400     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    199     299    61      2    4.2  DFFARX1_RVT wptr_full/wfull_reg/QN  
     62     360    69      4   30.9  INVX4_RVT   wptr_full/g5239/Y       
   1398    1759   887      1 1437.7  D8I1025_NS  io_t_wfull/PADIO        
      0    1759     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (329 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1691                  
             Slack:=     329                  

Exceptions/Constraints:
  output_delay             -300            ou_del_17_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -     100   400     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    223     323    74      2    3.7  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     68     391    77      7   31.3  INVX4_RVT   rptr_empty/g4091/Y        
   1400    1791   885      1 1437.7  D8I1025_NS  io_t_rempty/PADIO         
      0    1791     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (460 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1560                  
             Slack:=     460                  

Exceptions/Constraints:
  output_delay             -300            ou_del_11_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   76.7  SRAM2RW128x8 fifomem/genblk1_7__U/O2[5] 
   1419    1660   885      1 1440.1  D8I1025_NS   io_l_rdata_5_/PADIO        
      0    1660     -      -      -  (port)       rdata[5]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (460 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1560                  
             Slack:=     460                  

Exceptions/Constraints:
  output_delay             -300            ou_del_13_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   76.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[3] 
   1419    1660   885      1 1440.1  D8I1025_NS   io_l_rdata_3_/PADIO        
      0    1660     -      -      -  (port)       rdata[3]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (460 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1560                  
             Slack:=     460                  

Exceptions/Constraints:
  output_delay             -300            ou_del_14_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   77.0  SRAM2RW128x8 fifomem/genblk1_7__U/O2[2] 
   1419    1660   885      1 1440.1  D8I1025_NS   io_l_rdata_2_/PADIO        
      0    1660     -      -      -  (port)       rdata[2]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (460 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1560                  
             Slack:=     460                  

Exceptions/Constraints:
  output_delay             -300            ou_del_12_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   77.1  SRAM2RW128x8 fifomem/genblk1_7__U/O2[4] 
   1419    1660   885      1 1440.1  D8I1025_NS   io_l_rdata_4_/PADIO        
      0    1660     -      -      -  (port)       rdata[4]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (460 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1560                  
             Slack:=     460                  

Exceptions/Constraints:
  output_delay             -300            ou_del_10_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   77.3  SRAM2RW128x8 fifomem/genblk1_7__U/O2[6] 
   1419    1660   885      1 1440.1  D8I1025_NS   io_l_rdata_6_/PADIO        
      0    1660     -      -      -  (port)       rdata[6]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (460 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1560                  
             Slack:=     460                  

Exceptions/Constraints:
  output_delay             -300            ou_del_15_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   77.5  SRAM2RW128x8 fifomem/genblk1_7__U/O2[1] 
   1419    1660   885      1 1440.1  D8I1025_NS   io_l_rdata_1_/PADIO        
      0    1660     -      -      -  (port)       rdata[1]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (461 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1559                  
             Slack:=     461                  

Exceptions/Constraints:
  output_delay             -300            ou_del 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   77.6  SRAM2RW128x8 fifomem/genblk1_7__U/O2[7] 
   1419    1659   885      1 1440.1  D8I1025_NS   io_l_rdata_7_/PADIO        
      0    1659     -      -      -  (port)       rdata[7]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (461 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     180                  
     Required Time:=    2120                  
      Launch Clock:-     100                  
         Data Path:-    1559                  
             Slack:=     461                  

Exceptions/Constraints:
  output_delay             -300            ou_del_16_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   400     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    141     241    77      1   77.8  SRAM2RW128x8 fifomem/genblk1_7__U/O2[0] 
   1419    1659   885      1 1440.1  D8I1025_NS   io_l_rdata_0_/PADIO        
      0    1659     -      -      -  (port)       rdata[0]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (598 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     237                  
             Slack:=     598                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8 48.1  DFFARX1_RVT  wdata_reg_2_/Q             
     20    1237     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (600 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     235                  
             Slack:=     600                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8 54.7  DFFARX1_RVT  wdata_reg_4_/Q             
     18    1235     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (601 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     235                  
             Slack:=     601                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_6_/Q             
     18    1235     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (601 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     234                  
             Slack:=     601                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_1_/Q             
     18    1234     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (601 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     234                  
             Slack:=     601                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8 54.2  DFFARX1_RVT  wdata_reg_5_/Q             
     17    1234     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (601 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     234                  
             Slack:=     601                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_3_/Q             
     17    1234     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (601 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     234                  
             Slack:=     601                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_7_/Q             
     17    1234     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (602 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     233                  
             Slack:=     602                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8 48.1  DFFARX1_RVT  wdata_reg_2_/Q             
     16    1233     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (604 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     232                  
             Slack:=     604                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8 67.6  DFFARX1_RVT  wdata_reg_0_/Q             
     15    1232     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (604 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     231                  
             Slack:=     604                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8 54.2  DFFARX1_RVT  wdata_reg_5_/Q             
     14    1231     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (604 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     231                  
             Slack:=     604                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8 54.7  DFFARX1_RVT  wdata_reg_4_/Q             
     14    1231     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (604 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     231                  
             Slack:=     604                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_3_/Q             
     14    1231     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (604 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     231                  
             Slack:=     604                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8 67.6  DFFARX1_RVT  wdata_reg_0_/Q             
     14    1231     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (605 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     231                  
             Slack:=     605                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_6_/Q             
     14    1231     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (605 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     230                  
             Slack:=     605                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_1_/Q             
     13    1230     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (605 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     230                  
             Slack:=     605                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_7_/Q             
     13    1230     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (607 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     229                  
             Slack:=     607                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8 67.6  DFFARX1_RVT  wdata_reg_0_/Q             
     12    1229     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (607 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     228                  
             Slack:=     607                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_3_/Q             
     12    1228     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (607 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     228                  
             Slack:=     607                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8 54.2  DFFARX1_RVT  wdata_reg_5_/Q             
     12    1228     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (607 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     228                  
             Slack:=     607                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8 54.7  DFFARX1_RVT  wdata_reg_4_/Q             
     11    1228     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (608 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     228                  
             Slack:=     608                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8 48.1  DFFARX1_RVT  wdata_reg_2_/Q             
     11    1228     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (608 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     228                  
             Slack:=     608                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8 67.6  DFFARX1_RVT  wdata_reg_0_/Q             
     11    1228     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (608 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     228                  
             Slack:=     608                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_1_/Q             
     11    1228     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (608 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     228                  
             Slack:=     608                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_6_/Q             
     11    1228     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (608 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     228                  
             Slack:=     608                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_7_/Q             
     11    1228     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (609 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     227                  
             Slack:=     609                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8 67.6  DFFARX1_RVT  wdata_reg_0_/Q             
     10    1227     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (610 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     610                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_3_/Q             
      8    1225     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (610 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     225                  
             Slack:=     610                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8 54.2  DFFARX1_RVT  wdata_reg_5_/Q             
      8    1225     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (611 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     611                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8 54.7  DFFARX1_RVT  wdata_reg_4_/Q             
      8    1224     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (611 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     611                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8 48.1  DFFARX1_RVT  wdata_reg_2_/Q             
      7    1224     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (611 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     611                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_1_/Q             
      7    1224     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (611 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     611                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_6_/Q             
      7    1224     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (611 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     611                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_7_/Q             
      7    1224     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (612 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_3_/Q             
      7    1224     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (612 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8 54.7  DFFARX1_RVT  wdata_reg_4_/Q             
      7    1224     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (612 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8 54.2  DFFARX1_RVT  wdata_reg_5_/Q             
      7    1224     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (612 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_7_/Q             
      7    1224     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (612 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_1_/Q             
      7    1224     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (612 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_6_/Q             
      7    1224     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (612 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     223                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8 48.1  DFFARX1_RVT  wdata_reg_2_/Q             
      6    1223     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (612 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     223                  
             Slack:=     612                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8 67.6  DFFARX1_RVT  wdata_reg_0_/Q             
      6    1223     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (615 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     220                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8 67.6  DFFARX1_RVT  wdata_reg_0_/Q             
      4    1220     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (615 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     220                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_3_/Q             
      4    1220     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (615 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     220                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_0_/CLK           
    217    1217    26      8 67.6  DFFARX1_RVT  wdata_reg_0_/Q             
      3    1220     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (615 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     220                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_1_/Q             
      3    1220     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 148: MET (615 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     220                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8 54.7  DFFARX1_RVT  wdata_reg_4_/Q             
      3    1220     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 149: MET (615 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     220                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8 54.2  DFFARX1_RVT  wdata_reg_5_/Q             
      3    1220     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 150: MET (615 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     220                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_7_/Q             
      3    1220     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 151: MET (615 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     220                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_6_/Q             
      3    1220     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 152: MET (615 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     220                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8 48.1  DFFARX1_RVT  wdata_reg_2_/Q             
      3    1220     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 153: MET (615 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     220                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_3_/Q             
      3    1220     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 154: MET (615 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     220                  
             Slack:=     615                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8 54.2  DFFARX1_RVT  wdata_reg_5_/Q             
      3    1220     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 155: MET (616 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     220                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8 54.7  DFFARX1_RVT  wdata_reg_4_/Q             
      3    1220     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 156: MET (616 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     220                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8 48.1  DFFARX1_RVT  wdata_reg_2_/Q             
      3    1220     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 157: MET (616 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     220                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_2_/CLK           
    217    1217    26      8 48.1  DFFARX1_RVT  wdata_reg_2_/Q             
      3    1220     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 158: MET (616 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     219                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_5_/CLK           
    217    1217    26      8 54.2  DFFARX1_RVT  wdata_reg_5_/Q             
      2    1219     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 159: MET (616 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     219                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_1_/Q             
      2    1219     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 160: MET (616 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     219                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_6_/Q             
      2    1219     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 161: MET (616 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     219                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_7_/Q             
      2    1219     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 162: MET (616 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     219                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_4_/CLK           
    217    1217    26      8 54.7  DFFARX1_RVT  wdata_reg_4_/Q             
      2    1219     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 163: MET (616 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     219                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_3_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_3_/Q             
      2    1219     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 164: MET (616 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     219                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_6_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_6_/Q             
      2    1219     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 165: MET (617 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     219                  
             Slack:=     617                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_1_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_1_/Q             
      2    1219     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 166: MET (617 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800          900     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     -95                  
       Uncertainty:-     160                  
     Required Time:=    1835                  
      Launch Clock:-    1000                  
         Data Path:-     218                  
             Slack:=     617                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   300      8    -  (arrival)    wdata_reg_7_/CLK           
    217    1217    26      8 54.3  DFFARX1_RVT  wdata_reg_7_/Q             
      2    1218     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 167: MET (1136 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      71                  
       Uncertainty:-     160                  
     Required Time:=    1669                  
      Launch Clock:-     100                  
         Data Path:-     433                  
             Slack:=    1136                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    282     382    91     11 13.2  DFFARX1_RVT  wptr_full/wbin_reg_8_/Q   
     28     410    45      2  1.5  INVX1_RVT    fifomem/plcgopbuf_st1/Y   
     59     469    70      2  6.5  NAND2X0_RVT  fifomem/g253__1617/Y      
     57     526    24      1 16.3  OR2X1_RVT    fifomem/g246__6260/Y      
      7     533     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 168: MET (1138 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      71                  
       Uncertainty:-     160                  
     Required Time:=    1669                  
      Launch Clock:-     100                  
         Data Path:-     430                  
             Slack:=    1138                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    282     382    91     11 13.2  DFFARX1_RVT  wptr_full/wbin_reg_8_/Q   
     28     410    45      2  1.5  INVX1_RVT    fifomem/plcgopbuf_st1/Y   
     59     469    59      2  2.2  NAND2X0_RVT  fifomem/g256__1705/Y      
     54     524    24      1 16.5  OR2X1_RVT    fifomem/g248__8428/Y      
      7     530     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 169: MET (1139 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      76                  
       Uncertainty:-     160                  
     Required Time:=    1664                  
      Launch Clock:-     100                  
         Data Path:-     425                  
             Slack:=    1139                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    282     382    91     11 13.2  DFFARX1_RVT  wptr_full/wbin_reg_8_/Q   
     28     410    45      2  1.5  INVX1_RVT    fifomem/plcgopbuf_st1/Y   
     59     469    70      2  6.5  NAND2X0_RVT  fifomem/g253__1617/Y      
     23     493    34      1  0.7  INVX1_RVT    fifomem/g252/Y            
     30     523    44      1  4.6  NAND2X0_RVT  fifomem/g244__2398/Y      
      3     525     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (1142 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      71                  
       Uncertainty:-     160                  
     Required Time:=    1669                  
      Launch Clock:-     100                  
         Data Path:-     427                  
             Slack:=    1142                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    278     378    86     12 12.8  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     28     406    44      2  1.5  INVX1_RVT    fifomem/g259/Y            
     59     466    67      2  6.3  NAND2X0_RVT  fifomem/g254__2802/Y      
     59     524    24      1  4.9  OR2X1_RVT    fifomem/g247__4319/Y      
      3     527     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (1144 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      76                  
       Uncertainty:-     160                  
     Required Time:=    1664                  
      Launch Clock:-     100                  
         Data Path:-     421                  
             Slack:=    1144                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    282     382    91     11 13.2  DFFARX1_RVT  wptr_full/wbin_reg_8_/Q   
     28     410    45      2  1.5  INVX1_RVT    fifomem/plcgopbuf_st1/Y   
     59     469    59      2  2.2  NAND2X0_RVT  fifomem/g256__1705/Y      
     20     490    30      1  0.8  INVX1_RVT    fifomem/g255/Y            
     29     518    44      1  6.9  NAND2X0_RVT  fifomem/g250__6783/Y      
      2     521     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (1145 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      70                  
       Uncertainty:-     160                  
     Required Time:=    1670                  
      Launch Clock:-     100                  
         Data Path:-     425                  
             Slack:=    1145                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    278     378    86     12 12.8  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     28     406    44      2  1.5  INVX1_RVT    fifomem/g259/Y            
     59     466    67      2  6.3  NAND2X0_RVT  fifomem/g254__2802/Y      
     59     524    21      1  0.2  OR2X1_RVT    fifomem/g249__5526/Y      
      0     525     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (1175 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      71                  
       Uncertainty:-     160                  
     Required Time:=    1669                  
      Launch Clock:-     100                  
         Data Path:-     394                  
             Slack:=    1175                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    264     364    86     12 12.8  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     68     432    56      1  1.1  NAND2X0_RVT  fifomem/g257__5122/Y      
     54     486    24      1 19.2  OR2X1_RVT    fifomem/g245__5107/Y      
      8     494     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (1227 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      71                  
       Uncertainty:-     180                  
     Required Time:=    1749                  
      Launch Clock:-     100                  
         Data Path:-     422                  
             Slack:=    1227                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    269     369    74      9 11.0  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     28     397    40      2  1.4  INVX1_RVT    fifomem/g276/Y             
     59     456    58      2  2.1  NAND2X0_RVT  fifomem/g273__2883/Y       
     54     510    24      1 25.0  OR2X1_RVT    fifomem/g265__5115/Y       
     12     522     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (1236 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      76                  
       Uncertainty:-     180                  
     Required Time:=    1744                  
      Launch Clock:-     100                  
         Data Path:-     408                  
             Slack:=    1236                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    269     369    74      9 11.0  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     28     397    40      2  1.4  INVX1_RVT    fifomem/g276/Y             
     59     456    58      2  2.1  NAND2X0_RVT  fifomem/g273__2883/Y       
     20     476    30      1  0.6  INVX1_RVT    fifomem/g272/Y             
     28     504    44      1 10.7  NAND2X0_RVT  fifomem/g267__4733/Y       
      4     508     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (1237 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      70                  
       Uncertainty:-     180                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-     413                  
             Slack:=    1237                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    269     369    74      9 11.0  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     28     397    40      2  1.4  INVX1_RVT    fifomem/g276/Y             
     57     454    58      2  2.2  NAND2X0_RVT  fifomem/g271__9945/Y       
     54     508    20      1 13.4  OR2X1_RVT    fifomem/g266__7482/Y       
      5     513     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (1239 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      71                  
       Uncertainty:-     180                  
     Required Time:=    1749                  
      Launch Clock:-     100                  
         Data Path:-     410                  
             Slack:=    1239                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    269     369    74      9 11.0  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     28     397    40      2  1.4  INVX1_RVT    fifomem/g276/Y             
     57     454    58      2  2.2  NAND2X0_RVT  fifomem/g271__9945/Y       
     54     508    24      1  3.6  OR2X1_RVT    fifomem/g264__1881/Y       
      2     510     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (1241 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      71                  
       Uncertainty:-     180                  
     Required Time:=    1749                  
      Launch Clock:-     100                  
         Data Path:-     408                  
             Slack:=    1241                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    264     364    68      8  9.0  DFFARX1_RVT  rptr_empty/rbin_reg_8_/Q   
     28     392    38      2  1.4  INVX1_RVT    fifomem/g277/Y             
     55     447    66      2  2.4  NAND2X0_RVT  fifomem/g270__9315/Y       
     56     503    24      1 13.1  OR2X1_RVT    fifomem/g263__6131/Y       
      5     508     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (1242 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      76                  
       Uncertainty:-     180                  
     Required Time:=    1744                  
      Launch Clock:-     100                  
         Data Path:-     402                  
             Slack:=    1242                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    264     364    68      8  9.0  DFFARX1_RVT  rptr_empty/rbin_reg_8_/Q   
     28     392    38      2  1.4  INVX1_RVT    fifomem/g277/Y             
     55     447    66      2  2.4  NAND2X0_RVT  fifomem/g270__9315/Y       
     21     468    32      1  0.7  INVX1_RVT    fifomem/g269/Y             
     30     498    44      1 12.3  NAND2X0_RVT  fifomem/g261__8246/Y       
      4     502     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (1244 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      76                  
       Uncertainty:-     160                  
     Required Time:=    1664                  
      Launch Clock:-     100                  
         Data Path:-     320                  
             Slack:=    1244                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    264     364    86     12 12.8  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     52     416    47      1 10.1  NAND3X0_RVT  fifomem/g251__3680/Y      
      4     420     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (1275 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      71                  
       Uncertainty:-     180                  
     Required Time:=    1749                  
      Launch Clock:-     100                  
         Data Path:-     374                  
             Slack:=    1275                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    255     355    73      9 11.0  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     63     418    51      1  0.8  NAND2X0_RVT  fifomem/g274__2346/Y       
     52     470    24      1 10.8  OR2X1_RVT    fifomem/g262__7098/Y       
      4     474     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (1336 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      76                  
       Uncertainty:-     180                  
     Required Time:=    1744                  
      Launch Clock:-     100                  
         Data Path:-     309                  
             Slack:=    1336                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_9_/CLK 
    264     364    86     12 12.2  DFFARX1_RVT  rptr_empty/rbin_reg_9_/Q   
     43     407    44      1  3.0  NAND3X0_RVT  fifomem/g268__6161/Y       
      2     409     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     231                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    230     330    31      1  2.2  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      1     331     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 184: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    230     330    31      1  1.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 185: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    230     330    31      1  1.0  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 186: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    230     330    31      1  1.0  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 187: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    230     330    31      1  1.0  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 188: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    230     330    31      1  0.9  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 189: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    230     330    31      1  1.4  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 190: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    230     330    31      1  0.9  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 191: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    230     330    31      1  1.4  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 192: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    230     330    31      1  0.8  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 193: MET (1348 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      62                  
       Uncertainty:-     160                  
     Required Time:=    1678                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1348                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    230     330    31      1  1.2  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 194: MET (1424 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -77                  
       Uncertainty:-     160                  
     Required Time:=    1817                  
      Launch Clock:-     100                  
         Data Path:-     293                  
             Slack:=    1424                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    274     374    81     15 85.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
     19     393     -     15    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    230     330    31      1  1.0  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 196: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    230     330    31      1  0.9  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 197: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    230     330    31      1  0.9  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 198: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    230     330    31      1  0.9  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 199: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    230     330    31      1  0.9  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 200: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    230     330    31      1  0.8  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 201: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    230     330    31      1  0.9  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 202: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    230     330    31      1  0.9  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 203: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    230     330    31      1  0.8  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 204: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    230     330    31      1  1.2  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 205: MET (1428 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      62                  
       Uncertainty:-     180                  
     Required Time:=    1758                  
      Launch Clock:-     100                  
         Data Path:-     230                  
             Slack:=    1428                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    230     330    31      1  0.8  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     330     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 206: MET (1433 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -77                  
       Uncertainty:-     160                  
     Required Time:=    1817                  
      Launch Clock:-     100                  
         Data Path:-     285                  
             Slack:=    1433                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    274     374    81     15 85.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
     10     385     -     15    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (1433 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -77                  
       Uncertainty:-     160                  
     Required Time:=    1817                  
      Launch Clock:-     100                  
         Data Path:-     285                  
             Slack:=    1433                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    274     374    81     15 85.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
     10     385     -     15    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (1433 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -77                  
       Uncertainty:-     160                  
     Required Time:=    1817                  
      Launch Clock:-     100                  
         Data Path:-     284                  
             Slack:=    1433                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    274     374    81     15 85.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
     10     384     -     15    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (1435 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -77                  
       Uncertainty:-     160                  
     Required Time:=    1817                  
      Launch Clock:-     100                  
         Data Path:-     283                  
             Slack:=    1435                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    274     374    81     15 85.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      8     383     -     15    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (1437 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -77                  
       Uncertainty:-     160                  
     Required Time:=    1817                  
      Launch Clock:-     100                  
         Data Path:-     280                  
             Slack:=    1437                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    274     374    81     15 85.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      6     380     -     15    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (1437 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -77                  
       Uncertainty:-     160                  
     Required Time:=    1817                  
      Launch Clock:-     100                  
         Data Path:-     280                  
             Slack:=    1437                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    274     374    81     15 85.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      6     380     -     15    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (1439 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -77                  
       Uncertainty:-     160                  
     Required Time:=    1817                  
      Launch Clock:-     100                  
         Data Path:-     278                  
             Slack:=    1439                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    274     374    81     15 85.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      4     378     -     15    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (1441 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -80                  
       Uncertainty:-     160                  
     Required Time:=    1820                  
      Launch Clock:-     100                  
         Data Path:-     278                  
             Slack:=    1441                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    268     368    73     15 63.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
     10     378     -     15    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (1444 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -80                  
       Uncertainty:-     160                  
     Required Time:=    1820                  
      Launch Clock:-     100                  
         Data Path:-     276                  
             Slack:=    1444                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    268     368    73     15 63.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      8     376     -     15    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (1444 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -80                  
       Uncertainty:-     160                  
     Required Time:=    1820                  
      Launch Clock:-     100                  
         Data Path:-     276                  
             Slack:=    1444                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    268     368    73     15 63.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      8     376     -     15    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (1447 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -80                  
       Uncertainty:-     160                  
     Required Time:=    1820                  
      Launch Clock:-     100                  
         Data Path:-     272                  
             Slack:=    1447                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    268     368    73     15 63.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      4     372     -     15    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (1448 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -80                  
       Uncertainty:-     160                  
     Required Time:=    1820                  
      Launch Clock:-     100                  
         Data Path:-     272                  
             Slack:=    1448                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    268     368    73     15 63.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      4     372     -     15    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (1448 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -80                  
       Uncertainty:-     160                  
     Required Time:=    1820                  
      Launch Clock:-     100                  
         Data Path:-     271                  
             Slack:=    1448                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    268     368    73     15 63.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      3     371     -     15    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (1448 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -80                  
       Uncertainty:-     160                  
     Required Time:=    1820                  
      Launch Clock:-     100                  
         Data Path:-     271                  
             Slack:=    1448                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    268     368    73     15 63.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      3     371     -     15    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (1448 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -80                  
       Uncertainty:-     160                  
     Required Time:=    1820                  
      Launch Clock:-     100                  
         Data Path:-     271                  
             Slack:=    1448                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    268     368    73     15 63.5  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      3     371     -     15    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (1450 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     274                  
             Slack:=    1450                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    257     357    58     14 77.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
     17     374     -     14    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (1451 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     273                  
             Slack:=    1451                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    257     357    58     14 79.8  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
     16     373     -     14    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (1457 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     267                  
             Slack:=    1457                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    257     357    58     14 77.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
     10     367     -     14    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (1457 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     267                  
             Slack:=    1457                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    257     357    58     14 79.8  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
     10     367     -     14    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (1457 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     267                  
             Slack:=    1457                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    257     357    58     14 77.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
     10     367     -     14    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (1457 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     267                  
             Slack:=    1457                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    257     357    58     14 79.8  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
     10     367     -     14    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (1458 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     266                  
             Slack:=    1458                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    257     357    58     14 77.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      9     366     -     14    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (1458 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     268                  
             Slack:=    1458                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    252     352    52     14 78.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
     16     368     -     14    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (1459 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     265                  
             Slack:=    1459                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    257     357    58     14 79.8  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      8     365     -     14    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (1459 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     265                  
             Slack:=    1459                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    257     357    58     14 79.8  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      8     365     -     14    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (1459 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     268                  
             Slack:=    1459                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    249     349    50     11 81.7  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
     19     368     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (1460 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     264                  
             Slack:=    1460                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    257     357    58     14 77.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      7     364     -     14    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (1462 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     262                  
             Slack:=    1462                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    257     357    58     14 77.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      6     362     -     14    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (1462 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     262                  
             Slack:=    1462                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    257     357    58     14 77.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      6     362     -     14    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (1462 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     262                  
             Slack:=    1462                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    257     357    58     14 79.8  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      5     362     -     14    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (1462 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     262                  
             Slack:=    1462                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    257     357    58     14 79.8  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      5     362     -     14    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (1463 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1463                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    257     357    58     14 77.4  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      4     361     -     14    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (1463 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1463                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    257     357    58     14 79.8  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      4     361     -     14    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (1464 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     262                  
             Slack:=    1464                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    252     352    52     14 78.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
     10     362     -     14    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (1464 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     262                  
             Slack:=    1464                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    252     352    52     14 78.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
     10     362     -     14    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (1466 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     258                  
             Slack:=    1466                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    179     279    58      3  2.6  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     60     339    57     14 82.4  INVX1_RVT    wptr_full/g5242/Y          
     19     358     -     14    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (1467 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     260                  
             Slack:=    1467                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    252     352    52     14 78.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      8     360     -     14    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (1467 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     260                  
             Slack:=    1467                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    252     352    52     14 78.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      8     360     -     14    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (1468 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     259                  
             Slack:=    1468                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    249     349    50     11 81.7  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
     10     359     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (1468 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     259                  
             Slack:=    1468                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    249     349    50     11 81.7  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
     10     359     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (1468 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     259                  
             Slack:=    1468                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    249     349    50     11 81.7  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
     10     359     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (1469 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     257                  
             Slack:=    1469                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    252     352    52     14 78.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      6     357     -     14    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (1469 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     257                  
             Slack:=    1469                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    252     352    52     14 78.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      6     357     -     14    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (1470 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     257                  
             Slack:=    1470                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    249     349    50     11 81.7  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      8     357     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (1471 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     160                  
     Required Time:=    1826                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1471                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    252     352    52     14 78.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      4     355     -     14    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (1472 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1472                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    249     349    50     11 81.7  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      7     356     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (1472 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1472                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    249     349    50     11 81.7  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      7     356     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (1474 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     160                  
     Required Time:=    1827                  
      Launch Clock:-     100                  
         Data Path:-     253                  
             Slack:=    1474                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    249     349    50     11 81.7  DFFARX1_RVT  wptr_full/wbin_reg_0_/Q    
      4     353     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (1476 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     249                  
             Slack:=    1476                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    179     279    58      3  2.6  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     60     339    57     14 82.4  INVX1_RVT    wptr_full/g5242/Y          
     10     349     -     14    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (1476 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1476                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    179     279    58      3  2.6  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     60     339    57     14 82.4  INVX1_RVT    wptr_full/g5242/Y          
     10     348     -     14    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (1476 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     248                  
             Slack:=    1476                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    179     279    58      3  2.6  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     60     339    57     14 82.4  INVX1_RVT    wptr_full/g5242/Y          
     10     348     -     14    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (1478 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     247                  
             Slack:=    1478                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    179     279    58      3  2.6  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     60     339    57     14 82.4  INVX1_RVT    wptr_full/g5242/Y          
      8     347     -     14    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (1479 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     245                  
             Slack:=    1479                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    179     279    58      3  2.6  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     60     339    57     14 82.4  INVX1_RVT    wptr_full/g5242/Y          
      6     345     -     14    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (1479 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     245                  
             Slack:=    1479                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    179     279    58      3  2.6  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     60     339    57     14 82.4  INVX1_RVT    wptr_full/g5242/Y          
      6     345     -     14    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (1482 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-     -84                  
       Uncertainty:-     160                  
     Required Time:=    1824                  
      Launch Clock:-     100                  
         Data Path:-     242                  
             Slack:=    1482                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    179     279    58      3  2.6  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     60     339    57     14 82.4  INVX1_RVT    wptr_full/g5242/Y          
      4     342     -     14    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (1527 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     276                  
             Slack:=    1527                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    260     360    63     14 92.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
     15     376     -     14    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (1531 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -83                  
       Uncertainty:-     180                  
     Required Time:=    1903                  
      Launch Clock:-     100                  
         Data Path:-     272                  
             Slack:=    1531                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    260     360    62     13 73.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
     12     372     -     13    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (1532 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     270                  
             Slack:=    1532                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    260     360    63     14 92.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
     10     370     -     14    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (1532 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     270                  
             Slack:=    1532                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    260     360    63     14 92.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
     10     370     -     14    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (1534 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     268                  
             Slack:=    1534                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    260     360    63     14 92.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      8     368     -     14    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (1535 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     268                  
             Slack:=    1535                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    260     360    63     14 92.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      7     368     -     14    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (1535 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     268                  
             Slack:=    1535                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    260     360    63     14 92.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      7     368     -     14    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (1536 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     270                  
             Slack:=    1536                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    253     353    54     13 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
     17     370     -     13    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (1536 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     266                  
             Slack:=    1536                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    260     360    63     14 92.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      6     366     -     14    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (1537 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -82                  
       Uncertainty:-     180                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-     265                  
             Slack:=    1537                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    260     360    63     14 92.0  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      5     365     -     14    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (1538 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -83                  
       Uncertainty:-     180                  
     Required Time:=    1903                  
      Launch Clock:-     100                  
         Data Path:-     265                  
             Slack:=    1538                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    260     360    62     13 73.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      6     365     -     13    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (1538 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -83                  
       Uncertainty:-     180                  
     Required Time:=    1903                  
      Launch Clock:-     100                  
         Data Path:-     265                  
             Slack:=    1538                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    260     360    62     13 73.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      6     365     -     13    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (1538 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -83                  
       Uncertainty:-     180                  
     Required Time:=    1903                  
      Launch Clock:-     100                  
         Data Path:-     265                  
             Slack:=    1538                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    260     360    62     13 73.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      5     365     -     13    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (1538 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -83                  
       Uncertainty:-     180                  
     Required Time:=    1903                  
      Launch Clock:-     100                  
         Data Path:-     265                  
             Slack:=    1538                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    260     360    62     13 73.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      5     365     -     13    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (1538 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -83                  
       Uncertainty:-     180                  
     Required Time:=    1903                  
      Launch Clock:-     100                  
         Data Path:-     264                  
             Slack:=    1538                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    260     360    62     13 73.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      5     364     -     13    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (1538 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     267                  
             Slack:=    1538                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    252     352    53     13 92.6  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
     15     367     -     13    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (1540 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -83                  
       Uncertainty:-     180                  
     Required Time:=    1903                  
      Launch Clock:-     100                  
         Data Path:-     263                  
             Slack:=    1540                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    260     360    62     13 73.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      3     363     -     13    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (1540 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     265                  
             Slack:=    1540                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    253     353    54     13 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
     12     365     -     13    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (1540 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     265                  
             Slack:=    1540                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    253     353    54     13 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
     12     365     -     13    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (1541 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -83                  
       Uncertainty:-     180                  
     Required Time:=    1903                  
      Launch Clock:-     100                  
         Data Path:-     262                  
             Slack:=    1541                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    260     360    62     13 73.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      2     362     -     13    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (1541 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     266                  
             Slack:=    1541                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    249     349    50     11 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
     17     366     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (1542 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     265                  
             Slack:=    1542                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    248     348    49     12 89.2  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
     17     365     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (1542 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     264                  
             Slack:=    1542                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    252     352    53     13 92.6  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
     11     364     -     13    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (1542 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     264                  
             Slack:=    1542                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    252     352    53     13 92.6  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
     11     364     -     13    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 285: MET (1544 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     262                  
             Slack:=    1544                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    253     353    54     13 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      8     362     -     13    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 286: MET (1544 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     263                  
             Slack:=    1544                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    248     348    49     13 84.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
     15     363     -     13    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 287: MET (1545 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1545                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    253     353    54     13 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      8     361     -     13    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 288: MET (1545 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1545                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    253     353    54     13 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      8     361     -     13    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 289: MET (1545 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     260                  
             Slack:=    1545                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    253     353    54     13 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      7     360     -     13    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 290: MET (1546 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     260                  
             Slack:=    1546                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    252     352    53     13 92.6  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      8     360     -     13    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 291: MET (1546 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     260                  
             Slack:=    1546                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    253     353    54     13 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      7     360     -     13    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 292: MET (1546 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1546                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    249     349    50     11 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
     12     361     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 293: MET (1546 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     261                  
             Slack:=    1546                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    249     349    50     11 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
     12     361     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 294: MET (1546 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     260                  
             Slack:=    1546                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    252     352    53     13 92.6  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      7     360     -     13    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 295: MET (1546 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     259                  
             Slack:=    1546                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    252     352    53     13 92.6  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      7     359     -     13    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 296: MET (1547 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     259                  
             Slack:=    1547                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    252     352    53     13 92.6  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      7     359     -     13    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 297: MET (1547 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     260                  
             Slack:=    1547                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    248     348    49     12 89.2  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
     12     360     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 298: MET (1547 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     260                  
             Slack:=    1547                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    248     348    49     12 89.2  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
     12     360     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 299: MET (1548 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     260                  
             Slack:=    1548                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    248     348    49     13 84.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
     12     360     -     13    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 300: MET (1548 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     260                  
             Slack:=    1548                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    248     348    49     13 84.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
     12     360     -     13    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 301: MET (1548 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -86                  
       Uncertainty:-     180                  
     Required Time:=    1906                  
      Launch Clock:-     100                  
         Data Path:-     258                  
             Slack:=    1548                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    252     352    53     13 92.6  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      6     358     -     13    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 302: MET (1550 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     258                  
             Slack:=    1550                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    249     349    50     11 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      9     358     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 303: MET (1550 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     257                  
             Slack:=    1550                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    249     349    50     11 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      8     357     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 304: MET (1550 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     257                  
             Slack:=    1550                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    249     349    50     11 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      8     357     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 305: MET (1550 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     257                  
             Slack:=    1550                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    249     349    50     11 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      8     357     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 306: MET (1550 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     257                  
             Slack:=    1550                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    248     348    49     12 89.2  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      9     357     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 307: MET (1551 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1551                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    249     349    50     11 90.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      7     356     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 308: MET (1551 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1551                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    248     348    49     13 84.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      8     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 309: MET (1552 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1552                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    248     348    49     12 89.2  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      8     356     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 310: MET (1552 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1552                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    248     348    49     12 89.2  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      8     356     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 311: MET (1552 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1552                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    248     348    49     12 89.2  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      8     356     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 312: MET (1552 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1552                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    248     348    49     12 89.2  DFFARX1_RVT  rptr_empty/rbin_reg_1_/Q   
      7     356     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 313: MET (1552 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     256                  
             Slack:=    1552                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    248     348    49     13 84.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      7     356     -     13    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 314: MET (1552 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1552                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    248     348    49     13 84.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      7     355     -     13    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 315: MET (1552 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     255                  
             Slack:=    1552                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    248     348    49     13 84.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      7     355     -     13    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 316: MET (1553 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-     -87                  
       Uncertainty:-     180                  
     Required Time:=    1907                  
      Launch Clock:-     100                  
         Data Path:-     254                  
             Slack:=    1553                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   400     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    248     348    49     13 84.5  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      6     354     -     13    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

