#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Thu Dec 03 12:24:51 2015
# Process ID: 3108
# Current directory: C:/FPGAPrj/VIVADO/xillinux-eval-zybo-1.3c/vhdl/vivado/xillydemo.runs/fifo_8x2048_synth_1
# Command line: vivado.exe -log fifo_8x2048.vds -mode batch -messageDb vivado.pb -notrace -source fifo_8x2048.tcl
# Log file: C:/FPGAPrj/VIVADO/xillinux-eval-zybo-1.3c/vhdl/vivado/xillydemo.runs/fifo_8x2048_synth_1/fifo_8x2048.vds
# Journal file: C:/FPGAPrj/VIVADO/xillinux-eval-zybo-1.3c/vhdl/vivado/xillydemo.runs/fifo_8x2048_synth_1\vivado.jou
#-----------------------------------------------------------
source fifo_8x2048.tcl -notrace
