
*** Running vivado
    with args -log qpsk_tx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source qpsk_tx.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source qpsk_tx.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental G:/Xilinx_2022/Vivado/2022.1/proyek/qpsk/qpsk.srcs/utils_1/imports/synth_1/sine_gen.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from G:/Xilinx_2022/Vivado/2022.1/proyek/qpsk/qpsk.srcs/utils_1/imports/synth_1/sine_gen.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top qpsk_tx -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13896
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'qpsk_tx' [G:/Xilinx_2022/Vivado/2022.1/proyek/qpsk/qpsk.srcs/sources_1/new/qpsk_tx.v:23]
INFO: [Synth 8-3876] $readmem data file 'sine.mem' is read successfully [G:/Xilinx_2022/Vivado/2022.1/proyek/qpsk/qpsk.srcs/sources_1/new/qpsk_tx.v:49]
INFO: [Synth 8-3876] $readmem data file 'sine180.mem' is read successfully [G:/Xilinx_2022/Vivado/2022.1/proyek/qpsk/qpsk.srcs/sources_1/new/qpsk_tx.v:50]
INFO: [Synth 8-3876] $readmem data file 'sine90.mem' is read successfully [G:/Xilinx_2022/Vivado/2022.1/proyek/qpsk/qpsk.srcs/sources_1/new/qpsk_tx.v:52]
INFO: [Synth 8-3876] $readmem data file 'sine270.mem' is read successfully [G:/Xilinx_2022/Vivado/2022.1/proyek/qpsk/qpsk.srcs/sources_1/new/qpsk_tx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'qpsk_tx' (0#1) [G:/Xilinx_2022/Vivado/2022.1/proyek/qpsk/qpsk.srcs/sources_1/new/qpsk_tx.v:23]
WARNING: [Synth 8-6014] Unused sequential element I_reg was removed.  [G:/Xilinx_2022/Vivado/2022.1/proyek/qpsk/qpsk.srcs/sources_1/new/qpsk_tx.v:46]
WARNING: [Synth 8-6014] Unused sequential element Q_reg was removed.  [G:/Xilinx_2022/Vivado/2022.1/proyek/qpsk/qpsk.srcs/sources_1/new/qpsk_tx.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [G:/Xilinx_2022/Vivado/2022.1/proyek/qpsk/qpsk.srcs/sources_1/new/qpsk_tx.v:62]
WARNING: [Synth 8-7129] Port serial[1] in module qpsk_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port serial[0] in module qpsk_tx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint G:/Xilinx_2022/Vivado/2022.1/proyek/qpsk/qpsk.srcs/utils_1/imports/synth_1/sine_gen.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register i_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6040] Register i_reg_rep_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3917] design qpsk_tx has port sine[31] driven by constant 0
WARNING: [Synth 8-3917] design qpsk_tx has port sine[30] driven by constant 0
WARNING: [Synth 8-3917] design qpsk_tx has port sine[29] driven by constant 0
WARNING: [Synth 8-3917] design qpsk_tx has port sine[28] driven by constant 0
WARNING: [Synth 8-3917] design qpsk_tx has port sine[27] driven by constant 0
WARNING: [Synth 8-3917] design qpsk_tx has port sine[26] driven by constant 0
WARNING: [Synth 8-3917] design qpsk_tx has port sine[25] driven by constant 0
WARNING: [Synth 8-3917] design qpsk_tx has port sine[24] driven by constant 0
WARNING: [Synth 8-3917] design qpsk_tx has port sine[23] driven by constant 0
WARNING: [Synth 8-3917] design qpsk_tx has port sine[22] driven by constant 0
WARNING: [Synth 8-3917] design qpsk_tx has port sine[21] driven by constant 0
WARNING: [Synth 8-3917] design qpsk_tx has port sine[20] driven by constant 0
WARNING: [Synth 8-3917] design qpsk_tx has port sine[19] driven by constant 0
WARNING: [Synth 8-3917] design qpsk_tx has port sine[18] driven by constant 0
WARNING: [Synth 8-3917] design qpsk_tx has port sine[17] driven by constant 0
WARNING: [Synth 8-7129] Port serial[1] in module qpsk_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port serial[0] in module qpsk_tx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|qpsk_tx     | rom_memory_I | 1024x17       | LUT            | 
|qpsk_tx     | sine_reg     | 1024x17       | Block RAM      | 
+------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sine_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    11|
|3     |LUT1     |     2|
|4     |LUT3     |     1|
|5     |LUT4     |     6|
|6     |LUT5     |     5|
|7     |LUT6     |    10|
|8     |RAMB18E1 |     1|
|9     |FDRE     |    42|
|10    |IBUF     |     1|
|11    |OBUF     |    32|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   112|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.273 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.273 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.273 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1298.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1298.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8fdf4fc0
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 25 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1298.273 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'G:/Xilinx_2022/Vivado/2022.1/proyek/qpsk/qpsk.runs/synth_1/qpsk_tx.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file qpsk_tx_utilization_synth.rpt -pb qpsk_tx_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  2 10:46:24 2023...
