design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/semi_cpu_top,semi_cpu_top,RUN_2025.06.08_09.20.56,flow completed,0h2m36s0ms,0h1m51s0ms,114208.11941340461,0.06756087079999999,28552.029853351152,-1,32.6841,579.7,1603,0,0,0,0,0,0,0,0,0,0,0,53152,13170,0.0,0.0,0.0,0.0,-4.52,0.0,0.0,0.0,0.0,-239.83,39888130.0,0.0,25.39,24.41,4.31,6.02,0.0,2033,3170,67,1161,0,0,0,2493,27,4,33,96,427,108,14,387,379,829,23,3203,819,674,1556,1929,8181,58907.747200000005,0.00161,0.00157,1.17e-05,0.00203,0.002,2.31e-07,0.00231,0.00236,2.4e-07,2.7,14.52,68.87052341597796,10,1,25,50,50,0.3,1,10,0.55,1,sky130_fd_sc_hd,AREA 0
