==============================================================
File generated on Sat Aug 01 23:28:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Aug 01 23:30:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Aug 01 23:35:10 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Aug 01 23:35:56 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'qrc_decoder/src/rs.c' ... 
INFO: [HLS 200-10] Analyzing design file 'qrc_decoder/src/qrc_decoder.c' ... 
INFO: [HLS 200-10] Analyzing design file 'qrc_decoder/src/pbm.c' ... 
INFO: [HLS 200-10] Analyzing design file 'qrc_decoder/src/modules.c' ... 
INFO: [HLS 200-10] Analyzing design file 'qrc_decoder/src/data.c' ... 
INFO: [HLS 200-10] Analyzing design file 'qrc_decoder/src/blocks.c' ... 
INFO: [HLS 200-10] Analyzing design file 'qrc_decoder/src/bch.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 102.918 ; gain = 18.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 102.918 ; gain = 18.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 105.867 ; gain = 21.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'leading_bit' into 'bch_check' (qrc_decoder/src/bch.c:31) automatically.
INFO: [XFORM 203-602] Inlining function 'leading_bit' into 'bch_encode' (qrc_decoder/src/bch.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'bch_check' into 'bch_encode' (qrc_decoder/src/bch.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'leading_bit' into 'bch_decode' (qrc_decoder/src/bch.c:54) automatically.
INFO: [XFORM 203-602] Inlining function 'bch_encode' into 'bch_decode' (qrc_decoder/src/bch.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'hamming_weight' into 'bch_decode' (qrc_decoder/src/bch.c:62) automatically.
WARNING: [SYNCHK 200-77] The top function 'qrc_decoder' (qrc_decoder/src/qrc_decoder.c:34) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 107.957 ; gain = 24.012
INFO: [XFORM 203-102] Partitioning array 'lenbits' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'block_sizes' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 122 for loop 'Loop-0' in function 'get_block'.
INFO: [XFORM 203-102] Automatically partitioning small array 'code_to_ecl' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'code_to_ecl' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'leading_bit' into 'bch_check' (qrc_decoder/src/bch.c:31) automatically.
INFO: [XFORM 203-602] Inlining function 'leading_bit' into 'bch_encode' (qrc_decoder/src/bch.c:42) automatically.
INFO: [XFORM 203-602] Inlining function 'bch_check' into 'bch_encode' (qrc_decoder/src/bch.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'leading_bit' into 'bch_decode' (qrc_decoder/src/bch.c:54) automatically.
INFO: [XFORM 203-602] Inlining function 'bch_encode' into 'bch_decode' (qrc_decoder/src/bch.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'hamming_weight' into 'bch_decode' (qrc_decoder/src/bch.c:62) automatically.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'qrc_decoder'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 127.922 ; gain = 43.977
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 128.031 ; gain = 44.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'qrc_decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qrc_decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.003 seconds; current allocated memory: 77.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 77.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qrc_decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'qrc_decoder/pdata' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'qrc_decoder/dataout' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'qrc_decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'qrc_decoder/pdata_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qrc_decoder/pdata_address0' to 0.
WARNING: [RTGEN 206-101] Port 'qrc_decoder/pdata_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qrc_decoder/pdata_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'qrc_decoder/pdata_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qrc_decoder/pdata_we0' to 0.
WARNING: [RTGEN 206-101] Port 'qrc_decoder/pdata_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qrc_decoder/pdata_d0' to 0.
WARNING: [RTGEN 206-101] Port 'qrc_decoder/pdata_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'qrc_decoder/pdata_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qrc_decoder/pdata_address1' to 0.
WARNING: [RTGEN 206-101] Port 'qrc_decoder/pdata_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qrc_decoder/pdata_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'qrc_decoder/pdata_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qrc_decoder/pdata_we1' to 0.
WARNING: [RTGEN 206-101] Port 'qrc_decoder/pdata_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'qrc_decoder/pdata_d1' to 0.
WARNING: [RTGEN 206-101] Port 'qrc_decoder/pdata_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'qrc_decoder/dataout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'qrc_decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 77.125 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 128.031 ; gain = 44.086
INFO: [SYSC 207-301] Generating SystemC RTL for qrc_decoder.
INFO: [VHDL 208-304] Generating VHDL RTL for qrc_decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for qrc_decoder.
INFO: [HLS 200-112] Total elapsed time: 40.213 seconds; peak allocated memory: 77.125 MB.
