

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Sat Nov 19 15:44:38 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   144614|   144614|  1.446 ms|  1.446 ms|  144614|  144614|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                                   |                                                                        |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94                                        |compute_Pipeline_VITIS_LOOP_134_1                                       |       18|       18|   0.180 us|   0.180 us|      18|      18|       no|
        |grp_compute_Pipeline_VITIS_LOOP_156_5_fu_102                                       |compute_Pipeline_VITIS_LOOP_156_5                                       |       34|       34|   0.340 us|   0.340 us|      34|      34|       no|
        |grp_compute_Pipeline_VITIS_LOOP_232_18_VITIS_LOOP_233_19_fu_110                    |compute_Pipeline_VITIS_LOOP_232_18_VITIS_LOOP_233_19                    |     1010|     1010|  10.100 us|  10.100 us|    1010|    1010|       no|
        |grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118                      |compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3                      |     2051|     2051|  20.510 us|  20.510 us|    2051|    2051|       no|
        |grp_compute_Pipeline_VITIS_LOOP_150_4_fu_130                                       |compute_Pipeline_VITIS_LOOP_150_4                                       |       38|       38|   0.380 us|   0.380 us|      38|      38|       no|
        |grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_140                      |compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7                      |     2052|     2052|  20.520 us|  20.520 us|    2052|    2052|       no|
        |grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_152                      |compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9                      |     2052|     2052|  20.520 us|  20.520 us|    2052|    2052|       no|
        |grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164                    |compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11                    |     2051|     2051|  20.510 us|  20.510 us|    2051|    2051|       no|
        |grp_compute_Pipeline_VITIS_LOOP_190_12_fu_176                                      |compute_Pipeline_VITIS_LOOP_190_12                                      |       38|       38|   0.380 us|   0.380 us|      38|      38|       no|
        |grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185                                      |compute_Pipeline_VITIS_LOOP_199_13                                      |       39|       39|   0.390 us|   0.390 us|      39|      39|       no|
        |grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193                                      |compute_Pipeline_VITIS_LOOP_210_14                                      |       37|       37|   0.370 us|   0.370 us|      37|      37|       no|
        |grp_compute_Pipeline_VITIS_LOOP_216_15_fu_201                                      |compute_Pipeline_VITIS_LOOP_216_15                                      |       19|       19|   0.190 us|   0.190 us|      19|      19|       no|
        |grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215                    |compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17                    |     2054|     2054|  20.540 us|  20.540 us|    2054|    2054|       no|
        |grp_compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21_fu_227                    |compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21                    |     2050|     2050|  20.500 us|  20.500 us|    2050|    2050|       no|
        |grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239  |compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24  |   131078|   131078|   1.311 ms|   1.311 ms|  131078|  131078|       no|
        |grp_compute_Pipeline_VITIS_LOOP_263_25_fu_255                                      |compute_Pipeline_VITIS_LOOP_263_25                                      |       18|       18|   0.180 us|   0.180 us|      18|      18|       no|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|    2557|    3036|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    2163|    -|
|Register         |        -|     -|      76|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|    2633|    5201|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94                                        |compute_Pipeline_VITIS_LOOP_134_1                                       |        0|   0|    9|   50|    0|
    |grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118                      |compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3                      |        0|   0|   51|  155|    0|
    |grp_compute_Pipeline_VITIS_LOOP_150_4_fu_130                                       |compute_Pipeline_VITIS_LOOP_150_4                                       |        0|   0|  156|  116|    0|
    |grp_compute_Pipeline_VITIS_LOOP_156_5_fu_102                                       |compute_Pipeline_VITIS_LOOP_156_5                                       |        0|   0|    9|   41|    0|
    |grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_140                      |compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7                      |        0|   0|  115|  180|    0|
    |grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_152                      |compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9                      |        0|   0|  193|  234|    0|
    |grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164                    |compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11                    |        0|   0|   51|  155|    0|
    |grp_compute_Pipeline_VITIS_LOOP_190_12_fu_176                                      |compute_Pipeline_VITIS_LOOP_190_12                                      |        0|   0|  156|  116|    0|
    |grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185                                      |compute_Pipeline_VITIS_LOOP_199_13                                      |        0|   0|  222|  116|    0|
    |grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193                                      |compute_Pipeline_VITIS_LOOP_210_14                                      |        0|   0|  382|  274|    0|
    |grp_compute_Pipeline_VITIS_LOOP_216_15_fu_201                                      |compute_Pipeline_VITIS_LOOP_216_15                                      |        0|   4|  158|  129|    0|
    |grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215                    |compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17                    |        0|   0|  187|  219|    0|
    |grp_compute_Pipeline_VITIS_LOOP_232_18_VITIS_LOOP_233_19_fu_110                    |compute_Pipeline_VITIS_LOOP_232_18_VITIS_LOOP_233_19                    |        0|   0|   37|  153|    0|
    |grp_compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21_fu_227                    |compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21                    |        0|   0|   41|  176|    0|
    |grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239  |compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24  |        0|   0|  448|  528|    0|
    |grp_compute_Pipeline_VITIS_LOOP_263_25_fu_255                                      |compute_Pipeline_VITIS_LOOP_263_25                                      |        0|   0|   26|  100|    0|
    |hadd_16ns_16ns_16_2_full_dsp_1_U125                                                |hadd_16ns_16ns_16_2_full_dsp_1                                          |        0|   2|   94|  113|    0|
    |hadd_16ns_16ns_16_2_full_dsp_1_U126                                                |hadd_16ns_16ns_16_2_full_dsp_1                                          |        0|   2|   94|  113|    0|
    |hdiv_16ns_16ns_16_5_no_dsp_1_U127                                                  |hdiv_16ns_16ns_16_5_no_dsp_1                                            |        0|   0|    0|    0|    0|
    |hdiv_16ns_16ns_16_5_no_dsp_1_U128                                                  |hdiv_16ns_16ns_16_5_no_dsp_1                                            |        0|   0|    0|    0|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U129                                                 |hmul_16ns_16ns_16_2_max_dsp_1                                           |        0|   2|   64|   34|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U130                                                 |hmul_16ns_16ns_16_2_max_dsp_1                                           |        0|   2|   64|   34|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                              |                                                                        |        0|  12| 2557| 3036|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  145|         29|    1|         29|
    |grp_fu_284_ce          |   26|          5|    1|          5|
    |grp_fu_284_p0          |   26|          5|   16|         80|
    |grp_fu_284_p1          |   26|          5|   16|         80|
    |grp_fu_288_ce          |   26|          5|    1|          5|
    |grp_fu_288_p0          |   26|          5|   16|         80|
    |grp_fu_288_p1          |   26|          5|   16|         80|
    |grp_fu_292_ce          |   20|          4|    1|          4|
    |grp_fu_292_p0          |   20|          4|   16|         64|
    |grp_fu_292_p1          |   20|          4|   16|         64|
    |grp_fu_296_ce          |   20|          4|    1|          4|
    |grp_fu_296_p0          |   20|          4|   16|         64|
    |grp_fu_296_p1          |   20|          4|   16|         64|
    |grp_fu_300_ce          |   20|          4|    1|          4|
    |grp_fu_300_p0          |   20|          4|   16|         64|
    |grp_fu_300_p1          |   20|          4|   16|         64|
    |grp_fu_304_ce          |   20|          4|    1|          4|
    |grp_fu_304_p0          |   20|          4|   16|         64|
    |grp_fu_304_p1          |   20|          4|   16|         64|
    |reg_file_2_0_address0  |   37|          7|   11|         77|
    |reg_file_2_0_address1  |   26|          5|   11|         55|
    |reg_file_2_0_ce0       |   37|          7|    1|          7|
    |reg_file_2_0_ce1       |   26|          5|    1|          5|
    |reg_file_2_0_d0        |   14|          3|   16|         48|
    |reg_file_2_0_we0       |   14|          3|    1|          3|
    |reg_file_2_1_address0  |   37|          7|   11|         77|
    |reg_file_2_1_address1  |   26|          5|   11|         55|
    |reg_file_2_1_ce0       |   37|          7|    1|          7|
    |reg_file_2_1_ce1       |   26|          5|    1|          5|
    |reg_file_2_1_d0        |   14|          3|   16|         48|
    |reg_file_2_1_we0       |   14|          3|    1|          3|
    |reg_file_3_0_address0  |   20|          4|   11|         44|
    |reg_file_3_0_address1  |   20|          4|   11|         44|
    |reg_file_3_0_ce0       |   20|          4|    1|          4|
    |reg_file_3_0_ce1       |   20|          4|    1|          4|
    |reg_file_3_0_d0        |   20|          4|   16|         64|
    |reg_file_3_0_d1        |   14|          3|   16|         48|
    |reg_file_3_0_we0       |   20|          4|    1|          4|
    |reg_file_3_0_we1       |   14|          3|    1|          3|
    |reg_file_3_1_address0  |   20|          4|   11|         44|
    |reg_file_3_1_address1  |   20|          4|   11|         44|
    |reg_file_3_1_ce0       |   20|          4|    1|          4|
    |reg_file_3_1_ce1       |   20|          4|    1|          4|
    |reg_file_3_1_d0        |   20|          4|   16|         64|
    |reg_file_3_1_d1        |   14|          3|   16|         48|
    |reg_file_3_1_we0       |   20|          4|    1|          4|
    |reg_file_3_1_we1       |   14|          3|    1|          3|
    |reg_file_4_0_address0  |   26|          5|   11|         55|
    |reg_file_4_0_address1  |   20|          4|   11|         44|
    |reg_file_4_0_ce0       |   26|          5|    1|          5|
    |reg_file_4_0_ce1       |   20|          4|    1|          4|
    |reg_file_4_0_d0        |   20|          4|   16|         64|
    |reg_file_4_0_we0       |   20|          4|    1|          4|
    |reg_file_4_0_we1       |    9|          2|    1|          2|
    |reg_file_4_1_address0  |   26|          5|   11|         55|
    |reg_file_4_1_address1  |   20|          4|   11|         44|
    |reg_file_4_1_ce0       |   26|          5|    1|          5|
    |reg_file_4_1_ce1       |   20|          4|    1|          4|
    |reg_file_4_1_d0        |   20|          4|   16|         64|
    |reg_file_4_1_we0       |   20|          4|    1|          4|
    |reg_file_4_1_we1       |    9|          2|    1|          2|
    |reg_file_5_0_address0  |   37|          7|   11|         77|
    |reg_file_5_0_address1  |   31|          6|   11|         66|
    |reg_file_5_0_ce0       |   37|          7|    1|          7|
    |reg_file_5_0_ce1       |   31|          6|    1|          6|
    |reg_file_5_0_d0        |   31|          6|   16|         96|
    |reg_file_5_0_we0       |   31|          6|    1|          6|
    |reg_file_5_1_address0  |   37|          7|   11|         77|
    |reg_file_5_1_address1  |   31|          6|   11|         66|
    |reg_file_5_1_ce0       |   37|          7|    1|          7|
    |reg_file_5_1_ce1       |   31|          6|    1|          6|
    |reg_file_5_1_d0        |   31|          6|   16|         96|
    |reg_file_5_1_we0       |   31|          6|    1|          6|
    |reg_file_6_0_address0  |   37|          7|   11|         77|
    |reg_file_6_0_address1  |   14|          3|   11|         33|
    |reg_file_6_0_ce0       |   37|          7|    1|          7|
    |reg_file_6_0_ce1       |   14|          3|    1|          3|
    |reg_file_6_0_d0        |   20|          4|   16|         64|
    |reg_file_6_0_d1        |   14|          3|   16|         48|
    |reg_file_6_0_we0       |   20|          4|    1|          4|
    |reg_file_6_0_we1       |   14|          3|    1|          3|
    |reg_file_6_1_address0  |   37|          7|   11|         77|
    |reg_file_6_1_address1  |   14|          3|   11|         33|
    |reg_file_6_1_ce0       |   37|          7|    1|          7|
    |reg_file_6_1_ce1       |   14|          3|    1|          3|
    |reg_file_6_1_d0        |   20|          4|   16|         64|
    |reg_file_6_1_d1        |   14|          3|   16|         48|
    |reg_file_6_1_we0       |   20|          4|    1|          4|
    |reg_file_6_1_we1       |   14|          3|    1|          3|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  | 2163|        427|  679|       3057|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                       |  28|   0|   28|          0|
    |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94_ap_start_reg                                        |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118_ap_start_reg                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_150_4_fu_130_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_156_5_fu_102_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_140_ap_start_reg                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_152_ap_start_reg                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164_ap_start_reg                    |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_190_12_fu_176_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_216_15_fu_201_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215_ap_start_reg                    |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_232_18_VITIS_LOOP_233_19_fu_110_ap_start_reg                    |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21_fu_227_ap_start_reg                    |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_263_25_fu_255_ap_start_reg                                      |   1|   0|    1|          0|
    |reg_file_0_0_load_reg_268                                                                       |  16|   0|   16|          0|
    |reg_file_1_0_load_reg_279                                                                       |  16|   0|   16|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           |  76|   0|   76|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       compute|  return value|
|reg_file_0_0_address0  |  out|   11|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_ce0       |  out|    1|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_q0        |   in|   16|   ap_memory|  reg_file_0_0|         array|
|reg_file_1_0_address0  |  out|   11|   ap_memory|  reg_file_1_0|         array|
|reg_file_1_0_ce0       |  out|    1|   ap_memory|  reg_file_1_0|         array|
|reg_file_1_0_q0        |   in|   16|   ap_memory|  reg_file_1_0|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_we0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_d0        |  out|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q1        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_we0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_d0        |  out|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q1        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_we0       |  out|    1|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_d0        |  out|   16|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_address1  |  out|   11|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_ce1       |  out|    1|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_we1       |  out|    1|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_d1        |  out|   16|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_q1        |   in|   16|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_we0       |  out|    1|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_d0        |  out|   16|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_address1  |  out|   11|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_ce1       |  out|    1|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_we1       |  out|    1|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_d1        |  out|   16|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_q1        |   in|   16|   ap_memory|  reg_file_3_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_we0       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_d0        |  out|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_q0        |   in|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_address1  |  out|   11|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_ce1       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_we1       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_d1        |  out|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_q1        |   in|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_we0       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_d0        |  out|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_q0        |   in|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_address1  |  out|   11|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_ce1       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_we1       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_d1        |  out|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_q1        |   in|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_q0        |   in|   16|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_0_q1        |   in|   16|   ap_memory|  reg_file_5_0|         array|
|reg_file_5_1_address0  |  out|   11|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_q0        |   in|   16|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|  reg_file_5_1|         array|
|reg_file_5_1_q1        |   in|   16|   ap_memory|  reg_file_5_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_we0       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_d0        |  out|   16|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_address1  |  out|   11|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_ce1       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_we1       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_d1        |  out|   16|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_we0       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_d0        |  out|   16|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_address1  |  out|   11|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_ce1       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_we1       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_d1        |  out|   16|   ap_memory|  reg_file_6_1|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

