// Generated register defines for ntt_intt_pwm

#ifndef _NTT_INTT_PWM_REG_DEFS_
#define _NTT_INTT_PWM_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
#define KECCAK0_BASE_ADDR 0x1a401000
// auto added parameter
#define NTT_INTT_PWM_PARAM_DIN 128

// auto added parameter
#define NTT_INTT_PWM_PARAM_DOUT 128

// Register width
#define NTT_INTT_PWM_PARAM_REG_WIDTH 32

// Common Interrupt Offsets

// Subword of input (common parameters)
#define NTT_INTT_PWM_DIN_DIN_FIELD_WIDTH 32
#define NTT_INTT_PWM_DIN_DIN_FIELDS_PER_REG 1
#define NTT_INTT_PWM_DIN_MULTIREG_COUNT 128

// Subword of input
#define NTT_INTT_PWM_DIN_0(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x0)
#define NTT_INTT_PWM_DIN_0_REG_OFFSET 0x0

// Subword of input
#define NTT_INTT_PWM_DIN_1(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x4)
#define NTT_INTT_PWM_DIN_1_REG_OFFSET 0x4

// Subword of input
#define NTT_INTT_PWM_DIN_2(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x8)
#define NTT_INTT_PWM_DIN_2_REG_OFFSET 0x8

// Subword of input
#define NTT_INTT_PWM_DIN_3(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xc)
#define NTT_INTT_PWM_DIN_3_REG_OFFSET 0xc

// Subword of input
#define NTT_INTT_PWM_DIN_4(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x10)
#define NTT_INTT_PWM_DIN_4_REG_OFFSET 0x10

// Subword of input
#define NTT_INTT_PWM_DIN_5(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x14)
#define NTT_INTT_PWM_DIN_5_REG_OFFSET 0x14

// Subword of input
#define NTT_INTT_PWM_DIN_6(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x18)
#define NTT_INTT_PWM_DIN_6_REG_OFFSET 0x18

// Subword of input
#define NTT_INTT_PWM_DIN_7(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1c)
#define NTT_INTT_PWM_DIN_7_REG_OFFSET 0x1c

// Subword of input
#define NTT_INTT_PWM_DIN_8(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x20)
#define NTT_INTT_PWM_DIN_8_REG_OFFSET 0x20

// Subword of input
#define NTT_INTT_PWM_DIN_9(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x24)
#define NTT_INTT_PWM_DIN_9_REG_OFFSET 0x24

// Subword of input
#define NTT_INTT_PWM_DIN_10(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x28)
#define NTT_INTT_PWM_DIN_10_REG_OFFSET 0x28

// Subword of input
#define NTT_INTT_PWM_DIN_11(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2c)
#define NTT_INTT_PWM_DIN_11_REG_OFFSET 0x2c

// Subword of input
#define NTT_INTT_PWM_DIN_12(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x30)
#define NTT_INTT_PWM_DIN_12_REG_OFFSET 0x30

// Subword of input
#define NTT_INTT_PWM_DIN_13(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x34)
#define NTT_INTT_PWM_DIN_13_REG_OFFSET 0x34

// Subword of input
#define NTT_INTT_PWM_DIN_14(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x38)
#define NTT_INTT_PWM_DIN_14_REG_OFFSET 0x38

// Subword of input
#define NTT_INTT_PWM_DIN_15(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3c)
#define NTT_INTT_PWM_DIN_15_REG_OFFSET 0x3c

// Subword of input
#define NTT_INTT_PWM_DIN_16(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x40)
#define NTT_INTT_PWM_DIN_16_REG_OFFSET 0x40

// Subword of input
#define NTT_INTT_PWM_DIN_17(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x44)
#define NTT_INTT_PWM_DIN_17_REG_OFFSET 0x44

// Subword of input
#define NTT_INTT_PWM_DIN_18(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x48)
#define NTT_INTT_PWM_DIN_18_REG_OFFSET 0x48

// Subword of input
#define NTT_INTT_PWM_DIN_19(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x4c)
#define NTT_INTT_PWM_DIN_19_REG_OFFSET 0x4c

// Subword of input
#define NTT_INTT_PWM_DIN_20(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x50)
#define NTT_INTT_PWM_DIN_20_REG_OFFSET 0x50

// Subword of input
#define NTT_INTT_PWM_DIN_21(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x54)
#define NTT_INTT_PWM_DIN_21_REG_OFFSET 0x54

// Subword of input
#define NTT_INTT_PWM_DIN_22(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x58)
#define NTT_INTT_PWM_DIN_22_REG_OFFSET 0x58

// Subword of input
#define NTT_INTT_PWM_DIN_23(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x5c)
#define NTT_INTT_PWM_DIN_23_REG_OFFSET 0x5c

// Subword of input
#define NTT_INTT_PWM_DIN_24(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x60)
#define NTT_INTT_PWM_DIN_24_REG_OFFSET 0x60

// Subword of input
#define NTT_INTT_PWM_DIN_25(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x64)
#define NTT_INTT_PWM_DIN_25_REG_OFFSET 0x64

// Subword of input
#define NTT_INTT_PWM_DIN_26(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x68)
#define NTT_INTT_PWM_DIN_26_REG_OFFSET 0x68

// Subword of input
#define NTT_INTT_PWM_DIN_27(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x6c)
#define NTT_INTT_PWM_DIN_27_REG_OFFSET 0x6c

// Subword of input
#define NTT_INTT_PWM_DIN_28(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x70)
#define NTT_INTT_PWM_DIN_28_REG_OFFSET 0x70

// Subword of input
#define NTT_INTT_PWM_DIN_29(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x74)
#define NTT_INTT_PWM_DIN_29_REG_OFFSET 0x74

// Subword of input
#define NTT_INTT_PWM_DIN_30(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x78)
#define NTT_INTT_PWM_DIN_30_REG_OFFSET 0x78

// Subword of input
#define NTT_INTT_PWM_DIN_31(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x7c)
#define NTT_INTT_PWM_DIN_31_REG_OFFSET 0x7c

// Subword of input
#define NTT_INTT_PWM_DIN_32(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x80)
#define NTT_INTT_PWM_DIN_32_REG_OFFSET 0x80

// Subword of input
#define NTT_INTT_PWM_DIN_33(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x84)
#define NTT_INTT_PWM_DIN_33_REG_OFFSET 0x84

// Subword of input
#define NTT_INTT_PWM_DIN_34(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x88)
#define NTT_INTT_PWM_DIN_34_REG_OFFSET 0x88

// Subword of input
#define NTT_INTT_PWM_DIN_35(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x8c)
#define NTT_INTT_PWM_DIN_35_REG_OFFSET 0x8c

// Subword of input
#define NTT_INTT_PWM_DIN_36(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x90)
#define NTT_INTT_PWM_DIN_36_REG_OFFSET 0x90

// Subword of input
#define NTT_INTT_PWM_DIN_37(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x94)
#define NTT_INTT_PWM_DIN_37_REG_OFFSET 0x94

// Subword of input
#define NTT_INTT_PWM_DIN_38(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x98)
#define NTT_INTT_PWM_DIN_38_REG_OFFSET 0x98

// Subword of input
#define NTT_INTT_PWM_DIN_39(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x9c)
#define NTT_INTT_PWM_DIN_39_REG_OFFSET 0x9c

// Subword of input
#define NTT_INTT_PWM_DIN_40(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xa0)
#define NTT_INTT_PWM_DIN_40_REG_OFFSET 0xa0

// Subword of input
#define NTT_INTT_PWM_DIN_41(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xa4)
#define NTT_INTT_PWM_DIN_41_REG_OFFSET 0xa4

// Subword of input
#define NTT_INTT_PWM_DIN_42(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xa8)
#define NTT_INTT_PWM_DIN_42_REG_OFFSET 0xa8

// Subword of input
#define NTT_INTT_PWM_DIN_43(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xac)
#define NTT_INTT_PWM_DIN_43_REG_OFFSET 0xac

// Subword of input
#define NTT_INTT_PWM_DIN_44(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xb0)
#define NTT_INTT_PWM_DIN_44_REG_OFFSET 0xb0

// Subword of input
#define NTT_INTT_PWM_DIN_45(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xb4)
#define NTT_INTT_PWM_DIN_45_REG_OFFSET 0xb4

// Subword of input
#define NTT_INTT_PWM_DIN_46(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xb8)
#define NTT_INTT_PWM_DIN_46_REG_OFFSET 0xb8

// Subword of input
#define NTT_INTT_PWM_DIN_47(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xbc)
#define NTT_INTT_PWM_DIN_47_REG_OFFSET 0xbc

// Subword of input
#define NTT_INTT_PWM_DIN_48(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xc0)
#define NTT_INTT_PWM_DIN_48_REG_OFFSET 0xc0

// Subword of input
#define NTT_INTT_PWM_DIN_49(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xc4)
#define NTT_INTT_PWM_DIN_49_REG_OFFSET 0xc4

// Subword of input
#define NTT_INTT_PWM_DIN_50(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xc8)
#define NTT_INTT_PWM_DIN_50_REG_OFFSET 0xc8

// Subword of input
#define NTT_INTT_PWM_DIN_51(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xcc)
#define NTT_INTT_PWM_DIN_51_REG_OFFSET 0xcc

// Subword of input
#define NTT_INTT_PWM_DIN_52(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xd0)
#define NTT_INTT_PWM_DIN_52_REG_OFFSET 0xd0

// Subword of input
#define NTT_INTT_PWM_DIN_53(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xd4)
#define NTT_INTT_PWM_DIN_53_REG_OFFSET 0xd4

// Subword of input
#define NTT_INTT_PWM_DIN_54(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xd8)
#define NTT_INTT_PWM_DIN_54_REG_OFFSET 0xd8

// Subword of input
#define NTT_INTT_PWM_DIN_55(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xdc)
#define NTT_INTT_PWM_DIN_55_REG_OFFSET 0xdc

// Subword of input
#define NTT_INTT_PWM_DIN_56(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xe0)
#define NTT_INTT_PWM_DIN_56_REG_OFFSET 0xe0

// Subword of input
#define NTT_INTT_PWM_DIN_57(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xe4)
#define NTT_INTT_PWM_DIN_57_REG_OFFSET 0xe4

// Subword of input
#define NTT_INTT_PWM_DIN_58(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xe8)
#define NTT_INTT_PWM_DIN_58_REG_OFFSET 0xe8

// Subword of input
#define NTT_INTT_PWM_DIN_59(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xec)
#define NTT_INTT_PWM_DIN_59_REG_OFFSET 0xec

// Subword of input
#define NTT_INTT_PWM_DIN_60(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xf0)
#define NTT_INTT_PWM_DIN_60_REG_OFFSET 0xf0

// Subword of input
#define NTT_INTT_PWM_DIN_61(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xf4)
#define NTT_INTT_PWM_DIN_61_REG_OFFSET 0xf4

// Subword of input
#define NTT_INTT_PWM_DIN_62(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xf8)
#define NTT_INTT_PWM_DIN_62_REG_OFFSET 0xf8

// Subword of input
#define NTT_INTT_PWM_DIN_63(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0xfc)
#define NTT_INTT_PWM_DIN_63_REG_OFFSET 0xfc

// Subword of input
#define NTT_INTT_PWM_DIN_64(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x100)
#define NTT_INTT_PWM_DIN_64_REG_OFFSET 0x100

// Subword of input
#define NTT_INTT_PWM_DIN_65(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x104)
#define NTT_INTT_PWM_DIN_65_REG_OFFSET 0x104

// Subword of input
#define NTT_INTT_PWM_DIN_66(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x108)
#define NTT_INTT_PWM_DIN_66_REG_OFFSET 0x108

// Subword of input
#define NTT_INTT_PWM_DIN_67(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x10c)
#define NTT_INTT_PWM_DIN_67_REG_OFFSET 0x10c

// Subword of input
#define NTT_INTT_PWM_DIN_68(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x110)
#define NTT_INTT_PWM_DIN_68_REG_OFFSET 0x110

// Subword of input
#define NTT_INTT_PWM_DIN_69(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x114)
#define NTT_INTT_PWM_DIN_69_REG_OFFSET 0x114

// Subword of input
#define NTT_INTT_PWM_DIN_70(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x118)
#define NTT_INTT_PWM_DIN_70_REG_OFFSET 0x118

// Subword of input
#define NTT_INTT_PWM_DIN_71(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x11c)
#define NTT_INTT_PWM_DIN_71_REG_OFFSET 0x11c

// Subword of input
#define NTT_INTT_PWM_DIN_72(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x120)
#define NTT_INTT_PWM_DIN_72_REG_OFFSET 0x120

// Subword of input
#define NTT_INTT_PWM_DIN_73(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x124)
#define NTT_INTT_PWM_DIN_73_REG_OFFSET 0x124

// Subword of input
#define NTT_INTT_PWM_DIN_74(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x128)
#define NTT_INTT_PWM_DIN_74_REG_OFFSET 0x128

// Subword of input
#define NTT_INTT_PWM_DIN_75(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x12c)
#define NTT_INTT_PWM_DIN_75_REG_OFFSET 0x12c

// Subword of input
#define NTT_INTT_PWM_DIN_76(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x130)
#define NTT_INTT_PWM_DIN_76_REG_OFFSET 0x130

// Subword of input
#define NTT_INTT_PWM_DIN_77(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x134)
#define NTT_INTT_PWM_DIN_77_REG_OFFSET 0x134

// Subword of input
#define NTT_INTT_PWM_DIN_78(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x138)
#define NTT_INTT_PWM_DIN_78_REG_OFFSET 0x138

// Subword of input
#define NTT_INTT_PWM_DIN_79(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x13c)
#define NTT_INTT_PWM_DIN_79_REG_OFFSET 0x13c

// Subword of input
#define NTT_INTT_PWM_DIN_80(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x140)
#define NTT_INTT_PWM_DIN_80_REG_OFFSET 0x140

// Subword of input
#define NTT_INTT_PWM_DIN_81(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x144)
#define NTT_INTT_PWM_DIN_81_REG_OFFSET 0x144

// Subword of input
#define NTT_INTT_PWM_DIN_82(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x148)
#define NTT_INTT_PWM_DIN_82_REG_OFFSET 0x148

// Subword of input
#define NTT_INTT_PWM_DIN_83(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x14c)
#define NTT_INTT_PWM_DIN_83_REG_OFFSET 0x14c

// Subword of input
#define NTT_INTT_PWM_DIN_84(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x150)
#define NTT_INTT_PWM_DIN_84_REG_OFFSET 0x150

// Subword of input
#define NTT_INTT_PWM_DIN_85(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x154)
#define NTT_INTT_PWM_DIN_85_REG_OFFSET 0x154

// Subword of input
#define NTT_INTT_PWM_DIN_86(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x158)
#define NTT_INTT_PWM_DIN_86_REG_OFFSET 0x158

// Subword of input
#define NTT_INTT_PWM_DIN_87(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x15c)
#define NTT_INTT_PWM_DIN_87_REG_OFFSET 0x15c

// Subword of input
#define NTT_INTT_PWM_DIN_88(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x160)
#define NTT_INTT_PWM_DIN_88_REG_OFFSET 0x160

// Subword of input
#define NTT_INTT_PWM_DIN_89(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x164)
#define NTT_INTT_PWM_DIN_89_REG_OFFSET 0x164

// Subword of input
#define NTT_INTT_PWM_DIN_90(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x168)
#define NTT_INTT_PWM_DIN_90_REG_OFFSET 0x168

// Subword of input
#define NTT_INTT_PWM_DIN_91(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x16c)
#define NTT_INTT_PWM_DIN_91_REG_OFFSET 0x16c

// Subword of input
#define NTT_INTT_PWM_DIN_92(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x170)
#define NTT_INTT_PWM_DIN_92_REG_OFFSET 0x170

// Subword of input
#define NTT_INTT_PWM_DIN_93(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x174)
#define NTT_INTT_PWM_DIN_93_REG_OFFSET 0x174

// Subword of input
#define NTT_INTT_PWM_DIN_94(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x178)
#define NTT_INTT_PWM_DIN_94_REG_OFFSET 0x178

// Subword of input
#define NTT_INTT_PWM_DIN_95(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x17c)
#define NTT_INTT_PWM_DIN_95_REG_OFFSET 0x17c

// Subword of input
#define NTT_INTT_PWM_DIN_96(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x180)
#define NTT_INTT_PWM_DIN_96_REG_OFFSET 0x180

// Subword of input
#define NTT_INTT_PWM_DIN_97(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x184)
#define NTT_INTT_PWM_DIN_97_REG_OFFSET 0x184

// Subword of input
#define NTT_INTT_PWM_DIN_98(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x188)
#define NTT_INTT_PWM_DIN_98_REG_OFFSET 0x188

// Subword of input
#define NTT_INTT_PWM_DIN_99(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x18c)
#define NTT_INTT_PWM_DIN_99_REG_OFFSET 0x18c

// Subword of input
#define NTT_INTT_PWM_DIN_100(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x190)
#define NTT_INTT_PWM_DIN_100_REG_OFFSET 0x190

// Subword of input
#define NTT_INTT_PWM_DIN_101(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x194)
#define NTT_INTT_PWM_DIN_101_REG_OFFSET 0x194

// Subword of input
#define NTT_INTT_PWM_DIN_102(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x198)
#define NTT_INTT_PWM_DIN_102_REG_OFFSET 0x198

// Subword of input
#define NTT_INTT_PWM_DIN_103(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x19c)
#define NTT_INTT_PWM_DIN_103_REG_OFFSET 0x19c

// Subword of input
#define NTT_INTT_PWM_DIN_104(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1a0)
#define NTT_INTT_PWM_DIN_104_REG_OFFSET 0x1a0

// Subword of input
#define NTT_INTT_PWM_DIN_105(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1a4)
#define NTT_INTT_PWM_DIN_105_REG_OFFSET 0x1a4

// Subword of input
#define NTT_INTT_PWM_DIN_106(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1a8)
#define NTT_INTT_PWM_DIN_106_REG_OFFSET 0x1a8

// Subword of input
#define NTT_INTT_PWM_DIN_107(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1ac)
#define NTT_INTT_PWM_DIN_107_REG_OFFSET 0x1ac

// Subword of input
#define NTT_INTT_PWM_DIN_108(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1b0)
#define NTT_INTT_PWM_DIN_108_REG_OFFSET 0x1b0

// Subword of input
#define NTT_INTT_PWM_DIN_109(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1b4)
#define NTT_INTT_PWM_DIN_109_REG_OFFSET 0x1b4

// Subword of input
#define NTT_INTT_PWM_DIN_110(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1b8)
#define NTT_INTT_PWM_DIN_110_REG_OFFSET 0x1b8

// Subword of input
#define NTT_INTT_PWM_DIN_111(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1bc)
#define NTT_INTT_PWM_DIN_111_REG_OFFSET 0x1bc

// Subword of input
#define NTT_INTT_PWM_DIN_112(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1c0)
#define NTT_INTT_PWM_DIN_112_REG_OFFSET 0x1c0

// Subword of input
#define NTT_INTT_PWM_DIN_113(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1c4)
#define NTT_INTT_PWM_DIN_113_REG_OFFSET 0x1c4

// Subword of input
#define NTT_INTT_PWM_DIN_114(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1c8)
#define NTT_INTT_PWM_DIN_114_REG_OFFSET 0x1c8

// Subword of input
#define NTT_INTT_PWM_DIN_115(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1cc)
#define NTT_INTT_PWM_DIN_115_REG_OFFSET 0x1cc

// Subword of input
#define NTT_INTT_PWM_DIN_116(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1d0)
#define NTT_INTT_PWM_DIN_116_REG_OFFSET 0x1d0

// Subword of input
#define NTT_INTT_PWM_DIN_117(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1d4)
#define NTT_INTT_PWM_DIN_117_REG_OFFSET 0x1d4

// Subword of input
#define NTT_INTT_PWM_DIN_118(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1d8)
#define NTT_INTT_PWM_DIN_118_REG_OFFSET 0x1d8

// Subword of input
#define NTT_INTT_PWM_DIN_119(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1dc)
#define NTT_INTT_PWM_DIN_119_REG_OFFSET 0x1dc

// Subword of input
#define NTT_INTT_PWM_DIN_120(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1e0)
#define NTT_INTT_PWM_DIN_120_REG_OFFSET 0x1e0

// Subword of input
#define NTT_INTT_PWM_DIN_121(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1e4)
#define NTT_INTT_PWM_DIN_121_REG_OFFSET 0x1e4

// Subword of input
#define NTT_INTT_PWM_DIN_122(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1e8)
#define NTT_INTT_PWM_DIN_122_REG_OFFSET 0x1e8

// Subword of input
#define NTT_INTT_PWM_DIN_123(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1ec)
#define NTT_INTT_PWM_DIN_123_REG_OFFSET 0x1ec

// Subword of input
#define NTT_INTT_PWM_DIN_124(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1f0)
#define NTT_INTT_PWM_DIN_124_REG_OFFSET 0x1f0

// Subword of input
#define NTT_INTT_PWM_DIN_125(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1f4)
#define NTT_INTT_PWM_DIN_125_REG_OFFSET 0x1f4

// Subword of input
#define NTT_INTT_PWM_DIN_126(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1f8)
#define NTT_INTT_PWM_DIN_126_REG_OFFSET 0x1f8

// Subword of input
#define NTT_INTT_PWM_DIN_127(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x1fc)
#define NTT_INTT_PWM_DIN_127_REG_OFFSET 0x1fc

// Subword of results (common parameters)
#define NTT_INTT_PWM_DOUT_DOUT_FIELD_WIDTH 32
#define NTT_INTT_PWM_DOUT_DOUT_FIELDS_PER_REG 1
#define NTT_INTT_PWM_DOUT_MULTIREG_COUNT 128

// Subword of results
#define NTT_INTT_PWM_DOUT_0(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x200)
#define NTT_INTT_PWM_DOUT_0_REG_OFFSET 0x200

// Subword of results
#define NTT_INTT_PWM_DOUT_1(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x204)
#define NTT_INTT_PWM_DOUT_1_REG_OFFSET 0x204

// Subword of results
#define NTT_INTT_PWM_DOUT_2(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x208)
#define NTT_INTT_PWM_DOUT_2_REG_OFFSET 0x208

// Subword of results
#define NTT_INTT_PWM_DOUT_3(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x20c)
#define NTT_INTT_PWM_DOUT_3_REG_OFFSET 0x20c

// Subword of results
#define NTT_INTT_PWM_DOUT_4(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x210)
#define NTT_INTT_PWM_DOUT_4_REG_OFFSET 0x210

// Subword of results
#define NTT_INTT_PWM_DOUT_5(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x214)
#define NTT_INTT_PWM_DOUT_5_REG_OFFSET 0x214

// Subword of results
#define NTT_INTT_PWM_DOUT_6(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x218)
#define NTT_INTT_PWM_DOUT_6_REG_OFFSET 0x218

// Subword of results
#define NTT_INTT_PWM_DOUT_7(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x21c)
#define NTT_INTT_PWM_DOUT_7_REG_OFFSET 0x21c

// Subword of results
#define NTT_INTT_PWM_DOUT_8(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x220)
#define NTT_INTT_PWM_DOUT_8_REG_OFFSET 0x220

// Subword of results
#define NTT_INTT_PWM_DOUT_9(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x224)
#define NTT_INTT_PWM_DOUT_9_REG_OFFSET 0x224

// Subword of results
#define NTT_INTT_PWM_DOUT_10(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x228)
#define NTT_INTT_PWM_DOUT_10_REG_OFFSET 0x228

// Subword of results
#define NTT_INTT_PWM_DOUT_11(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x22c)
#define NTT_INTT_PWM_DOUT_11_REG_OFFSET 0x22c

// Subword of results
#define NTT_INTT_PWM_DOUT_12(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x230)
#define NTT_INTT_PWM_DOUT_12_REG_OFFSET 0x230

// Subword of results
#define NTT_INTT_PWM_DOUT_13(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x234)
#define NTT_INTT_PWM_DOUT_13_REG_OFFSET 0x234

// Subword of results
#define NTT_INTT_PWM_DOUT_14(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x238)
#define NTT_INTT_PWM_DOUT_14_REG_OFFSET 0x238

// Subword of results
#define NTT_INTT_PWM_DOUT_15(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x23c)
#define NTT_INTT_PWM_DOUT_15_REG_OFFSET 0x23c

// Subword of results
#define NTT_INTT_PWM_DOUT_16(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x240)
#define NTT_INTT_PWM_DOUT_16_REG_OFFSET 0x240

// Subword of results
#define NTT_INTT_PWM_DOUT_17(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x244)
#define NTT_INTT_PWM_DOUT_17_REG_OFFSET 0x244

// Subword of results
#define NTT_INTT_PWM_DOUT_18(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x248)
#define NTT_INTT_PWM_DOUT_18_REG_OFFSET 0x248

// Subword of results
#define NTT_INTT_PWM_DOUT_19(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x24c)
#define NTT_INTT_PWM_DOUT_19_REG_OFFSET 0x24c

// Subword of results
#define NTT_INTT_PWM_DOUT_20(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x250)
#define NTT_INTT_PWM_DOUT_20_REG_OFFSET 0x250

// Subword of results
#define NTT_INTT_PWM_DOUT_21(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x254)
#define NTT_INTT_PWM_DOUT_21_REG_OFFSET 0x254

// Subword of results
#define NTT_INTT_PWM_DOUT_22(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x258)
#define NTT_INTT_PWM_DOUT_22_REG_OFFSET 0x258

// Subword of results
#define NTT_INTT_PWM_DOUT_23(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x25c)
#define NTT_INTT_PWM_DOUT_23_REG_OFFSET 0x25c

// Subword of results
#define NTT_INTT_PWM_DOUT_24(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x260)
#define NTT_INTT_PWM_DOUT_24_REG_OFFSET 0x260

// Subword of results
#define NTT_INTT_PWM_DOUT_25(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x264)
#define NTT_INTT_PWM_DOUT_25_REG_OFFSET 0x264

// Subword of results
#define NTT_INTT_PWM_DOUT_26(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x268)
#define NTT_INTT_PWM_DOUT_26_REG_OFFSET 0x268

// Subword of results
#define NTT_INTT_PWM_DOUT_27(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x26c)
#define NTT_INTT_PWM_DOUT_27_REG_OFFSET 0x26c

// Subword of results
#define NTT_INTT_PWM_DOUT_28(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x270)
#define NTT_INTT_PWM_DOUT_28_REG_OFFSET 0x270

// Subword of results
#define NTT_INTT_PWM_DOUT_29(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x274)
#define NTT_INTT_PWM_DOUT_29_REG_OFFSET 0x274

// Subword of results
#define NTT_INTT_PWM_DOUT_30(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x278)
#define NTT_INTT_PWM_DOUT_30_REG_OFFSET 0x278

// Subword of results
#define NTT_INTT_PWM_DOUT_31(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x27c)
#define NTT_INTT_PWM_DOUT_31_REG_OFFSET 0x27c

// Subword of results
#define NTT_INTT_PWM_DOUT_32(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x280)
#define NTT_INTT_PWM_DOUT_32_REG_OFFSET 0x280

// Subword of results
#define NTT_INTT_PWM_DOUT_33(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x284)
#define NTT_INTT_PWM_DOUT_33_REG_OFFSET 0x284

// Subword of results
#define NTT_INTT_PWM_DOUT_34(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x288)
#define NTT_INTT_PWM_DOUT_34_REG_OFFSET 0x288

// Subword of results
#define NTT_INTT_PWM_DOUT_35(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x28c)
#define NTT_INTT_PWM_DOUT_35_REG_OFFSET 0x28c

// Subword of results
#define NTT_INTT_PWM_DOUT_36(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x290)
#define NTT_INTT_PWM_DOUT_36_REG_OFFSET 0x290

// Subword of results
#define NTT_INTT_PWM_DOUT_37(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x294)
#define NTT_INTT_PWM_DOUT_37_REG_OFFSET 0x294

// Subword of results
#define NTT_INTT_PWM_DOUT_38(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x298)
#define NTT_INTT_PWM_DOUT_38_REG_OFFSET 0x298

// Subword of results
#define NTT_INTT_PWM_DOUT_39(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x29c)
#define NTT_INTT_PWM_DOUT_39_REG_OFFSET 0x29c

// Subword of results
#define NTT_INTT_PWM_DOUT_40(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2a0)
#define NTT_INTT_PWM_DOUT_40_REG_OFFSET 0x2a0

// Subword of results
#define NTT_INTT_PWM_DOUT_41(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2a4)
#define NTT_INTT_PWM_DOUT_41_REG_OFFSET 0x2a4

// Subword of results
#define NTT_INTT_PWM_DOUT_42(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2a8)
#define NTT_INTT_PWM_DOUT_42_REG_OFFSET 0x2a8

// Subword of results
#define NTT_INTT_PWM_DOUT_43(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2ac)
#define NTT_INTT_PWM_DOUT_43_REG_OFFSET 0x2ac

// Subword of results
#define NTT_INTT_PWM_DOUT_44(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2b0)
#define NTT_INTT_PWM_DOUT_44_REG_OFFSET 0x2b0

// Subword of results
#define NTT_INTT_PWM_DOUT_45(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2b4)
#define NTT_INTT_PWM_DOUT_45_REG_OFFSET 0x2b4

// Subword of results
#define NTT_INTT_PWM_DOUT_46(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2b8)
#define NTT_INTT_PWM_DOUT_46_REG_OFFSET 0x2b8

// Subword of results
#define NTT_INTT_PWM_DOUT_47(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2bc)
#define NTT_INTT_PWM_DOUT_47_REG_OFFSET 0x2bc

// Subword of results
#define NTT_INTT_PWM_DOUT_48(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2c0)
#define NTT_INTT_PWM_DOUT_48_REG_OFFSET 0x2c0

// Subword of results
#define NTT_INTT_PWM_DOUT_49(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2c4)
#define NTT_INTT_PWM_DOUT_49_REG_OFFSET 0x2c4

// Subword of results
#define NTT_INTT_PWM_DOUT_50(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2c8)
#define NTT_INTT_PWM_DOUT_50_REG_OFFSET 0x2c8

// Subword of results
#define NTT_INTT_PWM_DOUT_51(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2cc)
#define NTT_INTT_PWM_DOUT_51_REG_OFFSET 0x2cc

// Subword of results
#define NTT_INTT_PWM_DOUT_52(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2d0)
#define NTT_INTT_PWM_DOUT_52_REG_OFFSET 0x2d0

// Subword of results
#define NTT_INTT_PWM_DOUT_53(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2d4)
#define NTT_INTT_PWM_DOUT_53_REG_OFFSET 0x2d4

// Subword of results
#define NTT_INTT_PWM_DOUT_54(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2d8)
#define NTT_INTT_PWM_DOUT_54_REG_OFFSET 0x2d8

// Subword of results
#define NTT_INTT_PWM_DOUT_55(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2dc)
#define NTT_INTT_PWM_DOUT_55_REG_OFFSET 0x2dc

// Subword of results
#define NTT_INTT_PWM_DOUT_56(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2e0)
#define NTT_INTT_PWM_DOUT_56_REG_OFFSET 0x2e0

// Subword of results
#define NTT_INTT_PWM_DOUT_57(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2e4)
#define NTT_INTT_PWM_DOUT_57_REG_OFFSET 0x2e4

// Subword of results
#define NTT_INTT_PWM_DOUT_58(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2e8)
#define NTT_INTT_PWM_DOUT_58_REG_OFFSET 0x2e8

// Subword of results
#define NTT_INTT_PWM_DOUT_59(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2ec)
#define NTT_INTT_PWM_DOUT_59_REG_OFFSET 0x2ec

// Subword of results
#define NTT_INTT_PWM_DOUT_60(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2f0)
#define NTT_INTT_PWM_DOUT_60_REG_OFFSET 0x2f0

// Subword of results
#define NTT_INTT_PWM_DOUT_61(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2f4)
#define NTT_INTT_PWM_DOUT_61_REG_OFFSET 0x2f4

// Subword of results
#define NTT_INTT_PWM_DOUT_62(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2f8)
#define NTT_INTT_PWM_DOUT_62_REG_OFFSET 0x2f8

// Subword of results
#define NTT_INTT_PWM_DOUT_63(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x2fc)
#define NTT_INTT_PWM_DOUT_63_REG_OFFSET 0x2fc

// Subword of results
#define NTT_INTT_PWM_DOUT_64(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x300)
#define NTT_INTT_PWM_DOUT_64_REG_OFFSET 0x300

// Subword of results
#define NTT_INTT_PWM_DOUT_65(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x304)
#define NTT_INTT_PWM_DOUT_65_REG_OFFSET 0x304

// Subword of results
#define NTT_INTT_PWM_DOUT_66(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x308)
#define NTT_INTT_PWM_DOUT_66_REG_OFFSET 0x308

// Subword of results
#define NTT_INTT_PWM_DOUT_67(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x30c)
#define NTT_INTT_PWM_DOUT_67_REG_OFFSET 0x30c

// Subword of results
#define NTT_INTT_PWM_DOUT_68(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x310)
#define NTT_INTT_PWM_DOUT_68_REG_OFFSET 0x310

// Subword of results
#define NTT_INTT_PWM_DOUT_69(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x314)
#define NTT_INTT_PWM_DOUT_69_REG_OFFSET 0x314

// Subword of results
#define NTT_INTT_PWM_DOUT_70(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x318)
#define NTT_INTT_PWM_DOUT_70_REG_OFFSET 0x318

// Subword of results
#define NTT_INTT_PWM_DOUT_71(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x31c)
#define NTT_INTT_PWM_DOUT_71_REG_OFFSET 0x31c

// Subword of results
#define NTT_INTT_PWM_DOUT_72(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x320)
#define NTT_INTT_PWM_DOUT_72_REG_OFFSET 0x320

// Subword of results
#define NTT_INTT_PWM_DOUT_73(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x324)
#define NTT_INTT_PWM_DOUT_73_REG_OFFSET 0x324

// Subword of results
#define NTT_INTT_PWM_DOUT_74(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x328)
#define NTT_INTT_PWM_DOUT_74_REG_OFFSET 0x328

// Subword of results
#define NTT_INTT_PWM_DOUT_75(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x32c)
#define NTT_INTT_PWM_DOUT_75_REG_OFFSET 0x32c

// Subword of results
#define NTT_INTT_PWM_DOUT_76(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x330)
#define NTT_INTT_PWM_DOUT_76_REG_OFFSET 0x330

// Subword of results
#define NTT_INTT_PWM_DOUT_77(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x334)
#define NTT_INTT_PWM_DOUT_77_REG_OFFSET 0x334

// Subword of results
#define NTT_INTT_PWM_DOUT_78(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x338)
#define NTT_INTT_PWM_DOUT_78_REG_OFFSET 0x338

// Subword of results
#define NTT_INTT_PWM_DOUT_79(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x33c)
#define NTT_INTT_PWM_DOUT_79_REG_OFFSET 0x33c

// Subword of results
#define NTT_INTT_PWM_DOUT_80(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x340)
#define NTT_INTT_PWM_DOUT_80_REG_OFFSET 0x340

// Subword of results
#define NTT_INTT_PWM_DOUT_81(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x344)
#define NTT_INTT_PWM_DOUT_81_REG_OFFSET 0x344

// Subword of results
#define NTT_INTT_PWM_DOUT_82(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x348)
#define NTT_INTT_PWM_DOUT_82_REG_OFFSET 0x348

// Subword of results
#define NTT_INTT_PWM_DOUT_83(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x34c)
#define NTT_INTT_PWM_DOUT_83_REG_OFFSET 0x34c

// Subword of results
#define NTT_INTT_PWM_DOUT_84(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x350)
#define NTT_INTT_PWM_DOUT_84_REG_OFFSET 0x350

// Subword of results
#define NTT_INTT_PWM_DOUT_85(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x354)
#define NTT_INTT_PWM_DOUT_85_REG_OFFSET 0x354

// Subword of results
#define NTT_INTT_PWM_DOUT_86(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x358)
#define NTT_INTT_PWM_DOUT_86_REG_OFFSET 0x358

// Subword of results
#define NTT_INTT_PWM_DOUT_87(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x35c)
#define NTT_INTT_PWM_DOUT_87_REG_OFFSET 0x35c

// Subword of results
#define NTT_INTT_PWM_DOUT_88(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x360)
#define NTT_INTT_PWM_DOUT_88_REG_OFFSET 0x360

// Subword of results
#define NTT_INTT_PWM_DOUT_89(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x364)
#define NTT_INTT_PWM_DOUT_89_REG_OFFSET 0x364

// Subword of results
#define NTT_INTT_PWM_DOUT_90(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x368)
#define NTT_INTT_PWM_DOUT_90_REG_OFFSET 0x368

// Subword of results
#define NTT_INTT_PWM_DOUT_91(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x36c)
#define NTT_INTT_PWM_DOUT_91_REG_OFFSET 0x36c

// Subword of results
#define NTT_INTT_PWM_DOUT_92(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x370)
#define NTT_INTT_PWM_DOUT_92_REG_OFFSET 0x370

// Subword of results
#define NTT_INTT_PWM_DOUT_93(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x374)
#define NTT_INTT_PWM_DOUT_93_REG_OFFSET 0x374

// Subword of results
#define NTT_INTT_PWM_DOUT_94(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x378)
#define NTT_INTT_PWM_DOUT_94_REG_OFFSET 0x378

// Subword of results
#define NTT_INTT_PWM_DOUT_95(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x37c)
#define NTT_INTT_PWM_DOUT_95_REG_OFFSET 0x37c

// Subword of results
#define NTT_INTT_PWM_DOUT_96(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x380)
#define NTT_INTT_PWM_DOUT_96_REG_OFFSET 0x380

// Subword of results
#define NTT_INTT_PWM_DOUT_97(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x384)
#define NTT_INTT_PWM_DOUT_97_REG_OFFSET 0x384

// Subword of results
#define NTT_INTT_PWM_DOUT_98(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x388)
#define NTT_INTT_PWM_DOUT_98_REG_OFFSET 0x388

// Subword of results
#define NTT_INTT_PWM_DOUT_99(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x38c)
#define NTT_INTT_PWM_DOUT_99_REG_OFFSET 0x38c

// Subword of results
#define NTT_INTT_PWM_DOUT_100(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x390)
#define NTT_INTT_PWM_DOUT_100_REG_OFFSET 0x390

// Subword of results
#define NTT_INTT_PWM_DOUT_101(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x394)
#define NTT_INTT_PWM_DOUT_101_REG_OFFSET 0x394

// Subword of results
#define NTT_INTT_PWM_DOUT_102(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x398)
#define NTT_INTT_PWM_DOUT_102_REG_OFFSET 0x398

// Subword of results
#define NTT_INTT_PWM_DOUT_103(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x39c)
#define NTT_INTT_PWM_DOUT_103_REG_OFFSET 0x39c

// Subword of results
#define NTT_INTT_PWM_DOUT_104(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3a0)
#define NTT_INTT_PWM_DOUT_104_REG_OFFSET 0x3a0

// Subword of results
#define NTT_INTT_PWM_DOUT_105(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3a4)
#define NTT_INTT_PWM_DOUT_105_REG_OFFSET 0x3a4

// Subword of results
#define NTT_INTT_PWM_DOUT_106(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3a8)
#define NTT_INTT_PWM_DOUT_106_REG_OFFSET 0x3a8

// Subword of results
#define NTT_INTT_PWM_DOUT_107(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3ac)
#define NTT_INTT_PWM_DOUT_107_REG_OFFSET 0x3ac

// Subword of results
#define NTT_INTT_PWM_DOUT_108(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3b0)
#define NTT_INTT_PWM_DOUT_108_REG_OFFSET 0x3b0

// Subword of results
#define NTT_INTT_PWM_DOUT_109(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3b4)
#define NTT_INTT_PWM_DOUT_109_REG_OFFSET 0x3b4

// Subword of results
#define NTT_INTT_PWM_DOUT_110(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3b8)
#define NTT_INTT_PWM_DOUT_110_REG_OFFSET 0x3b8

// Subword of results
#define NTT_INTT_PWM_DOUT_111(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3bc)
#define NTT_INTT_PWM_DOUT_111_REG_OFFSET 0x3bc

// Subword of results
#define NTT_INTT_PWM_DOUT_112(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3c0)
#define NTT_INTT_PWM_DOUT_112_REG_OFFSET 0x3c0

// Subword of results
#define NTT_INTT_PWM_DOUT_113(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3c4)
#define NTT_INTT_PWM_DOUT_113_REG_OFFSET 0x3c4

// Subword of results
#define NTT_INTT_PWM_DOUT_114(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3c8)
#define NTT_INTT_PWM_DOUT_114_REG_OFFSET 0x3c8

// Subword of results
#define NTT_INTT_PWM_DOUT_115(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3cc)
#define NTT_INTT_PWM_DOUT_115_REG_OFFSET 0x3cc

// Subword of results
#define NTT_INTT_PWM_DOUT_116(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3d0)
#define NTT_INTT_PWM_DOUT_116_REG_OFFSET 0x3d0

// Subword of results
#define NTT_INTT_PWM_DOUT_117(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3d4)
#define NTT_INTT_PWM_DOUT_117_REG_OFFSET 0x3d4

// Subword of results
#define NTT_INTT_PWM_DOUT_118(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3d8)
#define NTT_INTT_PWM_DOUT_118_REG_OFFSET 0x3d8

// Subword of results
#define NTT_INTT_PWM_DOUT_119(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3dc)
#define NTT_INTT_PWM_DOUT_119_REG_OFFSET 0x3dc

// Subword of results
#define NTT_INTT_PWM_DOUT_120(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3e0)
#define NTT_INTT_PWM_DOUT_120_REG_OFFSET 0x3e0

// Subword of results
#define NTT_INTT_PWM_DOUT_121(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3e4)
#define NTT_INTT_PWM_DOUT_121_REG_OFFSET 0x3e4

// Subword of results
#define NTT_INTT_PWM_DOUT_122(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3e8)
#define NTT_INTT_PWM_DOUT_122_REG_OFFSET 0x3e8

// Subword of results
#define NTT_INTT_PWM_DOUT_123(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3ec)
#define NTT_INTT_PWM_DOUT_123_REG_OFFSET 0x3ec

// Subword of results
#define NTT_INTT_PWM_DOUT_124(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3f0)
#define NTT_INTT_PWM_DOUT_124_REG_OFFSET 0x3f0

// Subword of results
#define NTT_INTT_PWM_DOUT_125(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3f4)
#define NTT_INTT_PWM_DOUT_125_REG_OFFSET 0x3f4

// Subword of results
#define NTT_INTT_PWM_DOUT_126(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3f8)
#define NTT_INTT_PWM_DOUT_126_REG_OFFSET 0x3f8

// Subword of results
#define NTT_INTT_PWM_DOUT_127(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x3fc)
#define NTT_INTT_PWM_DOUT_127_REG_OFFSET 0x3fc

// Controls signals
#define NTT_INTT_PWM_CTRL(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x400)
#define NTT_INTT_PWM_CTRL_REG_OFFSET 0x400
#define NTT_INTT_PWM_CTRL_LOAD_A_F 0
#define NTT_INTT_PWM_CTRL_LOAD_A_I 1
#define NTT_INTT_PWM_CTRL_LOAD_B_F 2
#define NTT_INTT_PWM_CTRL_LOAD_B_I 3
#define NTT_INTT_PWM_CTRL_READ_A 4
#define NTT_INTT_PWM_CTRL_READ_B 5
#define NTT_INTT_PWM_CTRL_START_AB 6
#define NTT_INTT_PWM_CTRL_START_NTT 7
#define NTT_INTT_PWM_CTRL_START_PWM 8
#define NTT_INTT_PWM_CTRL_START_INTT 9

//  Contains status information about ntt_intt_pwm
#define NTT_INTT_PWM_STATUS(id) (NTT_INTT_PWM##id##_BASE_ADDR + 0x404)
#define NTT_INTT_PWM_STATUS_REG_OFFSET 0x404
#define NTT_INTT_PWM_STATUS_STATUS 0

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _NTT_INTT_PWM_REG_DEFS_
// End generated register defines for ntt_intt_pwm
