

================================================================
== Vivado HLS Report for 'ALU'
================================================================
* Date:           Tue Mar 19 19:49:24 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ALU
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.802|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1002|  1002|  1002|  1002|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1000|  1000|         2|          1|          1|  1000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond)
	3  / (!exitcond)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %inA) nounwind, !map !14"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %inB) nounwind, !map !20"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %op) nounwind, !map !24"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !30"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @ALU_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%op_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %op) nounwind"   --->   Operation 10 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.66ns)   --->   "br label %1" [ALU/alu.cpp:39]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%result = phi i32 [ undef, %0 ], [ %result_1, %8 ]" [ALU/alu.cpp:56]   --->   Operation 12 'phi' 'result' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %8 ]"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.70ns)   --->   "%exitcond = icmp eq i10 %i, -24" [ALU/alu.cpp:39]   --->   Operation 14 'icmp' 'exitcond' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.12ns)   --->   "%i_1 = add i10 %i, 1" [ALU/alu.cpp:39]   --->   Operation 16 'add' 'i_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %2" [ALU/alu.cpp:39]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.84ns)   --->   "switch i32 %op_read, label %8 [
    i32 0, label %3
    i32 1, label %4
    i32 2, label %5
    i32 3, label %6
    i32 4, label %7
  ]" [ALU/alu.cpp:42]   --->   Operation 18 'switch' <Predicate = (!exitcond)> <Delay = 1.84>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_8 = zext i10 %i to i64" [ALU/alu.cpp:56]   --->   Operation 19 'zext' 'tmp_8' <Predicate = (!exitcond & op_read == 4)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%inA_addr_4 = getelementptr [1000 x i32]* %inA, i64 0, i64 %tmp_8" [ALU/alu.cpp:56]   --->   Operation 20 'getelementptr' 'inA_addr_4' <Predicate = (!exitcond & op_read == 4)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%inA_load_4 = load i32* %inA_addr_4, align 4" [ALU/alu.cpp:56]   --->   Operation 21 'load' 'inA_load_4' <Predicate = (!exitcond & op_read == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%inB_addr_4 = getelementptr [1000 x i32]* %inB, i64 0, i64 %tmp_8" [ALU/alu.cpp:56]   --->   Operation 22 'getelementptr' 'inB_addr_4' <Predicate = (!exitcond & op_read == 4)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%inB_load_4 = load i32* %inB_addr_4, align 4" [ALU/alu.cpp:56]   --->   Operation 23 'load' 'inB_load_4' <Predicate = (!exitcond & op_read == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_6 = zext i10 %i to i64" [ALU/alu.cpp:53]   --->   Operation 24 'zext' 'tmp_6' <Predicate = (!exitcond & op_read == 3)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%inA_addr_3 = getelementptr [1000 x i32]* %inA, i64 0, i64 %tmp_6" [ALU/alu.cpp:53]   --->   Operation 25 'getelementptr' 'inA_addr_3' <Predicate = (!exitcond & op_read == 3)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%inA_load_3 = load i32* %inA_addr_3, align 4" [ALU/alu.cpp:53]   --->   Operation 26 'load' 'inA_load_3' <Predicate = (!exitcond & op_read == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%inB_addr_3 = getelementptr [1000 x i32]* %inB, i64 0, i64 %tmp_6" [ALU/alu.cpp:53]   --->   Operation 27 'getelementptr' 'inB_addr_3' <Predicate = (!exitcond & op_read == 3)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%inB_load_3 = load i32* %inB_addr_3, align 4" [ALU/alu.cpp:53]   --->   Operation 28 'load' 'inB_load_3' <Predicate = (!exitcond & op_read == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_4 = zext i10 %i to i64" [ALU/alu.cpp:50]   --->   Operation 29 'zext' 'tmp_4' <Predicate = (!exitcond & op_read == 2)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%inA_addr_2 = getelementptr [1000 x i32]* %inA, i64 0, i64 %tmp_4" [ALU/alu.cpp:50]   --->   Operation 30 'getelementptr' 'inA_addr_2' <Predicate = (!exitcond & op_read == 2)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%inA_load_2 = load i32* %inA_addr_2, align 4" [ALU/alu.cpp:50]   --->   Operation 31 'load' 'inA_load_2' <Predicate = (!exitcond & op_read == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%inB_addr_2 = getelementptr [1000 x i32]* %inB, i64 0, i64 %tmp_4" [ALU/alu.cpp:50]   --->   Operation 32 'getelementptr' 'inB_addr_2' <Predicate = (!exitcond & op_read == 2)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%inB_load_2 = load i32* %inB_addr_2, align 4" [ALU/alu.cpp:50]   --->   Operation 33 'load' 'inB_load_2' <Predicate = (!exitcond & op_read == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = zext i10 %i to i64" [ALU/alu.cpp:47]   --->   Operation 34 'zext' 'tmp_2' <Predicate = (!exitcond & op_read == 1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%inA_addr_1 = getelementptr [1000 x i32]* %inA, i64 0, i64 %tmp_2" [ALU/alu.cpp:47]   --->   Operation 35 'getelementptr' 'inA_addr_1' <Predicate = (!exitcond & op_read == 1)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%inA_load_1 = load i32* %inA_addr_1, align 4" [ALU/alu.cpp:47]   --->   Operation 36 'load' 'inA_load_1' <Predicate = (!exitcond & op_read == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%inB_addr_1 = getelementptr [1000 x i32]* %inB, i64 0, i64 %tmp_2" [ALU/alu.cpp:47]   --->   Operation 37 'getelementptr' 'inB_addr_1' <Predicate = (!exitcond & op_read == 1)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%inB_load_1 = load i32* %inB_addr_1, align 4" [ALU/alu.cpp:47]   --->   Operation 38 'load' 'inB_load_1' <Predicate = (!exitcond & op_read == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = zext i10 %i to i64" [ALU/alu.cpp:44]   --->   Operation 39 'zext' 'tmp' <Predicate = (!exitcond & op_read == 0)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%inA_addr = getelementptr [1000 x i32]* %inA, i64 0, i64 %tmp" [ALU/alu.cpp:44]   --->   Operation 40 'getelementptr' 'inA_addr' <Predicate = (!exitcond & op_read == 0)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%inA_load = load i32* %inA_addr, align 4" [ALU/alu.cpp:44]   --->   Operation 41 'load' 'inA_load' <Predicate = (!exitcond & op_read == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%inB_addr = getelementptr [1000 x i32]* %inB, i64 0, i64 %tmp" [ALU/alu.cpp:44]   --->   Operation 42 'getelementptr' 'inB_addr' <Predicate = (!exitcond & op_read == 0)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%inB_load = load i32* %inB_addr, align 4" [ALU/alu.cpp:44]   --->   Operation 43 'load' 'inB_load' <Predicate = (!exitcond & op_read == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 7.80>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [ALU/alu.cpp:40]   --->   Operation 44 'specregionbegin' 'tmp_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ALU/alu.cpp:41]   --->   Operation 45 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%inA_load_4 = load i32* %inA_addr_4, align 4" [ALU/alu.cpp:56]   --->   Operation 46 'load' 'inA_load_4' <Predicate = (!exitcond & op_read == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%inB_load_4 = load i32* %inB_addr_4, align 4" [ALU/alu.cpp:56]   --->   Operation 47 'load' 'inB_load_4' <Predicate = (!exitcond & op_read == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 48 [1/1] (1.26ns)   --->   "%result_6 = xor i32 %inB_load_4, %inA_load_4" [ALU/alu.cpp:56]   --->   Operation 48 'xor' 'result_6' <Predicate = (!exitcond & op_read == 4)> <Delay = 1.26> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.84ns)   --->   "br label %8" [ALU/alu.cpp:57]   --->   Operation 49 'br' <Predicate = (!exitcond & op_read == 4)> <Delay = 1.84>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%inA_load_3 = load i32* %inA_addr_3, align 4" [ALU/alu.cpp:53]   --->   Operation 50 'load' 'inA_load_3' <Predicate = (!exitcond & op_read == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%inB_load_3 = load i32* %inB_addr_3, align 4" [ALU/alu.cpp:53]   --->   Operation 51 'load' 'inB_load_3' <Predicate = (!exitcond & op_read == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 52 [1/1] (1.26ns)   --->   "%result_5 = or i32 %inB_load_3, %inA_load_3" [ALU/alu.cpp:53]   --->   Operation 52 'or' 'result_5' <Predicate = (!exitcond & op_read == 3)> <Delay = 1.26> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.84ns)   --->   "br label %8" [ALU/alu.cpp:54]   --->   Operation 53 'br' <Predicate = (!exitcond & op_read == 3)> <Delay = 1.84>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%inA_load_2 = load i32* %inA_addr_2, align 4" [ALU/alu.cpp:50]   --->   Operation 54 'load' 'inA_load_2' <Predicate = (!exitcond & op_read == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 55 [1/2] (3.25ns)   --->   "%inB_load_2 = load i32* %inB_addr_2, align 4" [ALU/alu.cpp:50]   --->   Operation 55 'load' 'inB_load_2' <Predicate = (!exitcond & op_read == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 56 [1/1] (1.26ns)   --->   "%result_4 = and i32 %inB_load_2, %inA_load_2" [ALU/alu.cpp:50]   --->   Operation 56 'and' 'result_4' <Predicate = (!exitcond & op_read == 2)> <Delay = 1.26> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.84ns)   --->   "br label %8" [ALU/alu.cpp:51]   --->   Operation 57 'br' <Predicate = (!exitcond & op_read == 2)> <Delay = 1.84>
ST_3 : Operation 58 [1/2] (3.25ns)   --->   "%inA_load_1 = load i32* %inA_addr_1, align 4" [ALU/alu.cpp:47]   --->   Operation 58 'load' 'inA_load_1' <Predicate = (!exitcond & op_read == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 59 [1/2] (3.25ns)   --->   "%inB_load_1 = load i32* %inB_addr_1, align 4" [ALU/alu.cpp:47]   --->   Operation 59 'load' 'inB_load_1' <Predicate = (!exitcond & op_read == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 60 [1/1] (2.70ns)   --->   "%result_3 = sub nsw i32 %inA_load_1, %inB_load_1" [ALU/alu.cpp:47]   --->   Operation 60 'sub' 'result_3' <Predicate = (!exitcond & op_read == 1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.84ns)   --->   "br label %8" [ALU/alu.cpp:48]   --->   Operation 61 'br' <Predicate = (!exitcond & op_read == 1)> <Delay = 1.84>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%inA_load = load i32* %inA_addr, align 4" [ALU/alu.cpp:44]   --->   Operation 62 'load' 'inA_load' <Predicate = (!exitcond & op_read == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 63 [1/2] (3.25ns)   --->   "%inB_load = load i32* %inB_addr, align 4" [ALU/alu.cpp:44]   --->   Operation 63 'load' 'inB_load' <Predicate = (!exitcond & op_read == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 64 [1/1] (2.70ns)   --->   "%result_2 = add nsw i32 %inA_load, %inB_load" [ALU/alu.cpp:44]   --->   Operation 64 'add' 'result_2' <Predicate = (!exitcond & op_read == 0)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.84ns)   --->   "br label %8" [ALU/alu.cpp:45]   --->   Operation 65 'br' <Predicate = (!exitcond & op_read == 0)> <Delay = 1.84>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%result_1 = phi i32 [ %result_6, %7 ], [ %result_5, %6 ], [ %result_4, %5 ], [ %result_3, %4 ], [ %result_2, %3 ], [ 0, %2 ]"   --->   Operation 66 'phi' 'result_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1) nounwind" [ALU/alu.cpp:63]   --->   Operation 67 'specregionend' 'empty_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %1" [ALU/alu.cpp:39]   --->   Operation 68 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "ret i32 %result" [ALU/alu.cpp:65]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ inB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5  (specbitsmap      ) [ 00000]
StgValue_6  (specbitsmap      ) [ 00000]
StgValue_7  (specbitsmap      ) [ 00000]
StgValue_8  (specbitsmap      ) [ 00000]
StgValue_9  (spectopmodule    ) [ 00000]
op_read     (read             ) [ 00110]
StgValue_11 (br               ) [ 01110]
result      (phi              ) [ 00101]
i           (phi              ) [ 00100]
exitcond    (icmp             ) [ 00110]
empty       (speclooptripcount) [ 00000]
i_1         (add              ) [ 01110]
StgValue_17 (br               ) [ 00000]
StgValue_18 (switch           ) [ 00110]
tmp_8       (zext             ) [ 00000]
inA_addr_4  (getelementptr    ) [ 00110]
inB_addr_4  (getelementptr    ) [ 00110]
tmp_6       (zext             ) [ 00000]
inA_addr_3  (getelementptr    ) [ 00110]
inB_addr_3  (getelementptr    ) [ 00110]
tmp_4       (zext             ) [ 00000]
inA_addr_2  (getelementptr    ) [ 00110]
inB_addr_2  (getelementptr    ) [ 00110]
tmp_2       (zext             ) [ 00000]
inA_addr_1  (getelementptr    ) [ 00110]
inB_addr_1  (getelementptr    ) [ 00110]
tmp         (zext             ) [ 00000]
inA_addr    (getelementptr    ) [ 00110]
inB_addr    (getelementptr    ) [ 00110]
tmp_1       (specregionbegin  ) [ 00000]
StgValue_45 (specpipeline     ) [ 00000]
inA_load_4  (load             ) [ 00000]
inB_load_4  (load             ) [ 00000]
result_6    (xor              ) [ 00000]
StgValue_49 (br               ) [ 00000]
inA_load_3  (load             ) [ 00000]
inB_load_3  (load             ) [ 00000]
result_5    (or               ) [ 00000]
StgValue_53 (br               ) [ 00000]
inA_load_2  (load             ) [ 00000]
inB_load_2  (load             ) [ 00000]
result_4    (and              ) [ 00000]
StgValue_57 (br               ) [ 00000]
inA_load_1  (load             ) [ 00000]
inB_load_1  (load             ) [ 00000]
result_3    (sub              ) [ 00000]
StgValue_61 (br               ) [ 00000]
inA_load    (load             ) [ 00000]
inB_load    (load             ) [ 00000]
result_2    (add              ) [ 00000]
StgValue_65 (br               ) [ 00000]
result_1    (phi              ) [ 01110]
empty_2     (specregionend    ) [ 00000]
StgValue_68 (br               ) [ 01110]
StgValue_69 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inA">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inA"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="op_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="inA_addr_4_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="10" slack="0"/>
<pin id="58" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inA_addr_4/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="10" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inA_load_4/2 inA_load_3/2 inA_load_2/2 inA_load_1/2 inA_load/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="inB_addr_4_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="10" slack="0"/>
<pin id="71" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inB_addr_4/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inB_load_4/2 inB_load_3/2 inB_load_2/2 inB_load_1/2 inB_load/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="inA_addr_3_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="10" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inA_addr_3/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="inB_addr_3_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="10" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inB_addr_3/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="inA_addr_2_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inA_addr_2/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="inB_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="10" slack="0"/>
<pin id="108" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inB_addr_2/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="inA_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inA_addr_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="inB_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inB_addr_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="inA_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="10" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inA_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="inB_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="10" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inB_addr/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="result_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="result_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="1"/>
<pin id="158" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="10" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="result_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="result_1_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="4" bw="32" slack="0"/>
<pin id="178" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="6" bw="32" slack="0"/>
<pin id="180" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="8" bw="32" slack="0"/>
<pin id="182" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="10" bw="1" slack="1"/>
<pin id="184" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="12" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="exitcond_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_8_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_6_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="result_6_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="result_6/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="result_5_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="result_5/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="result_4_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_4/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="result_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_3/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="result_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_2/3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="op_read_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="op_read "/>
</bind>
</comp>

<comp id="269" class="1005" name="exitcond_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="273" class="1005" name="i_1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="inA_addr_4_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="1"/>
<pin id="280" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inA_addr_4 "/>
</bind>
</comp>

<comp id="283" class="1005" name="inB_addr_4_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="1"/>
<pin id="285" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inB_addr_4 "/>
</bind>
</comp>

<comp id="288" class="1005" name="inA_addr_3_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="1"/>
<pin id="290" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inA_addr_3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="inB_addr_3_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="1"/>
<pin id="295" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inB_addr_3 "/>
</bind>
</comp>

<comp id="298" class="1005" name="inA_addr_2_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="1"/>
<pin id="300" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inA_addr_2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="inB_addr_2_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="1"/>
<pin id="305" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inB_addr_2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="inA_addr_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="1"/>
<pin id="310" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inA_addr_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="inB_addr_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="1"/>
<pin id="315" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inB_addr_1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="inA_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="1"/>
<pin id="320" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inA_addr "/>
</bind>
</comp>

<comp id="323" class="1005" name="inB_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="1"/>
<pin id="325" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inB_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="36" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="80" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="186"><net_src comp="167" pin="1"/><net_sink comp="172" pin=10"/></net>

<net id="187"><net_src comp="172" pin="12"/><net_sink comp="167" pin=0"/></net>

<net id="192"><net_src comp="160" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="160" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="160" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="209"><net_src comp="160" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="215"><net_src comp="160" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="221"><net_src comp="160" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="227"><net_src comp="160" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="234"><net_src comp="74" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="61" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="241"><net_src comp="74" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="61" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="237" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="248"><net_src comp="74" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="61" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="244" pin="2"/><net_sink comp="172" pin=4"/></net>

<net id="255"><net_src comp="61" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="74" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="251" pin="2"/><net_sink comp="172" pin=6"/></net>

<net id="262"><net_src comp="61" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="74" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="258" pin="2"/><net_sink comp="172" pin=8"/></net>

<net id="268"><net_src comp="48" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="188" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="194" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="281"><net_src comp="54" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="286"><net_src comp="67" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="291"><net_src comp="80" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="296"><net_src comp="88" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="301"><net_src comp="96" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="306"><net_src comp="104" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="311"><net_src comp="112" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="316"><net_src comp="120" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="321"><net_src comp="128" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="326"><net_src comp="136" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="74" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: ALU : inA | {2 3 }
	Port: ALU : inB | {2 3 }
	Port: ALU : op | {1 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_17 : 2
		tmp_8 : 1
		inA_addr_4 : 2
		inA_load_4 : 3
		inB_addr_4 : 2
		inB_load_4 : 3
		tmp_6 : 1
		inA_addr_3 : 2
		inA_load_3 : 3
		inB_addr_3 : 2
		inB_load_3 : 3
		tmp_4 : 1
		inA_addr_2 : 2
		inA_load_2 : 3
		inB_addr_2 : 2
		inB_load_2 : 3
		tmp_2 : 1
		inA_addr_1 : 2
		inA_load_1 : 3
		inB_addr_1 : 2
		inB_load_1 : 3
		tmp : 1
		inA_addr : 2
		inA_load : 3
		inB_addr : 2
		inB_load : 3
	State 3
		result_6 : 1
		result_5 : 1
		result_4 : 1
		result_3 : 1
		result_2 : 1
		result_1 : 2
		empty_2 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |     i_1_fu_194     |    0    |    17   |
|          |   result_2_fu_258  |    0    |    39   |
|----------|--------------------|---------|---------|
|    xor   |   result_6_fu_230  |    0    |    39   |
|----------|--------------------|---------|---------|
|    or    |   result_5_fu_237  |    0    |    39   |
|----------|--------------------|---------|---------|
|    and   |   result_4_fu_244  |    0    |    39   |
|----------|--------------------|---------|---------|
|    sub   |   result_3_fu_251  |    0    |    39   |
|----------|--------------------|---------|---------|
|   icmp   |   exitcond_fu_188  |    0    |    13   |
|----------|--------------------|---------|---------|
|   read   | op_read_read_fu_48 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_8_fu_200    |    0    |    0    |
|          |    tmp_6_fu_206    |    0    |    0    |
|   zext   |    tmp_4_fu_212    |    0    |    0    |
|          |    tmp_2_fu_218    |    0    |    0    |
|          |     tmp_fu_224     |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   225   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| exitcond_reg_269 |    1   |
|    i_1_reg_273   |   10   |
|     i_reg_156    |   10   |
|inA_addr_1_reg_308|   10   |
|inA_addr_2_reg_298|   10   |
|inA_addr_3_reg_288|   10   |
|inA_addr_4_reg_278|   10   |
| inA_addr_reg_318 |   10   |
|inB_addr_1_reg_313|   10   |
|inB_addr_2_reg_303|   10   |
|inB_addr_3_reg_293|   10   |
|inB_addr_4_reg_283|   10   |
| inB_addr_reg_323 |   10   |
|  op_read_reg_265 |   32   |
| result_1_reg_167 |   32   |
|  result_reg_144  |   32   |
+------------------+--------+
|       Total      |   217  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |  10  |  10  |   100  ||    47   |
| grp_access_fu_74 |  p0  |  10  |  10  |   100  ||    47   |
|  result_reg_144  |  p0  |   2  |  32  |   64   ||    9    |
| result_1_reg_167 |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   328  ||  7.218  ||   112   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   225  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   112  |
|  Register |    -   |   217  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   217  |   337  |
+-----------+--------+--------+--------+
