--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml topDDR.twx topDDR.ncd -o topDDR.twr topDDR.pcf -ucf
DDR.ucf

Design file:              topDDR.ncd
Physical constraint file: topDDR.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_mclk = PERIOD TIMEGRP "mclk" 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 108717325 paths analyzed, 2120 endpoints analyzed, 68 failing endpoints
 68 timing errors detected. (68 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.663ns.
--------------------------------------------------------------------------------

Paths for end point LCDC/cur_state_51 (SLICE_X45Y43.F1), 754205 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_9 (FF)
  Destination:          LCDC/cur_state_51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.663ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_9 to LCDC/cur_state_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y83.YQ      Tcko                  0.587   scoreK/hex_score<8>
                                                       scoreK/hex_score_9
    SLICE_X50Y83.G4      net (fanout=19)       0.750   scoreK/hex_score<9>
    SLICE_X50Y83.Y       Tilo                  0.759   N591
                                                       scoreK/bcd_3_mux000311_SW1
    SLICE_X48Y85.F4      net (fanout=2)        0.370   N404
    SLICE_X48Y85.X       Tilo                  0.759   N592
                                                       scoreK/bcd_0_cmp_gt00051_SW1
    SLICE_X48Y82.G3      net (fanout=1)        0.268   N592
    SLICE_X48Y82.Y       Tilo                  0.759   N360
                                                       scoreK/bcd_0_cmp_gt00051
    SLICE_X48Y82.F4      net (fanout=3)        0.059   scoreK/bcd_0_cmp_gt0005
    SLICE_X48Y82.X       Tilo                  0.759   N360
                                                       scoreK/bcd_3_mux000511_SW1
    SLICE_X46Y76.F3      net (fanout=1)        0.812   N360
    SLICE_X46Y76.X       Tilo                  0.759   scoreK/N28
                                                       scoreK/bcd_3_mux000511
    SLICE_X47Y75.F4      net (fanout=19)       0.557   scoreK/N28
    SLICE_X47Y75.X       Tilo                  0.704   scoreK/N27
                                                       scoreK/bcd_3_mux000611
    SLICE_X46Y72.G4      net (fanout=15)       0.439   scoreK/N27
    SLICE_X46Y72.X       Tif5x                 1.152   N604
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0_F
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0
    SLICE_X47Y73.G4      net (fanout=1)        0.024   N604
    SLICE_X47Y73.Y       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0005_lut<3>
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11
    SLICE_X47Y73.F4      net (fanout=10)       0.067   scoreK/Madd_bcd_7_4_add0004_cy<1>
    SLICE_X47Y73.X       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0005_lut<3>
                                                       scoreK/bcd_6_mux0004
    SLICE_X46Y67.G2      net (fanout=12)       0.785   scoreK/Madd_bcd_7_4_add0005_lut<3>
    SLICE_X46Y67.Y       Tilo                  0.759   score<8>
                                                       scoreK/Madd_bcd_7_4_add0005_cy<1>1_SW1
    SLICE_X46Y67.F3      net (fanout=1)        0.023   scoreK/Madd_bcd_7_4_add0005_cy<1>1_SW1/O
    SLICE_X46Y67.X       Tilo                  0.759   score<8>
                                                       scoreK/bcd_7_mux00052
    SLICE_X46Y65.F1      net (fanout=3)        0.496   score<8>
    SLICE_X46Y65.X       Tilo                  0.759   N327
                                                       ULCD/LCD<52><1>1_SW0_SW0
    SLICE_X46Y59.G3      net (fanout=1)        0.521   N327
    SLICE_X46Y59.X       Tif5x                 1.152   LCDC/Mmux_Code_13_f56
                                                       LCDC/Mmux_Code_13_f5_5_F
                                                       LCDC/Mmux_Code_13_f5_5
    SLICE_X44Y46.G4      net (fanout=1)        0.739   LCDC/Mmux_Code_13_f56
    SLICE_X44Y46.Y       Tilo                  0.759   LCDC/cur_state_mux0003<19>58
                                                       LCDC/Mmux_Code_2_f5_0
    SLICE_X46Y46.G4      net (fanout=45)       0.584   LCDC/Code<1>
    SLICE_X46Y46.Y       Tilo                  0.759   LCDC/cur_state<38>
                                                       LCDC/cur_state_mux0003<19>131
    SLICE_X45Y43.F1      net (fanout=4)        0.739   LCDC/N31
    SLICE_X45Y43.CLK     Tfck                  0.837   LCDC/cur_state<51>
                                                       LCDC/cur_state_mux0003<9>
                                                       LCDC/cur_state_51
    -------------------------------------------------  ---------------------------
    Total                                     20.663ns (13.430ns logic, 7.233ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_8 (FF)
  Destination:          LCDC/cur_state_51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.655ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_8 to LCDC/cur_state_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y83.XQ      Tcko                  0.591   scoreK/hex_score<8>
                                                       scoreK/hex_score_8
    SLICE_X50Y83.G2      net (fanout=19)       0.738   scoreK/hex_score<8>
    SLICE_X50Y83.Y       Tilo                  0.759   N591
                                                       scoreK/bcd_3_mux000311_SW1
    SLICE_X48Y85.F4      net (fanout=2)        0.370   N404
    SLICE_X48Y85.X       Tilo                  0.759   N592
                                                       scoreK/bcd_0_cmp_gt00051_SW1
    SLICE_X48Y82.G3      net (fanout=1)        0.268   N592
    SLICE_X48Y82.Y       Tilo                  0.759   N360
                                                       scoreK/bcd_0_cmp_gt00051
    SLICE_X48Y82.F4      net (fanout=3)        0.059   scoreK/bcd_0_cmp_gt0005
    SLICE_X48Y82.X       Tilo                  0.759   N360
                                                       scoreK/bcd_3_mux000511_SW1
    SLICE_X46Y76.F3      net (fanout=1)        0.812   N360
    SLICE_X46Y76.X       Tilo                  0.759   scoreK/N28
                                                       scoreK/bcd_3_mux000511
    SLICE_X47Y75.F4      net (fanout=19)       0.557   scoreK/N28
    SLICE_X47Y75.X       Tilo                  0.704   scoreK/N27
                                                       scoreK/bcd_3_mux000611
    SLICE_X46Y72.G4      net (fanout=15)       0.439   scoreK/N27
    SLICE_X46Y72.X       Tif5x                 1.152   N604
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0_F
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0
    SLICE_X47Y73.G4      net (fanout=1)        0.024   N604
    SLICE_X47Y73.Y       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0005_lut<3>
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11
    SLICE_X47Y73.F4      net (fanout=10)       0.067   scoreK/Madd_bcd_7_4_add0004_cy<1>
    SLICE_X47Y73.X       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0005_lut<3>
                                                       scoreK/bcd_6_mux0004
    SLICE_X46Y67.G2      net (fanout=12)       0.785   scoreK/Madd_bcd_7_4_add0005_lut<3>
    SLICE_X46Y67.Y       Tilo                  0.759   score<8>
                                                       scoreK/Madd_bcd_7_4_add0005_cy<1>1_SW1
    SLICE_X46Y67.F3      net (fanout=1)        0.023   scoreK/Madd_bcd_7_4_add0005_cy<1>1_SW1/O
    SLICE_X46Y67.X       Tilo                  0.759   score<8>
                                                       scoreK/bcd_7_mux00052
    SLICE_X46Y65.F1      net (fanout=3)        0.496   score<8>
    SLICE_X46Y65.X       Tilo                  0.759   N327
                                                       ULCD/LCD<52><1>1_SW0_SW0
    SLICE_X46Y59.G3      net (fanout=1)        0.521   N327
    SLICE_X46Y59.X       Tif5x                 1.152   LCDC/Mmux_Code_13_f56
                                                       LCDC/Mmux_Code_13_f5_5_F
                                                       LCDC/Mmux_Code_13_f5_5
    SLICE_X44Y46.G4      net (fanout=1)        0.739   LCDC/Mmux_Code_13_f56
    SLICE_X44Y46.Y       Tilo                  0.759   LCDC/cur_state_mux0003<19>58
                                                       LCDC/Mmux_Code_2_f5_0
    SLICE_X46Y46.G4      net (fanout=45)       0.584   LCDC/Code<1>
    SLICE_X46Y46.Y       Tilo                  0.759   LCDC/cur_state<38>
                                                       LCDC/cur_state_mux0003<19>131
    SLICE_X45Y43.F1      net (fanout=4)        0.739   LCDC/N31
    SLICE_X45Y43.CLK     Tfck                  0.837   LCDC/cur_state<51>
                                                       LCDC/cur_state_mux0003<9>
                                                       LCDC/cur_state_51
    -------------------------------------------------  ---------------------------
    Total                                     20.655ns (13.434ns logic, 7.221ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_10 (FF)
  Destination:          LCDC/cur_state_51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.598ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_10 to LCDC/cur_state_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y84.XQ      Tcko                  0.591   scoreK/hex_score<10>
                                                       scoreK/hex_score_10
    SLICE_X50Y83.G1      net (fanout=17)       0.681   scoreK/hex_score<10>
    SLICE_X50Y83.Y       Tilo                  0.759   N591
                                                       scoreK/bcd_3_mux000311_SW1
    SLICE_X48Y85.F4      net (fanout=2)        0.370   N404
    SLICE_X48Y85.X       Tilo                  0.759   N592
                                                       scoreK/bcd_0_cmp_gt00051_SW1
    SLICE_X48Y82.G3      net (fanout=1)        0.268   N592
    SLICE_X48Y82.Y       Tilo                  0.759   N360
                                                       scoreK/bcd_0_cmp_gt00051
    SLICE_X48Y82.F4      net (fanout=3)        0.059   scoreK/bcd_0_cmp_gt0005
    SLICE_X48Y82.X       Tilo                  0.759   N360
                                                       scoreK/bcd_3_mux000511_SW1
    SLICE_X46Y76.F3      net (fanout=1)        0.812   N360
    SLICE_X46Y76.X       Tilo                  0.759   scoreK/N28
                                                       scoreK/bcd_3_mux000511
    SLICE_X47Y75.F4      net (fanout=19)       0.557   scoreK/N28
    SLICE_X47Y75.X       Tilo                  0.704   scoreK/N27
                                                       scoreK/bcd_3_mux000611
    SLICE_X46Y72.G4      net (fanout=15)       0.439   scoreK/N27
    SLICE_X46Y72.X       Tif5x                 1.152   N604
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0_F
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0
    SLICE_X47Y73.G4      net (fanout=1)        0.024   N604
    SLICE_X47Y73.Y       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0005_lut<3>
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11
    SLICE_X47Y73.F4      net (fanout=10)       0.067   scoreK/Madd_bcd_7_4_add0004_cy<1>
    SLICE_X47Y73.X       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0005_lut<3>
                                                       scoreK/bcd_6_mux0004
    SLICE_X46Y67.G2      net (fanout=12)       0.785   scoreK/Madd_bcd_7_4_add0005_lut<3>
    SLICE_X46Y67.Y       Tilo                  0.759   score<8>
                                                       scoreK/Madd_bcd_7_4_add0005_cy<1>1_SW1
    SLICE_X46Y67.F3      net (fanout=1)        0.023   scoreK/Madd_bcd_7_4_add0005_cy<1>1_SW1/O
    SLICE_X46Y67.X       Tilo                  0.759   score<8>
                                                       scoreK/bcd_7_mux00052
    SLICE_X46Y65.F1      net (fanout=3)        0.496   score<8>
    SLICE_X46Y65.X       Tilo                  0.759   N327
                                                       ULCD/LCD<52><1>1_SW0_SW0
    SLICE_X46Y59.G3      net (fanout=1)        0.521   N327
    SLICE_X46Y59.X       Tif5x                 1.152   LCDC/Mmux_Code_13_f56
                                                       LCDC/Mmux_Code_13_f5_5_F
                                                       LCDC/Mmux_Code_13_f5_5
    SLICE_X44Y46.G4      net (fanout=1)        0.739   LCDC/Mmux_Code_13_f56
    SLICE_X44Y46.Y       Tilo                  0.759   LCDC/cur_state_mux0003<19>58
                                                       LCDC/Mmux_Code_2_f5_0
    SLICE_X46Y46.G4      net (fanout=45)       0.584   LCDC/Code<1>
    SLICE_X46Y46.Y       Tilo                  0.759   LCDC/cur_state<38>
                                                       LCDC/cur_state_mux0003<19>131
    SLICE_X45Y43.F1      net (fanout=4)        0.739   LCDC/N31
    SLICE_X45Y43.CLK     Tfck                  0.837   LCDC/cur_state<51>
                                                       LCDC/cur_state_mux0003<9>
                                                       LCDC/cur_state_51
    -------------------------------------------------  ---------------------------
    Total                                     20.598ns (13.434ns logic, 7.164ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point LCDC/cur_state_41 (SLICE_X44Y47.F4), 2024761 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_9 (FF)
  Destination:          LCDC/cur_state_41 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.656ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_9 to LCDC/cur_state_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y83.YQ      Tcko                  0.587   scoreK/hex_score<8>
                                                       scoreK/hex_score_9
    SLICE_X50Y83.G4      net (fanout=19)       0.750   scoreK/hex_score<9>
    SLICE_X50Y83.Y       Tilo                  0.759   N591
                                                       scoreK/bcd_3_mux000311_SW1
    SLICE_X48Y85.F4      net (fanout=2)        0.370   N404
    SLICE_X48Y85.X       Tilo                  0.759   N592
                                                       scoreK/bcd_0_cmp_gt00051_SW1
    SLICE_X48Y82.G3      net (fanout=1)        0.268   N592
    SLICE_X48Y82.Y       Tilo                  0.759   N360
                                                       scoreK/bcd_0_cmp_gt00051
    SLICE_X48Y82.F4      net (fanout=3)        0.059   scoreK/bcd_0_cmp_gt0005
    SLICE_X48Y82.X       Tilo                  0.759   N360
                                                       scoreK/bcd_3_mux000511_SW1
    SLICE_X46Y76.F3      net (fanout=1)        0.812   N360
    SLICE_X46Y76.X       Tilo                  0.759   scoreK/N28
                                                       scoreK/bcd_3_mux000511
    SLICE_X47Y75.F4      net (fanout=19)       0.557   scoreK/N28
    SLICE_X47Y75.X       Tilo                  0.704   scoreK/N27
                                                       scoreK/bcd_3_mux000611
    SLICE_X46Y72.G4      net (fanout=15)       0.439   scoreK/N27
    SLICE_X46Y72.X       Tif5x                 1.152   N604
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0_F
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0
    SLICE_X47Y73.G4      net (fanout=1)        0.024   N604
    SLICE_X47Y73.Y       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0005_lut<3>
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11
    SLICE_X47Y73.F4      net (fanout=10)       0.067   scoreK/Madd_bcd_7_4_add0004_cy<1>
    SLICE_X47Y73.X       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0005_lut<3>
                                                       scoreK/bcd_6_mux0004
    SLICE_X46Y67.G2      net (fanout=12)       0.785   scoreK/Madd_bcd_7_4_add0005_lut<3>
    SLICE_X46Y67.Y       Tilo                  0.759   score<8>
                                                       scoreK/Madd_bcd_7_4_add0005_cy<1>1_SW1
    SLICE_X46Y67.F3      net (fanout=1)        0.023   scoreK/Madd_bcd_7_4_add0005_cy<1>1_SW1/O
    SLICE_X46Y67.X       Tilo                  0.759   score<8>
                                                       scoreK/bcd_7_mux00052
    SLICE_X46Y65.F1      net (fanout=3)        0.496   score<8>
    SLICE_X46Y65.X       Tilo                  0.759   N327
                                                       ULCD/LCD<52><1>1_SW0_SW0
    SLICE_X46Y59.G3      net (fanout=1)        0.521   N327
    SLICE_X46Y59.X       Tif5x                 1.152   LCDC/Mmux_Code_13_f56
                                                       LCDC/Mmux_Code_13_f5_5_F
                                                       LCDC/Mmux_Code_13_f5_5
    SLICE_X44Y46.G4      net (fanout=1)        0.739   LCDC/Mmux_Code_13_f56
    SLICE_X44Y46.Y       Tilo                  0.759   LCDC/cur_state_mux0003<19>58
                                                       LCDC/Mmux_Code_2_f5_0
    SLICE_X44Y46.F4      net (fanout=45)       0.190   LCDC/Code<1>
    SLICE_X44Y46.X       Tilo                  0.759   LCDC/cur_state_mux0003<19>58
                                                       LCDC/cur_state_mux0003<19>58
    SLICE_X45Y47.F4      net (fanout=1)        0.023   LCDC/cur_state_mux0003<19>58
    SLICE_X45Y47.X       Tif5x                 1.025   N523
                                                       LCDC/cur_state_mux0003<19>73_SW0_G
                                                       LCDC/cur_state_mux0003<19>73_SW0
    SLICE_X44Y47.F4      net (fanout=1)        0.023   N523
    SLICE_X44Y47.CLK     Tfck                  0.892   LCDC/cur_state<41>
                                                       LCDC/cur_state_mux0003<19>191
                                                       LCDC/cur_state_41
    -------------------------------------------------  ---------------------------
    Total                                     20.656ns (14.510ns logic, 6.146ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_8 (FF)
  Destination:          LCDC/cur_state_41 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.648ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_8 to LCDC/cur_state_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y83.XQ      Tcko                  0.591   scoreK/hex_score<8>
                                                       scoreK/hex_score_8
    SLICE_X50Y83.G2      net (fanout=19)       0.738   scoreK/hex_score<8>
    SLICE_X50Y83.Y       Tilo                  0.759   N591
                                                       scoreK/bcd_3_mux000311_SW1
    SLICE_X48Y85.F4      net (fanout=2)        0.370   N404
    SLICE_X48Y85.X       Tilo                  0.759   N592
                                                       scoreK/bcd_0_cmp_gt00051_SW1
    SLICE_X48Y82.G3      net (fanout=1)        0.268   N592
    SLICE_X48Y82.Y       Tilo                  0.759   N360
                                                       scoreK/bcd_0_cmp_gt00051
    SLICE_X48Y82.F4      net (fanout=3)        0.059   scoreK/bcd_0_cmp_gt0005
    SLICE_X48Y82.X       Tilo                  0.759   N360
                                                       scoreK/bcd_3_mux000511_SW1
    SLICE_X46Y76.F3      net (fanout=1)        0.812   N360
    SLICE_X46Y76.X       Tilo                  0.759   scoreK/N28
                                                       scoreK/bcd_3_mux000511
    SLICE_X47Y75.F4      net (fanout=19)       0.557   scoreK/N28
    SLICE_X47Y75.X       Tilo                  0.704   scoreK/N27
                                                       scoreK/bcd_3_mux000611
    SLICE_X46Y72.G4      net (fanout=15)       0.439   scoreK/N27
    SLICE_X46Y72.X       Tif5x                 1.152   N604
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0_F
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0
    SLICE_X47Y73.G4      net (fanout=1)        0.024   N604
    SLICE_X47Y73.Y       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0005_lut<3>
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11
    SLICE_X47Y73.F4      net (fanout=10)       0.067   scoreK/Madd_bcd_7_4_add0004_cy<1>
    SLICE_X47Y73.X       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0005_lut<3>
                                                       scoreK/bcd_6_mux0004
    SLICE_X46Y67.G2      net (fanout=12)       0.785   scoreK/Madd_bcd_7_4_add0005_lut<3>
    SLICE_X46Y67.Y       Tilo                  0.759   score<8>
                                                       scoreK/Madd_bcd_7_4_add0005_cy<1>1_SW1
    SLICE_X46Y67.F3      net (fanout=1)        0.023   scoreK/Madd_bcd_7_4_add0005_cy<1>1_SW1/O
    SLICE_X46Y67.X       Tilo                  0.759   score<8>
                                                       scoreK/bcd_7_mux00052
    SLICE_X46Y65.F1      net (fanout=3)        0.496   score<8>
    SLICE_X46Y65.X       Tilo                  0.759   N327
                                                       ULCD/LCD<52><1>1_SW0_SW0
    SLICE_X46Y59.G3      net (fanout=1)        0.521   N327
    SLICE_X46Y59.X       Tif5x                 1.152   LCDC/Mmux_Code_13_f56
                                                       LCDC/Mmux_Code_13_f5_5_F
                                                       LCDC/Mmux_Code_13_f5_5
    SLICE_X44Y46.G4      net (fanout=1)        0.739   LCDC/Mmux_Code_13_f56
    SLICE_X44Y46.Y       Tilo                  0.759   LCDC/cur_state_mux0003<19>58
                                                       LCDC/Mmux_Code_2_f5_0
    SLICE_X44Y46.F4      net (fanout=45)       0.190   LCDC/Code<1>
    SLICE_X44Y46.X       Tilo                  0.759   LCDC/cur_state_mux0003<19>58
                                                       LCDC/cur_state_mux0003<19>58
    SLICE_X45Y47.F4      net (fanout=1)        0.023   LCDC/cur_state_mux0003<19>58
    SLICE_X45Y47.X       Tif5x                 1.025   N523
                                                       LCDC/cur_state_mux0003<19>73_SW0_G
                                                       LCDC/cur_state_mux0003<19>73_SW0
    SLICE_X44Y47.F4      net (fanout=1)        0.023   N523
    SLICE_X44Y47.CLK     Tfck                  0.892   LCDC/cur_state<41>
                                                       LCDC/cur_state_mux0003<19>191
                                                       LCDC/cur_state_41
    -------------------------------------------------  ---------------------------
    Total                                     20.648ns (14.514ns logic, 6.134ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_10 (FF)
  Destination:          LCDC/cur_state_41 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.591ns (Levels of Logic = 17)
  Clock Path Skew:      -0.001ns (0.079 - 0.080)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_10 to LCDC/cur_state_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y84.XQ      Tcko                  0.591   scoreK/hex_score<10>
                                                       scoreK/hex_score_10
    SLICE_X50Y83.G1      net (fanout=17)       0.681   scoreK/hex_score<10>
    SLICE_X50Y83.Y       Tilo                  0.759   N591
                                                       scoreK/bcd_3_mux000311_SW1
    SLICE_X48Y85.F4      net (fanout=2)        0.370   N404
    SLICE_X48Y85.X       Tilo                  0.759   N592
                                                       scoreK/bcd_0_cmp_gt00051_SW1
    SLICE_X48Y82.G3      net (fanout=1)        0.268   N592
    SLICE_X48Y82.Y       Tilo                  0.759   N360
                                                       scoreK/bcd_0_cmp_gt00051
    SLICE_X48Y82.F4      net (fanout=3)        0.059   scoreK/bcd_0_cmp_gt0005
    SLICE_X48Y82.X       Tilo                  0.759   N360
                                                       scoreK/bcd_3_mux000511_SW1
    SLICE_X46Y76.F3      net (fanout=1)        0.812   N360
    SLICE_X46Y76.X       Tilo                  0.759   scoreK/N28
                                                       scoreK/bcd_3_mux000511
    SLICE_X47Y75.F4      net (fanout=19)       0.557   scoreK/N28
    SLICE_X47Y75.X       Tilo                  0.704   scoreK/N27
                                                       scoreK/bcd_3_mux000611
    SLICE_X46Y72.G4      net (fanout=15)       0.439   scoreK/N27
    SLICE_X46Y72.X       Tif5x                 1.152   N604
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0_F
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0
    SLICE_X47Y73.G4      net (fanout=1)        0.024   N604
    SLICE_X47Y73.Y       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0005_lut<3>
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11
    SLICE_X47Y73.F4      net (fanout=10)       0.067   scoreK/Madd_bcd_7_4_add0004_cy<1>
    SLICE_X47Y73.X       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0005_lut<3>
                                                       scoreK/bcd_6_mux0004
    SLICE_X46Y67.G2      net (fanout=12)       0.785   scoreK/Madd_bcd_7_4_add0005_lut<3>
    SLICE_X46Y67.Y       Tilo                  0.759   score<8>
                                                       scoreK/Madd_bcd_7_4_add0005_cy<1>1_SW1
    SLICE_X46Y67.F3      net (fanout=1)        0.023   scoreK/Madd_bcd_7_4_add0005_cy<1>1_SW1/O
    SLICE_X46Y67.X       Tilo                  0.759   score<8>
                                                       scoreK/bcd_7_mux00052
    SLICE_X46Y65.F1      net (fanout=3)        0.496   score<8>
    SLICE_X46Y65.X       Tilo                  0.759   N327
                                                       ULCD/LCD<52><1>1_SW0_SW0
    SLICE_X46Y59.G3      net (fanout=1)        0.521   N327
    SLICE_X46Y59.X       Tif5x                 1.152   LCDC/Mmux_Code_13_f56
                                                       LCDC/Mmux_Code_13_f5_5_F
                                                       LCDC/Mmux_Code_13_f5_5
    SLICE_X44Y46.G4      net (fanout=1)        0.739   LCDC/Mmux_Code_13_f56
    SLICE_X44Y46.Y       Tilo                  0.759   LCDC/cur_state_mux0003<19>58
                                                       LCDC/Mmux_Code_2_f5_0
    SLICE_X44Y46.F4      net (fanout=45)       0.190   LCDC/Code<1>
    SLICE_X44Y46.X       Tilo                  0.759   LCDC/cur_state_mux0003<19>58
                                                       LCDC/cur_state_mux0003<19>58
    SLICE_X45Y47.F4      net (fanout=1)        0.023   LCDC/cur_state_mux0003<19>58
    SLICE_X45Y47.X       Tif5x                 1.025   N523
                                                       LCDC/cur_state_mux0003<19>73_SW0_G
                                                       LCDC/cur_state_mux0003<19>73_SW0
    SLICE_X44Y47.F4      net (fanout=1)        0.023   N523
    SLICE_X44Y47.CLK     Tfck                  0.892   LCDC/cur_state<41>
                                                       LCDC/cur_state_mux0003<19>191
                                                       LCDC/cur_state_41
    -------------------------------------------------  ---------------------------
    Total                                     20.591ns (14.514ns logic, 6.077ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------

Paths for end point LCDC/cur_state_7 (SLICE_X49Y37.F2), 1363266 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_9 (FF)
  Destination:          LCDC/cur_state_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.566ns (Levels of Logic = 15)
  Clock Path Skew:      -0.015ns (0.085 - 0.100)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_9 to LCDC/cur_state_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y83.YQ      Tcko                  0.587   scoreK/hex_score<8>
                                                       scoreK/hex_score_9
    SLICE_X50Y83.G4      net (fanout=19)       0.750   scoreK/hex_score<9>
    SLICE_X50Y83.Y       Tilo                  0.759   N591
                                                       scoreK/bcd_3_mux000311_SW1
    SLICE_X48Y85.F4      net (fanout=2)        0.370   N404
    SLICE_X48Y85.X       Tilo                  0.759   N592
                                                       scoreK/bcd_0_cmp_gt00051_SW1
    SLICE_X48Y82.G3      net (fanout=1)        0.268   N592
    SLICE_X48Y82.Y       Tilo                  0.759   N360
                                                       scoreK/bcd_0_cmp_gt00051
    SLICE_X48Y82.F4      net (fanout=3)        0.059   scoreK/bcd_0_cmp_gt0005
    SLICE_X48Y82.X       Tilo                  0.759   N360
                                                       scoreK/bcd_3_mux000511_SW1
    SLICE_X46Y76.F3      net (fanout=1)        0.812   N360
    SLICE_X46Y76.X       Tilo                  0.759   scoreK/N28
                                                       scoreK/bcd_3_mux000511
    SLICE_X47Y75.F4      net (fanout=19)       0.557   scoreK/N28
    SLICE_X47Y75.X       Tilo                  0.704   scoreK/N27
                                                       scoreK/bcd_3_mux000611
    SLICE_X46Y72.G4      net (fanout=15)       0.439   scoreK/N27
    SLICE_X46Y72.X       Tif5x                 1.152   N604
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0_F
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0
    SLICE_X47Y73.G4      net (fanout=1)        0.024   N604
    SLICE_X47Y73.Y       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0005_lut<3>
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11
    SLICE_X46Y66.G3      net (fanout=10)       0.585   scoreK/Madd_bcd_7_4_add0004_cy<1>
    SLICE_X46Y66.Y       Tilo                  0.759   scoreK/Madd_bcd_7_4_add0005_cy<1>
                                                       scoreK/bcd_5_mux000421
    SLICE_X48Y64.G2      net (fanout=7)        0.727   scoreK/N20
    SLICE_X48Y64.X       Tif5x                 1.152   N380
                                                       scoreK/bcd_7_mux000511_SW6_F
                                                       scoreK/bcd_7_mux000511_SW6
    SLICE_X49Y65.F4      net (fanout=1)        0.023   N380
    SLICE_X49Y65.X       Tilo                  0.704   N278
                                                       LCDC/Mmux_Code_148_SW0
    SLICE_X47Y65.F3      net (fanout=1)        0.305   N278
    SLICE_X47Y65.X       Tif5x                 1.025   LCDC/Mmux_Code_13_f52
                                                       LCDC/Mmux_Code_13_f5_1_G
                                                       LCDC/Mmux_Code_13_f5_1
    SLICE_X44Y40.G3      net (fanout=2)        1.328   LCDC/Mmux_Code_13_f52
    SLICE_X44Y40.Y       Tilo                  0.759   N636
                                                       LCDC/Mmux_Code_2_f5
    SLICE_X45Y39.G2      net (fanout=33)       0.798   LCDC/Code<0>
    SLICE_X45Y39.Y       Tilo                  0.704   N648
                                                       LCDC/cur_state_mux0003<53>1_SW0_SW0
    SLICE_X49Y37.F2      net (fanout=2)        0.639   N652
    SLICE_X49Y37.CLK     Tfck                  0.837   LCDC/cur_state<7>
                                                       LCDC/cur_state_mux0003<53>1
                                                       LCDC/cur_state_7
    -------------------------------------------------  ---------------------------
    Total                                     20.566ns (12.882ns logic, 7.684ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_8 (FF)
  Destination:          LCDC/cur_state_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.558ns (Levels of Logic = 15)
  Clock Path Skew:      -0.015ns (0.085 - 0.100)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_8 to LCDC/cur_state_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y83.XQ      Tcko                  0.591   scoreK/hex_score<8>
                                                       scoreK/hex_score_8
    SLICE_X50Y83.G2      net (fanout=19)       0.738   scoreK/hex_score<8>
    SLICE_X50Y83.Y       Tilo                  0.759   N591
                                                       scoreK/bcd_3_mux000311_SW1
    SLICE_X48Y85.F4      net (fanout=2)        0.370   N404
    SLICE_X48Y85.X       Tilo                  0.759   N592
                                                       scoreK/bcd_0_cmp_gt00051_SW1
    SLICE_X48Y82.G3      net (fanout=1)        0.268   N592
    SLICE_X48Y82.Y       Tilo                  0.759   N360
                                                       scoreK/bcd_0_cmp_gt00051
    SLICE_X48Y82.F4      net (fanout=3)        0.059   scoreK/bcd_0_cmp_gt0005
    SLICE_X48Y82.X       Tilo                  0.759   N360
                                                       scoreK/bcd_3_mux000511_SW1
    SLICE_X46Y76.F3      net (fanout=1)        0.812   N360
    SLICE_X46Y76.X       Tilo                  0.759   scoreK/N28
                                                       scoreK/bcd_3_mux000511
    SLICE_X47Y75.F4      net (fanout=19)       0.557   scoreK/N28
    SLICE_X47Y75.X       Tilo                  0.704   scoreK/N27
                                                       scoreK/bcd_3_mux000611
    SLICE_X46Y72.G4      net (fanout=15)       0.439   scoreK/N27
    SLICE_X46Y72.X       Tif5x                 1.152   N604
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0_F
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11_SW0_SW0
    SLICE_X47Y73.G4      net (fanout=1)        0.024   N604
    SLICE_X47Y73.Y       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0005_lut<3>
                                                       scoreK/Madd_bcd_7_4_add0004_cy<1>11
    SLICE_X46Y66.G3      net (fanout=10)       0.585   scoreK/Madd_bcd_7_4_add0004_cy<1>
    SLICE_X46Y66.Y       Tilo                  0.759   scoreK/Madd_bcd_7_4_add0005_cy<1>
                                                       scoreK/bcd_5_mux000421
    SLICE_X48Y64.G2      net (fanout=7)        0.727   scoreK/N20
    SLICE_X48Y64.X       Tif5x                 1.152   N380
                                                       scoreK/bcd_7_mux000511_SW6_F
                                                       scoreK/bcd_7_mux000511_SW6
    SLICE_X49Y65.F4      net (fanout=1)        0.023   N380
    SLICE_X49Y65.X       Tilo                  0.704   N278
                                                       LCDC/Mmux_Code_148_SW0
    SLICE_X47Y65.F3      net (fanout=1)        0.305   N278
    SLICE_X47Y65.X       Tif5x                 1.025   LCDC/Mmux_Code_13_f52
                                                       LCDC/Mmux_Code_13_f5_1_G
                                                       LCDC/Mmux_Code_13_f5_1
    SLICE_X44Y40.G3      net (fanout=2)        1.328   LCDC/Mmux_Code_13_f52
    SLICE_X44Y40.Y       Tilo                  0.759   N636
                                                       LCDC/Mmux_Code_2_f5
    SLICE_X45Y39.G2      net (fanout=33)       0.798   LCDC/Code<0>
    SLICE_X45Y39.Y       Tilo                  0.704   N648
                                                       LCDC/cur_state_mux0003<53>1_SW0_SW0
    SLICE_X49Y37.F2      net (fanout=2)        0.639   N652
    SLICE_X49Y37.CLK     Tfck                  0.837   LCDC/cur_state<7>
                                                       LCDC/cur_state_mux0003<53>1
                                                       LCDC/cur_state_7
    -------------------------------------------------  ---------------------------
    Total                                     20.558ns (12.886ns logic, 7.672ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreK/hex_score_8 (FF)
  Destination:          LCDC/cur_state_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.550ns (Levels of Logic = 14)
  Clock Path Skew:      -0.015ns (0.085 - 0.100)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: scoreK/hex_score_8 to LCDC/cur_state_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y83.XQ      Tcko                  0.591   scoreK/hex_score<8>
                                                       scoreK/hex_score_8
    SLICE_X46Y83.G4      net (fanout=19)       0.814   scoreK/hex_score<8>
    SLICE_X46Y83.Y       Tilo                  0.759   N588
                                                       scoreK/bcd_2_mux0002_SW0
    SLICE_X48Y83.G1      net (fanout=3)        0.440   N117
    SLICE_X48Y83.Y       Tilo                  0.759   N359
                                                       scoreK/bcd_3_mux00032_SW1
    SLICE_X46Y82.G3      net (fanout=1)        0.303   N589
    SLICE_X46Y82.Y       Tilo                  0.759   N444
                                                       scoreK/bcd_3_mux00032
    SLICE_X47Y83.BX      net (fanout=9)        0.511   scoreK/Madd_bcd_7_4_add0001_cy<0>
    SLICE_X47Y83.X       Tbxx                  0.739   N445
                                                       scoreK/bcd_7_mux0001_SW4
    SLICE_X47Y78.G3      net (fanout=1)        0.306   N445
    SLICE_X47Y78.Y       Tilo                  0.704   scoreK/Madd_bcd_7_4_add0003_lut<3>
                                                       scoreK/bcd_5_mux00011
    SLICE_X49Y75.G1      net (fanout=7)        0.823   scoreK/Madd_bcd_7_4_add0002_lut<2>
    SLICE_X49Y75.Y       Tilo                  0.704   N286
                                                       scoreK/bcd_7_mux000211
    SLICE_X48Y70.G4      net (fanout=8)        0.713   scoreK/N35
    SLICE_X48Y70.Y       Tilo                  0.759   scoreK/Madd_bcd_11_8_add0000_Madd_cy<0>
                                                       scoreK/bcd_10_mux0001_SW0
    SLICE_X46Y68.F2      net (fanout=5)        0.670   N96
    SLICE_X46Y68.X       Tif5x                 1.152   scoreK/bcd_8_cmp_gt0001
                                                       scoreK/bcd_8_cmp_gt0001_G
                                                       scoreK/bcd_8_cmp_gt0001
    SLICE_X46Y65.G1      net (fanout=9)        0.433   scoreK/bcd_8_cmp_gt0001
    SLICE_X46Y65.Y       Tilo                  0.759   N327
                                                       scoreK/bcd_9_mux00011
    SLICE_X47Y66.G4      net (fanout=11)       0.415   scoreK/Madd_bcd_11_8_add0002_Madd_lut<2>
    SLICE_X47Y66.X       Tif5x                 1.025   N177
                                                       ULCD/LCD<52><0>1_SW0_F
                                                       ULCD/LCD<52><0>1_SW0
    SLICE_X47Y65.G2      net (fanout=1)        0.322   N177
    SLICE_X47Y65.X       Tif5x                 1.025   LCDC/Mmux_Code_13_f52
                                                       LCDC/Mmux_Code_13_f5_1_F
                                                       LCDC/Mmux_Code_13_f5_1
    SLICE_X44Y40.G3      net (fanout=2)        1.328   LCDC/Mmux_Code_13_f52
    SLICE_X44Y40.Y       Tilo                  0.759   N636
                                                       LCDC/Mmux_Code_2_f5
    SLICE_X45Y39.G2      net (fanout=33)       0.798   LCDC/Code<0>
    SLICE_X45Y39.Y       Tilo                  0.704   N648
                                                       LCDC/cur_state_mux0003<53>1_SW0_SW0
    SLICE_X49Y37.F2      net (fanout=2)        0.639   N652
    SLICE_X49Y37.CLK     Tfck                  0.837   LCDC/cur_state<7>
                                                       LCDC/cur_state_mux0003<53>1
                                                       LCDC/cur_state_7
    -------------------------------------------------  ---------------------------
    Total                                     20.550ns (12.035ns logic, 8.515ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mclk = PERIOD TIMEGRP "mclk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ULCD/Mshreg_bot_string_117 (SLICE_X26Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ULCD/bot_string_157 (FF)
  Destination:          ULCD/Mshreg_bot_string_117 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.720ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         mclk_BUFGP rising at 20.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ULCD/bot_string_157 to ULCD/Mshreg_bot_string_117
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y53.XQ      Tcko                  0.474   ULCD/bot_string<157>
                                                       ULCD/bot_string_157
    SLICE_X26Y51.BX      net (fanout=3)        0.395   ULCD/bot_string<157>
    SLICE_X26Y51.CLK     Tdh         (-Th)     0.149   ULCD/bot_string_1171
                                                       ULCD/Mshreg_bot_string_117
    -------------------------------------------------  ---------------------------
    Total                                      0.720ns (0.325ns logic, 0.395ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point ULCD/Mshreg_top_string_117 (SLICE_X26Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ULCD/top_string_157 (FF)
  Destination:          ULCD/Mshreg_top_string_117 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         mclk_BUFGP rising at 20.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ULCD/top_string_157 to ULCD/Mshreg_top_string_117
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.XQ      Tcko                  0.474   ULCD/top_string<157>
                                                       ULCD/top_string_157
    SLICE_X26Y52.BX      net (fanout=3)        0.397   ULCD/top_string<157>
    SLICE_X26Y52.CLK     Tdh         (-Th)     0.149   ULCD/top_string_1171
                                                       ULCD/Mshreg_top_string_117
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.325ns logic, 0.397ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point ULCD/Mshreg_bot_string_116 (SLICE_X26Y51.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ULCD/bot_string_156 (FF)
  Destination:          ULCD/Mshreg_bot_string_116 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.790ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         mclk_BUFGP rising at 20.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ULCD/bot_string_156 to ULCD/Mshreg_bot_string_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y53.YQ      Tcko                  0.522   ULCD/bot_string<157>
                                                       ULCD/bot_string_156
    SLICE_X26Y51.BY      net (fanout=3)        0.395   ULCD/bot_string<156>
    SLICE_X26Y51.CLK     Tdh         (-Th)     0.127   ULCD/bot_string_1171
                                                       ULCD/Mshreg_bot_string_116
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.395ns logic, 0.395ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mclk = PERIOD TIMEGRP "mclk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 16.010ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: LCDC/place<2>/SR
  Logical resource: LCDC/place_2/SR
  Location pin: SLICE_X35Y58.SR
  Clock network: swt_IBUF
--------------------------------------------------------------------------------
Slack: 16.010ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: LCDC/place<3>/SR
  Logical resource: LCDC/place_3/SR
  Location pin: SLICE_X35Y64.SR
  Clock network: swt_IBUF
--------------------------------------------------------------------------------
Slack: 16.010ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: LCDC/place<5>/SR
  Logical resource: LCDC/place_5/SR
  Location pin: SLICE_X30Y64.SR
  Clock network: swt_IBUF
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   20.663|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 68  Score: 17453  (Setup/Max: 17453, Hold: 0)

Constraints cover 108717325 paths, 0 nets, and 5052 connections

Design statistics:
   Minimum period:  20.663ns{1}   (Maximum frequency:  48.396MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 28 09:30:36 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 184 MB



