#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 29 21:09:32 2020
# Process ID: 25728
# Current directory: C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1824 C:\Users\Brian Worts\Desktop\Senior Project\Oscilloscope_Senior_Project\Verilog\SPI_Test\SPI_Test.xpr
# Log file: C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/vivado.log
# Journal file: C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 667.840 ; gain = 62.137
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new
can't create directory "C:/Users/Brian": permission denied
file mkdir C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new
can't create directory "C:/Users/Brian": permission denied
file mkdir C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new
can't create directory "C:/Users/Brian": permission denied
file mkdir C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new
can't create directory "C:/Users/Brian": permission denied
file mkdir C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new
can't create directory "C:/Users/Brian": permission denied
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new
can't create directory "C:/Users/Brian": permission denied
file mkdir {C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new}
close [ open {C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new/tb.v} w ]
add_files -fileset sim_1 {{C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new/tb.v}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SPI_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sources_1/new/SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.sim/sim_1/behav/xsim'
"xelab -wto bb6f75b136124802b4bb802040007b26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPI_behav xil_defaultlib.SPI xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bb6f75b136124802b4bb802040007b26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPI_behav xil_defaultlib.SPI xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sources_1/new/SPI.v:91]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 739.145 ; gain = 0.664
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
