Resource Report
Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)
Date: Wed Nov 23 14:20:05 2022

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S005         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | No             |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+--------------------------------------------------------------------------------------------------------------------------------+
| Topcell | aufgabe1                                                                                                                       |
| Format  | Verilog                                                                                                                        |
| Source  | E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\xwork\Aufgabe1\synthesis\aufgabe1.vm |
+---------+--------------------------------------------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 27   | 6060  | 0.45       |
| DFF                       | 17   | 6060  | 0.28       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 26   | 84    | 30.95      |
| -- Single-ended I/O       | 26   | 84    | 30.95      |
| -- Differential I/O Pairs | 0    | 38    | 0.00       |
| RAM64x18                  | 0    | 11    | 0.00       |
| RAM1K18                   | 0    | 10    | 0.00       |
| MACC                      | 0    | 11    | 0.00       |
| Chip Globals              | 2    | 8     | 25.00      |
| CCC                       | 0    | 2     | 0.00       |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 27   | 17  |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 27   | 17  |
+--------------------------+------+-----+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 14           | 0           | 0               |
| Output I/O                    | 12           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  14   |  12    |  0            |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+----------------------------------+
| Fanout | Type    | Name                             |
+--------+---------+----------------------------------+
| 17     | INT_NET | Net   : clk_c                    |
|        |         | Driver: clk_ibuf_RNIVTI2/U0_RGB1 |
|        |         | Source: NETLIST                  |
| 17     | INT_NET | Net   : rst_arst                 |
|        |         | Driver: rst_ibuf_RNIUUM5/U0_RGB1 |
|        |         | Source: NETLIST                  |
+--------+---------+----------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-------------------------+
| Fanout | Type    | Name                    |
+--------+---------+-------------------------+
| 12     | INT_NET | Net   : u1/sel_Z[0]     |
|        |         | Driver: u1/sel[0]       |
| 7      | INT_NET | Net   : u1/seg_sel[3]   |
|        |         | Driver: u1/seg_sel_3[3] |
| 7      | INT_NET | Net   : u1/seg_sel[2]   |
|        |         | Driver: u1/seg_sel_3[2] |
| 7      | INT_NET | Net   : u1/seg_sel[1]   |
|        |         | Driver: u1/seg_sel_3[1] |
| 7      | INT_NET | Net   : u1/seg_sel[0]   |
|        |         | Driver: u1/seg_sel_3[0] |
| 6      | INT_NET | Net   : u1/sel_Z[1]     |
|        |         | Driver: u1/sel[1]       |
| 5      | INT_NET | Net   : rst_c           |
|        |         | Driver: rst_ibuf        |
| 5      | INT_NET | Net   : u1/reg_Z[13]    |
|        |         | Driver: u1/reg[13]      |
| 2      | INT_NET | Net   : u1/reg_Z[12]    |
|        |         | Driver: u1/reg[12]      |
| 2      | INT_NET | Net   : u1/reg_Z[11]    |
|        |         | Driver: u1/reg[11]      |
+--------+---------+-------------------------+

High fanout nets (through buffer trees)
+--------+---------+-------------------------+
| Fanout | Type    | Name                    |
+--------+---------+-------------------------+
| 12     | INT_NET | Net   : u1/sel_Z[0]     |
|        |         | Driver: u1/sel[0]       |
| 7      | INT_NET | Net   : u1/seg_sel[3]   |
|        |         | Driver: u1/seg_sel_3[3] |
| 7      | INT_NET | Net   : u1/seg_sel[2]   |
|        |         | Driver: u1/seg_sel_3[2] |
| 7      | INT_NET | Net   : u1/seg_sel[1]   |
|        |         | Driver: u1/seg_sel_3[1] |
| 7      | INT_NET | Net   : u1/seg_sel[0]   |
|        |         | Driver: u1/seg_sel_3[0] |
| 6      | INT_NET | Net   : u1/sel_Z[1]     |
|        |         | Driver: u1/sel[1]       |
| 5      | INT_NET | Net   : rst_c           |
|        |         | Driver: rst_ibuf        |
| 5      | INT_NET | Net   : u1/reg_Z[13]    |
|        |         | Driver: u1/reg[13]      |
| 2      | INT_NET | Net   : u1/reg_Z[12]    |
|        |         | Driver: u1/reg[12]      |
| 2      | INT_NET | Net   : u1/reg_Z[11]    |
|        |         | Driver: u1/reg[11]      |
+--------+---------+-------------------------+

