

================================================================
== Synthesis Summary Report of 'transformer'
================================================================
+ General Information: 
    * Date:           Sat Sep  2 14:04:23 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        liinear_transformer
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+-----------+-------------+--------------+-----+
    |                                  Modules                                 |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |           |             |              |     |
    |                                  & Loops                                 |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |      FF     |      LUT     | URAM|
    +--------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+-----------+-------------+--------------+-----+
    |+ transformer                                                             |  Timing|  -0.91|     2986|  2.986e+04|         -|     2987|     -|        no|  18 (6%)|  195 (88%)|  46742 (43%)|  53979 (100%)|    -|
    | + transformer_Pipeline_1                                                 |       -|   3.61|       18|    180.000|         -|       18|     -|        no|        -|          -|      7 (~0%)|      50 (~0%)|    -|
    |  o Loop 1                                                                |       -|   7.30|       16|    160.000|         1|        1|    16|       yes|        -|          -|            -|             -|    -|
    | + transformer_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2                   |       -|   0.00|       19|    190.000|         -|       19|     -|        no|        -|          -|     49 (~0%)|     142 (~0%)|    -|
    |  o VITIS_LOOP_31_1_VITIS_LOOP_32_2                                       |       -|   7.30|       17|    170.000|         3|        1|    16|       yes|        -|          -|            -|             -|    -|
    | + transformer_for_sample                                                 |  Timing|  -0.91|     2932|  2.932e+04|         -|     2932|     -|        no|  18 (6%)|  195 (88%)|  45549 (42%)|   51908 (97%)|    -|
    |  + transformer_for_sample_Pipeline_1                                     |       -|   3.49|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|      52 (~0%)|    -|
    |   o Loop 1                                                               |       -|   7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_3                                     |       -|   3.49|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|      52 (~0%)|    -|
    |   o Loop 1                                                               |       -|   7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_4                                     |       -|   3.49|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|      52 (~0%)|    -|
    |   o Loop 1                                                               |       -|   7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_7                                     |       -|   3.49|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|      52 (~0%)|    -|
    |   o Loop 1                                                               |       -|   7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_9                                     |       -|   3.49|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|      52 (~0%)|    -|
    |   o Loop 1                                                               |       -|   7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_10                                    |       -|   3.68|       10|    100.000|         -|       10|     -|        no|        -|          -|      6 (~0%)|      49 (~0%)|    -|
    |   o Loop 1                                                               |       -|   7.30|        8|     80.000|         1|        1|     8|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_12                                    |       -|   2.56|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|      52 (~0%)|    -|
    |   o Loop 1                                                               |       -|   7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_loop_i_loop_j                         |       -|   0.04|       81|    810.000|         -|       81|     -|        no|        -|          -|    634 (~0%)|     290 (~0%)|    -|
    |   o loop_i_loop_j                                                        |       -|   7.30|       79|    790.000|        17|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + kernel_bias_add_float_8_8_s                                           |       -|   0.04|       16|    160.000|         -|       16|     -|        no|        -|    16 (7%)|    2707 (2%)|     3436 (6%)|    -|
    |   o VITIS_LOOP_78_1                                                      |       -|   7.30|       14|    140.000|         8|        1|     8|       yes|        -|          -|            -|             -|    -|
    |  + kernel_mmult_float_8_8_8_s                                            |       -|   0.04|      111|  1.110e+03|         -|      111|     -|        no|        -|   40 (18%)|    4182 (3%)|    5961 (11%)|    -|
    |   o loop_i_loop_j                                                        |       -|   7.30|      109|  1.090e+03|        47|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_elu_inplace_loop_i                    |       -|   0.04|       26|    260.000|         -|       26|     -|        no|        -|          -|    1863 (1%)|     1068 (2%)|    -|
    |   o elu_inplace_loop_i                                                   |       -|   7.30|       24|    240.000|        18|        1|     8|       yes|        -|          -|            -|             -|    -|
    |  + kernel_mmult_float_8_8_8_1                                            |       -|   0.04|      111|  1.110e+03|         -|      111|     -|        no|        -|          -|    1792 (1%)|     383 (~0%)|    -|
    |   o loop_i_loop_j                                                        |       -|   7.30|      109|  1.090e+03|        47|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_elu_inplace_loop_i5                   |       -|   0.04|       26|    260.000|         -|       26|     -|        no|        -|          -|    1863 (1%)|     1068 (2%)|    -|
    |   o elu_inplace_loop_i                                                   |       -|   7.30|       24|    240.000|        18|        1|     8|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_transpose_value_mat_VITIS_LOOP_110_1  |       -|   1.65|       67|    670.000|         -|       67|     -|        no|        -|          -|     40 (~0%)|     156 (~0%)|    -|
    |   o transpose_value_mat_VITIS_LOOP_110_1                                 |       -|   7.30|       65|    650.000|         3|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + kernel_mmult_float_8_8_8_2                                            |       -|   0.04|      111|  1.110e+03|         -|      111|     -|        no|        -|          -|    1870 (1%)|     497 (~0%)|    -|
    |   o loop_i_loop_j                                                        |       -|   7.30|      109|  1.090e+03|        47|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_sum_k                                 |       -|   0.04|       51|    510.000|         -|       51|     -|        no|        -|          -|    768 (~0%)|     460 (~0%)|    -|
    |   o sum_k                                                                |       -|   7.30|       49|    490.000|        43|        1|     8|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_13                                    |       -|   3.68|       10|    100.000|         -|       10|     -|        no|        -|          -|      6 (~0%)|      49 (~0%)|    -|
    |   o Loop 1                                                               |       -|   7.30|        8|     80.000|         1|        1|     8|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_normalizer_inverse                    |       -|   0.00|       80|    800.000|         -|       80|     -|        no|        -|     3 (1%)|    1068 (1%)|     1233 (2%)|    -|
    |   o normalizer_inverse                                                   |       -|   7.30|       78|    780.000|        72|        1|     8|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_15                                    |       -|   2.56|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|      52 (~0%)|    -|
    |   o Loop 1                                                               |       -|   7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_16                                    |       -|   2.56|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|      52 (~0%)|    -|
    |   o Loop 1                                                               |       -|   7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + kernel_mmult_float_8_8_8_3                                            |       -|   0.04|      111|  1.110e+03|         -|      111|     -|        no|        -|          -|    1472 (1%)|     319 (~0%)|    -|
    |   o loop_i_loop_j                                                        |       -|   7.30|      109|  1.090e+03|        47|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_17                                    |       -|   3.49|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|      52 (~0%)|    -|
    |   o Loop 1                                                               |       -|   7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_18                                    |       -|   3.43|      130|  1.300e+03|         -|      130|     -|        no|        -|          -|     10 (~0%)|      53 (~0%)|    -|
    |   o Loop 1                                                               |       -|   7.30|      128|  1.280e+03|         1|        1|   128|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_21                                    |       -|   3.49|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|      52 (~0%)|    -|
    |   o Loop 1                                                               |       -|   7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_22                                    |       -|   3.68|       10|    100.000|         -|       10|     -|        no|        -|          -|      6 (~0%)|      49 (~0%)|    -|
    |   o Loop 1                                                               |       -|   7.30|        8|     80.000|         1|        1|     8|       yes|        -|          -|            -|             -|    -|
    |  + kernel_mmult_float_8_8_8_4                                            |       -|   0.04|      111|  1.110e+03|         -|      111|     -|        no|        -|          -|    1971 (1%)|      552 (1%)|    -|
    |   o loop_i_loop_j                                                        |       -|   7.30|      109|  1.090e+03|        47|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_loop_i_loop_j6                        |       -|   0.04|      175|  1.750e+03|         -|      175|     -|        no|        -|          -|    1658 (1%)|     340 (~0%)|    -|
    |   o loop_i_loop_j                                                        |       -|   7.30|      173|  1.730e+03|        47|        1|   128|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_VITIS_LOOP_78_1                       |       -|   0.04|       16|    160.000|         -|       16|     -|        no|        -|          -|    2115 (1%)|      572 (1%)|    -|
    |   o VITIS_LOOP_78_1                                                      |       -|   7.30|       14|    140.000|         8|        1|     8|       yes|        -|          -|            -|             -|    -|
    |  + relu_inplace_float_8_16_s                                             |       -|   0.89|       13|    130.000|         -|       13|     -|        no|        -|          -|    1645 (1%)|     1052 (1%)|    -|
    |   o relu_inplace_loop_i                                                  |       -|   7.30|       11|    110.000|         5|        1|     8|       yes|        -|          -|            -|             -|    -|
    |  + kernel_mmult_float_8_16_8_s                                           |       -|   0.04|      151|  1.510e+03|         -|      151|     -|        no|        -|   24 (10%)|    4158 (3%)|     2905 (5%)|    -|
    |   o loop_i_loop_j                                                        |       -|   7.30|      149|  1.490e+03|        87|        1|    64|       yes|        -|          -|            -|             -|    -|
    |  + transformer_for_sample_Pipeline_VITIS_LOOP_78_17                      |       -|   0.04|       16|    160.000|         -|       16|     -|        no|        -|          -|    150 (~0%)|      92 (~0%)|    -|
    |   o VITIS_LOOP_78_1                                                      |       -|   7.30|       14|    140.000|         8|        1|     8|       yes|        -|          -|            -|             -|    -|
    |  o transpose_query_mat                                                   |       -|   7.30|       88|    880.000|        11|        -|     8|        no|        -|          -|            -|             -|    -|
    |   o VITIS_LOOP_154_2                                                     |       -|   7.30|        8|     80.000|         1|        -|     8|        no|        -|          -|            -|             -|    -|
    |  o loop_i                                                                |       -|   7.30|      376|  3.760e+03|        47|        -|     8|        no|        -|          -|            -|             -|    -|
    |  o hadamart_loop_i                                                       |       -|   7.30|      472|  4.720e+03|        59|        -|     8|        no|        -|          -|            -|             -|    -|
    |   o hadamart_loop_j                                                      |       -|   7.30|       56|    560.000|         7|        -|     8|        no|        -|          -|            -|             -|    -|
    |  o loop_i                                                                |       -|   7.30|      376|  3.760e+03|        47|        -|     8|        no|        -|          -|            -|             -|    -|
    +--------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+-----------+-------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface       | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                 | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_axi_ports | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register      | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL          | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER          | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER        | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR        | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_array_1 | 0x10   | 32    | W      | Data signal of input_array       |                                                                      |
| s_axi_control | input_array_2 | 0x14   | 32    | W      | Data signal of input_array       |                                                                      |
| s_axi_control | val_r_1       | 0x1c   | 32    | W      | Data signal of val_r             |                                                                      |
| s_axi_control | val_r_2       | 0x20   | 32    | W      | Data signal of val_r             |                                                                      |
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| input_array | inout     | float*   |
| val         | inout     | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+-----------------+-----------+----------+-----------------------------------------+
| Argument    | HW Interface    | HW Type   | HW Usage | HW Info                                 |
+-------------+-----------------+-----------+----------+-----------------------------------------+
| input_array | m_axi_axi_ports | interface |          |                                         |
| input_array | s_axi_control   | register  | offset   | name=input_array_1 offset=0x10 range=32 |
| input_array | s_axi_control   | register  | offset   | name=input_array_2 offset=0x14 range=32 |
| val         | m_axi_axi_ports | interface |          |                                         |
| val         | s_axi_control   | interface | offset   |                                         |
+-------------+-----------------+-----------+----------+-----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+-----------------+-----------------+-----------+--------+-------+-------------------------------------------------------------------------+
| HW Interface    | Loop            | Direction | Length | Width | Location                                                                |
+-----------------+-----------------+-----------+--------+-------+-------------------------------------------------------------------------+
| m_axi_axi_ports | VITIS_LOOP_31_1 | read      | 16     | 32    | ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.cpp:31:20 |
+-----------------+-----------------+-----------+--------+-------+-------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+-----------------+-------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
| HW Interface    | Variable    | Loop            | Problem                                                                                                 | Resolution | Location                                                                |
+-----------------+-------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
| m_axi_axi_ports | input_array | VITIS_LOOP_32_2 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.cpp:32:22 |
+-----------------+-------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                                                     | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+--------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| + transformer                                                            | 195 |        |             |      |         |         |
|  + transformer_Pipeline_1                                                | 0   |        |             |      |         |         |
|    empty_79_fu_58_p2                                                     | -   |        | empty_79    | add  | fabric  | 0       |
|  + transformer_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2                  | 0   |        |             |      |         |         |
|    add_ln31_1_fu_126_p2                                                  | -   |        | add_ln31_1  | add  | fabric  | 0       |
|    add_ln31_fu_149_p2                                                    | -   |        | add_ln31    | add  | fabric  | 0       |
|    add_ln33_fu_187_p2                                                    | -   |        | add_ln33    | add  | fabric  | 0       |
|    add_ln32_fu_202_p2                                                    | -   |        | add_ln32    | add  | fabric  | 0       |
|  + transformer_for_sample                                                | 195 |        |             |      |         |         |
|    add_ln152_fu_2365_p2                                                  | -   |        | add_ln152   | add  | fabric  | 0       |
|    add_ln156_fu_2388_p2                                                  | -   |        | add_ln156   | add  | fabric  | 0       |
|    add_ln154_fu_2404_p2                                                  | -   |        | add_ln154   | add  | fabric  | 0       |
|    add_ln52_fu_2536_p2                                                   | -   |        | add_ln52    | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652                                    | 3   |        | mul_i3      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum         | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U653                                    | 3   |        | mul_1_i4    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum_8       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652                                    | 3   |        | mul_2_i5    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum_9       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U653                                    | 3   |        | mul_3_i6    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum_10      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652                                    | 3   |        | mul_4_i7    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum_11      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U653                                    | 3   |        | mul_5_i8    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum_12      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652                                    | 3   |        | mul_6_i9    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum_13      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U653                                    | 3   |        | mul_7_i2    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum_14      | fadd | fulldsp | 4       |
|    add_ln193_fu_2578_p2                                                  | -   |        | add_ln193   | add  | fabric  | 0       |
|    add_ln197_fu_2593_p2                                                  | -   |        | add_ln197   | add  | fabric  | 0       |
|    add_ln195_fu_2610_p2                                                  | -   |        | add_ln195   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652                                    | 3   |        | mul         | fmul | maxdsp  | 3       |
|    add_ln52_2_fu_2634_p2                                                 | -   |        | add_ln52_2  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652                                    | 3   |        | mul_i2      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum_15      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652                                    | 3   |        | mul_1_i2    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum_16      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652                                    | 3   |        | mul_2_i1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum_17      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652                                    | 3   |        | mul_3_i1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum_18      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652                                    | 3   |        | mul_4_i1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum_19      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652                                    | 3   |        | mul_5_i1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum_20      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652                                    | 3   |        | mul_6_i1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum_21      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652                                    | 3   |        | mul_7_i1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                                   | 2   |        | sum_22      | fadd | fulldsp | 4       |
|   + transformer_for_sample_Pipeline_1                                    | 0   |        |             |      |         |         |
|     empty_71_fu_190_p2                                                   | -   |        | empty_71    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_3                                    | 0   |        |             |      |         |         |
|     empty_44_fu_190_p2                                                   | -   |        | empty_44    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_4                                    | 0   |        |             |      |         |         |
|     empty_41_fu_190_p2                                                   | -   |        | empty_41    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_7                                    | 0   |        |             |      |         |         |
|     empty_38_fu_190_p2                                                   | -   |        | empty_38    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_9                                    | 0   |        |             |      |         |         |
|     empty_35_fu_190_p2                                                   | -   |        | empty_35    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_10                                   | 0   |        |             |      |         |         |
|     empty_69_fu_59_p2                                                    | -   |        | empty_69    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_12                                   | 0   |        |             |      |         |         |
|     empty_66_fu_58_p2                                                    | -   |        | empty_66    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_loop_i_loop_j                        | 0   |        |             |      |         |         |
|     add_ln52_2_fu_289_p2                                                 | -   |        | add_ln52_2  | add  | fabric  | 0       |
|     add_ln52_fu_298_p2                                                   | -   |        | add_ln52    | add  | fabric  | 0       |
|     add_ln55_fu_363_p2                                                   | -   |        | add_ln55    | add  | fabric  | 0       |
|   + kernel_bias_add_float_8_8_s                                          | 16  |        |             |      |         |         |
|     add_ln78_fu_294_p2                                                   | -   |        | add_ln78    | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U28                                   | 2   |        | add_i       | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U29                                   | 2   |        | add_1_i     | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U30                                   | 2   |        | add_2_i     | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U31                                   | 2   |        | add_3_i     | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U32                                   | 2   |        | add_4_i     | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U33                                   | 2   |        | add_5_i     | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U34                                   | 2   |        | add_6_i     | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U35                                   | 2   |        | add_7_i     | fadd | fulldsp | 4       |
|   + kernel_mmult_float_8_8_8_s                                           | 40  |        |             |      |         |         |
|     add_ln52_7_fu_511_p2                                                 | -   |        | add_ln52_7  | add  | fabric  | 0       |
|     add_ln52_fu_523_p2                                                   | -   |        | add_ln52    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U76                                    | 3   |        | mul         | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U68                                   | 2   |        | sum         | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U77                                    | 3   |        | mul_1       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U69                                   | 2   |        | sum_51      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U78                                    | 3   |        | mul_2       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U70                                   | 2   |        | sum_52      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U79                                    | 3   |        | mul_3       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U71                                   | 2   |        | sum_53      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U80                                    | 3   |        | mul_4       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U72                                   | 2   |        | sum_54      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U81                                    | 3   |        | mul_5       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U73                                   | 2   |        | sum_55      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U82                                    | 3   |        | mul_6       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U74                                   | 2   |        | sum_56      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U83                                    | 3   |        | mul_7       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U75                                   | 2   |        | sum_57      | fadd | fulldsp | 4       |
|     add_ln55_fu_581_p2                                                   | -   |        | add_ln55    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_elu_inplace_loop_i                   | 0   |        |             |      |         |         |
|     add_ln88_fu_332_p2                                                   | -   |        | add_ln88    | add  | fabric  | 0       |
|   + kernel_mmult_float_8_8_8_1                                           | 0   |        |             |      |         |         |
|     add_ln52_6_fu_396_p2                                                 | -   |        | add_ln52_6  | add  | fabric  | 0       |
|     add_ln52_fu_408_p2                                                   | -   |        | add_ln52    | add  | fabric  | 0       |
|     add_ln62_fu_497_p2                                                   | -   |        | add_ln62    | add  | fabric  | 0       |
|     add_ln55_fu_466_p2                                                   | -   |        | add_ln55    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_elu_inplace_loop_i5                  | 0   |        |             |      |         |         |
|     add_ln88_fu_332_p2                                                   | -   |        | add_ln88    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_transpose_value_mat_VITIS_LOOP_110_1 | 0   |        |             |      |         |         |
|     add_ln109_1_fu_229_p2                                                | -   |        | add_ln109_1 | add  | fabric  | 0       |
|     add_ln109_fu_241_p2                                                  | -   |        | add_ln109   | add  | fabric  | 0       |
|     add_ln111_fu_285_p2                                                  | -   |        | add_ln111   | add  | fabric  | 0       |
|     add_ln110_fu_295_p2                                                  | -   |        | add_ln110   | add  | fabric  | 0       |
|   + kernel_mmult_float_8_8_8_2                                           | 0   |        |             |      |         |         |
|     add_ln52_5_fu_503_p2                                                 | -   |        | add_ln52_5  | add  | fabric  | 0       |
|     add_ln52_fu_515_p2                                                   | -   |        | add_ln52    | add  | fabric  | 0       |
|     add_ln55_fu_573_p2                                                   | -   |        | add_ln55    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_sum_k                                | 0   |        |             |      |         |         |
|     add_ln135_fu_611_p2                                                  | -   |        | add_ln135   | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_13                                   | 0   |        |             |      |         |         |
|     empty_64_fu_59_p2                                                    | -   |        | empty_64    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_normalizer_inverse                   | 3   |        |             |      |         |         |
|     add_ln168_fu_84_p2                                                   | -   |        | add_ln168   | add  | fabric  | 0       |
|     dadd_64ns_64ns_64_7_full_dsp_1_U357                                  | 3   |        | add1        | dadd | fulldsp | 6       |
|     ddiv_64ns_64ns_64_59_no_dsp_1_U358                                   | -   |        | div         | ddiv | fabric  | 58      |
|   + transformer_for_sample_Pipeline_15                                   | 0   |        |             |      |         |         |
|     empty_61_fu_58_p2                                                    | -   |        | empty_61    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_16                                   | 0   |        |             |      |         |         |
|     empty_58_fu_58_p2                                                    | -   |        | empty_58    | add  | fabric  | 0       |
|   + kernel_mmult_float_8_8_8_3                                           | 0   |        |             |      |         |         |
|     add_ln52_4_fu_396_p2                                                 | -   |        | add_ln52_4  | add  | fabric  | 0       |
|     add_ln52_fu_408_p2                                                   | -   |        | add_ln52    | add  | fabric  | 0       |
|     add_ln62_fu_497_p2                                                   | -   |        | add_ln62    | add  | fabric  | 0       |
|     add_ln55_fu_466_p2                                                   | -   |        | add_ln55    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_17                                   | 0   |        |             |      |         |         |
|     empty_55_fu_190_p2                                                   | -   |        | empty_55    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_18                                   | 0   |        |             |      |         |         |
|     empty_52_fu_334_p2                                                   | -   |        | empty_52    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_21                                   | 0   |        |             |      |         |         |
|     empty_49_fu_190_p2                                                   | -   |        | empty_49    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_22                                   | 0   |        |             |      |         |         |
|     empty_47_fu_59_p2                                                    | -   |        | empty_47    | add  | fabric  | 0       |
|   + kernel_mmult_float_8_8_8_4                                           | 0   |        |             |      |         |         |
|     add_ln52_3_fu_521_p2                                                 | -   |        | add_ln52_3  | add  | fabric  | 0       |
|     add_ln52_fu_530_p2                                                   | -   |        | add_ln52    | add  | fabric  | 0       |
|     add_ln55_fu_732_p2                                                   | -   |        | add_ln55    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_loop_i_loop_j6                       | 0   |        |             |      |         |         |
|     add_ln52_fu_647_p2                                                   | -   |        | add_ln52    | add  | fabric  | 0       |
|     add_ln52_1_fu_659_p2                                                 | -   |        | add_ln52_1  | add  | fabric  | 0       |
|     add_ln55_fu_717_p2                                                   | -   |        | add_ln55    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_VITIS_LOOP_78_1                      | 0   |        |             |      |         |         |
|     add_ln78_fu_460_p2                                                   | -   |        | add_ln78    | add  | fabric  | 0       |
|   + relu_inplace_float_8_16_s                                            | 0   |        |             |      |         |         |
|     add_ln102_fu_456_p2                                                  | -   |        | add_ln102   | add  | fabric  | 0       |
|   + kernel_mmult_float_8_16_8_s                                          | 24  |        |             |      |         |         |
|     add_ln52_8_fu_815_p2                                                 | -   |        | add_ln52_8  | add  | fabric  | 0       |
|     add_ln52_fu_827_p2                                                   | -   |        | add_ln52    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U600                                   | 3   |        | mul_8       | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U601                                   | 3   |        | mul_9       | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U602                                   | 3   |        | mul_s       | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U603                                   | 3   |        | mul_10      | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U604                                   | 3   |        | mul_11      | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U605                                   | 3   |        | mul_12      | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U606                                   | 3   |        | mul_13      | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U607                                   | 3   |        | mul_14      | fmul | maxdsp  | 3       |
|     add_ln55_fu_885_p2                                                   | -   |        | add_ln55    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_VITIS_LOOP_78_17                     | 0   |        |             |      |         |         |
|     add_ln78_fu_70_p2                                                    | -   |        | add_ln78    | add  | fabric  | 0       |
+--------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------------------------------------------+------+------+--------+-----------------------------------------------------------+---------+------+---------+
| Name                                                            | BRAM | URAM | Pragma | Variable                                                  | Storage | Impl | Latency |
+-----------------------------------------------------------------+------+------+--------+-----------------------------------------------------------+---------+------+---------+
| + transformer                                                   | 18   | 0    |        |                                                           |         |      |         |
|   xx_U                                                          | -    | -    |        | xx                                                        | ram_s2p | auto | 1       |
|  + transformer_for_sample                                       | 18   | 0    |        |                                                           |         |      |         |
|    front_linear_output_U                                        | -    | -    |        | front_linear_output                                       | ram_s2p | auto | 1       |
|    front_linear_output_1_U                                      | -    | -    |        | front_linear_output_1                                     | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U684                          | -    | -    |        | front_linear_output_2                                     | ram_s2p | auto | 1       |
|    front_linear_output_3_U                                      | -    | -    |        | front_linear_output_3                                     | ram_s2p | auto | 1       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U670                             | -    | -    |        | front_linear_output_4                                     | ram_s2p | auto | 1       |
|    front_linear_output_5_U                                      | -    | -    |        | front_linear_output_5                                     | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U685                          | -    | -    |        | front_linear_output_6                                     | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U686                          | -    | -    |        | front_linear_output_7                                     | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652                           | -    | -    |        | query_mat                                                 | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                          | -    | -    |        | query_mat_1                                               | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U686                          | -    | -    |        | query_mat_2                                               | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U651                          | -    | -    |        | query_mat_3                                               | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U653                           | -    | -    |        | query_mat_4                                               | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U655                          | -    | -    |        | query_mat_5                                               | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U687                          | -    | -    |        | query_mat_6                                               | ram_s2p | auto | 1       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U671                             | -    | -    |        | query_mat_7                                               | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U662                           | -    | -    |        | key_mat                                                   | ram_s2p | auto | 1       |
|    fexp_32ns_32ns_32_10_full_dsp_1_U679                         | -    | -    |        | key_mat_1                                                 | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U688                          | -    | -    |        | key_mat_2                                                 | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U656                          | -    | -    |        | key_mat_3                                                 | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U663                           | -    | -    |        | key_mat_4                                                 | ram_s2p | auto | 1       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U671                             | -    | -    |        | key_mat_5                                                 | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U689                          | -    | -    |        | key_mat_6                                                 | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U657                          | -    | -    |        | key_mat_7                                                 | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U664                           | -    | -    |        | value_mat_transposed                                      | ram_1p  | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U662                           | -    | -    |        | value_mat_transposed_1                                    | ram_1p  | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U690                          | -    | -    |        | value_mat_transposed_2                                    | ram_1p  | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U658                          | -    | -    |        | value_mat_transposed_3                                    | ram_1p  | auto | 1       |
|    fexp_32ns_32ns_32_10_full_dsp_1_U680                         | -    | -    |        | value_mat_transposed_4                                    | ram_1p  | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U688                          | -    | -    |        | value_mat_transposed_5                                    | ram_1p  | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U691                          | -    | -    |        | value_mat_transposed_6                                    | ram_1p  | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U659                          | -    | -    |        | value_mat_transposed_7                                    | ram_1p  | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U666                           | -    | -    |        | kv_mat                                                    | ram_1p  | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U664                           | -    | -    |        | kv_mat_1                                                  | ram_1p  | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U666                           | -    | -    |        | kv_mat_2                                                  | ram_1p  | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U660                          | -    | -    |        | kv_mat_3                                                  | ram_1p  | auto | 1       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U672                             | -    | -    |        | kv_mat_4                                                  | ram_1p  | auto | 1       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U673                             | -    | -    |        | kv_mat_5                                                  | ram_1p  | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U667                           | -    | -    |        | kv_mat_6                                                  | ram_1p  | auto | 1       |
|    fexp_32ns_32ns_32_10_full_dsp_1_U681                         | -    | -    |        | kv_mat_7                                                  | ram_1p  | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U689                          | -    | -    |        | sum_k_0                                                   | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U666                           | 2    | -    |        | query_mat_transposed                                      | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U664                           | -    | -    |        | normalizer_0                                              | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U658                          | 1    | -    |        | numerator                                                 | ram_1p  | auto | 1       |
|    values_new_U                                                 | 14   | -    |        | values_new                                                | rom_np  | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U667                           | -    | -    |        | o_proj                                                    | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U665                           | -    | -    |        | o_proj_1                                                  | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U659                          | -    | -    |        | o_proj_2                                                  | ram_s2p | auto | 1       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U674                             | -    | -    |        | o_proj_3                                                  | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U662                           | -    | -    |        | o_proj_4                                                  | ram_s2p | auto | 1       |
|    fexp_32ns_32ns_32_10_full_dsp_1_U682                         | -    | -    |        | o_proj_5                                                  | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U690                          | -    | -    |        | o_proj_6                                                  | ram_s2p | auto | 1       |
|    o_proj_7_U                                                   | -    | -    |        | o_proj_7                                                  | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U663                           | -    | -    |        | first_linear_net_output                                   | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U667                           | -    | -    |        | first_linear_net_output_1                                 | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U661                          | -    | -    |        | first_linear_net_output_2                                 | ram_s2p | auto | 1       |
|    first_linear_net_output_3_U                                  | -    | -    |        | first_linear_net_output_3                                 | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U664                           | -    | -    |        | first_linear_net_output_4                                 | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U658                          | -    | -    |        | first_linear_net_output_5                                 | ram_s2p | auto | 1       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U675                             | -    | -    |        | first_linear_net_output_6                                 | ram_s2p | auto | 1       |
|    first_linear_net_output_7_U                                  | -    | -    |        | first_linear_net_output_7                                 | ram_s2p | auto | 1       |
|    fexp_32ns_32ns_32_10_full_dsp_1_U683                         | -    | -    |        | first_linear_net_output_8                                 | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U691                          | -    | -    |        | first_linear_net_output_9                                 | ram_s2p | auto | 1       |
|    first_linear_net_output_10_U                                 | -    | -    |        | first_linear_net_output_10                                | ram_s2p | auto | 1       |
|    first_linear_net_output_11_U                                 | -    | -    |        | first_linear_net_output_11                                | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U666                           | -    | -    |        | first_linear_net_output_12                                | ram_s2p | auto | 1       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U674                             | -    | -    |        | first_linear_net_output_13                                | ram_s2p | auto | 1       |
|    first_linear_net_output_14_U                                 | -    | -    |        | first_linear_net_output_14                                | ram_s2p | auto | 1       |
|    first_linear_net_output_15_U                                 | -    | -    |        | first_linear_net_output_15                                | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U667                           | -    | -    |        | second_linear_net_output                                  | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U661                          | -    | -    |        | second_linear_net_output_1                                | ram_s2p | auto | 1       |
|    second_linear_net_output_2_U                                 | -    | -    |        | second_linear_net_output_2                                | ram_s2p | auto | 1       |
|    second_linear_net_output_3_U                                 | -    | -    |        | second_linear_net_output_3                                | ram_s2p | auto | 1       |
|    second_linear_net_output_4_U                                 | -    | -    |        | second_linear_net_output_4                                | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U684                          | -    | -    |        | second_linear_net_output_5                                | ram_s2p | auto | 1       |
|    second_linear_net_output_6_U                                 | -    | -    |        | second_linear_net_output_6                                | ram_s2p | auto | 1       |
|    second_linear_net_output_7_U                                 | -    | -    |        | second_linear_net_output_7                                | ram_s2p | auto | 1       |
|    final_layer_output_0_U                                       | -    | -    |        | final_layer_output_0                                      | ram_s2p | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_0_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_0 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_1_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_1 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_2_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_2 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_3_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_3 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_4_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_4 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_5_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_5 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_6_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_6 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_7_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_7 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_0_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_0   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_1_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_1   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_2_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_2   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_3_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_3   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_4_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_4   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_5_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_5   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_6_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_6   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_7_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_7   | rom_1p  | auto | 1       |
|    value_mat_U                                                  | 1    | -    |        | value_mat                                                 | ram_1p  | auto | 1       |
|   + transformer_for_sample_Pipeline_loop_i_loop_j               | 0    | 0    |        |                                                           |         |      |         |
|     FRONT_LINEAR_WEIGHT_0_U                                     | -    | -    |        | FRONT_LINEAR_WEIGHT_0                                     | rom_1p  | auto | 1       |
|     FRONT_LINEAR_WEIGHT_1_U                                     | -    | -    |        | FRONT_LINEAR_WEIGHT_1                                     | rom_1p  | auto | 1       |
|   + kernel_mmult_float_8_8_8_1                                  | 0    | 0    |        |                                                           |         |      |         |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_0_U | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_0 | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_1_U | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_1 | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_2_U | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_2 | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_3_U | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_3 | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_4_U | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_4 | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_5_U | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_5 | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_6_U | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_6 | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_7_U | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_7 | rom_1p  | auto | 1       |
|   + kernel_mmult_float_8_8_8_4                                  | 0    | 0    |        |                                                           |         |      |         |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_0_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_0    | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_1_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_1    | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_2_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_2    | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_3_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_3    | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_4_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_4    | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_5_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_5    | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_6_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_6    | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_7_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_7    | rom_1p  | auto | 1       |
|   + transformer_for_sample_Pipeline_loop_i_loop_j6              | 0    | 0    |        |                                                           |         |      |         |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_0_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_0  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_1_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_1  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_2_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_2  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_3_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_3  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_4_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_4  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_5_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_5  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_6_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_6  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_7_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_7  | rom_1p  | auto | 1       |
|   + kernel_mmult_float_8_16_8_s                                 | 0    | 0    |        |                                                           |         |      |         |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_0_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_0  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_1_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_1  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_2_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_2  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_3_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_3  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_4_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_4  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_5_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_5  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_6_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_6  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_7_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_7  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_8_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_8  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_9_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_9  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_10_U | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_10 | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_11_U | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_11 | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_12_U | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_12 | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_13_U | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_13 | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_14_U | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_14 | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_15_U | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_15 | rom_1p  | auto | 1       |
+-----------------------------------------------------------------+------+------+--------+-----------------------------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
| Type            | Options                                                               | Location                                                                                        |
+-----------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
| interface       | m_axi port = input_array depth = 16 offset = slave bundle = axi_ports | ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.cpp:24 in transformer             |
| interface       | m_axi port = val depth = 1 offset = slave bundle = axi_ports          | ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.cpp:26 in transformer             |
| interface       | s_axilite port = return                                               | ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.cpp:28 in transformer             |
| array_partition | variable = key_mat complete dim = 2                                   | ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.cpp:123 in transformer_for_sample |
| pipeline        | off                                                                   | ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.cpp:153 in transformer_for_sample |
| pipeline        | off                                                                   | ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.cpp:155 in transformer_for_sample |
| array_partition | variable = query_mat complete dim = 2                                 | ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.cpp:179 in transformer_for_sample |
| pipeline        | off                                                                   | ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.cpp:196 in transformer_for_sample |
| pipeline        | off                                                                   | ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.h:53 in kernel_mmult              |
| pipeline        |                                                                       | ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.h:56 in kernel_mmult              |
| pipeline        |                                                                       | ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.h:79 in kernel_bias_add           |
| unroll          |                                                                       | ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.h:106 in relu_inplace             |
+-----------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+

* Inferred Pragmas
+-----------------------------------------------------------------------------+-----------------+--------------------------------------------------------+-------------------------------------------------------------+
| Source Pragma                                                               | Inferred Pragma | Options                                                | Location                                                    |
+-----------------------------------------------------------------------------+-----------------+--------------------------------------------------------+-------------------------------------------------------------+
| pipeline ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.h:56 | array_partition | dim=1 type=complete  variable=value_mat_transposed     | variable value_mat_transposed in transformer_for_sample     |
| pipeline ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.h:56 | array_partition | dim=1 type=complete  variable=kv_mat                   | variable kv_mat in transformer_for_sample                   |
| pipeline ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.h:79 | array_partition | dim=2 type=complete  variable=front_linear_output      | variable front_linear_output in transformer_for_sample      |
| pipeline ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.h:79 | array_partition | dim=2 type=complete  variable=o_proj                   | variable o_proj in transformer_for_sample                   |
| pipeline ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.h:79 | array_partition | dim=2 type=complete  variable=first_linear_net_output  | variable first_linear_net_output in transformer_for_sample  |
| pipeline ../icl_thesis/vitis_hls/linear_transformer/linear_transformer.h:79 | array_partition | dim=2 type=complete  variable=second_linear_net_output | variable second_linear_net_output in transformer_for_sample |
+-----------------------------------------------------------------------------+-----------------+--------------------------------------------------------+-------------------------------------------------------------+


