<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\FileManager\RISCV\RISCY20kV2\src\BRAMS\gowin_dpb_program\gowin_dpb_program.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\Buses\bus.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\CLINT.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\CPU\ALUCPU.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\CPU\CSRFile.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\CPU\RegFile.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\CPU\SignExtendSelector.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh<br>
E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_alu.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_branch.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_bypass_ex.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_main.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_stall_id.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv<br>
E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_read_selector.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_write_selector.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\CPU\signExtend.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\GPIO\buttonModule.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\GPIO\cpuTimer.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\GPIO\frame_buffer.sv<br>
E:\FileManager\RISCV\RISCY20kV2\src\GPIO\seven_segment.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\GPIO\sync_rs232_uart_v1.2.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\GPIO\uart.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\GPIO\uartController.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\Memories\DPBRAM.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\Memories\flash.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\Memories\instruction_cache.sv<br>
E:\FileManager\RISCV\RISCY20kV2\src\Memories\memory.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\Memories\programMemory.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\Memories\ram.sv<br>
E:\FileManager\RISCV\RISCY20kV2\src\Memories\ramMemory.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv<br>
E:\FileManager\RISCV\RISCY20kV2\src\Memories\word_bram.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\config.vh<br>
E:\FileManager\RISCV\RISCY20kV2\src\fifo_hs\fifo_hs.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\fifo_sc_video.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\fifo_sc_videoAddress.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll\gowin_rpll_ram.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll_100mhz\gowin_rpll_100_mhz.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll_100mhz\gowin_rpll_100mhz.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll_800vga\gowin_rpll_800vga.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll_fast_sdram\gowin_rpll_fast_sdram.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll_ppu\gowin_rpll_ppu.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll_sdram_slow\gowin_rpll_sdram_slow.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\ip\gowin_rpll\gowin_rpll.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\ip\sdram_controller_hs\sdram_controller_hs.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\psram_memory_interface_hs_2ch\psram_memory_interface_hs_2ch.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\screenI2C\i2c.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\screenI2C\i2capi.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\screenI2C\screen.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\screenI2C\textEngine.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\screenVGA\VGAMod.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\screenVGA\gowin_dpb\gowin_dpb.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\screenVGA\gowin_osc\gowin_osc.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\screenVGA\gowin_rpll\gowin_rpll.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\screenVGA\gowin_sp\gowin_sp.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\soc.v<br>
E:\FileManager\RISCV\RISCY20kV2\src\spi_flash_interface_lite\spi_flash_interface_lite.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep 28 11:32:43 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 891.203MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.828s, Elapsed time = 0h 0m 0.805s, Peak memory usage = 891.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.295s, Peak memory usage = 891.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.812s, Elapsed time = 0h 0m 0.798s, Peak memory usage = 891.203MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 891.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.087s, Peak memory usage = 891.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.044s, Peak memory usage = 891.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 891.203MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.718s, Elapsed time = 0h 0m 0.977s, Peak memory usage = 891.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.186s, Peak memory usage = 891.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.176s, Peak memory usage = 891.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 21s, Elapsed time = 0h 0m 23s, Peak memory usage = 891.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.626s, Peak memory usage = 891.203MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.468s, Elapsed time = 0h 0m 0.74s, Peak memory usage = 891.203MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 26s, Elapsed time = 0h 0m 29s, Peak memory usage = 891.203MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>36</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>91</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>4381</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>177</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1078</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>89</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>69</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>365</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>2528</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>8751</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>616</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2955</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>5180</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>1139</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>1139</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>26</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspODDR</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>9916(8777 LUT, 1139 ALU) / 20736</td>
<td>48%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>4381 / 15915</td>
<td>28%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15915</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>4381 / 15915</td>
<td>28%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>32 / 46</td>
<td>70%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500</td>
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500</td>
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750</td>
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500</td>
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000</td>
<td>0.000</td>
<td>6.173</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>rPLL_sdram/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000</td>
<td>0.000</td>
<td>6.173</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>rPLL_sdram/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>24.691</td>
<td>40.500</td>
<td>0.000</td>
<td>12.346</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>rPLL_sdram/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>32.186(MHz)</td>
<td>25</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>99.481(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
<td>81.000(MHz)</td>
<td>129.079(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/state_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/IFID_PC_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.191</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.551</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_i_cache/state_1_s2/CLK</td>
</tr>
<tr>
<td>25.783</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>u_i_cache/state_1_s2/Q</td>
</tr>
<tr>
<td>26.257</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i_cache/n452_s6/I1</td>
</tr>
<tr>
<td>26.812</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_i_cache/n452_s6/F</td>
</tr>
<tr>
<td>27.286</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i_cache/temp_stall_s2/I2</td>
</tr>
<tr>
<td>27.739</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_i_cache/temp_stall_s2/F</td>
</tr>
<tr>
<td>28.213</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/delayed_instr_31_s3/I0</td>
</tr>
<tr>
<td>28.730</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu_1/delayed_instr_31_s3/F</td>
</tr>
<tr>
<td>29.204</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s1/I0</td>
</tr>
<tr>
<td>29.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s1/F</td>
</tr>
<tr>
<td>30.195</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s/I1</td>
</tr>
<tr>
<td>30.750</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s/F</td>
</tr>
<tr>
<td>31.224</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/PC_IF2_31_s4/I1</td>
</tr>
<tr>
<td>31.779</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/PC_IF2_31_s4/F</td>
</tr>
<tr>
<td>32.253</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/IFID_PC_31_s6/I3</td>
</tr>
<tr>
<td>32.624</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>cpu_1/IFID_PC_31_s6/F</td>
</tr>
<tr>
<td>33.098</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n1543_s25/I3</td>
</tr>
<tr>
<td>33.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>cpu_1/n1543_s25/F</td>
</tr>
<tr>
<td>33.943</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n1513_s1/I1</td>
</tr>
<tr>
<td>34.498</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n1513_s1/F</td>
</tr>
<tr>
<td>34.972</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/IFID_PC_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.397</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IFID_PC_0_s1/CLK</td>
</tr>
<tr>
<td>37.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu_1/IFID_PC_0_s1</td>
</tr>
<tr>
<td>37.327</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_1/IFID_PC_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.449, 47.224%; route: 4.740, 50.313%; tC2Q: 0.232, 2.463%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/state_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/IFID_PC_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.191</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.551</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_i_cache/state_1_s2/CLK</td>
</tr>
<tr>
<td>25.783</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>u_i_cache/state_1_s2/Q</td>
</tr>
<tr>
<td>26.257</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i_cache/n452_s6/I1</td>
</tr>
<tr>
<td>26.812</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_i_cache/n452_s6/F</td>
</tr>
<tr>
<td>27.286</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i_cache/temp_stall_s2/I2</td>
</tr>
<tr>
<td>27.739</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_i_cache/temp_stall_s2/F</td>
</tr>
<tr>
<td>28.213</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/delayed_instr_31_s3/I0</td>
</tr>
<tr>
<td>28.730</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu_1/delayed_instr_31_s3/F</td>
</tr>
<tr>
<td>29.204</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s1/I0</td>
</tr>
<tr>
<td>29.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s1/F</td>
</tr>
<tr>
<td>30.195</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s/I1</td>
</tr>
<tr>
<td>30.750</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s/F</td>
</tr>
<tr>
<td>31.224</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/PC_IF2_31_s4/I1</td>
</tr>
<tr>
<td>31.779</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/PC_IF2_31_s4/F</td>
</tr>
<tr>
<td>32.253</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/IFID_PC_31_s6/I3</td>
</tr>
<tr>
<td>32.624</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>cpu_1/IFID_PC_31_s6/F</td>
</tr>
<tr>
<td>33.098</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n1543_s25/I3</td>
</tr>
<tr>
<td>33.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>cpu_1/n1543_s25/F</td>
</tr>
<tr>
<td>33.943</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n1512_s1/I1</td>
</tr>
<tr>
<td>34.498</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n1512_s1/F</td>
</tr>
<tr>
<td>34.972</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/IFID_PC_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.397</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IFID_PC_1_s1/CLK</td>
</tr>
<tr>
<td>37.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu_1/IFID_PC_1_s1</td>
</tr>
<tr>
<td>37.327</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_1/IFID_PC_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.449, 47.224%; route: 4.740, 50.313%; tC2Q: 0.232, 2.463%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/state_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/IFID_PC_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.191</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.551</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_i_cache/state_1_s2/CLK</td>
</tr>
<tr>
<td>25.783</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>u_i_cache/state_1_s2/Q</td>
</tr>
<tr>
<td>26.257</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i_cache/n452_s6/I1</td>
</tr>
<tr>
<td>26.812</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_i_cache/n452_s6/F</td>
</tr>
<tr>
<td>27.286</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i_cache/temp_stall_s2/I2</td>
</tr>
<tr>
<td>27.739</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_i_cache/temp_stall_s2/F</td>
</tr>
<tr>
<td>28.213</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/delayed_instr_31_s3/I0</td>
</tr>
<tr>
<td>28.730</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu_1/delayed_instr_31_s3/F</td>
</tr>
<tr>
<td>29.204</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s1/I0</td>
</tr>
<tr>
<td>29.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s1/F</td>
</tr>
<tr>
<td>30.195</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s/I1</td>
</tr>
<tr>
<td>30.750</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s/F</td>
</tr>
<tr>
<td>31.224</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/PC_IF2_31_s4/I1</td>
</tr>
<tr>
<td>31.779</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/PC_IF2_31_s4/F</td>
</tr>
<tr>
<td>32.253</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/IFID_PC_31_s6/I3</td>
</tr>
<tr>
<td>32.624</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>cpu_1/IFID_PC_31_s6/F</td>
</tr>
<tr>
<td>33.098</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n1543_s25/I3</td>
</tr>
<tr>
<td>33.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>cpu_1/n1543_s25/F</td>
</tr>
<tr>
<td>33.943</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n1511_s1/I1</td>
</tr>
<tr>
<td>34.498</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n1511_s1/F</td>
</tr>
<tr>
<td>34.972</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/IFID_PC_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.397</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IFID_PC_2_s1/CLK</td>
</tr>
<tr>
<td>37.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu_1/IFID_PC_2_s1</td>
</tr>
<tr>
<td>37.327</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_1/IFID_PC_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.449, 47.224%; route: 4.740, 50.313%; tC2Q: 0.232, 2.463%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/state_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/IFID_PC_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.191</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.551</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_i_cache/state_1_s2/CLK</td>
</tr>
<tr>
<td>25.783</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>u_i_cache/state_1_s2/Q</td>
</tr>
<tr>
<td>26.257</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i_cache/n452_s6/I1</td>
</tr>
<tr>
<td>26.812</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_i_cache/n452_s6/F</td>
</tr>
<tr>
<td>27.286</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i_cache/temp_stall_s2/I2</td>
</tr>
<tr>
<td>27.739</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_i_cache/temp_stall_s2/F</td>
</tr>
<tr>
<td>28.213</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/delayed_instr_31_s3/I0</td>
</tr>
<tr>
<td>28.730</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu_1/delayed_instr_31_s3/F</td>
</tr>
<tr>
<td>29.204</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s1/I0</td>
</tr>
<tr>
<td>29.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s1/F</td>
</tr>
<tr>
<td>30.195</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s/I1</td>
</tr>
<tr>
<td>30.750</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s/F</td>
</tr>
<tr>
<td>31.224</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/PC_IF2_31_s4/I1</td>
</tr>
<tr>
<td>31.779</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/PC_IF2_31_s4/F</td>
</tr>
<tr>
<td>32.253</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/IFID_PC_31_s6/I3</td>
</tr>
<tr>
<td>32.624</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>cpu_1/IFID_PC_31_s6/F</td>
</tr>
<tr>
<td>33.098</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n1543_s25/I3</td>
</tr>
<tr>
<td>33.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>cpu_1/n1543_s25/F</td>
</tr>
<tr>
<td>33.943</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n1510_s1/I1</td>
</tr>
<tr>
<td>34.498</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n1510_s1/F</td>
</tr>
<tr>
<td>34.972</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/IFID_PC_3_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.397</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IFID_PC_3_s1/CLK</td>
</tr>
<tr>
<td>37.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu_1/IFID_PC_3_s1</td>
</tr>
<tr>
<td>37.327</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_1/IFID_PC_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.449, 47.224%; route: 4.740, 50.313%; tC2Q: 0.232, 2.463%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_i_cache/state_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/IFID_PC_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>rPLL_sdram/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.191</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>498</td>
<td>rPLL_sdram/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.551</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_i_cache/state_1_s2/CLK</td>
</tr>
<tr>
<td>25.783</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>u_i_cache/state_1_s2/Q</td>
</tr>
<tr>
<td>26.257</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i_cache/n452_s6/I1</td>
</tr>
<tr>
<td>26.812</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_i_cache/n452_s6/F</td>
</tr>
<tr>
<td>27.286</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_i_cache/temp_stall_s2/I2</td>
</tr>
<tr>
<td>27.739</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_i_cache/temp_stall_s2/F</td>
</tr>
<tr>
<td>28.213</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/delayed_instr_31_s3/I0</td>
</tr>
<tr>
<td>28.730</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu_1/delayed_instr_31_s3/F</td>
</tr>
<tr>
<td>29.204</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s1/I0</td>
</tr>
<tr>
<td>29.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s1/F</td>
</tr>
<tr>
<td>30.195</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s/I1</td>
</tr>
<tr>
<td>30.750</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>cpu_1/control_stall_id/bubble_ifid_Z_s/F</td>
</tr>
<tr>
<td>31.224</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/PC_IF2_31_s4/I1</td>
</tr>
<tr>
<td>31.779</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/PC_IF2_31_s4/F</td>
</tr>
<tr>
<td>32.253</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/IFID_PC_31_s6/I3</td>
</tr>
<tr>
<td>32.624</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>cpu_1/IFID_PC_31_s6/F</td>
</tr>
<tr>
<td>33.098</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n1543_s25/I3</td>
</tr>
<tr>
<td>33.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>cpu_1/n1543_s25/F</td>
</tr>
<tr>
<td>33.943</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n1509_s1/I1</td>
</tr>
<tr>
<td>34.498</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n1509_s1/F</td>
</tr>
<tr>
<td>34.972</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/IFID_PC_4_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3568</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.397</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IFID_PC_4_s1/CLK</td>
</tr>
<tr>
<td>37.362</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu_1/IFID_PC_4_s1</td>
</tr>
<tr>
<td>37.327</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_1/IFID_PC_4_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.449, 47.224%; route: 4.740, 50.313%; tC2Q: 0.232, 2.463%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
