read_verilog ../top.v
proc
 sat -set-init-zero middle
