static int\r\nnv04_dmaobj_bind(struct nvkm_dmaobj *base, struct nvkm_gpuobj *parent,\r\nint align, struct nvkm_gpuobj **pgpuobj)\r\n{\r\nstruct nv04_dmaobj *dmaobj = nv04_dmaobj(base);\r\nstruct nvkm_device *device = dmaobj->base.dma->engine.subdev.device;\r\nu64 offset = dmaobj->base.start & 0xfffff000;\r\nu64 adjust = dmaobj->base.start & 0x00000fff;\r\nu32 length = dmaobj->base.limit - dmaobj->base.start;\r\nint ret;\r\nif (dmaobj->clone) {\r\nstruct nv04_mmu *mmu = nv04_mmu(device->mmu);\r\nstruct nvkm_memory *pgt = mmu->vm->pgt[0].mem[0];\r\nif (!dmaobj->base.start)\r\nreturn nvkm_gpuobj_wrap(pgt, pgpuobj);\r\nnvkm_kmap(pgt);\r\noffset = nvkm_ro32(pgt, 8 + (offset >> 10));\r\noffset &= 0xfffff000;\r\nnvkm_done(pgt);\r\n}\r\nret = nvkm_gpuobj_new(device, 16, align, false, parent, pgpuobj);\r\nif (ret == 0) {\r\nnvkm_kmap(*pgpuobj);\r\nnvkm_wo32(*pgpuobj, 0x00, dmaobj->flags0 | (adjust << 20));\r\nnvkm_wo32(*pgpuobj, 0x04, length);\r\nnvkm_wo32(*pgpuobj, 0x08, dmaobj->flags2 | offset);\r\nnvkm_wo32(*pgpuobj, 0x0c, dmaobj->flags2 | offset);\r\nnvkm_done(*pgpuobj);\r\n}\r\nreturn ret;\r\n}\r\nint\r\nnv04_dmaobj_new(struct nvkm_dma *dma, const struct nvkm_oclass *oclass,\r\nvoid *data, u32 size, struct nvkm_dmaobj **pdmaobj)\r\n{\r\nstruct nvkm_device *device = dma->engine.subdev.device;\r\nstruct nv04_dmaobj *dmaobj;\r\nint ret;\r\nif (!(dmaobj = kzalloc(sizeof(*dmaobj), GFP_KERNEL)))\r\nreturn -ENOMEM;\r\n*pdmaobj = &dmaobj->base;\r\nret = nvkm_dmaobj_ctor(&nv04_dmaobj_func, dma, oclass,\r\n&data, &size, &dmaobj->base);\r\nif (ret)\r\nreturn ret;\r\nif (dmaobj->base.target == NV_MEM_TARGET_VM) {\r\nif (device->mmu->func == &nv04_mmu)\r\ndmaobj->clone = true;\r\ndmaobj->base.target = NV_MEM_TARGET_PCI;\r\ndmaobj->base.access = NV_MEM_ACCESS_RW;\r\n}\r\ndmaobj->flags0 = oclass->base.oclass;\r\nswitch (dmaobj->base.target) {\r\ncase NV_MEM_TARGET_VRAM:\r\ndmaobj->flags0 |= 0x00003000;\r\nbreak;\r\ncase NV_MEM_TARGET_PCI:\r\ndmaobj->flags0 |= 0x00023000;\r\nbreak;\r\ncase NV_MEM_TARGET_PCI_NOSNOOP:\r\ndmaobj->flags0 |= 0x00033000;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (dmaobj->base.access) {\r\ncase NV_MEM_ACCESS_RO:\r\ndmaobj->flags0 |= 0x00004000;\r\nbreak;\r\ncase NV_MEM_ACCESS_WO:\r\ndmaobj->flags0 |= 0x00008000;\r\ncase NV_MEM_ACCESS_RW:\r\ndmaobj->flags2 |= 0x00000002;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}
