{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@355:365@HdlIdDef", "  wire    [  7:0]                               up_es_voffset_max_s;\n  wire    [  7:0]                               up_es_voffset_step_s;\n  wire    [  1:0]                               up_es_voffset_range_s;\n  wire    [ 31:0]                               up_es_start_addr_s;\n  wire                                          up_es_dmaerr_s;\n  wire                                          up_es_status_s;\n  wire                                          up_wreq_s;\n  wire    [ 13:0]                               up_waddr_s;\n  wire    [ 31:0]                               up_wdata_s;\n  wire                                          up_wack_s;\n  wire                                          up_rreq_s;\n"], "Clone Blocks": [["hdl/library/axi_jesd_gt/axi_jesd_gt.v@353:363", "  wire    [ 11:0]                               up_es_hoffset_step_s;\n  wire    [  7:0]                               up_es_voffset_min_s;\n  wire    [  7:0]                               up_es_voffset_max_s;\n  wire    [  7:0]                               up_es_voffset_step_s;\n  wire    [  1:0]                               up_es_voffset_range_s;\n  wire    [ 31:0]                               up_es_start_addr_s;\n  wire                                          up_es_dmaerr_s;\n  wire                                          up_es_status_s;\n  wire                                          up_wreq_s;\n  wire    [ 13:0]                               up_waddr_s;\n  wire    [ 31:0]                               up_wdata_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@178:188", "  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@356:366", "  wire    [  7:0]                               up_es_voffset_step_s;\n  wire    [  1:0]                               up_es_voffset_range_s;\n  wire    [ 31:0]                               up_es_start_addr_s;\n  wire                                          up_es_dmaerr_s;\n  wire                                          up_es_status_s;\n  wire                                          up_wreq_s;\n  wire    [ 13:0]                               up_waddr_s;\n  wire    [ 31:0]                               up_wdata_s;\n  wire                                          up_wack_s;\n  wire                                          up_rreq_s;\n  wire    [ 13:0]                               up_raddr_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@180:190", "  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@357:367", "  wire    [  1:0]                               up_es_voffset_range_s;\n  wire    [ 31:0]                               up_es_start_addr_s;\n  wire                                          up_es_dmaerr_s;\n  wire                                          up_es_status_s;\n  wire                                          up_wreq_s;\n  wire    [ 13:0]                               up_waddr_s;\n  wire    [ 31:0]                               up_wdata_s;\n  wire                                          up_wack_s;\n  wire                                          up_rreq_s;\n  wire    [ 13:0]                               up_raddr_s;\n  wire    [ 31:0]                               up_rdata_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@358:368", "  wire    [ 31:0]                               up_es_start_addr_s;\n  wire                                          up_es_dmaerr_s;\n  wire                                          up_es_status_s;\n  wire                                          up_wreq_s;\n  wire    [ 13:0]                               up_waddr_s;\n  wire    [ 31:0]                               up_wdata_s;\n  wire                                          up_wack_s;\n  wire                                          up_rreq_s;\n  wire    [ 13:0]                               up_raddr_s;\n  wire    [ 31:0]                               up_rdata_s;\n  wire                                          up_rack_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@179:189", "  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@351:361", "  wire    [ 11:0]                               up_es_hoffset_min_s;\n  wire    [ 11:0]                               up_es_hoffset_max_s;\n  wire    [ 11:0]                               up_es_hoffset_step_s;\n  wire    [  7:0]                               up_es_voffset_min_s;\n  wire    [  7:0]                               up_es_voffset_max_s;\n  wire    [  7:0]                               up_es_voffset_step_s;\n  wire    [  1:0]                               up_es_voffset_range_s;\n  wire    [ 31:0]                               up_es_start_addr_s;\n  wire                                          up_es_dmaerr_s;\n  wire                                          up_es_status_s;\n  wire                                          up_wreq_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@352:362", "  wire    [ 11:0]                               up_es_hoffset_max_s;\n  wire    [ 11:0]                               up_es_hoffset_step_s;\n  wire    [  7:0]                               up_es_voffset_min_s;\n  wire    [  7:0]                               up_es_voffset_max_s;\n  wire    [  7:0]                               up_es_voffset_step_s;\n  wire    [  1:0]                               up_es_voffset_range_s;\n  wire    [ 31:0]                               up_es_start_addr_s;\n  wire                                          up_es_dmaerr_s;\n  wire                                          up_es_status_s;\n  wire                                          up_wreq_s;\n  wire    [ 13:0]                               up_waddr_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@117:127", "  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@354:364", "  wire    [  7:0]                               up_es_voffset_min_s;\n  wire    [  7:0]                               up_es_voffset_max_s;\n  wire    [  7:0]                               up_es_voffset_step_s;\n  wire    [  1:0]                               up_es_voffset_range_s;\n  wire    [ 31:0]                               up_es_start_addr_s;\n  wire                                          up_es_dmaerr_s;\n  wire                                          up_es_status_s;\n  wire                                          up_wreq_s;\n  wire    [ 13:0]                               up_waddr_s;\n  wire    [ 31:0]                               up_wdata_s;\n  wire                                          up_wack_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@118:128", "  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@116:126", "  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [15:0]  up_drp_wdata_s;\n  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n"]], "Diff Content": {"Delete": [[360, "  wire                                          up_es_status_s;\n"]], "Add": []}}