

================================================================
== Vivado HLS Report for 'Conv_0_glue'
================================================================
* Date:           Sat Feb 15 07:56:33 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.867 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2305|     2306| 11.525 us | 11.530 us |  2305|  2306|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+---------+---------+-----------+-----------+------+------+---------------------------------------------+
        |                |       |  Latency (cycles) |   Latency (absolute)  |   Interval  |                   Pipeline                  |
        |    Instance    | Module|   min   |   max   |    min    |    max    |  min |  max |                     Type                    |
        +----------------+-------+---------+---------+-----------+-----------+------+------+---------------------------------------------+
        |grp_glue_fu_30  |glue   |     2304|     2305| 11.520 us | 11.525 us |  2304|  2304| loop rewind(delay=0 initiation interval(s)) |
        +----------------+-------+---------+---------+-----------+-----------+------+------+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      84|    231|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    105|    -|
|Register         |        -|      -|       5|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      89|    338|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------+-------+---------+-------+----+-----+-----+
    |    Instance    | Module| BRAM_18K| DSP48E| FF | LUT | URAM|
    +----------------+-------+---------+-------+----+-----+-----+
    |grp_glue_fu_30  |glue   |        0|      0|  84|  231|    0|
    +----------------+-------+---------+-------+----+-----+-----+
    |Total           |       |        0|      0|  84|  231|    0|
    +----------------+-------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  15|          3|    1|          3|
    |ap_done          |   9|          2|    1|          2|
    |in_0_V_V_read    |   9|          2|    1|          2|
    |in_1_V_V_read    |   9|          2|    1|          2|
    |in_2_V_V_read    |   9|          2|    1|          2|
    |in_3_V_V_read    |   9|          2|    1|          2|
    |out_0_V_V_write  |   9|          2|    1|          2|
    |out_1_V_V_write  |   9|          2|    1|          2|
    |out_2_V_V_write  |   9|          2|    1|          2|
    |out_3_V_V_write  |   9|          2|    1|          2|
    |real_start       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 105|         23|   11|         23|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |grp_glue_fu_30_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg               |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |  5|   0|    5|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|start_full_n      |  in |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|ap_done           | out |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|start_out         | out |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|start_write       | out |    1| ap_ctrl_hs |  Conv_0_glue | return value |
|in_0_V_V_dout     |  in |   30|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_empty_n  |  in |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_read     | out |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_1_V_V_dout     |  in |   30|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_empty_n  |  in |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_read     | out |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_2_V_V_dout     |  in |   30|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_empty_n  |  in |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_read     | out |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_3_V_V_dout     |  in |   30|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_empty_n  |  in |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_read     | out |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|out_0_V_V_din     | out |   16|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_full_n  |  in |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_write   | out |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_1_V_V_din     | out |   16|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_full_n  |  in |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_write   | out |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_2_V_V_din     | out |   16|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_full_n  |  in |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_write   | out |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_3_V_V_din     | out |   16|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_full_n  |  in |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_write   | out |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @glue(i30* %in_0_V_V, i30* %in_1_V_V, i30* %in_2_V_V, i30* %in_3_V_V, i16* %out_0_V_V, i16* %out_1_V_V, i16* %out_2_V_V, i16* %out_3_V_V)" [partition_0/src/Conv_0.cpp:114]   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %in_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %in_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %in_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @glue(i30* %in_0_V_V, i30* %in_1_V_V, i30* %in_2_V_V, i30* %in_3_V_V, i16* %out_0_V_V, i16* %out_1_V_V, i16* %out_2_V_V, i16* %out_3_V_V)" [partition_0/src/Conv_0.cpp:114]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "ret void" [partition_0/src/Conv_0.cpp:126]   --->   Operation 13 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln114        (call         ) [ 000]
ret_ln126         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_3_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_0_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_1_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_2_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_3_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glue"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="grp_glue_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="30" slack="0"/>
<pin id="33" dir="0" index="2" bw="30" slack="0"/>
<pin id="34" dir="0" index="3" bw="30" slack="0"/>
<pin id="35" dir="0" index="4" bw="30" slack="0"/>
<pin id="36" dir="0" index="5" bw="16" slack="0"/>
<pin id="37" dir="0" index="6" bw="16" slack="0"/>
<pin id="38" dir="0" index="7" bw="16" slack="0"/>
<pin id="39" dir="0" index="8" bw="16" slack="0"/>
<pin id="40" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="16" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="42"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="30" pin=3"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="30" pin=4"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="30" pin=5"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="30" pin=6"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="30" pin=7"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="30" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_0_V_V | {1 2 }
	Port: out_1_V_V | {1 2 }
	Port: out_2_V_V | {1 2 }
	Port: out_3_V_V | {1 2 }
 - Input state : 
	Port: Conv_0_glue : in_0_V_V | {1 2 }
	Port: Conv_0_glue : in_1_V_V | {1 2 }
	Port: Conv_0_glue : in_2_V_V | {1 2 }
	Port: Conv_0_glue : in_3_V_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|---------|
| Operation| Functional Unit|  Delay  |    FF   |   LUT   |
|----------|----------------|---------|---------|---------|
|   call   | grp_glue_fu_30 |  1.769  |    82   |   102   |
|----------|----------------|---------|---------|---------|
|   Total  |                |  1.769  |    82   |   102   |
|----------|----------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   82   |   102  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   82   |   102  |
+-----------+--------+--------+--------+
