<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rtl80x9reg.h source code [netbsd/sys/dev/ic/rtl80x9reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/rtl80x9reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='rtl80x9reg.h.html'>rtl80x9reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: rtl80x9reg.h,v 1.7 2008/04/28 20:23:51 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,</i></td></tr>
<tr><th id="9">9</th><td><i> * NASA Ames Research Center.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="12">12</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="13">13</th><td><i> * are met:</i></td></tr>
<tr><th id="14">14</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="16">16</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="17">17</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="18">18</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="21">21</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="22">22</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="23">23</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="24">24</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/*</i></td></tr>
<tr><th id="34">34</th><td><i> * Registers on Realtek 8019 and 8029 NE2000-compatible network interfaces.</i></td></tr>
<tr><th id="35">35</th><td><i> *</i></td></tr>
<tr><th id="36">36</th><td><i> * Data sheets for these chips can be found at:</i></td></tr>
<tr><th id="37">37</th><td><i> *</i></td></tr>
<tr><th id="38">38</th><td><i> *	<a href="http://www.realtek.com.tw">http://www.realtek.com.tw</a></i></td></tr>
<tr><th id="39">39</th><td><i> */</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#<span data-ppcond="41">ifndef</span> <span class="macro" data-ref="_M/_DEV_IC_RTL80x9_REG_H_">_DEV_IC_RTL80x9_REG_H_</span></u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/_DEV_IC_RTL80x9_REG_H_" data-ref="_M/_DEV_IC_RTL80x9_REG_H_">_DEV_IC_RTL80x9_REG_H_</dfn></u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/*</i></td></tr>
<tr><th id="45">45</th><td><i> * Page 0 register offsets.</i></td></tr>
<tr><th id="46">46</th><td><i> */</i></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/NERTL_RTL0_8019ID0" data-ref="_M/NERTL_RTL0_8019ID0">NERTL_RTL0_8019ID0</dfn>	0x0a	/* 8019 ID Register 0 */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/RTL0_8019ID0" data-ref="_M/RTL0_8019ID0">RTL0_8019ID0</dfn>		'P'</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/NERTL_RTL0_8019ID1" data-ref="_M/NERTL_RTL0_8019ID1">NERTL_RTL0_8019ID1</dfn>	0x0b	/* 8019 ID Register 1 */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/RTL0_8019ID1" data-ref="_M/RTL0_8019ID1">RTL0_8019ID1</dfn>		'p'</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>/*</i></td></tr>
<tr><th id="54">54</th><td><i> * Page 3 register offsets.</i></td></tr>
<tr><th id="55">55</th><td><i> */</i></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/NERTL_RTL3_EECR" data-ref="_M/NERTL_RTL3_EECR">NERTL_RTL3_EECR</dfn>		0x01	/* EEPROM Command Register */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/RTL3_EECR_EEM1" data-ref="_M/RTL3_EECR_EEM1">RTL3_EECR_EEM1</dfn>		0x80	/* EEPROM Operating Mode */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/RTL3_EECR_EEM0" data-ref="_M/RTL3_EECR_EEM0">RTL3_EECR_EEM0</dfn>		0x40</u></td></tr>
<tr><th id="59">59</th><td>					<i>/* 0 0 Normal operation */</i></td></tr>
<tr><th id="60">60</th><td>					<i>/* 0 1 Auto-load */</i></td></tr>
<tr><th id="61">61</th><td>					<i>/* 1 0 9346 programming */</i></td></tr>
<tr><th id="62">62</th><td>					<i>/* 1 1 Config register write enab */</i></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/RTL3_EECR_EECS" data-ref="_M/RTL3_EECR_EECS">RTL3_EECR_EECS</dfn>		0x08	/* EEPROM Chip Select */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/RTL3_EECR_EESK" data-ref="_M/RTL3_EECR_EESK">RTL3_EECR_EESK</dfn>		0x04	/* EEPROM Clock */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/RTL3_EECR_EEDI" data-ref="_M/RTL3_EECR_EEDI">RTL3_EECR_EEDI</dfn>		0x02	/* EEPROM Data In */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/RTL3_EECR_EEDO" data-ref="_M/RTL3_EECR_EEDO">RTL3_EECR_EEDO</dfn>		0x01	/* EEPROM Data Out */</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/NERTL_RTL3_BPAGE" data-ref="_M/NERTL_RTL3_BPAGE">NERTL_RTL3_BPAGE</dfn>	0x02	/* BROM Page Register (8019) */</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/NERTL_RTL3_CONFIG0" data-ref="_M/NERTL_RTL3_CONFIG0">NERTL_RTL3_CONFIG0</dfn>	0x03	/* Configuration 0 (ro) */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG0_JP" data-ref="_M/RTL3_CONFIG0_JP">RTL3_CONFIG0_JP</dfn>		0x08	/* jumper mode (8019) */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG0_BNC" data-ref="_M/RTL3_CONFIG0_BNC">RTL3_CONFIG0_BNC</dfn>	0x04	/* BNC is active */</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/NERTL_RTL3_CONFIG1" data-ref="_M/NERTL_RTL3_CONFIG1">NERTL_RTL3_CONFIG1</dfn>	0x04	/* Configuration 1 (8019) */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG1_IRQEN" data-ref="_M/RTL3_CONFIG1_IRQEN">RTL3_CONFIG1_IRQEN</dfn>	0x80	/* IRQ Enable */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG1_IRQS2" data-ref="_M/RTL3_CONFIG1_IRQS2">RTL3_CONFIG1_IRQS2</dfn>	0x40	/* IRQ Select */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG1_IRQS1" data-ref="_M/RTL3_CONFIG1_IRQS1">RTL3_CONFIG1_IRQS1</dfn>	0x20</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG1_IRQS0" data-ref="_M/RTL3_CONFIG1_IRQS0">RTL3_CONFIG1_IRQS0</dfn>	0x10</u></td></tr>
<tr><th id="79">79</th><td>					<i>/* 0 0 0 int 0 irq 2/9 */</i></td></tr>
<tr><th id="80">80</th><td>					<i>/* 0 0 1 int 1 irq 3 */</i></td></tr>
<tr><th id="81">81</th><td>					<i>/* 0 1 0 int 2 irq 4 */</i></td></tr>
<tr><th id="82">82</th><td>					<i>/* 0 1 1 int 3 irq 5 */</i></td></tr>
<tr><th id="83">83</th><td>					<i>/* 1 0 0 int 4 irq 10 */</i></td></tr>
<tr><th id="84">84</th><td>					<i>/* 1 0 1 int 5 irq 11 */</i></td></tr>
<tr><th id="85">85</th><td>					<i>/* 1 1 0 int 6 irq 12 */</i></td></tr>
<tr><th id="86">86</th><td>					<i>/* 1 1 1 int 7 irq 15 */</i></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/RTL_CONFIG1_IOS3" data-ref="_M/RTL_CONFIG1_IOS3">RTL_CONFIG1_IOS3</dfn>	0x08	/* I/O base Select */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/RTL_CONFIG1_IOS2" data-ref="_M/RTL_CONFIG1_IOS2">RTL_CONFIG1_IOS2</dfn>	0x04</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/RTL_CONFIG1_IOS1" data-ref="_M/RTL_CONFIG1_IOS1">RTL_CONFIG1_IOS1</dfn>	0x02</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/RTL_CONFIG1_IOS0" data-ref="_M/RTL_CONFIG1_IOS0">RTL_CONFIG1_IOS0</dfn>	0x01</u></td></tr>
<tr><th id="91">91</th><td>					<i>/* 0 0 0 0 0x300 */</i></td></tr>
<tr><th id="92">92</th><td>					<i>/* 0 0 0 1 0x320 */</i></td></tr>
<tr><th id="93">93</th><td>					<i>/* 0 0 1 0 0x340 */</i></td></tr>
<tr><th id="94">94</th><td>					<i>/* 0 0 1 1 0x360 */</i></td></tr>
<tr><th id="95">95</th><td>					<i>/* 0 1 0 0 0x380 */</i></td></tr>
<tr><th id="96">96</th><td>					<i>/* 0 1 0 1 0x3a0 */</i></td></tr>
<tr><th id="97">97</th><td>					<i>/* 0 1 1 0 0x3c0 */</i></td></tr>
<tr><th id="98">98</th><td>					<i>/* 0 1 1 1 0x3e0 */</i></td></tr>
<tr><th id="99">99</th><td>					<i>/* 1 0 0 0 0x200 */</i></td></tr>
<tr><th id="100">100</th><td>					<i>/* 1 0 0 1 0x220 */</i></td></tr>
<tr><th id="101">101</th><td>					<i>/* 1 0 1 0 0x240 */</i></td></tr>
<tr><th id="102">102</th><td>					<i>/* 1 0 1 1 0x260 */</i></td></tr>
<tr><th id="103">103</th><td>					<i>/* 1 1 0 0 0x280 */</i></td></tr>
<tr><th id="104">104</th><td>					<i>/* 1 1 0 1 0x2a0 */</i></td></tr>
<tr><th id="105">105</th><td>					<i>/* 1 1 1 0 0x2c0 */</i></td></tr>
<tr><th id="106">106</th><td>					<i>/* 1 1 1 1 0x2e0 */</i></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/NERTL_RTL3_CONFIG2" data-ref="_M/NERTL_RTL3_CONFIG2">NERTL_RTL3_CONFIG2</dfn>	0x05	/* Configuration 2 */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG2_PL1" data-ref="_M/RTL3_CONFIG2_PL1">RTL3_CONFIG2_PL1</dfn>	0x80	/* Network media type */</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG2_PL0" data-ref="_M/RTL3_CONFIG2_PL0">RTL3_CONFIG2_PL0</dfn>	0x40</u></td></tr>
<tr><th id="111">111</th><td>					<i>/* 0 0 TP/CX auto-detect */</i></td></tr>
<tr><th id="112">112</th><td>					<i>/* 0 1 10baseT */</i></td></tr>
<tr><th id="113">113</th><td>					<i>/* 1 0 10base5 */</i></td></tr>
<tr><th id="114">114</th><td>					<i>/* 1 1 10base2 */</i></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG2_8029FCE" data-ref="_M/RTL3_CONFIG2_8029FCE">RTL3_CONFIG2_8029FCE</dfn>	0x20	/* Flow Control Enable */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG2_8029PF" data-ref="_M/RTL3_CONFIG2_8029PF">RTL3_CONFIG2_8029PF</dfn>	0x10	/* Pause Flag */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG2_8029BS1" data-ref="_M/RTL3_CONFIG2_8029BS1">RTL3_CONFIG2_8029BS1</dfn>	0x02	/* Boot Rom Size */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG2_8029BS0" data-ref="_M/RTL3_CONFIG2_8029BS0">RTL3_CONFIG2_8029BS0</dfn>	0x01</u></td></tr>
<tr><th id="119">119</th><td>					<i>/* 0 0 No Boot Rom */</i></td></tr>
<tr><th id="120">120</th><td>					<i>/* 0 1 8k */</i></td></tr>
<tr><th id="121">121</th><td>					<i>/* 1 0 16k */</i></td></tr>
<tr><th id="122">122</th><td>					<i>/* 1 1 32k */</i></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG2_8019BSELB" data-ref="_M/RTL3_CONFIG2_8019BSELB">RTL3_CONFIG2_8019BSELB</dfn>	0x20	/* BROM disable */</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG2_8019BS4" data-ref="_M/RTL3_CONFIG2_8019BS4">RTL3_CONFIG2_8019BS4</dfn>	0x10	/* BROM size/base */</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG2_8019BS3" data-ref="_M/RTL3_CONFIG2_8019BS3">RTL3_CONFIG2_8019BS3</dfn>	0x08</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG2_8019BS2" data-ref="_M/RTL3_CONFIG2_8019BS2">RTL3_CONFIG2_8019BS2</dfn>	0x04</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG2_8019BS1" data-ref="_M/RTL3_CONFIG2_8019BS1">RTL3_CONFIG2_8019BS1</dfn>	0x02</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG2_8019BS0" data-ref="_M/RTL3_CONFIG2_8019BS0">RTL3_CONFIG2_8019BS0</dfn>	0x01</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/NERTL_RTL3_CONFIG3" data-ref="_M/NERTL_RTL3_CONFIG3">NERTL_RTL3_CONFIG3</dfn>	0x06	/* Configuration 3 */</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG3_8019PNP" data-ref="_M/RTL3_CONFIG3_8019PNP">RTL3_CONFIG3_8019PNP</dfn>	0x80	/* PnP Mode */</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG3_FUDUP" data-ref="_M/RTL3_CONFIG3_FUDUP">RTL3_CONFIG3_FUDUP</dfn>	0x40	/* Full Duplex */</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG3_LEDS1" data-ref="_M/RTL3_CONFIG3_LEDS1">RTL3_CONFIG3_LEDS1</dfn>	0x20	/* LED1/2 pin configuration */</u></td></tr>
<tr><th id="134">134</th><td>					<i>/* 0 LED1 == LED_RX, LED2 == LED_TX */</i></td></tr>
<tr><th id="135">135</th><td>					<i>/* 1 LED1 == LED_CRS, LED2 == MCSB */</i></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG3_LEDS0" data-ref="_M/RTL3_CONFIG3_LEDS0">RTL3_CONFIG3_LEDS0</dfn>	0x10	/* LED0 pin configuration */</u></td></tr>
<tr><th id="137">137</th><td>					<i>/* 0 LED0 pin == LED_COL */</i></td></tr>
<tr><th id="138">138</th><td>					<i>/* 1 LED0 pin == LED_LINK */</i></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG3_SLEEP" data-ref="_M/RTL3_CONFIG3_SLEEP">RTL3_CONFIG3_SLEEP</dfn>	0x04	/* Sleep mode */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG3_PWRDN" data-ref="_M/RTL3_CONFIG3_PWRDN">RTL3_CONFIG3_PWRDN</dfn>	0x02	/* Power Down */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/RTL3_CONFIG3_8019ACTIVEB" data-ref="_M/RTL3_CONFIG3_8019ACTIVEB">RTL3_CONFIG3_8019ACTIVEB</dfn> 0x01	/* inverse of bit 0 in PnP Act Reg */</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/NERTL_RTL3_CSNSAV" data-ref="_M/NERTL_RTL3_CSNSAV">NERTL_RTL3_CSNSAV</dfn>	0x08	/* CSN Save Register (8019) */</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/NERTL_RTL3_HLTCLK" data-ref="_M/NERTL_RTL3_HLTCLK">NERTL_RTL3_HLTCLK</dfn>	0x09	/* Halt Clock */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/RTL3_HLTCLK_RUNNING" data-ref="_M/RTL3_HLTCLK_RUNNING">RTL3_HLTCLK_RUNNING</dfn>	'R'	/* clock runs in power down */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/RTL3_HLTCLK_HALTED" data-ref="_M/RTL3_HLTCLK_HALTED">RTL3_HLTCLK_HALTED</dfn>	'H'	/* clock halted in power down */</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/NERTL_RTL3_INTR" data-ref="_M/NERTL_RTL3_INTR">NERTL_RTL3_INTR</dfn>		0x0b	/* ISA bus states of INT7-0 (8019) */</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/NERTL_RTL3_8029ID0" data-ref="_M/NERTL_RTL3_8029ID0">NERTL_RTL3_8029ID0</dfn>	0x0e	/* ID register 0 */</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/NERTL_RTL3_8029ID1" data-ref="_M/NERTL_RTL3_8029ID1">NERTL_RTL3_8029ID1</dfn>	0x0f	/* ID register 1 */</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#<span data-ppcond="41">endif</span> /* _DEV_IC_RTL80x9_REG_H_ */</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ne2000.c.html'>netbsd/sys/dev/ic/ne2000.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
