// Seed: 1567911434
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
  wire id_10, id_11, id_12;
endmodule
module module_1;
  supply1 id_1;
  supply0 id_2;
  tri0 id_3;
  wire id_4 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3
  );
  wire id_5;
  id_6 :
  assert property (@(negedge 1'b0 or posedge 1) id_3)
  else;
endmodule
