#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e98ec0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e67320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e6ea90 .functor NOT 1, L_0x1ec4c40, C4<0>, C4<0>, C4<0>;
L_0x1ec4a20 .functor XOR 2, L_0x1ec48c0, L_0x1ec4980, C4<00>, C4<00>;
L_0x1ec4b30 .functor XOR 2, L_0x1ec4a20, L_0x1ec4a90, C4<00>, C4<00>;
v0x1ec1320_0 .net *"_ivl_10", 1 0, L_0x1ec4a90;  1 drivers
v0x1ec1420_0 .net *"_ivl_12", 1 0, L_0x1ec4b30;  1 drivers
v0x1ec1500_0 .net *"_ivl_2", 1 0, L_0x1ec4800;  1 drivers
v0x1ec15c0_0 .net *"_ivl_4", 1 0, L_0x1ec48c0;  1 drivers
v0x1ec16a0_0 .net *"_ivl_6", 1 0, L_0x1ec4980;  1 drivers
v0x1ec17d0_0 .net *"_ivl_8", 1 0, L_0x1ec4a20;  1 drivers
v0x1ec18b0_0 .net "a", 0 0, v0x1ebf260_0;  1 drivers
v0x1ec1950_0 .net "b", 0 0, v0x1ebf300_0;  1 drivers
v0x1ec19f0_0 .net "c", 0 0, v0x1ebf3a0_0;  1 drivers
v0x1ec1a90_0 .var "clk", 0 0;
v0x1ec1b30_0 .net "d", 0 0, v0x1ebf4e0_0;  1 drivers
v0x1ec1bd0_0 .net "out_pos_dut", 0 0, L_0x1ec4670;  1 drivers
v0x1ec1c70_0 .net "out_pos_ref", 0 0, L_0x1ec32b0;  1 drivers
v0x1ec1d10_0 .net "out_sop_dut", 0 0, L_0x1ec3b20;  1 drivers
v0x1ec1db0_0 .net "out_sop_ref", 0 0, L_0x1e9a3d0;  1 drivers
v0x1ec1e50_0 .var/2u "stats1", 223 0;
v0x1ec1ef0_0 .var/2u "strobe", 0 0;
v0x1ec20a0_0 .net "tb_match", 0 0, L_0x1ec4c40;  1 drivers
v0x1ec2170_0 .net "tb_mismatch", 0 0, L_0x1e6ea90;  1 drivers
v0x1ec2210_0 .net "wavedrom_enable", 0 0, v0x1ebf7b0_0;  1 drivers
v0x1ec22e0_0 .net "wavedrom_title", 511 0, v0x1ebf850_0;  1 drivers
L_0x1ec4800 .concat [ 1 1 0 0], L_0x1ec32b0, L_0x1e9a3d0;
L_0x1ec48c0 .concat [ 1 1 0 0], L_0x1ec32b0, L_0x1e9a3d0;
L_0x1ec4980 .concat [ 1 1 0 0], L_0x1ec4670, L_0x1ec3b20;
L_0x1ec4a90 .concat [ 1 1 0 0], L_0x1ec32b0, L_0x1e9a3d0;
L_0x1ec4c40 .cmp/eeq 2, L_0x1ec4800, L_0x1ec4b30;
S_0x1e6b7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e67320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e6ee70 .functor AND 1, v0x1ebf3a0_0, v0x1ebf4e0_0, C4<1>, C4<1>;
L_0x1e6f250 .functor NOT 1, v0x1ebf260_0, C4<0>, C4<0>, C4<0>;
L_0x1e6f630 .functor NOT 1, v0x1ebf300_0, C4<0>, C4<0>, C4<0>;
L_0x1e6f8b0 .functor AND 1, L_0x1e6f250, L_0x1e6f630, C4<1>, C4<1>;
L_0x1e869b0 .functor AND 1, L_0x1e6f8b0, v0x1ebf3a0_0, C4<1>, C4<1>;
L_0x1e9a3d0 .functor OR 1, L_0x1e6ee70, L_0x1e869b0, C4<0>, C4<0>;
L_0x1ec2730 .functor NOT 1, v0x1ebf300_0, C4<0>, C4<0>, C4<0>;
L_0x1ec27a0 .functor OR 1, L_0x1ec2730, v0x1ebf4e0_0, C4<0>, C4<0>;
L_0x1ec28b0 .functor AND 1, v0x1ebf3a0_0, L_0x1ec27a0, C4<1>, C4<1>;
L_0x1ec2970 .functor NOT 1, v0x1ebf260_0, C4<0>, C4<0>, C4<0>;
L_0x1ec2a40 .functor OR 1, L_0x1ec2970, v0x1ebf300_0, C4<0>, C4<0>;
L_0x1ec2ab0 .functor AND 1, L_0x1ec28b0, L_0x1ec2a40, C4<1>, C4<1>;
L_0x1ec2c30 .functor NOT 1, v0x1ebf300_0, C4<0>, C4<0>, C4<0>;
L_0x1ec2ca0 .functor OR 1, L_0x1ec2c30, v0x1ebf4e0_0, C4<0>, C4<0>;
L_0x1ec2bc0 .functor AND 1, v0x1ebf3a0_0, L_0x1ec2ca0, C4<1>, C4<1>;
L_0x1ec2e30 .functor NOT 1, v0x1ebf260_0, C4<0>, C4<0>, C4<0>;
L_0x1ec2f30 .functor OR 1, L_0x1ec2e30, v0x1ebf4e0_0, C4<0>, C4<0>;
L_0x1ec2ff0 .functor AND 1, L_0x1ec2bc0, L_0x1ec2f30, C4<1>, C4<1>;
L_0x1ec31a0 .functor XNOR 1, L_0x1ec2ab0, L_0x1ec2ff0, C4<0>, C4<0>;
v0x1e6e3c0_0 .net *"_ivl_0", 0 0, L_0x1e6ee70;  1 drivers
v0x1e6e7c0_0 .net *"_ivl_12", 0 0, L_0x1ec2730;  1 drivers
v0x1e6eba0_0 .net *"_ivl_14", 0 0, L_0x1ec27a0;  1 drivers
v0x1e6ef80_0 .net *"_ivl_16", 0 0, L_0x1ec28b0;  1 drivers
v0x1e6f360_0 .net *"_ivl_18", 0 0, L_0x1ec2970;  1 drivers
v0x1e6f740_0 .net *"_ivl_2", 0 0, L_0x1e6f250;  1 drivers
v0x1e6f9c0_0 .net *"_ivl_20", 0 0, L_0x1ec2a40;  1 drivers
v0x1ebd7d0_0 .net *"_ivl_24", 0 0, L_0x1ec2c30;  1 drivers
v0x1ebd8b0_0 .net *"_ivl_26", 0 0, L_0x1ec2ca0;  1 drivers
v0x1ebd990_0 .net *"_ivl_28", 0 0, L_0x1ec2bc0;  1 drivers
v0x1ebda70_0 .net *"_ivl_30", 0 0, L_0x1ec2e30;  1 drivers
v0x1ebdb50_0 .net *"_ivl_32", 0 0, L_0x1ec2f30;  1 drivers
v0x1ebdc30_0 .net *"_ivl_36", 0 0, L_0x1ec31a0;  1 drivers
L_0x7f90badae018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ebdcf0_0 .net *"_ivl_38", 0 0, L_0x7f90badae018;  1 drivers
v0x1ebddd0_0 .net *"_ivl_4", 0 0, L_0x1e6f630;  1 drivers
v0x1ebdeb0_0 .net *"_ivl_6", 0 0, L_0x1e6f8b0;  1 drivers
v0x1ebdf90_0 .net *"_ivl_8", 0 0, L_0x1e869b0;  1 drivers
v0x1ebe070_0 .net "a", 0 0, v0x1ebf260_0;  alias, 1 drivers
v0x1ebe130_0 .net "b", 0 0, v0x1ebf300_0;  alias, 1 drivers
v0x1ebe1f0_0 .net "c", 0 0, v0x1ebf3a0_0;  alias, 1 drivers
v0x1ebe2b0_0 .net "d", 0 0, v0x1ebf4e0_0;  alias, 1 drivers
v0x1ebe370_0 .net "out_pos", 0 0, L_0x1ec32b0;  alias, 1 drivers
v0x1ebe430_0 .net "out_sop", 0 0, L_0x1e9a3d0;  alias, 1 drivers
v0x1ebe4f0_0 .net "pos0", 0 0, L_0x1ec2ab0;  1 drivers
v0x1ebe5b0_0 .net "pos1", 0 0, L_0x1ec2ff0;  1 drivers
L_0x1ec32b0 .functor MUXZ 1, L_0x7f90badae018, L_0x1ec2ab0, L_0x1ec31a0, C4<>;
S_0x1ebe730 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e67320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1ebf260_0 .var "a", 0 0;
v0x1ebf300_0 .var "b", 0 0;
v0x1ebf3a0_0 .var "c", 0 0;
v0x1ebf440_0 .net "clk", 0 0, v0x1ec1a90_0;  1 drivers
v0x1ebf4e0_0 .var "d", 0 0;
v0x1ebf5d0_0 .var/2u "fail", 0 0;
v0x1ebf670_0 .var/2u "fail1", 0 0;
v0x1ebf710_0 .net "tb_match", 0 0, L_0x1ec4c40;  alias, 1 drivers
v0x1ebf7b0_0 .var "wavedrom_enable", 0 0;
v0x1ebf850_0 .var "wavedrom_title", 511 0;
E_0x1e7a350/0 .event negedge, v0x1ebf440_0;
E_0x1e7a350/1 .event posedge, v0x1ebf440_0;
E_0x1e7a350 .event/or E_0x1e7a350/0, E_0x1e7a350/1;
S_0x1ebea60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1ebe730;
 .timescale -12 -12;
v0x1ebeca0_0 .var/2s "i", 31 0;
E_0x1e7a1f0 .event posedge, v0x1ebf440_0;
S_0x1ebeda0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1ebe730;
 .timescale -12 -12;
v0x1ebefa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ebf080 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1ebe730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ebfa30 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e67320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ec3460 .functor AND 1, v0x1ebf3a0_0, v0x1ebf4e0_0, C4<1>, C4<1>;
L_0x1ec3710 .functor NOT 1, v0x1ebf260_0, C4<0>, C4<0>, C4<0>;
L_0x1ec37a0 .functor NOT 1, v0x1ebf300_0, C4<0>, C4<0>, C4<0>;
L_0x1ec3920 .functor AND 1, L_0x1ec3710, L_0x1ec37a0, C4<1>, C4<1>;
L_0x1ec3a60 .functor AND 1, L_0x1ec3920, v0x1ebf3a0_0, C4<1>, C4<1>;
L_0x1ec3b20 .functor OR 1, L_0x1ec3460, L_0x1ec3a60, C4<0>, C4<0>;
L_0x1ec3cc0 .functor NOT 1, v0x1ebf300_0, C4<0>, C4<0>, C4<0>;
L_0x1ec3d30 .functor OR 1, L_0x1ec3cc0, v0x1ebf4e0_0, C4<0>, C4<0>;
L_0x1ec3e40 .functor AND 1, v0x1ebf3a0_0, L_0x1ec3d30, C4<1>, C4<1>;
L_0x1ec3f00 .functor NOT 1, v0x1ebf260_0, C4<0>, C4<0>, C4<0>;
L_0x1ec40e0 .functor OR 1, L_0x1ec3f00, v0x1ebf300_0, C4<0>, C4<0>;
L_0x1ec4150 .functor AND 1, L_0x1ec3e40, L_0x1ec40e0, C4<1>, C4<1>;
L_0x1ec42d0 .functor NOT 1, v0x1ebf260_0, C4<0>, C4<0>, C4<0>;
L_0x1ec4340 .functor OR 1, L_0x1ec42d0, v0x1ebf4e0_0, C4<0>, C4<0>;
L_0x1ec4260 .functor AND 1, v0x1ebf3a0_0, L_0x1ec4340, C4<1>, C4<1>;
L_0x1ec44d0 .functor XNOR 1, L_0x1ec4150, L_0x1ec4260, C4<0>, C4<0>;
v0x1ebfbf0_0 .net *"_ivl_12", 0 0, L_0x1ec3cc0;  1 drivers
v0x1ebfcd0_0 .net *"_ivl_14", 0 0, L_0x1ec3d30;  1 drivers
v0x1ebfdb0_0 .net *"_ivl_16", 0 0, L_0x1ec3e40;  1 drivers
v0x1ebfea0_0 .net *"_ivl_18", 0 0, L_0x1ec3f00;  1 drivers
v0x1ebff80_0 .net *"_ivl_2", 0 0, L_0x1ec3710;  1 drivers
v0x1ec00b0_0 .net *"_ivl_20", 0 0, L_0x1ec40e0;  1 drivers
v0x1ec0190_0 .net *"_ivl_24", 0 0, L_0x1ec42d0;  1 drivers
v0x1ec0270_0 .net *"_ivl_26", 0 0, L_0x1ec4340;  1 drivers
v0x1ec0350_0 .net *"_ivl_30", 0 0, L_0x1ec44d0;  1 drivers
L_0x7f90badae060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ec04a0_0 .net *"_ivl_32", 0 0, L_0x7f90badae060;  1 drivers
v0x1ec0580_0 .net *"_ivl_4", 0 0, L_0x1ec37a0;  1 drivers
v0x1ec0660_0 .net *"_ivl_6", 0 0, L_0x1ec3920;  1 drivers
v0x1ec0740_0 .net "a", 0 0, v0x1ebf260_0;  alias, 1 drivers
v0x1ec07e0_0 .net "b", 0 0, v0x1ebf300_0;  alias, 1 drivers
v0x1ec08d0_0 .net "c", 0 0, v0x1ebf3a0_0;  alias, 1 drivers
v0x1ec09c0_0 .net "d", 0 0, v0x1ebf4e0_0;  alias, 1 drivers
v0x1ec0ab0_0 .net "out_pos", 0 0, L_0x1ec4670;  alias, 1 drivers
v0x1ec0c80_0 .net "out_sop", 0 0, L_0x1ec3b20;  alias, 1 drivers
v0x1ec0d40_0 .net "p0", 0 0, L_0x1ec4150;  1 drivers
v0x1ec0e00_0 .net "p1", 0 0, L_0x1ec4260;  1 drivers
v0x1ec0ec0_0 .net "s0", 0 0, L_0x1ec3460;  1 drivers
v0x1ec0f80_0 .net "s1", 0 0, L_0x1ec3a60;  1 drivers
L_0x1ec4670 .functor MUXZ 1, L_0x7f90badae060, L_0x1ec4150, L_0x1ec44d0, C4<>;
S_0x1ec1100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e67320;
 .timescale -12 -12;
E_0x1e639f0 .event anyedge, v0x1ec1ef0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ec1ef0_0;
    %nor/r;
    %assign/vec4 v0x1ec1ef0_0, 0;
    %wait E_0x1e639f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ebe730;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ebf5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ebf670_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ebe730;
T_4 ;
    %wait E_0x1e7a350;
    %load/vec4 v0x1ebf710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ebf5d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ebe730;
T_5 ;
    %wait E_0x1e7a1f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebf4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf300_0, 0;
    %assign/vec4 v0x1ebf260_0, 0;
    %wait E_0x1e7a1f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebf4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf300_0, 0;
    %assign/vec4 v0x1ebf260_0, 0;
    %wait E_0x1e7a1f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebf4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf300_0, 0;
    %assign/vec4 v0x1ebf260_0, 0;
    %wait E_0x1e7a1f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebf4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf300_0, 0;
    %assign/vec4 v0x1ebf260_0, 0;
    %wait E_0x1e7a1f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebf4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf300_0, 0;
    %assign/vec4 v0x1ebf260_0, 0;
    %wait E_0x1e7a1f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebf4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf300_0, 0;
    %assign/vec4 v0x1ebf260_0, 0;
    %wait E_0x1e7a1f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebf4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf300_0, 0;
    %assign/vec4 v0x1ebf260_0, 0;
    %wait E_0x1e7a1f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebf4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf300_0, 0;
    %assign/vec4 v0x1ebf260_0, 0;
    %wait E_0x1e7a1f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebf4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf300_0, 0;
    %assign/vec4 v0x1ebf260_0, 0;
    %wait E_0x1e7a1f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebf4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf300_0, 0;
    %assign/vec4 v0x1ebf260_0, 0;
    %wait E_0x1e7a1f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebf4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf300_0, 0;
    %assign/vec4 v0x1ebf260_0, 0;
    %wait E_0x1e7a1f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebf4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf300_0, 0;
    %assign/vec4 v0x1ebf260_0, 0;
    %wait E_0x1e7a1f0;
    %load/vec4 v0x1ebf5d0_0;
    %store/vec4 v0x1ebf670_0, 0, 1;
    %fork t_1, S_0x1ebea60;
    %jmp t_0;
    .scope S_0x1ebea60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ebeca0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1ebeca0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e7a1f0;
    %load/vec4 v0x1ebeca0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebf4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf300_0, 0;
    %assign/vec4 v0x1ebf260_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ebeca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ebeca0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1ebe730;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e7a350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebf4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebf300_0, 0;
    %assign/vec4 v0x1ebf260_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1ebf5d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1ebf670_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e67320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec1a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec1ef0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e67320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ec1a90_0;
    %inv;
    %store/vec4 v0x1ec1a90_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e67320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ebf440_0, v0x1ec2170_0, v0x1ec18b0_0, v0x1ec1950_0, v0x1ec19f0_0, v0x1ec1b30_0, v0x1ec1db0_0, v0x1ec1d10_0, v0x1ec1c70_0, v0x1ec1bd0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e67320;
T_9 ;
    %load/vec4 v0x1ec1e50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ec1e50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ec1e50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ec1e50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ec1e50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ec1e50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ec1e50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ec1e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ec1e50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ec1e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e67320;
T_10 ;
    %wait E_0x1e7a350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ec1e50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec1e50_0, 4, 32;
    %load/vec4 v0x1ec20a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ec1e50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec1e50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ec1e50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec1e50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ec1db0_0;
    %load/vec4 v0x1ec1db0_0;
    %load/vec4 v0x1ec1d10_0;
    %xor;
    %load/vec4 v0x1ec1db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ec1e50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec1e50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ec1e50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec1e50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ec1c70_0;
    %load/vec4 v0x1ec1c70_0;
    %load/vec4 v0x1ec1bd0_0;
    %xor;
    %load/vec4 v0x1ec1c70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ec1e50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec1e50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ec1e50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec1e50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/machine/ece241_2013_q2/iter0/response7/top_module.sv";
