/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  reg [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [27:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_6z ? celloutsig_1_6z : celloutsig_1_3z;
  assign celloutsig_1_13z = !(celloutsig_1_9z ? celloutsig_1_6z : celloutsig_1_6z);
  assign celloutsig_0_16z = !(celloutsig_0_3z[1] ? celloutsig_0_6z : celloutsig_0_7z[5]);
  assign celloutsig_1_0z = !(in_data[105] ? in_data[153] : in_data[152]);
  assign celloutsig_1_14z = ~((celloutsig_1_2z[6] | celloutsig_1_4z[3]) & (celloutsig_1_9z | celloutsig_1_9z));
  assign celloutsig_0_6z = ~((celloutsig_0_4z | celloutsig_0_3z[1]) & (celloutsig_0_2z[0] | celloutsig_0_0z[9]));
  assign celloutsig_1_18z = ~(celloutsig_1_2z[4] ^ celloutsig_1_15z[9]);
  assign celloutsig_0_15z = ~(celloutsig_0_2z[0] ^ celloutsig_0_4z);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[1] ^ celloutsig_1_3z);
  reg [5:0] _11_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 6'h00;
    else _11_ <= in_data[186:181];
  assign { _01_[5:3], _00_, _01_[1:0] } = _11_;
  assign celloutsig_1_19z = { in_data[124:121], _01_[5:3], _00_, _01_[1:0] } <= { celloutsig_1_15z[6:0], celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_13z };
  assign celloutsig_0_0z = in_data[29:13] % { 1'h1, in_data[32:17] };
  assign celloutsig_0_1z = celloutsig_0_0z[2:0] % { 1'h1, in_data[34:33] };
  assign celloutsig_1_15z = { celloutsig_1_2z[8:2], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_6z } | { in_data[155:150], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_13z, _01_[5:3], _00_, _01_[1:0], celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_0_2z = celloutsig_0_0z[6:3] | { celloutsig_0_1z[1], celloutsig_0_1z };
  assign celloutsig_0_4z = | in_data[31:21];
  assign celloutsig_1_6z = | { _00_, celloutsig_1_4z, celloutsig_1_3z, _01_[5:3], _01_[1:0], celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_0z[14:6], celloutsig_0_6z } >> { celloutsig_0_0z[15:9], celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[168:164], _01_[5:3], _00_, _01_[1:0] } >> { in_data[146:142], _01_[5:3], _00_, _01_[1:0] };
  assign celloutsig_1_4z = { in_data[101:97], celloutsig_1_3z, celloutsig_1_3z } >> celloutsig_1_2z[10:4];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_3z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_3z = in_data[3:0];
  assign celloutsig_1_3z = ~((_01_[4] & _01_[3]) | (celloutsig_1_2z[1] & celloutsig_1_0z));
  assign celloutsig_1_11z = ~((celloutsig_1_6z & celloutsig_1_0z) | (celloutsig_1_3z & celloutsig_1_4z[3]));
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
