// Seed: 2099650658
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4#(.id_5(id_6 == id_7)),
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_13,
    id_14,
    id_15
);
  inout id_13;
  output id_12;
  output id_11;
  output id_10;
  output id_9;
  input id_8;
  input id_7;
  output id_6;
  output id_5;
  inout id_4;
  output id_3;
  output id_2;
  input id_1;
  logic id_16;
  assign id_11 = 1'b0;
  defparam id_17.id_18 = ((1)) == id_13, id_19.id_20 = id_20;
endmodule
module module_1 (
    output id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7
);
  logic id_14 = 1;
endmodule
