FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VCC\G";
2"VCC\G";
3"SYNC_DELAY_OUT\I";
4"ASYNC_DELAY_OUT\I";
5"UN$1$MC10H124$I28$OUT";
6"UN$1$MC10H124$I27$OUT";
7"UN$1$MC10H124$I26$OUT";
8"VTT\G";
9"UN$1$10H125$I31$B";
10"UN$1$10H125$I31$A";
11"UN$1$10H125$I31$V";
12"UN$1$10H125$I32$B";
13"UN$1$10H125$I32$A";
14"GND\g";
15"GND\g";
16"ASYNC_PULSE_OUT\I";
17"SYNC_PULSE_OUT\I";
18"VCC\G";
19"ASYNC_DELAY_IN\I";
20"SYNC_DELAY_IN\I";
%"CSMD0805"
"1","(-825,3825)","0","capacitors","I1";
;
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
POSTOL"10%"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
TOL"5%"
$LOCATION"C43"
CDS_LOCATION"C43"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"11;
"A<0>"
$PN"1"14;
%"MC10H124"
"1","(-400,2375)","0","ecl","I26";
;
PACK_TYPE"PLCC"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,100,25,-100"
$LOCATION"U25"
CDS_LOCATION"U25"
$SEC"3"
CDS_SEC"3";
"IN"
$PN"13"17;
"OUT"
$PN"19"7;
"COMMON"
$PN"8"18;
"OUT* \B"
$PN"15"0;
%"MC10H124"
"1","(-375,2000)","0","ecl","I27";
;
PACK_TYPE"PLCC"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,100,25,-100"
$LOCATION"U25"
CDS_LOCATION"U25"
$SEC"4"
CDS_SEC"4";
"IN"
$PN"14"16;
"OUT"
$PN"18"6;
"COMMON"
$PN"8"1;
"OUT* \B"
$PN"17"0;
%"MC10H124"
"1","(-525,1550)","0","ecl","I28";
;
PACK_TYPE"PLCC"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,100,25,-100"
$LOCATION"U25"
CDS_LOCATION"U25"
$SEC"2"
CDS_SEC"2";
"IN"
$PN"9"3;
"OUT"
$PN"2"5;
"COMMON"
$PN"8"2;
"OUT* \B"
$PN"4"0;
%"10H125"
"1","(-350,3550)","0","ecl","I31";
SECTION"1";
CDS_SEC"2"
$SEC"2"
CDS_LOCATION"U191"
$LOCATION"U191"
CDS_LIB"ecl"
PACK_TYPE"PLCC";
"A <SIZE-1..0>"
$PN"14"10;
"B <SIZE-1..0>* \B"
$PN"13"9;
"V"
$PN"2"11;
"Y <SIZE-1..0>"
$PN"15"19;
%"10H125"
"1","(-350,3825)","0","ecl","I32";
SECTION"1";
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"U191"
$LOCATION"U191"
CDS_LIB"ecl"
PACK_TYPE"PLCC";
"A <SIZE-1..0>"
$PN"19"13;
"B <SIZE-1..0>* \B"
$PN"18"12;
"V"
$PN"2"11;
"Y <SIZE-1..0>"
$PN"17"20;
%"RSMD0805"
"1","(-750,3550)","0","resistors","I33";
;
PACKTYPE"0805"
TOL"1%"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"9;
"B<0>"11;
%"RSMD0805"
"1","(-725,3700)","0","resistors","I34";
;
$LOCATION"?"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
VALUE"50"
TOL"1%"
PACKTYPE"0805";
"A<0>"12;
"B<0>"11;
%"RSMD0805"
"1","(-975,3375)","1","resistors","I35";
;
VALUE"50"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"8;
"B<0>"13;
%"RSMD0805"
"1","(-925,3375)","1","resistors","I36";
;
VALUE"50"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"8;
"B<0>"10;
%"CONN12"
"1","(-1600,2875)","2","misc","I37";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,150,125,-150";
"12"15;
"11"7;
"10"15;
"9"6;
"8"15;
"7"5;
"6"15;
"5"4;
"4"13;
"3"9;
"2"10;
"1"12;
%"GND"
"1","(-1875,2625)","0","misc","I38";
;
CDS_LIB"misc"
HDL_POWER"GND"
BODY_TYPE"PLUMBING";
"G\NAC"15;
%"GND"
"1","(-1050,3825)","5","misc","I4";
;
CDS_LIB"misc"
BODY_TYPE"PLUMBING"
HDL_POWER"GND";
"G\NAC"14;
END.
