{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500949444982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500949444982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 10:24:04 2017 " "Processing started: Tue Jul 25 10:24:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500949444982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500949444982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off vga_top -c vga_top --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off vga_top -c vga_top --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500949444982 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949445512 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "vga_drive:vga_drive " "Using previously generated Fitter netlist for partition \"vga_drive:vga_drive\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 88 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949445682 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949446032 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949446092 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 21 533 0 0 512 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 21 of its 533 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 512 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1500949446562 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "4 " "Resolved and merged 4 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1500949446562 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1500949446812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949446812 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "12 " "Found 12 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1500949447272 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "64 " "Design contains 64 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[0\] " "No output dependent on input pin \"vga_data\[0\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|vga_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[1\] " "No output dependent on input pin \"vga_data\[1\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|vga_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[2\] " "No output dependent on input pin \"vga_data\[2\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|vga_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[3\] " "No output dependent on input pin \"vga_data\[3\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|vga_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[4\] " "No output dependent on input pin \"vga_data\[4\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|vga_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[5\] " "No output dependent on input pin \"vga_data\[5\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|vga_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[6\] " "No output dependent on input pin \"vga_data\[6\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|vga_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vga_data\[7\] " "No output dependent on input pin \"vga_data\[7\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|vga_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_state1\[0\] " "No output dependent on input pin \"key_state1\[0\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|key_state1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_state1\[1\] " "No output dependent on input pin \"key_state1\[1\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|key_state1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_state2\[0\] " "No output dependent on input pin \"key_state2\[0\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|key_state2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_state2\[1\] " "No output dependent on input pin \"key_state2\[1\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|key_state2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[0\] " "No output dependent on input pin \"freq\[0\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[1\] " "No output dependent on input pin \"freq\[1\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[2\] " "No output dependent on input pin \"freq\[2\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[3\] " "No output dependent on input pin \"freq\[3\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[4\] " "No output dependent on input pin \"freq\[4\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[5\] " "No output dependent on input pin \"freq\[5\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[6\] " "No output dependent on input pin \"freq\[6\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[7\] " "No output dependent on input pin \"freq\[7\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[8\] " "No output dependent on input pin \"freq\[8\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[9\] " "No output dependent on input pin \"freq\[9\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[10\] " "No output dependent on input pin \"freq\[10\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[11\] " "No output dependent on input pin \"freq\[11\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[12\] " "No output dependent on input pin \"freq\[12\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[13\] " "No output dependent on input pin \"freq\[13\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[14\] " "No output dependent on input pin \"freq\[14\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[15\] " "No output dependent on input pin \"freq\[15\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[16\] " "No output dependent on input pin \"freq\[16\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[17\] " "No output dependent on input pin \"freq\[17\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[18\] " "No output dependent on input pin \"freq\[18\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[19\] " "No output dependent on input pin \"freq\[19\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[20\] " "No output dependent on input pin \"freq\[20\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[21\] " "No output dependent on input pin \"freq\[21\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[22\] " "No output dependent on input pin \"freq\[22\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[23\] " "No output dependent on input pin \"freq\[23\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[24\] " "No output dependent on input pin \"freq\[24\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[25\] " "No output dependent on input pin \"freq\[25\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[26\] " "No output dependent on input pin \"freq\[26\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[27\] " "No output dependent on input pin \"freq\[27\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[28\] " "No output dependent on input pin \"freq\[28\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[29\] " "No output dependent on input pin \"freq\[29\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[30\] " "No output dependent on input pin \"freq\[30\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[31\] " "No output dependent on input pin \"freq\[31\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|freq[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[0\] " "No output dependent on input pin \"ad_level\[0\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|ad_level[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[1\] " "No output dependent on input pin \"ad_level\[1\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|ad_level[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[2\] " "No output dependent on input pin \"ad_level\[2\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|ad_level[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[3\] " "No output dependent on input pin \"ad_level\[3\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|ad_level[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[4\] " "No output dependent on input pin \"ad_level\[4\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|ad_level[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[5\] " "No output dependent on input pin \"ad_level\[5\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|ad_level[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[6\] " "No output dependent on input pin \"ad_level\[6\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|ad_level[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[7\] " "No output dependent on input pin \"ad_level\[7\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|ad_level[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[8\] " "No output dependent on input pin \"ad_level\[8\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|ad_level[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ad_level\[9\] " "No output dependent on input pin \"ad_level\[9\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|ad_level[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[0\] " "No output dependent on input pin \"fuzhi\[0\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|fuzhi[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[1\] " "No output dependent on input pin \"fuzhi\[1\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|fuzhi[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[2\] " "No output dependent on input pin \"fuzhi\[2\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|fuzhi[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[3\] " "No output dependent on input pin \"fuzhi\[3\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|fuzhi[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[4\] " "No output dependent on input pin \"fuzhi\[4\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|fuzhi[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[5\] " "No output dependent on input pin \"fuzhi\[5\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|fuzhi[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[6\] " "No output dependent on input pin \"fuzhi\[6\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|fuzhi[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[7\] " "No output dependent on input pin \"fuzhi\[7\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|fuzhi[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[8\] " "No output dependent on input pin \"fuzhi\[8\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|fuzhi[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fuzhi\[9\] " "No output dependent on input pin \"fuzhi\[9\]\"" {  } { { "../RTL/vga_top.v" "" { Text "E:/DE1-SOC/claaa17-VGA3/RTL/vga_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500949448462 "|vga_top|fuzhi[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1500949448462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5746 " "Implemented 5746 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1500949448482 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1500949448482 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4528 " "Implemented 4528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1500949448482 ""} { "Info" "ICUT_CUT_TM_RAMS" "1098 " "Implemented 1098 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1500949448482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1500949448482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500949448882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 10:24:08 2017 " "Processing ended: Tue Jul 25 10:24:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500949448882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500949448882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500949448882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500949448882 ""}
