From 1b6c4c090873f87c1d18e84f96f0ae3a6cbb9f9d Mon Sep 17 00:00:00 2001
From: Stefan Assmann <sassmann@redhat.com>
Date: Tue, 2 Sep 2014 11:39:43 -0400
Subject: [ethernet] i40e: Correct mask assignment value

Message-id: <1409658042-22689-223-git-send-email-sassmann@redhat.com>
Patchwork-id: 90422
O-Subject: [RHEL7.1 PATCH 222/281] i40e: Correct mask assignment value
Bugzilla: 1091126
RH-Acked-by: Tony Camuso <tcamuso@redhat.com>

From: Kevin Scott <kevin.c.scott@intel.com>

Make mask value of all 1s.  Value of -1 can't be used for u32 type.

Change-ID: I49d58b77639939fe7447a229dbf1f4a1bf7419ce
Signed-off-by: Kevin Scott <kevin.c.scott@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
Signed-off-by: Stefan Assmann <sassmann@redhat.com>
(cherry picked from commit 0b9754e9324b268d5ca14a0900ede7f350be489a)
---

Signed-off-by: Jarod Wilson <jarod@redhat.com>

diff --git a/drivers/net/ethernet/intel/i40e/i40e_lan_hmc.c b/drivers/net/ethernet/intel/i40e/i40e_lan_hmc.c
index 5a603a5..0d74b46 100644
--- a/drivers/net/ethernet/intel/i40e/i40e_lan_hmc.c
+++ b/drivers/net/ethernet/intel/i40e/i40e_lan_hmc.c
@@ -858,7 +858,7 @@ static void i40e_write_dword(u8 *hmc_bits,
  if (ce_info->width < 32)
   mask = ((u32)1 << ce_info->width) - 1;
  else
-  mask = -1;
+  mask = 0xFFFFFFFF;
 
  /* don't swizzle the bits until after the mask because the mask bits
   * will be in a different bit position on big endian machines
@@ -910,7 +910,7 @@ static void i40e_write_qword(u8 *hmc_bits,
  if (ce_info->width < 64)
   mask = ((u64)1 << ce_info->width) - 1;
  else
-  mask = -1;
+  mask = 0xFFFFFFFFFFFFFFFF;
 
  /* don't swizzle the bits until after the mask because the mask bits
   * will be in a different bit position on big endian machines
-- 
1.7.1