# RISCV Z0 CPU #

RISCV Z0 CPU supports currently only riscv32-imc instruction set architecture and is implemented with 2-stage pipeline and Neumann bus architecture.

## Dhrystone Benchmark ##
| Cycles | Dhrystone/s/MHz | DMIPS/s/MHz |
| ------ | --------------- | ----------- |
|    422 |            2366 |        1.35 |

## Coremark Benchmark ##
| Cycles | Iteration/s/MHz |
| ------ | --------------- |
| 331857 |            3.01 |

Documentation will be expanded in the future.
