#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CV_IN */
#define CV_IN__0__INTTYPE CYREG_PICU2_INTTYPE4
#define CV_IN__0__MASK 0x10u
#define CV_IN__0__PC CYREG_PRT2_PC4
#define CV_IN__0__PORT 2u
#define CV_IN__0__SHIFT 4
#define CV_IN__AG CYREG_PRT2_AG
#define CV_IN__AMUX CYREG_PRT2_AMUX
#define CV_IN__BIE CYREG_PRT2_BIE
#define CV_IN__BIT_MASK CYREG_PRT2_BIT_MASK
#define CV_IN__BYP CYREG_PRT2_BYP
#define CV_IN__CTL CYREG_PRT2_CTL
#define CV_IN__DM0 CYREG_PRT2_DM0
#define CV_IN__DM1 CYREG_PRT2_DM1
#define CV_IN__DM2 CYREG_PRT2_DM2
#define CV_IN__DR CYREG_PRT2_DR
#define CV_IN__INP_DIS CYREG_PRT2_INP_DIS
#define CV_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CV_IN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CV_IN__LCD_EN CYREG_PRT2_LCD_EN
#define CV_IN__MASK 0x10u
#define CV_IN__PORT 2u
#define CV_IN__PRT CYREG_PRT2_PRT
#define CV_IN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CV_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CV_IN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CV_IN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CV_IN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CV_IN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CV_IN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CV_IN__PS CYREG_PRT2_PS
#define CV_IN__SHIFT 4
#define CV_IN__SLW CYREG_PRT2_SLW

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Pin_1__0__MASK 0x10u
#define Pin_1__0__PC CYREG_IO_PC_PRT15_PC4
#define Pin_1__0__PORT 15u
#define Pin_1__0__SHIFT 4
#define Pin_1__AG CYREG_PRT15_AG
#define Pin_1__AMUX CYREG_PRT15_AMUX
#define Pin_1__BIE CYREG_PRT15_BIE
#define Pin_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_1__BYP CYREG_PRT15_BYP
#define Pin_1__CTL CYREG_PRT15_CTL
#define Pin_1__DM0 CYREG_PRT15_DM0
#define Pin_1__DM1 CYREG_PRT15_DM1
#define Pin_1__DM2 CYREG_PRT15_DM2
#define Pin_1__DR CYREG_PRT15_DR
#define Pin_1__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_1__MASK 0x10u
#define Pin_1__PORT 15u
#define Pin_1__PRT CYREG_PRT15_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_1__PS CYREG_PRT15_PS
#define Pin_1__SHIFT 4
#define Pin_1__SLW CYREG_PRT15_SLW

/* Comp_1_ctComp */
#define Comp_1_ctComp__CLK CYREG_CMP0_CLK
#define Comp_1_ctComp__CMP_MASK 0x01u
#define Comp_1_ctComp__CMP_NUMBER 0u
#define Comp_1_ctComp__CR CYREG_CMP0_CR
#define Comp_1_ctComp__LUT__CR CYREG_LUT0_CR
#define Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_1_ctComp__LUT__MSK_MASK 0x01u
#define Comp_1_ctComp__LUT__MSK_SHIFT 0
#define Comp_1_ctComp__LUT__MX CYREG_LUT0_MX
#define Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_1_ctComp__LUT__SR_MASK 0x01u
#define Comp_1_ctComp__LUT__SR_SHIFT 0
#define Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_1_ctComp__PM_ACT_MSK 0x01u
#define Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_1_ctComp__PM_STBY_MSK 0x01u
#define Comp_1_ctComp__SW0 CYREG_CMP0_SW0
#define Comp_1_ctComp__SW2 CYREG_CMP0_SW2
#define Comp_1_ctComp__SW3 CYREG_CMP0_SW3
#define Comp_1_ctComp__SW4 CYREG_CMP0_SW4
#define Comp_1_ctComp__SW6 CYREG_CMP0_SW6
#define Comp_1_ctComp__TR0 CYREG_CMP0_TR0
#define Comp_1_ctComp__TR1 CYREG_CMP0_TR1
#define Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Comp_1_ctComp__WRK_MASK 0x01u
#define Comp_1_ctComp__WRK_SHIFT 0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* FM_Input */
#define FM_Input__0__INTTYPE CYREG_PICU2_INTTYPE6
#define FM_Input__0__MASK 0x40u
#define FM_Input__0__PC CYREG_PRT2_PC6
#define FM_Input__0__PORT 2u
#define FM_Input__0__SHIFT 6
#define FM_Input__AG CYREG_PRT2_AG
#define FM_Input__AMUX CYREG_PRT2_AMUX
#define FM_Input__BIE CYREG_PRT2_BIE
#define FM_Input__BIT_MASK CYREG_PRT2_BIT_MASK
#define FM_Input__BYP CYREG_PRT2_BYP
#define FM_Input__CTL CYREG_PRT2_CTL
#define FM_Input__DM0 CYREG_PRT2_DM0
#define FM_Input__DM1 CYREG_PRT2_DM1
#define FM_Input__DM2 CYREG_PRT2_DM2
#define FM_Input__DR CYREG_PRT2_DR
#define FM_Input__INP_DIS CYREG_PRT2_INP_DIS
#define FM_Input__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define FM_Input__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define FM_Input__LCD_EN CYREG_PRT2_LCD_EN
#define FM_Input__MASK 0x40u
#define FM_Input__PORT 2u
#define FM_Input__PRT CYREG_PRT2_PRT
#define FM_Input__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define FM_Input__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define FM_Input__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define FM_Input__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define FM_Input__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define FM_Input__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define FM_Input__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define FM_Input__PS CYREG_PRT2_PS
#define FM_Input__SHIFT 6
#define FM_Input__SLW CYREG_PRT2_SLW

/* MIDI_IN1 */
#define MIDI_IN1__0__INTTYPE CYREG_PICU15_INTTYPE0
#define MIDI_IN1__0__MASK 0x01u
#define MIDI_IN1__0__PC CYREG_IO_PC_PRT15_PC0
#define MIDI_IN1__0__PORT 15u
#define MIDI_IN1__0__SHIFT 0
#define MIDI_IN1__AG CYREG_PRT15_AG
#define MIDI_IN1__AMUX CYREG_PRT15_AMUX
#define MIDI_IN1__BIE CYREG_PRT15_BIE
#define MIDI_IN1__BIT_MASK CYREG_PRT15_BIT_MASK
#define MIDI_IN1__BYP CYREG_PRT15_BYP
#define MIDI_IN1__CTL CYREG_PRT15_CTL
#define MIDI_IN1__DM0 CYREG_PRT15_DM0
#define MIDI_IN1__DM1 CYREG_PRT15_DM1
#define MIDI_IN1__DM2 CYREG_PRT15_DM2
#define MIDI_IN1__DR CYREG_PRT15_DR
#define MIDI_IN1__INP_DIS CYREG_PRT15_INP_DIS
#define MIDI_IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MIDI_IN1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MIDI_IN1__LCD_EN CYREG_PRT15_LCD_EN
#define MIDI_IN1__MASK 0x01u
#define MIDI_IN1__PORT 15u
#define MIDI_IN1__PRT CYREG_PRT15_PRT
#define MIDI_IN1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MIDI_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MIDI_IN1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MIDI_IN1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MIDI_IN1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MIDI_IN1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MIDI_IN1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MIDI_IN1__PS CYREG_PRT15_PS
#define MIDI_IN1__SHIFT 0
#define MIDI_IN1__SLW CYREG_PRT15_SLW

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_1_Bypass */
#define ADC_SAR_1_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_SAR_1_Bypass__0__MASK 0x10u
#define ADC_SAR_1_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_SAR_1_Bypass__0__PORT 0u
#define ADC_SAR_1_Bypass__0__SHIFT 4
#define ADC_SAR_1_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_1_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_1_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_1_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_1_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_1_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_1_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_1_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_1_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_1_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_1_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_1_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_1_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_1_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_1_Bypass__MASK 0x10u
#define ADC_SAR_1_Bypass__PORT 0u
#define ADC_SAR_1_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_1_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_1_Bypass__SHIFT 4
#define ADC_SAR_1_Bypass__SLW CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x02u
#define ADC_SAR_1_IRQ__INTC_NUMBER 1u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__INDEX 0x01u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x02u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x02u

/* MIDI_OUT1 */
#define MIDI_OUT1__0__INTTYPE CYREG_PICU3_INTTYPE3
#define MIDI_OUT1__0__MASK 0x08u
#define MIDI_OUT1__0__PC CYREG_PRT3_PC3
#define MIDI_OUT1__0__PORT 3u
#define MIDI_OUT1__0__SHIFT 3
#define MIDI_OUT1__AG CYREG_PRT3_AG
#define MIDI_OUT1__AMUX CYREG_PRT3_AMUX
#define MIDI_OUT1__BIE CYREG_PRT3_BIE
#define MIDI_OUT1__BIT_MASK CYREG_PRT3_BIT_MASK
#define MIDI_OUT1__BYP CYREG_PRT3_BYP
#define MIDI_OUT1__CTL CYREG_PRT3_CTL
#define MIDI_OUT1__DM0 CYREG_PRT3_DM0
#define MIDI_OUT1__DM1 CYREG_PRT3_DM1
#define MIDI_OUT1__DM2 CYREG_PRT3_DM2
#define MIDI_OUT1__DR CYREG_PRT3_DR
#define MIDI_OUT1__INP_DIS CYREG_PRT3_INP_DIS
#define MIDI_OUT1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MIDI_OUT1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MIDI_OUT1__LCD_EN CYREG_PRT3_LCD_EN
#define MIDI_OUT1__MASK 0x08u
#define MIDI_OUT1__PORT 3u
#define MIDI_OUT1__PRT CYREG_PRT3_PRT
#define MIDI_OUT1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MIDI_OUT1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MIDI_OUT1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MIDI_OUT1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MIDI_OUT1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MIDI_OUT1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MIDI_OUT1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MIDI_OUT1__PS CYREG_PRT3_PS
#define MIDI_OUT1__SHIFT 3
#define MIDI_OUT1__SLW CYREG_PRT3_SLW

/* OSC1_Comp_ctComp */
#define OSC1_Comp_ctComp__CLK CYREG_CMP2_CLK
#define OSC1_Comp_ctComp__CMP_MASK 0x04u
#define OSC1_Comp_ctComp__CMP_NUMBER 2u
#define OSC1_Comp_ctComp__CR CYREG_CMP2_CR
#define OSC1_Comp_ctComp__LUT__CR CYREG_LUT2_CR
#define OSC1_Comp_ctComp__LUT__MSK CYREG_LUT_MSK
#define OSC1_Comp_ctComp__LUT__MSK_MASK 0x04u
#define OSC1_Comp_ctComp__LUT__MSK_SHIFT 2
#define OSC1_Comp_ctComp__LUT__MX CYREG_LUT2_MX
#define OSC1_Comp_ctComp__LUT__SR CYREG_LUT_SR
#define OSC1_Comp_ctComp__LUT__SR_MASK 0x04u
#define OSC1_Comp_ctComp__LUT__SR_SHIFT 2
#define OSC1_Comp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define OSC1_Comp_ctComp__PM_ACT_MSK 0x04u
#define OSC1_Comp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define OSC1_Comp_ctComp__PM_STBY_MSK 0x04u
#define OSC1_Comp_ctComp__SW0 CYREG_CMP2_SW0
#define OSC1_Comp_ctComp__SW2 CYREG_CMP2_SW2
#define OSC1_Comp_ctComp__SW3 CYREG_CMP2_SW3
#define OSC1_Comp_ctComp__SW4 CYREG_CMP2_SW4
#define OSC1_Comp_ctComp__SW6 CYREG_CMP2_SW6
#define OSC1_Comp_ctComp__TR0 CYREG_CMP2_TR0
#define OSC1_Comp_ctComp__TR1 CYREG_CMP2_TR1
#define OSC1_Comp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define OSC1_Comp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define OSC1_Comp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define OSC1_Comp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define OSC1_Comp_ctComp__WRK CYREG_CMP_WRK
#define OSC1_Comp_ctComp__WRK_MASK 0x04u
#define OSC1_Comp_ctComp__WRK_SHIFT 2

/* USBMIDI_1_arb_int */
#define USBMIDI_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBMIDI_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBMIDI_1_arb_int__INTC_MASK 0x400000u
#define USBMIDI_1_arb_int__INTC_NUMBER 22u
#define USBMIDI_1_arb_int__INTC_PRIOR_NUM 7u
#define USBMIDI_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBMIDI_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBMIDI_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBMIDI_1_bus_reset */
#define USBMIDI_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBMIDI_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBMIDI_1_bus_reset__INTC_MASK 0x800000u
#define USBMIDI_1_bus_reset__INTC_NUMBER 23u
#define USBMIDI_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBMIDI_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBMIDI_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBMIDI_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBMIDI_1_Dm */
#define USBMIDI_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBMIDI_1_Dm__0__MASK 0x80u
#define USBMIDI_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBMIDI_1_Dm__0__PORT 15u
#define USBMIDI_1_Dm__0__SHIFT 7
#define USBMIDI_1_Dm__AG CYREG_PRT15_AG
#define USBMIDI_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBMIDI_1_Dm__BIE CYREG_PRT15_BIE
#define USBMIDI_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBMIDI_1_Dm__BYP CYREG_PRT15_BYP
#define USBMIDI_1_Dm__CTL CYREG_PRT15_CTL
#define USBMIDI_1_Dm__DM0 CYREG_PRT15_DM0
#define USBMIDI_1_Dm__DM1 CYREG_PRT15_DM1
#define USBMIDI_1_Dm__DM2 CYREG_PRT15_DM2
#define USBMIDI_1_Dm__DR CYREG_PRT15_DR
#define USBMIDI_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBMIDI_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBMIDI_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBMIDI_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBMIDI_1_Dm__MASK 0x80u
#define USBMIDI_1_Dm__PORT 15u
#define USBMIDI_1_Dm__PRT CYREG_PRT15_PRT
#define USBMIDI_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBMIDI_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBMIDI_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBMIDI_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBMIDI_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBMIDI_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBMIDI_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBMIDI_1_Dm__PS CYREG_PRT15_PS
#define USBMIDI_1_Dm__SHIFT 7
#define USBMIDI_1_Dm__SLW CYREG_PRT15_SLW

/* USBMIDI_1_Dp */
#define USBMIDI_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBMIDI_1_Dp__0__MASK 0x40u
#define USBMIDI_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBMIDI_1_Dp__0__PORT 15u
#define USBMIDI_1_Dp__0__SHIFT 6
#define USBMIDI_1_Dp__AG CYREG_PRT15_AG
#define USBMIDI_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBMIDI_1_Dp__BIE CYREG_PRT15_BIE
#define USBMIDI_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBMIDI_1_Dp__BYP CYREG_PRT15_BYP
#define USBMIDI_1_Dp__CTL CYREG_PRT15_CTL
#define USBMIDI_1_Dp__DM0 CYREG_PRT15_DM0
#define USBMIDI_1_Dp__DM1 CYREG_PRT15_DM1
#define USBMIDI_1_Dp__DM2 CYREG_PRT15_DM2
#define USBMIDI_1_Dp__DR CYREG_PRT15_DR
#define USBMIDI_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBMIDI_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBMIDI_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBMIDI_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBMIDI_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBMIDI_1_Dp__MASK 0x40u
#define USBMIDI_1_Dp__PORT 15u
#define USBMIDI_1_Dp__PRT CYREG_PRT15_PRT
#define USBMIDI_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBMIDI_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBMIDI_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBMIDI_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBMIDI_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBMIDI_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBMIDI_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBMIDI_1_Dp__PS CYREG_PRT15_PS
#define USBMIDI_1_Dp__SHIFT 6
#define USBMIDI_1_Dp__SLW CYREG_PRT15_SLW
#define USBMIDI_1_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBMIDI_1_dp_int */
#define USBMIDI_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBMIDI_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBMIDI_1_dp_int__INTC_MASK 0x1000u
#define USBMIDI_1_dp_int__INTC_NUMBER 12u
#define USBMIDI_1_dp_int__INTC_PRIOR_NUM 7u
#define USBMIDI_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBMIDI_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBMIDI_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBMIDI_1_ep_0 */
#define USBMIDI_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBMIDI_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBMIDI_1_ep_0__INTC_MASK 0x1000000u
#define USBMIDI_1_ep_0__INTC_NUMBER 24u
#define USBMIDI_1_ep_0__INTC_PRIOR_NUM 7u
#define USBMIDI_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBMIDI_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBMIDI_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBMIDI_1_ep_1 */
#define USBMIDI_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBMIDI_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBMIDI_1_ep_1__INTC_MASK 0x10u
#define USBMIDI_1_ep_1__INTC_NUMBER 4u
#define USBMIDI_1_ep_1__INTC_PRIOR_NUM 7u
#define USBMIDI_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBMIDI_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBMIDI_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBMIDI_1_ep_2 */
#define USBMIDI_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBMIDI_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBMIDI_1_ep_2__INTC_MASK 0x20u
#define USBMIDI_1_ep_2__INTC_NUMBER 5u
#define USBMIDI_1_ep_2__INTC_PRIOR_NUM 7u
#define USBMIDI_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBMIDI_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBMIDI_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBMIDI_1_sof_int */
#define USBMIDI_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBMIDI_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBMIDI_1_sof_int__INTC_MASK 0x200000u
#define USBMIDI_1_sof_int__INTC_NUMBER 21u
#define USBMIDI_1_sof_int__INTC_PRIOR_NUM 7u
#define USBMIDI_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBMIDI_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBMIDI_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBMIDI_1_USB */
#define USBMIDI_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBMIDI_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBMIDI_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBMIDI_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBMIDI_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBMIDI_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBMIDI_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBMIDI_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBMIDI_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBMIDI_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBMIDI_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBMIDI_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBMIDI_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBMIDI_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBMIDI_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBMIDI_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBMIDI_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBMIDI_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBMIDI_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBMIDI_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBMIDI_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBMIDI_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBMIDI_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBMIDI_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBMIDI_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBMIDI_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBMIDI_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBMIDI_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBMIDI_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBMIDI_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBMIDI_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBMIDI_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBMIDI_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBMIDI_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBMIDI_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBMIDI_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBMIDI_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBMIDI_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBMIDI_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBMIDI_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBMIDI_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBMIDI_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBMIDI_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBMIDI_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBMIDI_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBMIDI_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBMIDI_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBMIDI_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBMIDI_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBMIDI_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBMIDI_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBMIDI_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBMIDI_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBMIDI_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBMIDI_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBMIDI_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBMIDI_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBMIDI_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBMIDI_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBMIDI_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBMIDI_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBMIDI_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBMIDI_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBMIDI_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBMIDI_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBMIDI_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBMIDI_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBMIDI_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBMIDI_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBMIDI_1_USB__CR0 CYREG_USB_CR0
#define USBMIDI_1_USB__CR1 CYREG_USB_CR1
#define USBMIDI_1_USB__CWA CYREG_USB_CWA
#define USBMIDI_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBMIDI_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBMIDI_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBMIDI_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBMIDI_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBMIDI_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBMIDI_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBMIDI_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBMIDI_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBMIDI_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBMIDI_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBMIDI_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBMIDI_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBMIDI_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBMIDI_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBMIDI_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBMIDI_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBMIDI_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBMIDI_1_USB__PM_ACT_MSK 0x01u
#define USBMIDI_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBMIDI_1_USB__PM_STBY_MSK 0x01u
#define USBMIDI_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBMIDI_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBMIDI_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBMIDI_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBMIDI_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBMIDI_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBMIDI_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBMIDI_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBMIDI_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBMIDI_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBMIDI_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBMIDI_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBMIDI_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBMIDI_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBMIDI_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBMIDI_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBMIDI_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBMIDI_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBMIDI_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBMIDI_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBMIDI_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBMIDI_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBMIDI_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBMIDI_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBMIDI_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBMIDI_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBMIDI_1_USB__SOF0 CYREG_USB_SOF0
#define USBMIDI_1_USB__SOF1 CYREG_USB_SOF1
#define USBMIDI_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBMIDI_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBMIDI_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* MIDI1_UART_BUART */
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB06_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB06_ST
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define MIDI1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define MIDI1_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define MIDI1_UART_BUART_sRX_RxSts__3__POS 3
#define MIDI1_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define MIDI1_UART_BUART_sRX_RxSts__4__POS 4
#define MIDI1_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define MIDI1_UART_BUART_sRX_RxSts__5__POS 5
#define MIDI1_UART_BUART_sRX_RxSts__MASK 0x38u
#define MIDI1_UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB06_MSK
#define MIDI1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define MIDI1_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB06_ST
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB04_A0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB04_A1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB04_D0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB04_D1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB04_F0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB04_F1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define MIDI1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define MIDI1_UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define MIDI1_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define MIDI1_UART_BUART_sTX_TxSts__0__POS 0
#define MIDI1_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define MIDI1_UART_BUART_sTX_TxSts__1__POS 1
#define MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define MIDI1_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define MIDI1_UART_BUART_sTX_TxSts__2__POS 2
#define MIDI1_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define MIDI1_UART_BUART_sTX_TxSts__3__POS 3
#define MIDI1_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define MIDI1_UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB04_MSK
#define MIDI1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define MIDI1_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB04_ST

/* MIDI1_UART_IntClock */
#define MIDI1_UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define MIDI1_UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define MIDI1_UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define MIDI1_UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define MIDI1_UART_IntClock__INDEX 0x02u
#define MIDI1_UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define MIDI1_UART_IntClock__PM_ACT_MSK 0x04u
#define MIDI1_UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define MIDI1_UART_IntClock__PM_STBY_MSK 0x04u

/* MIDI1_UART_RXInternalInterrupt */
#define MIDI1_UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define MIDI1_UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define MIDI1_UART_RXInternalInterrupt__INTC_MASK 0x04u
#define MIDI1_UART_RXInternalInterrupt__INTC_NUMBER 2u
#define MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define MIDI1_UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define MIDI1_UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MIDI1_UART_TXInternalInterrupt */
#define MIDI1_UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define MIDI1_UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define MIDI1_UART_TXInternalInterrupt__INTC_MASK 0x08u
#define MIDI1_UART_TXInternalInterrupt__INTC_NUMBER 3u
#define MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define MIDI1_UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define MIDI1_UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* OSC1_IDAC8_SAW_viDAC8 */
#define OSC1_IDAC8_SAW_viDAC8__CR0 CYREG_DAC1_CR0
#define OSC1_IDAC8_SAW_viDAC8__CR1 CYREG_DAC1_CR1
#define OSC1_IDAC8_SAW_viDAC8__D CYREG_DAC1_D
#define OSC1_IDAC8_SAW_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define OSC1_IDAC8_SAW_viDAC8__PM_ACT_MSK 0x02u
#define OSC1_IDAC8_SAW_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define OSC1_IDAC8_SAW_viDAC8__PM_STBY_MSK 0x02u
#define OSC1_IDAC8_SAW_viDAC8__STROBE CYREG_DAC1_STROBE
#define OSC1_IDAC8_SAW_viDAC8__SW0 CYREG_DAC1_SW0
#define OSC1_IDAC8_SAW_viDAC8__SW2 CYREG_DAC1_SW2
#define OSC1_IDAC8_SAW_viDAC8__SW3 CYREG_DAC1_SW3
#define OSC1_IDAC8_SAW_viDAC8__SW4 CYREG_DAC1_SW4
#define OSC1_IDAC8_SAW_viDAC8__TR CYREG_DAC1_TR
#define OSC1_IDAC8_SAW_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define OSC1_IDAC8_SAW_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define OSC1_IDAC8_SAW_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define OSC1_IDAC8_SAW_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define OSC1_IDAC8_SAW_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define OSC1_IDAC8_SAW_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define OSC1_IDAC8_SAW_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define OSC1_IDAC8_SAW_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define OSC1_IDAC8_SAW_viDAC8__TST CYREG_DAC1_TST

/* OSC1_IDAC8_viDAC8 */
#define OSC1_IDAC8_viDAC8__CR0 CYREG_DAC0_CR0
#define OSC1_IDAC8_viDAC8__CR1 CYREG_DAC0_CR1
#define OSC1_IDAC8_viDAC8__D CYREG_DAC0_D
#define OSC1_IDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define OSC1_IDAC8_viDAC8__PM_ACT_MSK 0x01u
#define OSC1_IDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define OSC1_IDAC8_viDAC8__PM_STBY_MSK 0x01u
#define OSC1_IDAC8_viDAC8__STROBE CYREG_DAC0_STROBE
#define OSC1_IDAC8_viDAC8__SW0 CYREG_DAC0_SW0
#define OSC1_IDAC8_viDAC8__SW2 CYREG_DAC0_SW2
#define OSC1_IDAC8_viDAC8__SW3 CYREG_DAC0_SW3
#define OSC1_IDAC8_viDAC8__SW4 CYREG_DAC0_SW4
#define OSC1_IDAC8_viDAC8__TR CYREG_DAC0_TR
#define OSC1_IDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define OSC1_IDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define OSC1_IDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define OSC1_IDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define OSC1_IDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define OSC1_IDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define OSC1_IDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define OSC1_IDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define OSC1_IDAC8_viDAC8__TST CYREG_DAC0_TST

/* OSC1_PW_In */
#define OSC1_PW_In__0__INTTYPE CYREG_PICU0_INTTYPE3
#define OSC1_PW_In__0__MASK 0x08u
#define OSC1_PW_In__0__PC CYREG_PRT0_PC3
#define OSC1_PW_In__0__PORT 0u
#define OSC1_PW_In__0__SHIFT 3
#define OSC1_PW_In__AG CYREG_PRT0_AG
#define OSC1_PW_In__AMUX CYREG_PRT0_AMUX
#define OSC1_PW_In__BIE CYREG_PRT0_BIE
#define OSC1_PW_In__BIT_MASK CYREG_PRT0_BIT_MASK
#define OSC1_PW_In__BYP CYREG_PRT0_BYP
#define OSC1_PW_In__CTL CYREG_PRT0_CTL
#define OSC1_PW_In__DM0 CYREG_PRT0_DM0
#define OSC1_PW_In__DM1 CYREG_PRT0_DM1
#define OSC1_PW_In__DM2 CYREG_PRT0_DM2
#define OSC1_PW_In__DR CYREG_PRT0_DR
#define OSC1_PW_In__INP_DIS CYREG_PRT0_INP_DIS
#define OSC1_PW_In__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define OSC1_PW_In__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define OSC1_PW_In__LCD_EN CYREG_PRT0_LCD_EN
#define OSC1_PW_In__MASK 0x08u
#define OSC1_PW_In__PORT 0u
#define OSC1_PW_In__PRT CYREG_PRT0_PRT
#define OSC1_PW_In__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define OSC1_PW_In__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define OSC1_PW_In__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define OSC1_PW_In__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define OSC1_PW_In__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define OSC1_PW_In__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define OSC1_PW_In__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define OSC1_PW_In__PS CYREG_PRT0_PS
#define OSC1_PW_In__SHIFT 3
#define OSC1_PW_In__SLW CYREG_PRT0_SLW

/* ADC_DelSig_1_DEC */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* ADC_DelSig_1_IRQ */
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* OSC1_Saw_Out */
#define OSC1_Saw_Out__0__INTTYPE CYREG_PICU3_INTTYPE6
#define OSC1_Saw_Out__0__MASK 0x40u
#define OSC1_Saw_Out__0__PC CYREG_PRT3_PC6
#define OSC1_Saw_Out__0__PORT 3u
#define OSC1_Saw_Out__0__SHIFT 6
#define OSC1_Saw_Out__AG CYREG_PRT3_AG
#define OSC1_Saw_Out__AMUX CYREG_PRT3_AMUX
#define OSC1_Saw_Out__BIE CYREG_PRT3_BIE
#define OSC1_Saw_Out__BIT_MASK CYREG_PRT3_BIT_MASK
#define OSC1_Saw_Out__BYP CYREG_PRT3_BYP
#define OSC1_Saw_Out__CTL CYREG_PRT3_CTL
#define OSC1_Saw_Out__DM0 CYREG_PRT3_DM0
#define OSC1_Saw_Out__DM1 CYREG_PRT3_DM1
#define OSC1_Saw_Out__DM2 CYREG_PRT3_DM2
#define OSC1_Saw_Out__DR CYREG_PRT3_DR
#define OSC1_Saw_Out__INP_DIS CYREG_PRT3_INP_DIS
#define OSC1_Saw_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define OSC1_Saw_Out__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define OSC1_Saw_Out__LCD_EN CYREG_PRT3_LCD_EN
#define OSC1_Saw_Out__MASK 0x40u
#define OSC1_Saw_Out__PORT 3u
#define OSC1_Saw_Out__PRT CYREG_PRT3_PRT
#define OSC1_Saw_Out__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define OSC1_Saw_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define OSC1_Saw_Out__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define OSC1_Saw_Out__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define OSC1_Saw_Out__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define OSC1_Saw_Out__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define OSC1_Saw_Out__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define OSC1_Saw_Out__PS CYREG_PRT3_PS
#define OSC1_Saw_Out__SHIFT 6
#define OSC1_Saw_Out__SLW CYREG_PRT3_SLW

/* OSC1_Saw_Out_Cap */
#define OSC1_Saw_Out_Cap__0__INTTYPE CYREG_PICU1_INTTYPE7
#define OSC1_Saw_Out_Cap__0__MASK 0x80u
#define OSC1_Saw_Out_Cap__0__PC CYREG_PRT1_PC7
#define OSC1_Saw_Out_Cap__0__PORT 1u
#define OSC1_Saw_Out_Cap__0__SHIFT 7
#define OSC1_Saw_Out_Cap__AG CYREG_PRT1_AG
#define OSC1_Saw_Out_Cap__AMUX CYREG_PRT1_AMUX
#define OSC1_Saw_Out_Cap__BIE CYREG_PRT1_BIE
#define OSC1_Saw_Out_Cap__BIT_MASK CYREG_PRT1_BIT_MASK
#define OSC1_Saw_Out_Cap__BYP CYREG_PRT1_BYP
#define OSC1_Saw_Out_Cap__CTL CYREG_PRT1_CTL
#define OSC1_Saw_Out_Cap__DM0 CYREG_PRT1_DM0
#define OSC1_Saw_Out_Cap__DM1 CYREG_PRT1_DM1
#define OSC1_Saw_Out_Cap__DM2 CYREG_PRT1_DM2
#define OSC1_Saw_Out_Cap__DR CYREG_PRT1_DR
#define OSC1_Saw_Out_Cap__INP_DIS CYREG_PRT1_INP_DIS
#define OSC1_Saw_Out_Cap__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define OSC1_Saw_Out_Cap__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define OSC1_Saw_Out_Cap__LCD_EN CYREG_PRT1_LCD_EN
#define OSC1_Saw_Out_Cap__MASK 0x80u
#define OSC1_Saw_Out_Cap__PORT 1u
#define OSC1_Saw_Out_Cap__PRT CYREG_PRT1_PRT
#define OSC1_Saw_Out_Cap__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define OSC1_Saw_Out_Cap__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define OSC1_Saw_Out_Cap__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define OSC1_Saw_Out_Cap__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define OSC1_Saw_Out_Cap__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define OSC1_Saw_Out_Cap__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define OSC1_Saw_Out_Cap__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define OSC1_Saw_Out_Cap__PS CYREG_PRT1_PS
#define OSC1_Saw_Out_Cap__SHIFT 7
#define OSC1_Saw_Out_Cap__SLW CYREG_PRT1_SLW

/* OSC1_Tri_Cap */
#define OSC1_Tri_Cap__0__INTTYPE CYREG_PICU0_INTTYPE6
#define OSC1_Tri_Cap__0__MASK 0x40u
#define OSC1_Tri_Cap__0__PC CYREG_PRT0_PC6
#define OSC1_Tri_Cap__0__PORT 0u
#define OSC1_Tri_Cap__0__SHIFT 6
#define OSC1_Tri_Cap__AG CYREG_PRT0_AG
#define OSC1_Tri_Cap__AMUX CYREG_PRT0_AMUX
#define OSC1_Tri_Cap__BIE CYREG_PRT0_BIE
#define OSC1_Tri_Cap__BIT_MASK CYREG_PRT0_BIT_MASK
#define OSC1_Tri_Cap__BYP CYREG_PRT0_BYP
#define OSC1_Tri_Cap__CTL CYREG_PRT0_CTL
#define OSC1_Tri_Cap__DM0 CYREG_PRT0_DM0
#define OSC1_Tri_Cap__DM1 CYREG_PRT0_DM1
#define OSC1_Tri_Cap__DM2 CYREG_PRT0_DM2
#define OSC1_Tri_Cap__DR CYREG_PRT0_DR
#define OSC1_Tri_Cap__INP_DIS CYREG_PRT0_INP_DIS
#define OSC1_Tri_Cap__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define OSC1_Tri_Cap__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define OSC1_Tri_Cap__LCD_EN CYREG_PRT0_LCD_EN
#define OSC1_Tri_Cap__MASK 0x40u
#define OSC1_Tri_Cap__PORT 0u
#define OSC1_Tri_Cap__PRT CYREG_PRT0_PRT
#define OSC1_Tri_Cap__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define OSC1_Tri_Cap__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define OSC1_Tri_Cap__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define OSC1_Tri_Cap__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define OSC1_Tri_Cap__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define OSC1_Tri_Cap__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define OSC1_Tri_Cap__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define OSC1_Tri_Cap__PS CYREG_PRT0_PS
#define OSC1_Tri_Cap__SHIFT 6
#define OSC1_Tri_Cap__SLW CYREG_PRT0_SLW

/* OSC1_Tri_Out */
#define OSC1_Tri_Out__0__INTTYPE CYREG_PICU0_INTTYPE1
#define OSC1_Tri_Out__0__MASK 0x02u
#define OSC1_Tri_Out__0__PC CYREG_PRT0_PC1
#define OSC1_Tri_Out__0__PORT 0u
#define OSC1_Tri_Out__0__SHIFT 1
#define OSC1_Tri_Out__AG CYREG_PRT0_AG
#define OSC1_Tri_Out__AMUX CYREG_PRT0_AMUX
#define OSC1_Tri_Out__BIE CYREG_PRT0_BIE
#define OSC1_Tri_Out__BIT_MASK CYREG_PRT0_BIT_MASK
#define OSC1_Tri_Out__BYP CYREG_PRT0_BYP
#define OSC1_Tri_Out__CTL CYREG_PRT0_CTL
#define OSC1_Tri_Out__DM0 CYREG_PRT0_DM0
#define OSC1_Tri_Out__DM1 CYREG_PRT0_DM1
#define OSC1_Tri_Out__DM2 CYREG_PRT0_DM2
#define OSC1_Tri_Out__DR CYREG_PRT0_DR
#define OSC1_Tri_Out__INP_DIS CYREG_PRT0_INP_DIS
#define OSC1_Tri_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define OSC1_Tri_Out__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define OSC1_Tri_Out__LCD_EN CYREG_PRT0_LCD_EN
#define OSC1_Tri_Out__MASK 0x02u
#define OSC1_Tri_Out__PORT 0u
#define OSC1_Tri_Out__PRT CYREG_PRT0_PRT
#define OSC1_Tri_Out__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define OSC1_Tri_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define OSC1_Tri_Out__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define OSC1_Tri_Out__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define OSC1_Tri_Out__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define OSC1_Tri_Out__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define OSC1_Tri_Out__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define OSC1_Tri_Out__PS CYREG_PRT0_PS
#define OSC1_Tri_Out__SHIFT 1
#define OSC1_Tri_Out__SLW CYREG_PRT0_SLW

/* OSC1_Hard_Sync */
#define OSC1_Hard_Sync__0__INTTYPE CYREG_PICU1_INTTYPE5
#define OSC1_Hard_Sync__0__MASK 0x20u
#define OSC1_Hard_Sync__0__PC CYREG_PRT1_PC5
#define OSC1_Hard_Sync__0__PORT 1u
#define OSC1_Hard_Sync__0__SHIFT 5
#define OSC1_Hard_Sync__AG CYREG_PRT1_AG
#define OSC1_Hard_Sync__AMUX CYREG_PRT1_AMUX
#define OSC1_Hard_Sync__BIE CYREG_PRT1_BIE
#define OSC1_Hard_Sync__BIT_MASK CYREG_PRT1_BIT_MASK
#define OSC1_Hard_Sync__BYP CYREG_PRT1_BYP
#define OSC1_Hard_Sync__CTL CYREG_PRT1_CTL
#define OSC1_Hard_Sync__DM0 CYREG_PRT1_DM0
#define OSC1_Hard_Sync__DM1 CYREG_PRT1_DM1
#define OSC1_Hard_Sync__DM2 CYREG_PRT1_DM2
#define OSC1_Hard_Sync__DR CYREG_PRT1_DR
#define OSC1_Hard_Sync__INP_DIS CYREG_PRT1_INP_DIS
#define OSC1_Hard_Sync__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define OSC1_Hard_Sync__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define OSC1_Hard_Sync__LCD_EN CYREG_PRT1_LCD_EN
#define OSC1_Hard_Sync__MASK 0x20u
#define OSC1_Hard_Sync__PORT 1u
#define OSC1_Hard_Sync__PRT CYREG_PRT1_PRT
#define OSC1_Hard_Sync__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define OSC1_Hard_Sync__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define OSC1_Hard_Sync__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define OSC1_Hard_Sync__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define OSC1_Hard_Sync__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define OSC1_Hard_Sync__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define OSC1_Hard_Sync__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define OSC1_Hard_Sync__PS CYREG_PRT1_PS
#define OSC1_Hard_Sync__SHIFT 5
#define OSC1_Hard_Sync__SLW CYREG_PRT1_SLW

/* OSC1_Pulse_Out */
#define OSC1_Pulse_Out__0__INTTYPE CYREG_PICU1_INTTYPE6
#define OSC1_Pulse_Out__0__MASK 0x40u
#define OSC1_Pulse_Out__0__PC CYREG_PRT1_PC6
#define OSC1_Pulse_Out__0__PORT 1u
#define OSC1_Pulse_Out__0__SHIFT 6
#define OSC1_Pulse_Out__AG CYREG_PRT1_AG
#define OSC1_Pulse_Out__AMUX CYREG_PRT1_AMUX
#define OSC1_Pulse_Out__BIE CYREG_PRT1_BIE
#define OSC1_Pulse_Out__BIT_MASK CYREG_PRT1_BIT_MASK
#define OSC1_Pulse_Out__BYP CYREG_PRT1_BYP
#define OSC1_Pulse_Out__CTL CYREG_PRT1_CTL
#define OSC1_Pulse_Out__DM0 CYREG_PRT1_DM0
#define OSC1_Pulse_Out__DM1 CYREG_PRT1_DM1
#define OSC1_Pulse_Out__DM2 CYREG_PRT1_DM2
#define OSC1_Pulse_Out__DR CYREG_PRT1_DR
#define OSC1_Pulse_Out__INP_DIS CYREG_PRT1_INP_DIS
#define OSC1_Pulse_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define OSC1_Pulse_Out__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define OSC1_Pulse_Out__LCD_EN CYREG_PRT1_LCD_EN
#define OSC1_Pulse_Out__MASK 0x40u
#define OSC1_Pulse_Out__PORT 1u
#define OSC1_Pulse_Out__PRT CYREG_PRT1_PRT
#define OSC1_Pulse_Out__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define OSC1_Pulse_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define OSC1_Pulse_Out__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define OSC1_Pulse_Out__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define OSC1_Pulse_Out__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define OSC1_Pulse_Out__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define OSC1_Pulse_Out__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define OSC1_Pulse_Out__PS CYREG_PRT1_PS
#define OSC1_Pulse_Out__SHIFT 6
#define OSC1_Pulse_Out__SLW CYREG_PRT1_SLW

/* OSC1_Saw_Reset */
#define OSC1_Saw_Reset__0__INTTYPE CYREG_PICU3_INTTYPE5
#define OSC1_Saw_Reset__0__MASK 0x20u
#define OSC1_Saw_Reset__0__PC CYREG_PRT3_PC5
#define OSC1_Saw_Reset__0__PORT 3u
#define OSC1_Saw_Reset__0__SHIFT 5
#define OSC1_Saw_Reset__AG CYREG_PRT3_AG
#define OSC1_Saw_Reset__AMUX CYREG_PRT3_AMUX
#define OSC1_Saw_Reset__BIE CYREG_PRT3_BIE
#define OSC1_Saw_Reset__BIT_MASK CYREG_PRT3_BIT_MASK
#define OSC1_Saw_Reset__BYP CYREG_PRT3_BYP
#define OSC1_Saw_Reset__CTL CYREG_PRT3_CTL
#define OSC1_Saw_Reset__DM0 CYREG_PRT3_DM0
#define OSC1_Saw_Reset__DM1 CYREG_PRT3_DM1
#define OSC1_Saw_Reset__DM2 CYREG_PRT3_DM2
#define OSC1_Saw_Reset__DR CYREG_PRT3_DR
#define OSC1_Saw_Reset__INP_DIS CYREG_PRT3_INP_DIS
#define OSC1_Saw_Reset__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define OSC1_Saw_Reset__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define OSC1_Saw_Reset__LCD_EN CYREG_PRT3_LCD_EN
#define OSC1_Saw_Reset__MASK 0x20u
#define OSC1_Saw_Reset__PORT 3u
#define OSC1_Saw_Reset__PRT CYREG_PRT3_PRT
#define OSC1_Saw_Reset__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define OSC1_Saw_Reset__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define OSC1_Saw_Reset__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define OSC1_Saw_Reset__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define OSC1_Saw_Reset__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define OSC1_Saw_Reset__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define OSC1_Saw_Reset__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define OSC1_Saw_Reset__PS CYREG_PRT3_PS
#define OSC1_Saw_Reset__SHIFT 5
#define OSC1_Saw_Reset__SLW CYREG_PRT3_SLW

/* OSC1_Soft_Sync */
#define OSC1_Soft_Sync__0__INTTYPE CYREG_PICU15_INTTYPE5
#define OSC1_Soft_Sync__0__MASK 0x20u
#define OSC1_Soft_Sync__0__PC CYREG_IO_PC_PRT15_PC5
#define OSC1_Soft_Sync__0__PORT 15u
#define OSC1_Soft_Sync__0__SHIFT 5
#define OSC1_Soft_Sync__AG CYREG_PRT15_AG
#define OSC1_Soft_Sync__AMUX CYREG_PRT15_AMUX
#define OSC1_Soft_Sync__BIE CYREG_PRT15_BIE
#define OSC1_Soft_Sync__BIT_MASK CYREG_PRT15_BIT_MASK
#define OSC1_Soft_Sync__BYP CYREG_PRT15_BYP
#define OSC1_Soft_Sync__CTL CYREG_PRT15_CTL
#define OSC1_Soft_Sync__DM0 CYREG_PRT15_DM0
#define OSC1_Soft_Sync__DM1 CYREG_PRT15_DM1
#define OSC1_Soft_Sync__DM2 CYREG_PRT15_DM2
#define OSC1_Soft_Sync__DR CYREG_PRT15_DR
#define OSC1_Soft_Sync__INP_DIS CYREG_PRT15_INP_DIS
#define OSC1_Soft_Sync__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define OSC1_Soft_Sync__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define OSC1_Soft_Sync__LCD_EN CYREG_PRT15_LCD_EN
#define OSC1_Soft_Sync__MASK 0x20u
#define OSC1_Soft_Sync__PORT 15u
#define OSC1_Soft_Sync__PRT CYREG_PRT15_PRT
#define OSC1_Soft_Sync__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define OSC1_Soft_Sync__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define OSC1_Soft_Sync__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define OSC1_Soft_Sync__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define OSC1_Soft_Sync__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define OSC1_Soft_Sync__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define OSC1_Soft_Sync__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define OSC1_Soft_Sync__PS CYREG_PRT15_PS
#define OSC1_Soft_Sync__SHIFT 5
#define OSC1_Soft_Sync__SLW CYREG_PRT15_SLW

/* OSC1_Freq_Timer_TimerUDB */
#define OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB06_A0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB06_A1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB06_D0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB06_D1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB06_F0
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB06_F1
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* OSC1_Saw_Preset */
#define OSC1_Saw_Preset__0__INTTYPE CYREG_PICU15_INTTYPE2
#define OSC1_Saw_Preset__0__MASK 0x04u
#define OSC1_Saw_Preset__0__PC CYREG_IO_PC_PRT15_PC2
#define OSC1_Saw_Preset__0__PORT 15u
#define OSC1_Saw_Preset__0__SHIFT 2
#define OSC1_Saw_Preset__AG CYREG_PRT15_AG
#define OSC1_Saw_Preset__AMUX CYREG_PRT15_AMUX
#define OSC1_Saw_Preset__BIE CYREG_PRT15_BIE
#define OSC1_Saw_Preset__BIT_MASK CYREG_PRT15_BIT_MASK
#define OSC1_Saw_Preset__BYP CYREG_PRT15_BYP
#define OSC1_Saw_Preset__CTL CYREG_PRT15_CTL
#define OSC1_Saw_Preset__DM0 CYREG_PRT15_DM0
#define OSC1_Saw_Preset__DM1 CYREG_PRT15_DM1
#define OSC1_Saw_Preset__DM2 CYREG_PRT15_DM2
#define OSC1_Saw_Preset__DR CYREG_PRT15_DR
#define OSC1_Saw_Preset__INP_DIS CYREG_PRT15_INP_DIS
#define OSC1_Saw_Preset__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define OSC1_Saw_Preset__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define OSC1_Saw_Preset__LCD_EN CYREG_PRT15_LCD_EN
#define OSC1_Saw_Preset__MASK 0x04u
#define OSC1_Saw_Preset__PORT 15u
#define OSC1_Saw_Preset__PRT CYREG_PRT15_PRT
#define OSC1_Saw_Preset__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define OSC1_Saw_Preset__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define OSC1_Saw_Preset__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define OSC1_Saw_Preset__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define OSC1_Saw_Preset__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define OSC1_Saw_Preset__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define OSC1_Saw_Preset__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define OSC1_Saw_Preset__PS CYREG_PRT15_PS
#define OSC1_Saw_Preset__SHIFT 2
#define OSC1_Saw_Preset__SLW CYREG_PRT15_SLW

/* OSC1_Square_Out */
#define OSC1_Square_Out__0__INTTYPE CYREG_PICU15_INTTYPE3
#define OSC1_Square_Out__0__MASK 0x08u
#define OSC1_Square_Out__0__PC CYREG_IO_PC_PRT15_PC3
#define OSC1_Square_Out__0__PORT 15u
#define OSC1_Square_Out__0__SHIFT 3
#define OSC1_Square_Out__AG CYREG_PRT15_AG
#define OSC1_Square_Out__AMUX CYREG_PRT15_AMUX
#define OSC1_Square_Out__BIE CYREG_PRT15_BIE
#define OSC1_Square_Out__BIT_MASK CYREG_PRT15_BIT_MASK
#define OSC1_Square_Out__BYP CYREG_PRT15_BYP
#define OSC1_Square_Out__CTL CYREG_PRT15_CTL
#define OSC1_Square_Out__DM0 CYREG_PRT15_DM0
#define OSC1_Square_Out__DM1 CYREG_PRT15_DM1
#define OSC1_Square_Out__DM2 CYREG_PRT15_DM2
#define OSC1_Square_Out__DR CYREG_PRT15_DR
#define OSC1_Square_Out__INP_DIS CYREG_PRT15_INP_DIS
#define OSC1_Square_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define OSC1_Square_Out__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define OSC1_Square_Out__LCD_EN CYREG_PRT15_LCD_EN
#define OSC1_Square_Out__MASK 0x08u
#define OSC1_Square_Out__PORT 15u
#define OSC1_Square_Out__PRT CYREG_PRT15_PRT
#define OSC1_Square_Out__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define OSC1_Square_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define OSC1_Square_Out__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define OSC1_Square_Out__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define OSC1_Square_Out__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define OSC1_Square_Out__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define OSC1_Square_Out__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define OSC1_Square_Out__PS CYREG_PRT15_PS
#define OSC1_Square_Out__SHIFT 3
#define OSC1_Square_Out__SLW CYREG_PRT15_SLW

/* OSC1_FM_Sign_Isr */
#define OSC1_FM_Sign_Isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define OSC1_FM_Sign_Isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define OSC1_FM_Sign_Isr__INTC_MASK 0x01u
#define OSC1_FM_Sign_Isr__INTC_NUMBER 0u
#define OSC1_FM_Sign_Isr__INTC_PRIOR_NUM 7u
#define OSC1_FM_Sign_Isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define OSC1_FM_Sign_Isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define OSC1_FM_Sign_Isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* OSC1_Saw_Follower_ABuf */
#define OSC1_Saw_Follower_ABuf__CR CYREG_OPAMP1_CR
#define OSC1_Saw_Follower_ABuf__MX CYREG_OPAMP1_MX
#define OSC1_Saw_Follower_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define OSC1_Saw_Follower_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define OSC1_Saw_Follower_ABuf__PM_ACT_MSK 0x02u
#define OSC1_Saw_Follower_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define OSC1_Saw_Follower_ABuf__PM_STBY_MSK 0x02u
#define OSC1_Saw_Follower_ABuf__RSVD CYREG_OPAMP1_RSVD
#define OSC1_Saw_Follower_ABuf__SW CYREG_OPAMP1_SW
#define OSC1_Saw_Follower_ABuf__TR0 CYREG_OPAMP1_TR0
#define OSC1_Saw_Follower_ABuf__TR1 CYREG_OPAMP1_TR1

/* OSC1_Triangle_Follower_ABuf */
#define OSC1_Triangle_Follower_ABuf__CR CYREG_OPAMP0_CR
#define OSC1_Triangle_Follower_ABuf__MX CYREG_OPAMP0_MX
#define OSC1_Triangle_Follower_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define OSC1_Triangle_Follower_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define OSC1_Triangle_Follower_ABuf__PM_ACT_MSK 0x01u
#define OSC1_Triangle_Follower_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define OSC1_Triangle_Follower_ABuf__PM_STBY_MSK 0x01u
#define OSC1_Triangle_Follower_ABuf__RSVD CYREG_OPAMP0_RSVD
#define OSC1_Triangle_Follower_ABuf__SW CYREG_OPAMP0_SW
#define OSC1_Triangle_Follower_ABuf__TR0 CYREG_OPAMP0_TR0
#define OSC1_Triangle_Follower_ABuf__TR1 CYREG_OPAMP0_TR1

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Dual-PSoC-DCO"
#define CY_VERSION "PSoC Creator  3.3 CP2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
