INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jorda/Documents/Projects/FP-Microarchitecture/Simulation/Simulation.srcs/sim_1/new/Decoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_tb
