/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

 /*
  * EV-iMX6UL-NANO module Rusar-V12
  * www.evodbg.com
  * contact  r.sariev@evodbg.com
  */

/dts-v1/;

#include "imx6ull.dtsi"

/ {
        model = "OUT4 iMX6ULL-O4-SODIMM-TRON";
        compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";

        memory {
                reg = <0x80000000 0x20000000>;
        };

        chosen {
                stdout-path = &uart1;
        };

        backlight_display: backlight-display {
                        compatible = "pwm-backlight";
                        pwms = <&pwm1 0 5000000>;
                        brightness-levels = <0 4 8 16 32 64 128 255>;
                        default-brightness-level = <6>;
                        status = "okay";
        };


        reg_sd1_vmmc: regulator-sd1 {
                        compatible = "regulator-fixed";
                        reg = <1>;
                        regulator-name = "VSD_3V3";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        regulator-always-on;
                };

        reg_usb1_vbus: regulator-usb1 {
                        compatible = "regulator-fixed";
                        reg = <2>;
                        regulator-name = "usb1_vbus";
                        regulator-min-microvolt = <5000000>;
                        regulator-max-microvolt = <5000000>;
                        gpio = <&gpio1 4 GPIO_ACTIVE_HIGH>;
			            enable-active-high;
                        regulator-always-on;
                };


        reg_usb2_vbus: regulator-usb2 {
                        compatible = "regulator-fixed";
                        reg = <3>;
                        regulator-name = "usb2_vbus";
                        regulator-min-microvolt = <5000000>;
                        regulator-max-microvolt = <5000000>;
                        gpio = <&gpio1 2 GPIO_ACTIVE_HIGH>;
			            enable-active-high;
                        regulator-always-on;
                };

        reg_can_xcvr: regulator-canxcvr {
                        compatible = "regulator-fixed";
                        reg = <4>;
                        regulator-name = "CAN XCVR";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        regulator-always-on;
    		    };

    	reg_3p3v: regulator-3p3v {
                        compatible = "regulator-fixed";
                        reg = <9>;
                        regulator-name = "3P3V";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        regulator-always-on;
                        regulator-boot-on;
                };

        sound {
                compatible = "simple-audio-card";
                simple-audio-card,name = "mx6ul-wm8960";
                simple-audio-card,format = "i2s";
                simple-audio-card,bitclock-master = <&dailink_master>;
                simple-audio-card,frame-master = <&dailink_master>;
                simple-audio-card,widgets =
                        "Microphone", "Mic Jack",
                        "Line", "Line In",
                        "Line", "Line Out",
                        "Speaker", "Speaker",
                        "Headphone", "Headphone Jack";
                simple-audio-card,routing =
                        "Headphone Jack", "HP_L",
                        "Headphone Jack", "HP_R",
                        "Speaker", "SPK_LP",
                        "Speaker", "SPK_LN",
                        "Speaker", "SPK_RP",
                        "Speaker", "SPK_RN",
                        "LINPUT1", "Mic Jack",
                        "LINPUT3", "Mic Jack",
                        "RINPUT1", "Mic Jack",
                        "RINPUT2", "Mic Jack";

                simple-audio-card,cpu {
                        sound-dai = <&sai2>;
                };

                dailink_master: simple-audio-card,codec {
                        sound-dai = <&codec>;
                        clocks = <&clks IMX6UL_CLK_SAI2>;
                };
        };

};

&sai2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_sai2>;
        assigned-clocks = <&clks IMX6UL_CLK_SAI2_SEL>,
                          <&clks IMX6UL_CLK_SAI2>;
        assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
        assigned-clock-rates = <0>, <12288000>;
        fsl,sai-mclk-direction-output;
        status = "okay";
};

&snvs_poweroff {
        status = "okay";
};

&snvs_pwrkey {
        status = "okay";
};




&clks {
	    assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	    assigned-clock-rates = <786432000>;
};


&uart1 {                                        // DUART console  pins 13+15
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart1>;
        status = "okay";
};


&uart2 {                                        // UART2 - RS485 interface pins 17+19+50 (mux with CAN)
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart2>;
        status = "okay";
};

&uart3 {                                        // UART3 - pins 21 + 23
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart3>;
        fsl,uart-has-rtscts;
        rts-gpios = <&gpio1 27  GPIO_ACTIVE_HIGH>;
        linux,rs485-enabled-at-boot-time;
        status = "okay";
};

&uart4 {                                        // UART4 - pins 28 + 30
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart4>;
        status = "okay";
};


&ecspi1 {   
        fsl,spi-num-chipselects = <1>;          
        cs-gpios = <&gpio3 26 GPIO_ACTIVE_LOW
		            >;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ecspi1>;
        status = "okay";

        spidev0: spi@0 {
                compatible = "spidev";
                reg = <0>;
                spi-max-frequency = <15000000>;
                };
};


&can2 {
        pinctrl-names = "default";              
        pinctrl-0 = <&pinctrl_flexcan2>;
        xceiver-supply = <&reg_can_xcvr>;
        status = "okay";
};


&fec1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_enet1>;
        phy-mode = "rmii";
        phy-handle = <&ethphy0>;
        phy-reset-gpios = <&gpio5 1 GPIO_ACTIVE_LOW>;
        phy-reset-duration = <100>;
        status = "okay";
};



&fec2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_enet2>;
        phy-mode = "rmii";
        phy-handle = <&ethphy1>;
        status = "okay";

        mdio {
                #address-cells = <1>;
                #size-cells = <0>;

                ethphy0: ethernet-phy@0 {
                        compatible = "ethernet-phy-ieee802.3-c22";
                        reg = <0>;
                };

                ethphy1: ethernet-phy@1 {
                        compatible = "ethernet-phy-ieee802.3-c22";
                        reg = <1>;
                };
        };
};

&gpc {
        fsl,cpu_pupscr_sw2iso = <0x1>;
        fsl,cpu_pupscr_sw = <0x0>;
        fsl,cpu_pdnscr_iso2sw = <0x1>;
        fsl,cpu_pdnscr_iso = <0x1>;
        fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
};

&i2c2 {
        clock_frequency = <400000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c2>;
        status = "okay";

	    codec: wm8960@1a {
                #sound-dai-cells = <0>;
                compatible = "wlf,wm8960";
                reg = <0x1a>;
                wlf,shared-lrclk;
        };

};

&lcdif {
        assigned-clocks = <&clks IMX6UL_CLK_LCDIF_PRE_SEL>;
        assigned-clock-parents = <&clks IMX6UL_CLK_PLL5_VIDEO_DIV>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_lcdif_dat
                     &pinctrl_lcdif_ctrl>;
        status = "okay";

        display0: display0 {
                                        bits-per-pixel = <32>;
                                        bus-width = <24>;

                                        display-timings {
                                                native-mode = <&timing0>;
                                                timing0: timing0 {
                                                        clock-frequency = <35000000>;
                                                        hactive = <800>;
                                                        vactive = <480>;
                                                        hfront-porch = <40>;
                                                        hback-porch = <40>;
                                                        hsync-len = <48>;
                                                        vback-porch = <29>;
                                                        vfront-porch = <13>;
                                                        vsync-len = <3>;

                                                        hsync-active = <0>;
                                                        vsync-active = <0>;
                                                        de-active = <1>;
                                                        pixelclk-active = <0>;

                                                };
                                        };
                                };
};

&pwm1 {
        #pwm-cells = <2>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm1>;
        status = "okay";
};



&usbotg1 {
        dr_mode = "host";
        srp-disable;
        hnp-disable;
        adp-disable;
        vbus-supply = <&reg_usb1_vbus>;
        status = "okay";
};

&usbotg2 {
        vbus-supply = <&reg_usb2_vbus>;
        dr_mode = "host";
        disable-over-current;
        status = "okay";
};

&usbphy1 {
        tx-d-cal = <0x5>;
};

&usbphy2 {
        tx-d-cal = <0x5>;
};


&usdhc1 {
        #address-cells = <1>;
        #size-cells = <0>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc1>;
        bus-width = <4>;
        cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
        keep-power-in-suspend;
        wakeup-source;
        vmmc-supply = <&reg_sd1_vmmc>;
        status = "okay";
};

&usdhc2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc2>;
        bus-width = <8>;
        no-1-8-v;
        non-removable;
        keep-power-in-suspend;
        enable-sdio-wakeup;
        status = "okay";
};

&iomuxc {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_hog>;
        pinctrl_hog: hoggrp {
                        fsl,pins = <

// Main Connector                                                                     Module pin

                                // MX6UL_PAD_SD1_CLK__GPIO2_IO17                          4
                                // MX6UL_PAD_SD1_CMD__GPIO2_IO16                          6
                                // MX6UL_PAD_GPIO1_IO00__GPIO1_IO00                       7
                                // MX6UL_PAD_SD1_DATA0__GPIO2_IO18                        8
                                // MX6UL_PAD_SD1_DATA1__GPIO2_IO19                       10
                                // MX6UL_PAD_SD1_DATA2__GPIO2_IO20                       12
                                // MX6UL_PAD_UART1_RX_DATA__GPIO1_IO17                   13
                                // MX6UL_PAD_SD1_DATA3__GPIO2_IO21                       14
                                // MX6UL_PAD_UART1_TX_DATA__GPIO1_IO16                   15
                                // MX6UL_PAD_UART1_RTS_B__GPIO1_IO19                     16
                                // MX6UL_PAD_UART2_RX_DATA__GPIO1_IO21                   17
                                // MX6UL_PAD_CSI_DATA04__GPIO4_IO25                      18
                                // MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20                   19
                                // MX6UL_PAD_CSI_DATA07__GPIO4_IO28                      20
                                // MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25                   21
                                // MX6UL_PAD_CSI_DATA06__GPIO4_IO27                      22
                                // MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24                   23
                                // MX6UL_PAD_CSI_DATA05__GPIO4_IO26                      24
                                // MX6UL_PAD_CSI_PIXCLK__GPIO4_IO18                      25
                                // MX6UL_PAD_LCD_DATA05__GPIO3_IO10                      26
                                // MX6UL_PAD_CSI_MCLK__GPIO4_IO17                        27
                                // MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29                   28
                                // MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28                   30
                                // MX6UL_PAD_UART3_RTS_B__GPIO1_IO27                     32
                                // MX6UL_PAD_CSI_DATA02__GPIO4_IO23                      34
                                // MX6UL_PAD_CSI_DATA01__GPIO4_IO22                      36
                                // MX6UL_PAD_CSI_DATA00__GPIO4_IO21                      38
                                // MX6UL_PAD_CSI_HSYNC__GPIO4_IO20                       40
                                // MX6UL_PAD_CSI_VSYNC__GPIO4_IO19                       42
                                // MX6UL_PAD_LCD_DATA09__GPIO3_IO14                      44
                                // MX6UL_PAD_LCD_DATA08__GPIO3_IO13                      46
                                // MX6UL_PAD_UART2_RTS_B__GPIO1_IO23                     48
                                // MX6UL_PAD_UART2_CTS_B__GPIO1_IO22                     50
                                        
                        >;
                };
              
                pinctrl_enet1: enet1grp {
                        fsl,pins = <
                                MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN      0x1b0b0
                                MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER      0x1b0b0
                                MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00 0x1b0b0
                                MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01 0x1b0b0
                                MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN      0x1b0b0
                                MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00 0x1b0b0
                                MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01 0x1b0b0
                                MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1  0x4001b031
                                MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01      0x0b0b0
                        >;
                };

                pinctrl_enet2: enet2grp {
                        fsl,pins = <
                                MX6UL_PAD_GPIO1_IO07__ENET2_MDC         0x1b0b0
                                MX6UL_PAD_GPIO1_IO06__ENET2_MDIO        0x1b0b0
                                MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN      0x1b0b0
                                MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
                                MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
                                MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
                                MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN      0x1b0b0
                                MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
                                MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
                                MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4001b031
                        >;
                };

                pinctrl_lcdif_dat: lcdifdatgrp {
                        fsl,pins = <
                                MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  0x79
                                MX6UL_PAD_LCD_DATA01__LCDIF_DATA01  0x79
                                MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  0x79
                                MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  0x79
                                MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  0x79
                                MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  0x79
                                MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  0x79
                                MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  0x79
                                MX6UL_PAD_LCD_DATA08__LCDIF_DATA08  0x79
                                MX6UL_PAD_LCD_DATA09__LCDIF_DATA09  0x79
                                MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  0x79
                                MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  0x79
                                MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  0x79
                                MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  0x79
                                MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  0x79
                                MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  0x79
                                MX6UL_PAD_LCD_DATA16__LCDIF_DATA16  0x79
                                MX6UL_PAD_LCD_DATA17__LCDIF_DATA17  0x79
                                MX6UL_PAD_LCD_DATA18__LCDIF_DATA18  0x79
                                MX6UL_PAD_LCD_DATA19__LCDIF_DATA19  0x79
                                MX6UL_PAD_LCD_DATA20__LCDIF_DATA20  0x79
                                MX6UL_PAD_LCD_DATA21__LCDIF_DATA21  0x79
                                MX6UL_PAD_LCD_DATA22__LCDIF_DATA22  0x79
                                MX6UL_PAD_LCD_DATA23__LCDIF_DATA23  0x79
                        >;
                };

                pinctrl_lcdif_ctrl: lcdifctrlgrp {
                        fsl,pins = <
                                MX6UL_PAD_LCD_CLK__LCDIF_CLK        0x79
                                MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE  0x79
                                MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC    0x79
                                MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC    0x79
                        >;
                };

                pinctrl_pwm1: pwm1grp {
                        fsl,pins = <
                                MX6UL_PAD_GPIO1_IO08__PWM1_OUT   0x110b0
                        >;
                };



		        pinctrl_i2c2: i2c2grp {
                        fsl,pins = <
                                       
                                MX6UL_PAD_UART5_TX_DATA__I2C2_SCL       0x4001b8b0 
                                MX6UL_PAD_UART5_RX_DATA__I2C2_SDA       0x4001b8b0
                        >;
                };

                pinctrl_ecspi1: spi1grp {
                        fsl,pins = <
                                MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK       0x1b0b1
                                MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI       0x1b0b1
                                MX6UL_PAD_CSI_DATA07__ECSPI1_MISO       0x1b0b1
                                MX6UL_PAD_CSI_DATA05__GPIO4_IO26        0x1b0b0         // SPI1_SS0
                        >;
                };

                pinctrl_sai2: sai2grp {
                        fsl,pins = <
                                MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK        0x17088
                                MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC        0x17088
                                MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA     0x11088
                                MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA        0x11088
                                MX6UL_PAD_JTAG_TMS__SAI2_MCLK           0x17088
                                MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04      0x17059
                    >;
                };


                pinctrl_uart1: uart1grp {
                        fsl,pins = <
                                MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX   0x1b0b1           
                                MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX   0x1b0b1
                        >;
                };

                pinctrl_uart2: uart2grp {
                        fsl,pins = <
                                MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX   0x1b0b0         
                                MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX   0x1b0b0
                                MX6UL_PAD_UART3_TX_DATA__UART2_DCE_CTS  0x1b0b0       
                        >;
                };

                pinctrl_uart3: uart3grp {
                        fsl,pins = <        
                                MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX   0x1b0b1
                                MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX   0x1b0b1   

                        >;
                };

                pinctrl_uart4: uart4grp {
                        fsl,pins = <
                                MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX   0x1b0b0        
                                MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX   0x1b0b0
                        >;
                };

                pinctrl_uart5: uart5grp {                                               
                        fsl,pins = <   
                                MX6UL_PAD_CSI_DATA01__UART5_DCE_RX      0x1b0b1
                                MX6UL_PAD_CSI_DATA00__UART5_DCE_TX      0x1b0b1        
                        >;
                };

                pinctrl_flexcan2: flexcan2grp {
                        fsl,pins = <
                                MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX      0x1b020
                                MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX      0x1b020
                >;
                };
            
		        pinctrl_usdhc1: usdhc1grp {
                        fsl,pins = <
                                MX6UL_PAD_SD1_CMD__USDHC1_CMD           0x17059               
                                MX6UL_PAD_SD1_CLK__USDHC1_CLK           0x10059               
                                MX6UL_PAD_SD1_DATA0__USDHC1_DATA0       0x17059
                                MX6UL_PAD_SD1_DATA1__USDHC1_DATA1       0x17059
                                MX6UL_PAD_SD1_DATA2__USDHC1_DATA2       0x17059
                                MX6UL_PAD_SD1_DATA3__USDHC1_DATA3       0x17059   
                                MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */                                     
                        >;
                };

                pinctrl_usdhc2: usdhc2grp {
                        fsl,pins = <
                                MX6UL_PAD_NAND_RE_B__USDHC2_CLK         0x10069
                                MX6UL_PAD_NAND_WE_B__USDHC2_CMD         0x17059
                                MX6UL_PAD_NAND_DATA00__USDHC2_DATA0     0x17059
                                MX6UL_PAD_NAND_DATA01__USDHC2_DATA1     0x17059
                                MX6UL_PAD_NAND_DATA02__USDHC2_DATA2     0x17059
                                MX6UL_PAD_NAND_DATA03__USDHC2_DATA3     0x17059
                                MX6UL_PAD_NAND_DATA04__USDHC2_DATA4     0x17059
                                MX6UL_PAD_NAND_DATA05__USDHC2_DATA5     0x17059
                                MX6UL_PAD_NAND_DATA06__USDHC2_DATA6     0x17059
                                MX6UL_PAD_NAND_DATA07__USDHC2_DATA7     0x17059

                        >;
                };
};


