Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_4bit
Compiling module xil_defaultlib.PP
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.cla_adder_8bit
Compiling module xil_defaultlib.top_level_multiplier
Compiling module xil_defaultlib.tb_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_behav
