<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab5-2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="b2s.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="b2s.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="b2s.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="b2s.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="b2s.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="b2s.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="b2s.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="b2s.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="b2s.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="b2s.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="b2s.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="b2s.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="b2s.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="b2s.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="b2s.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="b2s.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="b2s.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="b2s.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="b2s.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="b2s.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="b2s.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="b2s.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="b2s.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="b2s.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="b2s.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="b2s_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="b2s_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="b2s_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="b2s_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="b2s_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="b2s_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="b2s_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="b2s_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="b2s_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="b2s_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="b2s_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="b2s_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="b2s_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="b2s_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="b2s_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1602141878" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1602141878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602142180" xil_pn:in_ck="2201754804542078" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-757638880858654091" xil_pn:start_ts="1602142178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="b2s.vf"/>
    </transform>
    <transform xil_pn:end_ts="1602141881" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5673571813573385012" xil_pn:start_ts="1602141881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602141881" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1602141881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602141881" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6361643238877930313" xil_pn:start_ts="1602141881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602141881" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1602141881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602141881" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7326123065633029546" xil_pn:start_ts="1602141881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602142531" xil_pn:in_ck="3898751409" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6700694746152021044" xil_pn:start_ts="1602142524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="b2s.jhd"/>
      <outfile xil_pn:name="b2s.lso"/>
      <outfile xil_pn:name="b2s.ngc"/>
      <outfile xil_pn:name="b2s.ngr"/>
      <outfile xil_pn:name="b2s.prj"/>
      <outfile xil_pn:name="b2s.stx"/>
      <outfile xil_pn:name="b2s.syr"/>
      <outfile xil_pn:name="b2s.xst"/>
      <outfile xil_pn:name="b2s_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1602142532" xil_pn:in_ck="-1242355947777720467" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3734212952590345" xil_pn:start_ts="1602142532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602142539" xil_pn:in_ck="-3112902847558790822" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="268118394709735565" xil_pn:start_ts="1602142532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="b2s.bld"/>
      <outfile xil_pn:name="b2s.ngd"/>
      <outfile xil_pn:name="b2s_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1602142551" xil_pn:in_ck="-221554473627356293" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1602142539">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="b2s.pcf"/>
      <outfile xil_pn:name="b2s_map.map"/>
      <outfile xil_pn:name="b2s_map.mrp"/>
      <outfile xil_pn:name="b2s_map.ncd"/>
      <outfile xil_pn:name="b2s_map.ngm"/>
      <outfile xil_pn:name="b2s_map.xrpt"/>
      <outfile xil_pn:name="b2s_summary.xml"/>
      <outfile xil_pn:name="b2s_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1602142561" xil_pn:in_ck="7578112086307104436" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1602142551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="b2s.ncd"/>
      <outfile xil_pn:name="b2s.pad"/>
      <outfile xil_pn:name="b2s.par"/>
      <outfile xil_pn:name="b2s.ptwx"/>
      <outfile xil_pn:name="b2s.unroutes"/>
      <outfile xil_pn:name="b2s.xpi"/>
      <outfile xil_pn:name="b2s_pad.csv"/>
      <outfile xil_pn:name="b2s_pad.txt"/>
      <outfile xil_pn:name="b2s_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1602142574" xil_pn:in_ck="128658787786" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1602142567">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="b2s.bgn"/>
      <outfile xil_pn:name="b2s.bit"/>
      <outfile xil_pn:name="b2s.drc"/>
      <outfile xil_pn:name="b2s.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1602142561" xil_pn:in_ck="5502085715323869815" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1602142557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="b2s.twr"/>
      <outfile xil_pn:name="b2s.twx"/>
    </transform>
  </transforms>

</generated_project>
