# UVM Verification Environment for UART IP

![Status](https://img.shields.io/badge/Status-Completed-green)
![Language](https://img.shields.io/badge/Language-SystemVerilog%2FVerilog-blue)
![Framework](https://img.shields.io/badge/Framework-UVM-orange)

## ðŸ“– é¡¹ç›®ç®€ä»‹ (Introduction)

æœ¬é¡¹ç›®æ˜¯ä¸€ä¸ªåŸºäºŽ **UVM (Universal Verification Methodology)** æ­å»ºçš„éªŒè¯çŽ¯å¢ƒï¼Œç”¨äºŽéªŒè¯ **UART (Universal Asynchronous Receiver/Transmitter)** IP æ ¸çš„åŠŸèƒ½ã€‚

è¯¥çŽ¯å¢ƒé‡‡ç”¨äº† **åŒ Agent æž¶æž„ (Dual-Agent Architecture)**ï¼Œèƒ½å¤Ÿå®Œæ•´è¦†ç›– UART çš„å‘é€ (TX) å’ŒæŽ¥æ”¶ (RX) åŠŸèƒ½ï¼Œå¹¶å®žçŽ°äº†è‡ªåŠ¨åŒ–çš„æ•°æ®æ¯”å¯¹ (Scoreboard) å’Œ è¦†ç›–çŽ‡æ”¶é›†ã€‚

### ðŸ”‘ å…³é”®ç‰¹æ€§ (Key Features)

* **åŒ Agent æž¶æž„**:
    * `Host Agent`: æ¨¡æ‹Ÿ CPU è¡Œä¸ºï¼Œé©±åŠ¨ `tx_start/tx_data` ç­‰æŽ§åˆ¶ä¿¡å·ï¼ŒéªŒè¯ IP çš„ TX é€šè·¯ã€‚
    * `UART Agent`: æ¨¡æ‹Ÿå¤–éƒ¨ä¸²å£è®¾å¤‡ï¼Œé©±åŠ¨ `uart_rx` ä¸²è¡Œä¿¡å·ï¼ŒéªŒè¯ IP çš„ RX é€šè·¯ã€‚
* **è‡ªæ£€æœºåˆ¶ (Self-Checking)**: é›†æˆ `Scoreboard`ï¼Œåˆ©ç”¨ Reference Model (Queue) è‡ªåŠ¨æ¯”å¯¹æœŸæœ›æ•°æ®ä¸Žå®žé™…æ•°æ®ã€‚
* **å¤šåœºæ™¯æµ‹è¯•**: åŒ…å« Sanity Test (å†’çƒŸæµ‹è¯•), Loopback Test (å›žçŽ¯æµ‹è¯•), Random Test (éšæœºæµ‹è¯•) ç­‰ã€‚
* **è‡ªåŠ¨åŒ–è„šæœ¬**: æä¾› `Makefile` æ”¯æŒä¸€é”®ç¼–è¯‘ã€ä»¿çœŸå’Œæ‰“å¼€æ³¢å½¢ã€‚

---

## ðŸ—ï¸ éªŒè¯æž¶æž„ (Verification Architecture)



```mermaid
graph TD
    Test --> Env
    Env --> Host_Agent
    Env --> UART_Agent
    Env --> Scoreboard
    
    Host_Agent -- Drive Input --> DUT(UART IP)
    UART_Agent -- Drive RX Line --> DUT
    
    DUT -- TX Line --> UART_Agent
    DUT -- Output Data --> Host_Agent
    
    Host_Agent -- Monitor --> Scoreboard
    UART_Agent -- Monitor --> Scoreboard
