var group__spixfc__registers =
[
    [ "Register Offsets", "group__SPIXFC__Register__Offsets.html", "group__SPIXFC__Register__Offsets" ],
    [ "SPIXFC_CONFIG", "group__SPIXFC__CONFIG.html", "group__SPIXFC__CONFIG" ],
    [ "SPIXFC_SS_POL", "group__SPIXFC__SS__POL.html", "group__SPIXFC__SS__POL" ],
    [ "SPIXFC_GEN_CTRL", "group__SPIXFC__GEN__CTRL.html", "group__SPIXFC__GEN__CTRL" ],
    [ "SPIXFC_FIFO_CTRL", "group__SPIXFC__FIFO__CTRL.html", "group__SPIXFC__FIFO__CTRL" ],
    [ "SPIXFC_SPCTRL", "group__SPIXFC__SPCTRL.html", "group__SPIXFC__SPCTRL" ],
    [ "SPIXFC_INTFL", "group__SPIXFC__INTFL.html", "group__SPIXFC__INTFL" ],
    [ "SPIXFC_INTEN", "group__SPIXFC__INTEN.html", "group__SPIXFC__INTEN" ],
    [ "mxc_spixfc_regs_t", "structmxc__spixfc__regs__t.html", [
      [ "config", "structmxc__spixfc__regs__t.html#a9c26dce1736f1e91cfcb9f84b10090f7", null ],
      [ "ss_pol", "structmxc__spixfc__regs__t.html#a9aa0d0b2d1502d48acae87caa4d0cf42", null ],
      [ "gen_ctrl", "structmxc__spixfc__regs__t.html#a8e0da2cd9d0235b9b068e3ed43b89662", null ],
      [ "fifo_ctrl", "structmxc__spixfc__regs__t.html#a3a558d490dc5854ea9bcd4f48185fce0", null ],
      [ "spctrl", "structmxc__spixfc__regs__t.html#a1d4090f49a3cdf7c021ef0e2f378ae00", null ],
      [ "intfl", "structmxc__spixfc__regs__t.html#a4c87b0a4aa8969293067bcdeee7ef445", null ],
      [ "inten", "structmxc__spixfc__regs__t.html#afa8f13d9d0ee33dc3ef0d427e5229f61", null ]
    ] ]
];