

================================================================
== Vitis HLS Report for 'hart'
================================================================
* Date:           Tue Apr 16 19:24:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.307 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                           |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_OP_AL_32I_fu_229  |OP_AL_32I  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +---------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     422|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|    1548|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     106|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|    2076|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------+---------+----+---+------+-----+
    |          Instance         |   Module  | BRAM_18K| DSP| FF|  LUT | URAM|
    +---------------------------+-----------+---------+----+---+------+-----+
    |call_ret_OP_AL_32I_fu_229  |OP_AL_32I  |        0|   0|  0|  1548|    0|
    +---------------------------+-----------+---------+----+---+------+-----+
    |Total                      |           |        0|   0|  0|  1548|    0|
    +---------------------------+-----------+---------+----+---+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln32_fu_423_p2        |         +|   0|  0|   39|          32|           4|
    |grp_fu_240_p2             |         +|   0|  0|   39|          32|           3|
    |p_Val2_s_fu_399_p2        |         +|   0|  0|   39|          32|          32|
    |res_result_V_3_fu_416_p2  |         +|   0|  0|   39|          32|          32|
    |icmp_ln1019_fu_545_p2     |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln1023_fu_526_p2     |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln1027_1_fu_455_p2   |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln1027_fu_507_p2     |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln1035_fu_488_p2     |      icmp|   0|  0|   20|          32|          32|
    |mdf_V_1_fu_532_p3         |    select|   0|  0|   13|           1|          13|
    |mdf_V_2_fu_513_p3         |    select|   0|  0|   13|           1|          13|
    |mdf_V_3_fu_494_p3         |    select|   0|  0|   13|           1|          13|
    |mdf_V_4_fu_475_p3         |    select|   0|  0|   14|           1|          14|
    |mdf_V_fu_551_p3           |    select|   0|  0|   13|           1|          13|
    |res_result_V_2_fu_429_p2  |       shl|   0|  0|  100|          32|          32|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  422|         325|         329|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_agg_result_result_0_phi_fu_131_p22  |  37|          7|   32|        224|
    |ap_phi_mux_phi_ln46_1_phi_fu_195_p22           |  20|          4|    1|          4|
    |ap_phi_mux_phi_ln46_phi_fu_164_p22             |  49|          9|   32|        288|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 106|         20|   65|        516|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|          hart|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|          hart|  return value|
|ap_return_2  |  out|    1|  ap_ctrl_hs|          hart|  return value|
|inst         |   in|   32|     ap_none|          inst|        scalar|
|pc           |   in|   32|     ap_none|            pc|        scalar|
|op1          |   in|   32|     ap_none|           op1|        scalar|
|op2          |   in|   32|     ap_none|           op2|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.30>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%op2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op2"   --->   Operation 2 'read' 'op2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%op1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op1"   --->   Operation 3 'read' 'op1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%pc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pc"   --->   Operation 4 'read' 'pc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%inst_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inst"   --->   Operation 5 'read' 'inst_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%opcode_V = trunc i32 %inst_read"   --->   Operation 6 'trunc' 'opcode_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%func3_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %inst_read, i32 12, i32 14"   --->   Operation 7 'partselect' 'func3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%agg_tmp6 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %inst_read, i32 25, i32 31"   --->   Operation 8 'partselect' 'agg_tmp6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%imm_31_12 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %inst_read, i32 12, i32 31"   --->   Operation 9 'partselect' 'imm_31_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i20 %imm_31_12" [hart.cpp:22]   --->   Operation 10 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 31"   --->   Operation 11 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 7"   --->   Operation 12 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v2_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %inst_read, i32 25, i32 30"   --->   Operation 13 'partselect' 'v2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v2_V = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %inst_read, i32 8, i32 11"   --->   Operation 14 'partselect' 'v2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_V_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1, i1 %p_Result_s, i1 %p_Result_2, i6 %v2_V_1, i4 %v2_V, i1 0"   --->   Operation 15 'bitconcatenate' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v2_V_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inst_read, i32 12, i32 19"   --->   Operation 16 'partselect' 'v2_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 20"   --->   Operation 17 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v2_V_2 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %inst_read, i32 21, i32 30"   --->   Operation 18 'partselect' 'v2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_V_4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i1.i8.i1.i10.i1, i1 %p_Result_s, i8 %v2_V_4, i1 %p_Result_3, i10 %v2_V_2, i1 0"   --->   Operation 19 'bitconcatenate' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1669 = sext i21 %r_V_4"   --->   Operation 20 'sext' 'sext_ln1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%switch_ln29 = switch i7 %opcode_V, void %sw.default, i7 99, void %sw.bb, i7 55, void %sw.bb41, i7 23, void %sw.bb44, i7 111, void %sw.bb52, i7 103, void %sw.bb58" [hart.cpp:29]   --->   Operation 21 'switch' 'switch_ln29' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 22 [1/1] (0.95ns)   --->   "%res_next_pc_V_1 = add i32 %pc_read, i32 4" [hart.cpp:35]   --->   Operation 22 'add' 'res_next_pc_V_1' <Predicate = (opcode_V == 103)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %inst_read, i32 20, i32 31"   --->   Operation 23 'partselect' 'p_Result_4' <Predicate = (opcode_V == 103)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i12 %p_Result_4"   --->   Operation 24 'zext' 'zext_ln628' <Predicate = (opcode_V == 103)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.95ns)   --->   "%p_Val2_s = add i32 %zext_ln628, i32 %op1_read"   --->   Operation 25 'add' 'p_Val2_s' <Predicate = (opcode_V == 103)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_5 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %p_Val2_s, i32 0, i1 0"   --->   Operation 26 'bitset' 'p_Result_5' <Predicate = (opcode_V == 103)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%br_ln39 = br void %sw.epilog" [hart.cpp:39]   --->   Operation 27 'br' 'br_ln39' <Predicate = (opcode_V == 103)> <Delay = 0.71>
ST_1 : Operation 28 [1/1] (0.95ns)   --->   "%res_next_pc_V = add i32 %pc_read, i32 4" [hart.cpp:33]   --->   Operation 28 'add' 'res_next_pc_V' <Predicate = (opcode_V == 111)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.95ns)   --->   "%res_result_V_3 = add i32 %sext_ln1669, i32 %pc_read"   --->   Operation 29 'add' 'res_result_V_3' <Predicate = (opcode_V == 111)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.71ns)   --->   "%br_ln33 = br void %sw.epilog" [hart.cpp:33]   --->   Operation 30 'br' 'br_ln33' <Predicate = (opcode_V == 111)> <Delay = 0.71>
ST_1 : Operation 31 [1/1] (0.95ns)   --->   "%add_ln32 = add i32 %pc_read, i32 12" [hart.cpp:32]   --->   Operation 31 'add' 'add_ln32' <Predicate = (opcode_V == 23)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.18ns)   --->   "%res_result_V_2 = shl i32 %sext_ln22, i32 %add_ln32" [hart.cpp:32]   --->   Operation 32 'shl' 'res_result_V_2' <Predicate = (opcode_V == 23)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.71ns)   --->   "%br_ln32 = br void %sw.epilog" [hart.cpp:32]   --->   Operation 33 'br' 'br_ln32' <Predicate = (opcode_V == 23)> <Delay = 0.71>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %inst_read, i32 12, i32 31" [hart.cpp:31]   --->   Operation 34 'partselect' 'tmp' <Predicate = (opcode_V == 55)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%res_result_V_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp, i12 0" [hart.cpp:31]   --->   Operation 35 'bitconcatenate' 'res_result_V_1' <Predicate = (opcode_V == 55)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.71ns)   --->   "%br_ln31 = br void %sw.epilog" [hart.cpp:31]   --->   Operation 36 'br' 'br_ln31' <Predicate = (opcode_V == 55)> <Delay = 0.71>
ST_1 : Operation 37 [1/1] (0.71ns)   --->   "%switch_ln8 = switch i3 %func3_V, void %sw.epilog, i3 0, void %sw.bb.i, i3 1, void %sw.bb2.i, i3 4, void %sw.bb8.i, i3 5, void %sw.bb14.i, i3 6, void %sw.bb20.i" [OP_AL_B.cpp:8]   --->   Operation 37 'switch' 'switch_ln8' <Predicate = (opcode_V == 99)> <Delay = 0.71>
ST_1 : Operation 38 [1/1] (1.05ns)   --->   "%icmp_ln1027_1 = icmp_ult  i32 %op1_read, i32 %op2_read"   --->   Operation 38 'icmp' 'icmp_ln1027_1' <Predicate = (opcode_V == 99 & func3_V == 6)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i1.i6.i4.i2, i1 %p_Result_s, i1 %p_Result_2, i6 %v2_V_1, i4 %v2_V, i2 0"   --->   Operation 39 'bitconcatenate' 'r_V' <Predicate = (opcode_V == 99 & func3_V == 6 & icmp_ln1027_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%mdf_V_4 = select i1 %icmp_ln1027_1, i14 %r_V, i14 4" [OP_AL_B.cpp:13]   --->   Operation 40 'select' 'mdf_V_4' <Predicate = (opcode_V == 99 & func3_V == 6)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln5_4 = sext i14 %mdf_V_4" [OP_AL_B.cpp:5]   --->   Operation 41 'sext' 'sext_ln5_4' <Predicate = (opcode_V == 99 & func3_V == 6)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.71ns)   --->   "%br_ln13 = br void %sw.epilog" [OP_AL_B.cpp:13]   --->   Operation 42 'br' 'br_ln13' <Predicate = (opcode_V == 99 & func3_V == 6)> <Delay = 0.71>
ST_1 : Operation 43 [1/1] (1.05ns)   --->   "%icmp_ln1035 = icmp_sgt  i32 %op2_read, i32 %op1_read"   --->   Operation 43 'icmp' 'icmp_ln1035' <Predicate = (opcode_V == 99 & func3_V == 5)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%mdf_V_3 = select i1 %icmp_ln1035, i13 %r_V_3, i13 4" [OP_AL_B.cpp:12]   --->   Operation 44 'select' 'mdf_V_3' <Predicate = (opcode_V == 99 & func3_V == 5)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln5_3 = sext i13 %mdf_V_3" [OP_AL_B.cpp:5]   --->   Operation 45 'sext' 'sext_ln5_3' <Predicate = (opcode_V == 99 & func3_V == 5)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.71ns)   --->   "%br_ln12 = br void %sw.epilog" [OP_AL_B.cpp:12]   --->   Operation 46 'br' 'br_ln12' <Predicate = (opcode_V == 99 & func3_V == 5)> <Delay = 0.71>
ST_1 : Operation 47 [1/1] (1.05ns)   --->   "%icmp_ln1027 = icmp_slt  i32 %op1_read, i32 %op2_read"   --->   Operation 47 'icmp' 'icmp_ln1027' <Predicate = (opcode_V == 99 & func3_V == 4)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%mdf_V_2 = select i1 %icmp_ln1027, i13 %r_V_3, i13 4" [OP_AL_B.cpp:11]   --->   Operation 48 'select' 'mdf_V_2' <Predicate = (opcode_V == 99 & func3_V == 4)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln5_2 = sext i13 %mdf_V_2" [OP_AL_B.cpp:5]   --->   Operation 49 'sext' 'sext_ln5_2' <Predicate = (opcode_V == 99 & func3_V == 4)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.71ns)   --->   "%br_ln11 = br void %sw.epilog" [OP_AL_B.cpp:11]   --->   Operation 50 'br' 'br_ln11' <Predicate = (opcode_V == 99 & func3_V == 4)> <Delay = 0.71>
ST_1 : Operation 51 [1/1] (1.05ns)   --->   "%icmp_ln1023 = icmp_ne  i32 %op1_read, i32 %op2_read"   --->   Operation 51 'icmp' 'icmp_ln1023' <Predicate = (opcode_V == 99 & func3_V == 1)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%mdf_V_1 = select i1 %icmp_ln1023, i13 %r_V_3, i13 4" [OP_AL_B.cpp:10]   --->   Operation 52 'select' 'mdf_V_1' <Predicate = (opcode_V == 99 & func3_V == 1)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln5_1 = sext i13 %mdf_V_1" [OP_AL_B.cpp:5]   --->   Operation 53 'sext' 'sext_ln5_1' <Predicate = (opcode_V == 99 & func3_V == 1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.71ns)   --->   "%br_ln10 = br void %sw.epilog" [OP_AL_B.cpp:10]   --->   Operation 54 'br' 'br_ln10' <Predicate = (opcode_V == 99 & func3_V == 1)> <Delay = 0.71>
ST_1 : Operation 55 [1/1] (1.05ns)   --->   "%icmp_ln1019 = icmp_eq  i32 %op1_read, i32 %op2_read"   --->   Operation 55 'icmp' 'icmp_ln1019' <Predicate = (opcode_V == 99 & func3_V == 0)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%mdf_V = select i1 %icmp_ln1019, i13 %r_V_3, i13 4" [OP_AL_B.cpp:9]   --->   Operation 56 'select' 'mdf_V' <Predicate = (opcode_V == 99 & func3_V == 0)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i13 %mdf_V" [OP_AL_B.cpp:5]   --->   Operation 57 'sext' 'sext_ln5' <Predicate = (opcode_V == 99 & func3_V == 0)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.71ns)   --->   "%br_ln9 = br void %sw.epilog" [OP_AL_B.cpp:9]   --->   Operation 58 'br' 'br_ln9' <Predicate = (opcode_V == 99 & func3_V == 0)> <Delay = 0.71>
ST_1 : Operation 59 [1/1] (3.59ns)   --->   "%call_ret = call i33 @OP_AL_32I, i7 %opcode_V, i7 %agg_tmp6, i3 %func3_V, i32 %op1_read, i32 %op2_read" [hart.cpp:42]   --->   Operation 59 'call' 'call_ret' <Predicate = (opcode_V != 99 & opcode_V != 55 & opcode_V != 23 & opcode_V != 111 & opcode_V != 103)> <Delay = 3.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%res_result_V = extractvalue i33 %call_ret" [hart.cpp:42]   --->   Operation 60 'extractvalue' 'res_result_V' <Predicate = (opcode_V != 99 & opcode_V != 55 & opcode_V != 23 & opcode_V != 111 & opcode_V != 103)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%res_valid_V = extractvalue i33 %call_ret" [hart.cpp:42]   --->   Operation 61 'extractvalue' 'res_valid_V' <Predicate = (opcode_V != 99 & opcode_V != 55 & opcode_V != 23 & opcode_V != 111 & opcode_V != 103)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.71ns)   --->   "%br_ln42 = br void %sw.epilog" [hart.cpp:42]   --->   Operation 62 'br' 'br_ln42' <Predicate = (opcode_V != 99 & opcode_V != 55 & opcode_V != 23 & opcode_V != 111 & opcode_V != 103)> <Delay = 0.71>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%agg_result_result_0 = phi i32 %res_result_V, void %sw.default, i32 %p_Result_5, void %sw.bb58, i32 %res_result_V_3, void %sw.bb52, i32 %res_result_V_2, void %sw.bb44, i32 %res_result_V_1, void %sw.bb41, i32 0, void %sw.bb, i32 0, void %sw.bb20.i, i32 0, void %sw.bb14.i, i32 0, void %sw.bb8.i, i32 0, void %sw.bb2.i, i32 0, void %sw.bb.i"   --->   Operation 63 'phi' 'agg_result_result_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%phi_ln46 = phi i32 4, void %sw.default, i32 %res_next_pc_V_1, void %sw.bb58, i32 %res_next_pc_V, void %sw.bb52, i32 0, void %sw.bb44, i32 0, void %sw.bb41, i32 0, void %sw.bb, i32 %sext_ln5_4, void %sw.bb20.i, i32 %sext_ln5_3, void %sw.bb14.i, i32 %sext_ln5_2, void %sw.bb8.i, i32 %sext_ln5_1, void %sw.bb2.i, i32 %sext_ln5, void %sw.bb.i"   --->   Operation 64 'phi' 'phi_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%phi_ln46_1 = phi i1 %res_valid_V, void %sw.default, i1 0, void %sw.bb58, i1 0, void %sw.bb52, i1 1, void %sw.bb44, i1 1, void %sw.bb41, i1 1, void %sw.bb, i1 0, void %sw.bb20.i, i1 0, void %sw.bb14.i, i1 0, void %sw.bb8.i, i1 0, void %sw.bb2.i, i1 0, void %sw.bb.i"   --->   Operation 65 'phi' 'phi_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mrv = insertvalue i65 <undef>, i32 %agg_result_result_0" [hart.cpp:46]   --->   Operation 66 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i65 %mrv, i32 %phi_ln46" [hart.cpp:46]   --->   Operation 67 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i65 %mrv_1, i1 %phi_ln46_1" [hart.cpp:46]   --->   Operation 68 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln46 = ret i65 %mrv_2" [hart.cpp:46]   --->   Operation 69 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inst]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op2_read            (read          ) [ 00]
op1_read            (read          ) [ 00]
pc_read             (read          ) [ 00]
inst_read           (read          ) [ 00]
opcode_V            (trunc         ) [ 01]
func3_V             (partselect    ) [ 01]
agg_tmp6            (partselect    ) [ 00]
imm_31_12           (partselect    ) [ 00]
sext_ln22           (sext          ) [ 00]
p_Result_s          (bitselect     ) [ 00]
p_Result_2          (bitselect     ) [ 00]
v2_V_1              (partselect    ) [ 00]
v2_V                (partselect    ) [ 00]
r_V_3               (bitconcatenate) [ 00]
v2_V_4              (partselect    ) [ 00]
p_Result_3          (bitselect     ) [ 00]
v2_V_2              (partselect    ) [ 00]
r_V_4               (bitconcatenate) [ 00]
sext_ln1669         (sext          ) [ 00]
switch_ln29         (switch        ) [ 00]
res_next_pc_V_1     (add           ) [ 00]
p_Result_4          (partselect    ) [ 00]
zext_ln628          (zext          ) [ 00]
p_Val2_s            (add           ) [ 00]
p_Result_5          (bitset        ) [ 00]
br_ln39             (br            ) [ 00]
res_next_pc_V       (add           ) [ 00]
res_result_V_3      (add           ) [ 00]
br_ln33             (br            ) [ 00]
add_ln32            (add           ) [ 00]
res_result_V_2      (shl           ) [ 00]
br_ln32             (br            ) [ 00]
tmp                 (partselect    ) [ 00]
res_result_V_1      (bitconcatenate) [ 00]
br_ln31             (br            ) [ 00]
switch_ln8          (switch        ) [ 00]
icmp_ln1027_1       (icmp          ) [ 01]
r_V                 (bitconcatenate) [ 00]
mdf_V_4             (select        ) [ 00]
sext_ln5_4          (sext          ) [ 00]
br_ln13             (br            ) [ 00]
icmp_ln1035         (icmp          ) [ 00]
mdf_V_3             (select        ) [ 00]
sext_ln5_3          (sext          ) [ 00]
br_ln12             (br            ) [ 00]
icmp_ln1027         (icmp          ) [ 00]
mdf_V_2             (select        ) [ 00]
sext_ln5_2          (sext          ) [ 00]
br_ln11             (br            ) [ 00]
icmp_ln1023         (icmp          ) [ 00]
mdf_V_1             (select        ) [ 00]
sext_ln5_1          (sext          ) [ 00]
br_ln10             (br            ) [ 00]
icmp_ln1019         (icmp          ) [ 00]
mdf_V               (select        ) [ 00]
sext_ln5            (sext          ) [ 00]
br_ln9              (br            ) [ 00]
call_ret            (call          ) [ 00]
res_result_V        (extractvalue  ) [ 00]
res_valid_V         (extractvalue  ) [ 00]
br_ln42             (br            ) [ 00]
agg_result_result_0 (phi           ) [ 00]
phi_ln46            (phi           ) [ 00]
phi_ln46_1          (phi           ) [ 00]
mrv                 (insertvalue   ) [ 00]
mrv_1               (insertvalue   ) [ 00]
mrv_2               (insertvalue   ) [ 00]
ret_ln46            (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inst"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="op2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i1.i8.i1.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i20.i12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i1.i1.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OP_AL_32I"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="op2_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op2_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="op1_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op1_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="pc_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pc_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="inst_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inst_read/1 "/>
</bind>
</comp>

<comp id="128" class="1005" name="agg_result_result_0_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_result_0 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="agg_result_result_0_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="32" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="4" bw="32" slack="0"/>
<pin id="137" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="32" slack="0"/>
<pin id="139" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="8" bw="32" slack="0"/>
<pin id="141" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="10" bw="1" slack="0"/>
<pin id="143" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="12" bw="1" slack="0"/>
<pin id="145" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="14" bw="1" slack="0"/>
<pin id="147" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="16" bw="1" slack="0"/>
<pin id="149" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="18" bw="1" slack="0"/>
<pin id="151" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="20" bw="1" slack="0"/>
<pin id="153" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_result_0/1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="phi_ln46_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln46 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="phi_ln46_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="4" bw="32" slack="0"/>
<pin id="170" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="1" slack="0"/>
<pin id="172" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="8" bw="1" slack="0"/>
<pin id="174" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="10" bw="1" slack="0"/>
<pin id="176" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="12" bw="14" slack="0"/>
<pin id="178" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="14" bw="13" slack="0"/>
<pin id="180" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="16" bw="13" slack="0"/>
<pin id="182" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="18" bw="13" slack="0"/>
<pin id="184" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="20" bw="13" slack="0"/>
<pin id="186" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln46/1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="phi_ln46_1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln46_1 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="phi_ln46_1_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="4" bw="1" slack="0"/>
<pin id="201" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="1" slack="0"/>
<pin id="203" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="8" bw="1" slack="0"/>
<pin id="205" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="10" bw="1" slack="0"/>
<pin id="207" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="12" bw="1" slack="0"/>
<pin id="209" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="14" bw="1" slack="0"/>
<pin id="211" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="16" bw="1" slack="0"/>
<pin id="213" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="18" bw="1" slack="0"/>
<pin id="215" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="20" bw="1" slack="0"/>
<pin id="217" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="22" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln46_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="call_ret_OP_AL_32I_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="33" slack="0"/>
<pin id="231" dir="0" index="1" bw="7" slack="0"/>
<pin id="232" dir="0" index="2" bw="7" slack="0"/>
<pin id="233" dir="0" index="3" bw="3" slack="0"/>
<pin id="234" dir="0" index="4" bw="32" slack="0"/>
<pin id="235" dir="0" index="5" bw="32" slack="0"/>
<pin id="236" dir="1" index="6" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_next_pc_V_1/1 res_next_pc_V/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="opcode_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="opcode_V/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="func3_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="0" index="3" bw="5" slack="0"/>
<pin id="258" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="func3_V/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="agg_tmp6_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="agg_tmp6/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="imm_31_12_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="20" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="0" index="3" bw="6" slack="0"/>
<pin id="280" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imm_31_12/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sext_ln22_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="20" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_Result_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="6" slack="0"/>
<pin id="293" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_Result_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="4" slack="0"/>
<pin id="301" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="v2_V_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="6" slack="0"/>
<pin id="309" dir="0" index="3" bw="6" slack="0"/>
<pin id="310" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v2_V_1/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="v2_V_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="0" index="3" bw="5" slack="0"/>
<pin id="320" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v2_V/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="r_V_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="13" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="0" index="3" bw="6" slack="0"/>
<pin id="330" dir="0" index="4" bw="4" slack="0"/>
<pin id="331" dir="0" index="5" bw="1" slack="0"/>
<pin id="332" dir="1" index="6" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="v2_V_4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="5" slack="0"/>
<pin id="343" dir="0" index="3" bw="6" slack="0"/>
<pin id="344" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v2_V_4/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_Result_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="6" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="v2_V_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="0"/>
<pin id="361" dir="0" index="3" bw="6" slack="0"/>
<pin id="362" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v2_V_2/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="r_V_4_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="21" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="8" slack="0"/>
<pin id="371" dir="0" index="3" bw="1" slack="0"/>
<pin id="372" dir="0" index="4" bw="10" slack="0"/>
<pin id="373" dir="0" index="5" bw="1" slack="0"/>
<pin id="374" dir="1" index="6" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln1669_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="21" slack="0"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1669/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="p_Result_4_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="0" index="3" bw="6" slack="0"/>
<pin id="390" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln628_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Val2_s_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_Result_5_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="0" index="3" bw="1" slack="0"/>
<pin id="410" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="res_result_V_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="21" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_result_V_3/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln32_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="5" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="res_result_V_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="20" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="res_result_V_2/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="20" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="0" index="3" bw="6" slack="0"/>
<pin id="441" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="res_result_V_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="20" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_result_V_1/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln1027_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_1/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="r_V_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="14" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="0" index="3" bw="6" slack="0"/>
<pin id="466" dir="0" index="4" bw="4" slack="0"/>
<pin id="467" dir="0" index="5" bw="1" slack="0"/>
<pin id="468" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="mdf_V_4_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="14" slack="0"/>
<pin id="478" dir="0" index="2" bw="14" slack="0"/>
<pin id="479" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mdf_V_4/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln5_4_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="14" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_4/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln1035_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="mdf_V_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="13" slack="0"/>
<pin id="497" dir="0" index="2" bw="13" slack="0"/>
<pin id="498" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mdf_V_3/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln5_3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="13" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_3/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln1027_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="mdf_V_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="13" slack="0"/>
<pin id="516" dir="0" index="2" bw="13" slack="0"/>
<pin id="517" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mdf_V_2/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln5_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="13" slack="0"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_2/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln1023_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1023/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="mdf_V_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="13" slack="0"/>
<pin id="535" dir="0" index="2" bw="13" slack="0"/>
<pin id="536" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mdf_V_1/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sext_ln5_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="13" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_1/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln1019_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="mdf_V_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="13" slack="0"/>
<pin id="554" dir="0" index="2" bw="13" slack="0"/>
<pin id="555" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mdf_V/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sext_ln5_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="13" slack="0"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="res_result_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="33" slack="0"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_result_V/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="res_valid_V_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="33" slack="0"/>
<pin id="571" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_valid_V/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="mrv_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="65" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="mrv_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="65" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="mrv_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="65" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="65" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="155"><net_src comp="70" pin="0"/><net_sink comp="131" pin=10"/></net>

<net id="156"><net_src comp="70" pin="0"/><net_sink comp="131" pin=12"/></net>

<net id="157"><net_src comp="70" pin="0"/><net_sink comp="131" pin=14"/></net>

<net id="158"><net_src comp="70" pin="0"/><net_sink comp="131" pin=16"/></net>

<net id="159"><net_src comp="70" pin="0"/><net_sink comp="131" pin=18"/></net>

<net id="160"><net_src comp="70" pin="0"/><net_sink comp="131" pin=20"/></net>

<net id="188"><net_src comp="64" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="189"><net_src comp="96" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="190"><net_src comp="96" pin="0"/><net_sink comp="164" pin=8"/></net>

<net id="191"><net_src comp="70" pin="0"/><net_sink comp="164" pin=10"/></net>

<net id="219"><net_src comp="98" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="220"><net_src comp="98" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="221"><net_src comp="100" pin="0"/><net_sink comp="195" pin=6"/></net>

<net id="222"><net_src comp="100" pin="0"/><net_sink comp="195" pin=8"/></net>

<net id="223"><net_src comp="100" pin="0"/><net_sink comp="195" pin=10"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="195" pin=12"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="195" pin=14"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="195" pin=16"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="195" pin=18"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="195" pin=20"/></net>

<net id="237"><net_src comp="94" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="110" pin="2"/><net_sink comp="229" pin=4"/></net>

<net id="239"><net_src comp="104" pin="2"/><net_sink comp="229" pin=5"/></net>

<net id="244"><net_src comp="116" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="64" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="240" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="247"><net_src comp="240" pin="2"/><net_sink comp="164" pin=4"/></net>

<net id="251"><net_src comp="122" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="122" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="14" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="263"><net_src comp="253" pin="4"/><net_sink comp="229" pin=3"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="122" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="18" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="274"><net_src comp="264" pin="4"/><net_sink comp="229" pin=2"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="122" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="12" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="288"><net_src comp="275" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="24" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="122" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="122" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="122" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="18" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="30" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="122" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="34" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="36" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="333"><net_src comp="38" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="289" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="297" pin="3"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="305" pin="4"/><net_sink comp="325" pin=3"/></net>

<net id="337"><net_src comp="315" pin="4"/><net_sink comp="325" pin=4"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="325" pin=5"/></net>

<net id="345"><net_src comp="42" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="122" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="12" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="354"><net_src comp="24" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="122" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="363"><net_src comp="48" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="122" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="50" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="30" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="289" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="339" pin="4"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="349" pin="3"/><net_sink comp="367" pin=3"/></net>

<net id="379"><net_src comp="357" pin="4"/><net_sink comp="367" pin=4"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="367" pin=5"/></net>

<net id="384"><net_src comp="367" pin="6"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="66" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="122" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="46" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="20" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="398"><net_src comp="385" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="110" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="399" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="70" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="40" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="415"><net_src comp="405" pin="4"/><net_sink comp="131" pin=2"/></net>

<net id="420"><net_src comp="381" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="116" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="416" pin="2"/><net_sink comp="131" pin=4"/></net>

<net id="427"><net_src comp="116" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="12" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="285" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="435"><net_src comp="429" pin="2"/><net_sink comp="131" pin=6"/></net>

<net id="442"><net_src comp="22" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="122" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="12" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="20" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="451"><net_src comp="72" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="436" pin="4"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="74" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="454"><net_src comp="446" pin="3"/><net_sink comp="131" pin=8"/></net>

<net id="459"><net_src comp="110" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="104" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="469"><net_src comp="86" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="289" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="297" pin="3"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="305" pin="4"/><net_sink comp="461" pin=3"/></net>

<net id="473"><net_src comp="315" pin="4"/><net_sink comp="461" pin=4"/></net>

<net id="474"><net_src comp="88" pin="0"/><net_sink comp="461" pin=5"/></net>

<net id="480"><net_src comp="455" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="461" pin="6"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="90" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="164" pin=12"/></net>

<net id="492"><net_src comp="104" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="110" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="325" pin="6"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="92" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="164" pin=14"/></net>

<net id="511"><net_src comp="110" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="104" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="325" pin="6"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="92" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="513" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="164" pin=16"/></net>

<net id="530"><net_src comp="110" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="104" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="325" pin="6"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="92" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="532" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="164" pin=18"/></net>

<net id="549"><net_src comp="110" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="104" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="325" pin="6"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="92" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="551" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="164" pin=20"/></net>

<net id="567"><net_src comp="229" pin="6"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="572"><net_src comp="229" pin="6"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="578"><net_src comp="102" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="131" pin="22"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="164" pin="22"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="195" pin="22"/><net_sink comp="586" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: hart : inst | {1 }
	Port: hart : pc | {1 }
	Port: hart : op1 | {1 }
	Port: hart : op2 | {1 }
  - Chain level:
	State 1
		sext_ln22 : 1
		r_V_3 : 1
		r_V_4 : 1
		sext_ln1669 : 2
		switch_ln29 : 1
		zext_ln628 : 1
		p_Val2_s : 2
		p_Result_5 : 3
		res_result_V_3 : 3
		res_result_V_2 : 2
		res_result_V_1 : 1
		switch_ln8 : 1
		r_V : 1
		mdf_V_4 : 2
		sext_ln5_4 : 3
		mdf_V_3 : 2
		sext_ln5_3 : 3
		mdf_V_2 : 2
		sext_ln5_2 : 3
		mdf_V_1 : 2
		sext_ln5_1 : 3
		mdf_V : 2
		sext_ln5 : 3
		call_ret : 1
		res_result_V : 2
		res_valid_V : 2
		agg_result_result_0 : 4
		phi_ln46 : 4
		phi_ln46_1 : 3
		mrv : 5
		mrv_1 : 6
		mrv_2 : 7
		ret_ln46 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   call   | call_ret_OP_AL_32I_fu_229 |    65   |   1402  |
|----------|---------------------------|---------|---------|
|          |         grp_fu_240        |    0    |    39   |
|    add   |      p_Val2_s_fu_399      |    0    |    39   |
|          |   res_result_V_3_fu_416   |    0    |    39   |
|          |      add_ln32_fu_423      |    0    |    39   |
|----------|---------------------------|---------|---------|
|    shl   |   res_result_V_2_fu_429   |    0    |   100   |
|----------|---------------------------|---------|---------|
|          |    icmp_ln1027_1_fu_455   |    0    |    20   |
|          |     icmp_ln1035_fu_488    |    0    |    20   |
|   icmp   |     icmp_ln1027_fu_507    |    0    |    20   |
|          |     icmp_ln1023_fu_526    |    0    |    20   |
|          |     icmp_ln1019_fu_545    |    0    |    20   |
|----------|---------------------------|---------|---------|
|          |       mdf_V_4_fu_475      |    0    |    14   |
|          |       mdf_V_3_fu_494      |    0    |    13   |
|  select  |       mdf_V_2_fu_513      |    0    |    13   |
|          |       mdf_V_1_fu_532      |    0    |    13   |
|          |        mdf_V_fu_551       |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |    op2_read_read_fu_104   |    0    |    0    |
|   read   |    op1_read_read_fu_110   |    0    |    0    |
|          |    pc_read_read_fu_116    |    0    |    0    |
|          |   inst_read_read_fu_122   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |      opcode_V_fu_248      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       func3_V_fu_253      |    0    |    0    |
|          |      agg_tmp6_fu_264      |    0    |    0    |
|          |      imm_31_12_fu_275     |    0    |    0    |
|          |       v2_V_1_fu_305       |    0    |    0    |
|partselect|        v2_V_fu_315        |    0    |    0    |
|          |       v2_V_4_fu_339       |    0    |    0    |
|          |       v2_V_2_fu_357       |    0    |    0    |
|          |     p_Result_4_fu_385     |    0    |    0    |
|          |         tmp_fu_436        |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      sext_ln22_fu_285     |    0    |    0    |
|          |     sext_ln1669_fu_381    |    0    |    0    |
|          |     sext_ln5_4_fu_483     |    0    |    0    |
|   sext   |     sext_ln5_3_fu_502     |    0    |    0    |
|          |     sext_ln5_2_fu_521     |    0    |    0    |
|          |     sext_ln5_1_fu_540     |    0    |    0    |
|          |      sext_ln5_fu_559      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     p_Result_s_fu_289     |    0    |    0    |
| bitselect|     p_Result_2_fu_297     |    0    |    0    |
|          |     p_Result_3_fu_349     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        r_V_3_fu_325       |    0    |    0    |
|bitconcatenate|        r_V_4_fu_367       |    0    |    0    |
|          |   res_result_V_1_fu_446   |    0    |    0    |
|          |         r_V_fu_461        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     zext_ln628_fu_395     |    0    |    0    |
|----------|---------------------------|---------|---------|
|  bitset  |     p_Result_5_fu_405     |    0    |    0    |
|----------|---------------------------|---------|---------|
|extractvalue|    res_result_V_fu_564    |    0    |    0    |
|          |     res_valid_V_fu_569    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         mrv_fu_574        |    0    |    0    |
|insertvalue|        mrv_1_fu_580       |    0    |    0    |
|          |        mrv_2_fu_586       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    65   |   1824  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|agg_result_result_0_reg_128|   32   |
|     phi_ln46_1_reg_192    |    1   |
|      phi_ln46_reg_161     |   32   |
+---------------------------+--------+
|           Total           |   65   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   65   |  1824  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   65   |    -   |
+-----------+--------+--------+
|   Total   |   130  |  1824  |
+-----------+--------+--------+
