// Seed: 83510759
module module_0 (
    output wire id_0,
    output tri0 id_1
);
  task id_3;
    input id_4;
  endtask
  id_5(
      .id_0(id_1), .id_1(id_0), .id_2((1)), .id_3(id_4)
  );
  always_latch id_4 = id_4;
endmodule
module module_1 (
    output tri1  id_0,
    output uwire id_1,
    input  tri   id_2,
    output wor   id_3,
    input  tri1  id_4,
    input  uwire id_5
);
  assign id_1 = 1;
  module_0(
      id_3, id_0
  );
  assign id_3 = id_2;
  tri id_7 = 1, id_8 = id_4, id_9;
endmodule
