{
  "content": "hide memory refresh penalty \u0002 z16 Memory Buffer Chip Interface: \u2013 OpenCapi Memory Buffer (OCMB); Fully (meso)synchronous OCMB \u2013 Lane sparing replaced with lane degrade \u2013 256 B fetch support, remove 128 B store support \u0002 Up to 2 TB / MCU \u2192 10TB / Drawer (with six MCUs populated) \u0002 Host-side Memory Encryption Encryption occurs post-RAIM encoding, decryption pre-RAIM decoding (support unique key per memory channel) 2.5.3 Memory configurations Memory sizes in each CPC drawer do not have to be similar. RAIM is now built into the bank of eight DIMMs (included in the reported memory; no longer be part of the RAIM memory equation). Consider the following points: \u0002 A total of 14 configurations that support memory is available per drawer (numbered 22 - 35. \u0002 Different CPC drawers can contain different amounts of memory. \u0002 A drawer can have a mix of DIMM sizes (see Table 2-8). \u0002 Total memory includes HSA. Customer memory is remaining memory that is available to customer after HSA is subtracted.",
  "metadata": {
    "title": "IBM z16 (3931) Technical Guide",
    "author": "IBM",
    "date": "D:20241025140729Z",
    "abstract": null,
    "keywords": [
      "Resource Link Sterling System z System z10 System z9 VTAM WebSphere z Systems z/Architecture z/OS z/VM z/VSE z13 z13s z15 z16 z9 zEnterprise Linux Evolution Windows Microsoft Java Red Hat UNIX VMware AIX CICS Connect:Direct"
    ],
    "file_name": "sg248951.pdf",
    "file_size": 23877593,
    "page_count": 564,
    "processed_date": "2025-03-17T13:37:10.696066",
    "chunk_number": 138,
    "word_count": 169
  }
}