{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 15:38:33 2018 " "Info: Processing started: Tue May 29 15:38:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM8BYTE -c RAM8BYTE --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM8BYTE -c RAM8BYTE --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "RAM8BYTE.bdf" "" { Schematic "C:/RAM8BYTE/RAM8BYTE.bdf" { { 184 -8 160 200 "clock" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock memory memory RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_datain_reg0 RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_memory_reg0 200.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 200.0 MHz between source memory \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X55_Y50 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X55_Y50; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X55_Y50 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X55_Y50; Fanout = 0; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0 RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0 RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0 {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.913 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "C:/RAM8BYTE/RAM8BYTE.bdf" { { 184 -8 160 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "C:/RAM8BYTE/RAM8BYTE.bdf" { { 184 -8 160 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.635 ns) 2.913 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X55_Y50 0 " "Info: 3: + IC(1.175 ns) + CELL(0.635 ns) = 2.913 ns; Loc. = M4K_X55_Y50; Fanout = 0; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.624 ns ( 55.75 % ) " "Info: Total cell delay = 1.624 ns ( 55.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.289 ns ( 44.25 % ) " "Info: Total interconnect delay = 1.289 ns ( 44.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.175ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.938 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "C:/RAM8BYTE/RAM8BYTE.bdf" { { 184 -8 160 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "C:/RAM8BYTE/RAM8BYTE.bdf" { { 184 -8 160 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.660 ns) 2.938 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X55_Y50 1 " "Info: 3: + IC(1.175 ns) + CELL(0.660 ns) = 2.938 ns; Loc. = M4K_X55_Y50; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 56.13 % ) " "Info: Total cell delay = 1.649 ns ( 56.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.289 ns ( 43.87 % ) " "Info: Total interconnect delay = 1.289 ns ( 43.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.175ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.175ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.175ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0 RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0 {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.175ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.175ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_address_reg1 address\[1\] clock 3.445 ns memory " "Info: tsu for memory \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"address\[1\]\", clock pin = \"clock\") is 3.445 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.349 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns address\[1\] 1 PIN PIN_B16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B16; Fanout = 1; PIN Node = 'address\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "C:/RAM8BYTE/RAM8BYTE.bdf" { { 136 -8 160 152 "address\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.367 ns) + CELL(0.142 ns) 6.349 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M4K_X55_Y50 8 " "Info: 2: + IC(5.367 ns) + CELL(0.142 ns) = 6.349 ns; Loc. = M4K_X55_Y50; Fanout = 8; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { address[1] RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.982 ns ( 15.47 % ) " "Info: Total cell delay = 0.982 ns ( 15.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.367 ns ( 84.53 % ) " "Info: Total interconnect delay = 5.367 ns ( 84.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { address[1] RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { address[1] {} address[1]~combout {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 5.367ns } { 0.000ns 0.840ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.939 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "C:/RAM8BYTE/RAM8BYTE.bdf" { { 184 -8 160 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "C:/RAM8BYTE/RAM8BYTE.bdf" { { 184 -8 160 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.661 ns) 2.939 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X55_Y50 8 " "Info: 3: + IC(1.175 ns) + CELL(0.661 ns) = 2.939 ns; Loc. = M4K_X55_Y50; Fanout = 8; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 56.14 % ) " "Info: Total cell delay = 1.650 ns ( 56.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.289 ns ( 43.86 % ) " "Info: Total interconnect delay = 1.289 ns ( 43.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.114ns 1.175ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { address[1] RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { address[1] {} address[1]~combout {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 5.367ns } { 0.000ns 0.840ns 0.142ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.114ns 1.175ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock q\[0\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_we_reg 10.165 ns memory " "Info: tco from clock \"clock\" to destination pin \"q\[0\]\" through memory \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_we_reg\" is 10.165 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.939 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "C:/RAM8BYTE/RAM8BYTE.bdf" { { 184 -8 160 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "C:/RAM8BYTE/RAM8BYTE.bdf" { { 184 -8 160 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.661 ns) 2.939 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X55_Y50 8 " "Info: 3: + IC(1.175 ns) + CELL(0.661 ns) = 2.939 ns; Loc. = M4K_X55_Y50; Fanout = 8; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 56.14 % ) " "Info: Total cell delay = 1.650 ns ( 56.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.289 ns ( 43.86 % ) " "Info: Total interconnect delay = 1.289 ns ( 43.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.114ns 1.175ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.017 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X55_Y50 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X55_Y50; Fanout = 8; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|q_a\[0\] 2 MEM M4K_X55_Y50 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X55_Y50; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(2.788 ns) 7.017 ns q\[0\] 3 PIN PIN_C15 0 " "Info: 3: + IC(1.236 ns) + CELL(2.788 ns) = 7.017 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.024 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|q_a[0] q[0] } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "C:/RAM8BYTE/RAM8BYTE.bdf" { { 104 376 552 120 "q\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.781 ns ( 82.39 % ) " "Info: Total cell delay = 5.781 ns ( 82.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 17.61 % ) " "Info: Total interconnect delay = 1.236 ns ( 17.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.017 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|q_a[0] q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.017 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|q_a[0] {} q[0] {} } { 0.000ns 0.000ns 1.236ns } { 0.000ns 2.993ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.114ns 1.175ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.017 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|q_a[0] q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.017 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_we_reg {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|q_a[0] {} q[0] {} } { 0.000ns 0.000ns 1.236ns } { 0.000ns 2.993ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_datain_reg7 data\[7\] clock 0.895 ns memory " "Info: th for memory \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_datain_reg7\" (data pin = \"data\[7\]\", clock pin = \"clock\") is 0.895 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.938 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "C:/RAM8BYTE/RAM8BYTE.bdf" { { 184 -8 160 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "C:/RAM8BYTE/RAM8BYTE.bdf" { { 184 -8 160 200 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.660 ns) 2.938 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X55_Y50 1 " "Info: 3: + IC(1.175 ns) + CELL(0.660 ns) = 2.938 ns; Loc. = M4K_X55_Y50; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 56.13 % ) " "Info: Total cell delay = 1.649 ns ( 56.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.289 ns ( 43.87 % ) " "Info: Total interconnect delay = 1.289 ns ( 43.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.114ns 1.175ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.277 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns data\[7\] 1 PIN PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'data\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "RAM8BYTE.bdf" "" { Schematic "C:/RAM8BYTE/RAM8BYTE.bdf" { { 104 -8 160 120 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.106 ns) 2.277 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_datain_reg7 2 MEM M4K_X55_Y50 1 " "Info: 2: + IC(1.212 ns) + CELL(0.106 ns) = 2.277 ns; Loc. = M4K_X55_Y50; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_6oa1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { data[7] RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_6oa1.tdf" "" { Text "C:/RAM8BYTE/db/altsyncram_6oa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.065 ns ( 46.77 % ) " "Info: Total cell delay = 1.065 ns ( 46.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.212 ns ( 53.23 % ) " "Info: Total interconnect delay = 1.212 ns ( 53.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { data[7] RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.277 ns" { data[7] {} data[7]~combout {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 1.212ns } { 0.000ns 0.959ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { clock clock~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { clock {} clock~combout {} clock~clkctrl {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.114ns 1.175ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { data[7] RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.277 ns" { data[7] {} data[7]~combout {} RAM:inst|altsyncram:altsyncram_component|altsyncram_6oa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 1.212ns } { 0.000ns 0.959ns 0.106ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 15:38:33 2018 " "Info: Processing ended: Tue May 29 15:38:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
