xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../ipstatic/hdl/lib_cdc_v1_0_rfs.vhd,
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_12,../../../ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,
rst_ddr4_0_300M.vhd,vhdl,xil_defaultlib,../../../../Axi_DDR_project.srcs/sources_1/ip/rst_ddr4_0_300M/sim/rst_ddr4_0_300M.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
