Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 14 13:44:18 2020
| Host         : ERICPREBYSB0CE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      7 |            1 |
|     13 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+----------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+----------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG | r/a1/addr[7]_i_2_n_0 | r/a1/addr[7]_i_1_n_0 |                2 |              7 |
|  clk_IBUF_BUFG |                      |                      |                6 |             13 |
|  clk_IBUF_BUFG | r/c1/nhit_reg[6]_2   |                      |                7 |             28 |
|  clk_IBUF_BUFG | r/c1/nhit_reg[7]_0   |                      |                7 |             28 |
|  clk_IBUF_BUFG | r/c1/nhit_reg[6]_1   |                      |                7 |             28 |
|  clk_IBUF_BUFG | r/c1/nhit_reg[6]_0   |                      |                7 |             28 |
+----------------+----------------------+----------------------+------------------+----------------+


