Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Sep 18 19:33:53 2024
| Host         : LAPTOP-K550ROTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                302         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
HPDR-1     Warning           Port pin direction inconsistency                           16          
HPDR-2     Warning           Port pin INOUT inconsistency                               16          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  8           
TIMING-18  Warning           Missing input or output delay                              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (302)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (612)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (302)
--------------------------
 There are 62 register/latch pins with no clock driven by root clock pin: your_cpu/my_beat/out_reg[0]/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: your_cpu/my_beat/out_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: your_cpu/my_beat/out_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: your_cpu/my_beat/out_reg[4]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: your_cpu/my_beat/out_reg[5]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: your_cpu/my_beat/out_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (612)
--------------------------------------------------
 There are 612 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.845        0.000                      0                51378        0.036        0.000                      0                51378        3.000        0.000                       0                 15733  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
pll/inst/clk_in     {0.000 5.000}      10.000          100.000         
  clk_out_clk_pll   {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         
sys_clk             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll/inst/clk_in                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out_clk_pll         5.925        0.000                      0                41477        0.036        0.000                      0                41477        8.870        0.000                       0                 15695  
  clkfbout_clk_pll                                                                                                                                                    8.408        0.000                       0                     3  
sys_clk                   5.929        0.000                      0                   33        0.259        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk          clk_out_clk_pll        0.845        0.000                      0                13355        1.106        0.000                      0                13355  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll/inst/clk_in
  To Clock:  pll/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_pll
  To Clock:  clk_out_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_ALU0_module/isex_predict_target_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.998ns  (logic 0.981ns (7.008%)  route 13.017ns (92.992%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 21.304 - 20.000 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.373     1.373    mrcore/inst/Station_module/aclk
    SLICE_X66Y171        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y171        FDRE (Prop_fdre_C_Q)         0.433     1.806 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/Q
                         net (fo=95, routed)          3.067     4.873    mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]_0[0]
    SLICE_X58Y198        LUT6 (Prop_lut6_I4_O)        0.105     4.978 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7/O
                         net (fo=3, routed)           0.669     5.647    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7_n_0
    SLICE_X58Y199        LUT6 (Prop_lut6_I5_O)        0.105     5.752 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3/O
                         net (fo=1, routed)           0.224     5.976    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3_n_0
    SLICE_X61Y199        LUT4 (Prop_lut4_I3_O)        0.105     6.081 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2/O
                         net (fo=188, routed)         8.308    14.389    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2_n_0
    SLICE_X137Y154       LUT5 (Prop_lut5_I3_O)        0.105    14.494 r  mrcore/inst/Station_module/isex_predict_target[23]_i_2/O
                         net (fo=1, routed)           0.749    15.243    mrcore/inst/Station_module/isex_predict_target[23]_i_2_n_0
    SLICE_X123Y155       LUT3 (Prop_lut3_I2_O)        0.128    15.371 r  mrcore/inst/Station_module/isex_predict_target[23]_i_1/O
                         net (fo=1, routed)           0.000    15.371    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[31]_0[23]
    SLICE_X123Y155       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.304    21.304    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X123Y155       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[23]/C
                         clock pessimism              0.007    21.311    
                         clock uncertainty           -0.084    21.227    
    SLICE_X123Y155       FDRE (Setup_fdre_C_D)        0.069    21.296    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[23]
  -------------------------------------------------------------------
                         required time                         21.296    
                         arrival time                         -15.371    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_ALU0_module/isex_predict_target_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.984ns  (logic 0.958ns (6.851%)  route 13.026ns (93.149%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.373     1.373    mrcore/inst/Station_module/aclk
    SLICE_X66Y171        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y171        FDRE (Prop_fdre_C_Q)         0.433     1.806 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/Q
                         net (fo=95, routed)          3.067     4.873    mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]_0[0]
    SLICE_X58Y198        LUT6 (Prop_lut6_I4_O)        0.105     4.978 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7/O
                         net (fo=3, routed)           0.669     5.647    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7_n_0
    SLICE_X58Y199        LUT6 (Prop_lut6_I5_O)        0.105     5.752 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3/O
                         net (fo=1, routed)           0.224     5.976    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3_n_0
    SLICE_X61Y199        LUT4 (Prop_lut4_I3_O)        0.105     6.081 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2/O
                         net (fo=188, routed)         8.306    14.387    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2_n_0
    SLICE_X137Y154       LUT5 (Prop_lut5_I3_O)        0.105    14.492 r  mrcore/inst/Station_module/isex_predict_target[2]_i_2/O
                         net (fo=1, routed)           0.760    15.252    mrcore/inst/Station_module/isex_predict_target[2]_i_2_n_0
    SLICE_X128Y152       LUT3 (Prop_lut3_I2_O)        0.105    15.357 r  mrcore/inst/Station_module/isex_predict_target[2]_i_1/O
                         net (fo=1, routed)           0.000    15.357    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[31]_0[2]
    SLICE_X128Y152       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.306    21.306    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X128Y152       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[2]/C
                         clock pessimism              0.007    21.313    
                         clock uncertainty           -0.084    21.229    
    SLICE_X128Y152       FDRE (Setup_fdre_C_D)        0.076    21.305    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[2]
  -------------------------------------------------------------------
                         required time                         21.305    
                         arrival time                         -15.357    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_ALU0_module/isex_predict_target_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.881ns  (logic 0.958ns (6.901%)  route 12.923ns (93.099%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.373     1.373    mrcore/inst/Station_module/aclk
    SLICE_X66Y171        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y171        FDRE (Prop_fdre_C_Q)         0.433     1.806 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/Q
                         net (fo=95, routed)          3.067     4.873    mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]_0[0]
    SLICE_X58Y198        LUT6 (Prop_lut6_I4_O)        0.105     4.978 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7/O
                         net (fo=3, routed)           0.669     5.647    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7_n_0
    SLICE_X58Y199        LUT6 (Prop_lut6_I5_O)        0.105     5.752 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3/O
                         net (fo=1, routed)           0.224     5.976    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3_n_0
    SLICE_X61Y199        LUT4 (Prop_lut4_I3_O)        0.105     6.081 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2/O
                         net (fo=188, routed)         8.353    14.434    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2_n_0
    SLICE_X138Y154       LUT5 (Prop_lut5_I3_O)        0.105    14.539 r  mrcore/inst/Station_module/isex_predict_target[3]_i_2/O
                         net (fo=1, routed)           0.610    15.150    mrcore/inst/Station_module/isex_predict_target[3]_i_2_n_0
    SLICE_X129Y153       LUT3 (Prop_lut3_I2_O)        0.105    15.255 r  mrcore/inst/Station_module/isex_predict_target[3]_i_1/O
                         net (fo=1, routed)           0.000    15.255    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[31]_0[3]
    SLICE_X129Y153       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.306    21.306    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X129Y153       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[3]/C
                         clock pessimism              0.007    21.313    
                         clock uncertainty           -0.084    21.229    
    SLICE_X129Y153       FDRE (Setup_fdre_C_D)        0.032    21.261    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[3]
  -------------------------------------------------------------------
                         required time                         21.261    
                         arrival time                         -15.255    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_ALU0_module/isex_excode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.730ns  (logic 0.958ns (6.977%)  route 12.772ns (93.023%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 21.303 - 20.000 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.373     1.373    mrcore/inst/Station_module/aclk
    SLICE_X66Y171        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y171        FDRE (Prop_fdre_C_Q)         0.433     1.806 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/Q
                         net (fo=95, routed)          3.067     4.873    mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]_0[0]
    SLICE_X58Y198        LUT6 (Prop_lut6_I4_O)        0.105     4.978 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7/O
                         net (fo=3, routed)           0.669     5.647    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7_n_0
    SLICE_X58Y199        LUT6 (Prop_lut6_I5_O)        0.105     5.752 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3/O
                         net (fo=1, routed)           0.224     5.976    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3_n_0
    SLICE_X61Y199        LUT4 (Prop_lut4_I3_O)        0.105     6.081 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2/O
                         net (fo=188, routed)         8.369    14.450    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2_n_0
    SLICE_X134Y162       LUT5 (Prop_lut5_I3_O)        0.105    14.555 r  mrcore/inst/Station_module/isex_excode[3]_i_2/O
                         net (fo=1, routed)           0.443    14.998    mrcore/inst/Station_module/isex_excode[3]_i_2_n_0
    SLICE_X131Y162       LUT3 (Prop_lut3_I2_O)        0.105    15.103 r  mrcore/inst/Station_module/isex_excode[3]_i_1/O
                         net (fo=1, routed)           0.000    15.103    mrcore/inst/FU_ALU0_module/isex_excode_reg[3]_0[3]
    SLICE_X131Y162       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_excode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.303    21.303    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X131Y162       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_excode_reg[3]/C
                         clock pessimism              0.007    21.310    
                         clock uncertainty           -0.084    21.226    
    SLICE_X131Y162       FDRE (Setup_fdre_C_D)        0.032    21.258    mrcore/inst/FU_ALU0_module/isex_excode_reg[3]
  -------------------------------------------------------------------
                         required time                         21.258    
                         arrival time                         -15.103    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_ALU0_module/isex_predict_target_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.686ns  (logic 0.968ns (7.073%)  route 12.718ns (92.927%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 21.303 - 20.000 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.373     1.373    mrcore/inst/Station_module/aclk
    SLICE_X66Y171        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y171        FDRE (Prop_fdre_C_Q)         0.433     1.806 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/Q
                         net (fo=95, routed)          3.067     4.873    mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]_0[0]
    SLICE_X58Y198        LUT6 (Prop_lut6_I4_O)        0.105     4.978 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7/O
                         net (fo=3, routed)           0.669     5.647    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7_n_0
    SLICE_X58Y199        LUT6 (Prop_lut6_I5_O)        0.105     5.752 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3/O
                         net (fo=1, routed)           0.224     5.976    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3_n_0
    SLICE_X61Y199        LUT4 (Prop_lut4_I3_O)        0.105     6.081 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2/O
                         net (fo=188, routed)         8.041    14.123    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2_n_0
    SLICE_X130Y162       LUT5 (Prop_lut5_I3_O)        0.105    14.228 r  mrcore/inst/Station_module/isex_predict_target[0]_i_2/O
                         net (fo=1, routed)           0.716    14.944    mrcore/inst/Station_module/isex_predict_target[0]_i_2_n_0
    SLICE_X131Y162       LUT3 (Prop_lut3_I2_O)        0.115    15.059 r  mrcore/inst/Station_module/isex_predict_target[0]_i_1/O
                         net (fo=1, routed)           0.000    15.059    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[31]_0[0]
    SLICE_X131Y162       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.303    21.303    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X131Y162       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[0]/C
                         clock pessimism              0.007    21.310    
                         clock uncertainty           -0.084    21.226    
    SLICE_X131Y162       FDRE (Setup_fdre_C_D)        0.069    21.295    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[0]
  -------------------------------------------------------------------
                         required time                         21.295    
                         arrival time                         -15.059    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_ALU0_module/isex_predict_target_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.610ns  (logic 0.977ns (7.178%)  route 12.633ns (92.822%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.373     1.373    mrcore/inst/Station_module/aclk
    SLICE_X66Y171        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y171        FDRE (Prop_fdre_C_Q)         0.433     1.806 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/Q
                         net (fo=95, routed)          3.067     4.873    mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]_0[0]
    SLICE_X58Y198        LUT6 (Prop_lut6_I4_O)        0.105     4.978 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7/O
                         net (fo=3, routed)           0.669     5.647    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7_n_0
    SLICE_X58Y199        LUT6 (Prop_lut6_I5_O)        0.105     5.752 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3/O
                         net (fo=1, routed)           0.224     5.976    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3_n_0
    SLICE_X61Y199        LUT4 (Prop_lut4_I3_O)        0.105     6.081 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2/O
                         net (fo=188, routed)         8.029    14.111    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2_n_0
    SLICE_X138Y155       LUT5 (Prop_lut5_I3_O)        0.105    14.216 r  mrcore/inst/Station_module/isex_predict_target[10]_i_2/O
                         net (fo=1, routed)           0.644    14.860    mrcore/inst/Station_module/isex_predict_target[10]_i_2_n_0
    SLICE_X135Y157       LUT3 (Prop_lut3_I2_O)        0.124    14.984 r  mrcore/inst/Station_module/isex_predict_target[10]_i_1/O
                         net (fo=1, routed)           0.000    14.984    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[31]_0[10]
    SLICE_X135Y157       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.306    21.306    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X135Y157       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[10]/C
                         clock pessimism              0.007    21.313    
                         clock uncertainty           -0.084    21.229    
    SLICE_X135Y157       FDRE (Setup_fdre_C_D)        0.069    21.298    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[10]
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                         -14.984    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 lcd/inst/font_ptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd/inst/reg_lcd_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.481ns  (logic 2.293ns (17.009%)  route 11.188ns (82.991%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 21.296 - 20.000 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.465     1.465    lcd/inst/aclk
    SLICE_X41Y163        FDRE                                         r  lcd/inst/font_ptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y163        FDRE (Prop_fdre_C_Q)         0.379     1.844 r  lcd/inst/font_ptr_reg[7]/Q
                         net (fo=542, routed)         4.348     6.193    lcd/inst/fontrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X50Y221        LUT6 (Prop_lut6_I0_O)        0.105     6.298 r  lcd/inst/fontrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_477/O
                         net (fo=1, routed)           0.554     6.852    lcd/inst/fontrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_477_n_0
    SLICE_X50Y221        LUT6 (Prop_lut6_I5_O)        0.105     6.957 r  lcd/inst/fontrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_184/O
                         net (fo=1, routed)           0.401     7.358    lcd/inst/fontrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_184_n_0
    SLICE_X48Y217        LUT6 (Prop_lut6_I4_O)        0.105     7.463 r  lcd/inst/fontrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_70/O
                         net (fo=1, routed)           0.000     7.463    lcd/inst/fontrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_70_n_0
    SLICE_X48Y217        MUXF7 (Prop_muxf7_I1_O)      0.178     7.641 r  lcd/inst/fontrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.962     8.602    lcd/inst/fontrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_26_n_0
    SLICE_X48Y209        LUT6 (Prop_lut6_I1_O)        0.241     8.843 r  lcd/inst/fontrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     8.843    lcd/inst/fontrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_9_n_0
    SLICE_X48Y209        MUXF7 (Prop_muxf7_I0_O)      0.173     9.016 r  lcd/inst/fontrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.781     9.797    lcd/inst/fontrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X44Y207        LUT6 (Prop_lut6_I1_O)        0.241    10.038 r  lcd/inst/fontrom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=9, routed)           2.891    12.930    lcd/inst/font_out
    SLICE_X41Y134        LUT3 (Prop_lut3_I1_O)        0.124    13.054 r  lcd/inst/reg_lcd_db[4]_i_13/O
                         net (fo=1, routed)           0.275    13.329    lcd/inst/reg_lcd_db[4]_i_13_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I5_O)        0.267    13.596 f  lcd/inst/reg_lcd_db[4]_i_9/O
                         net (fo=5, routed)           0.642    14.238    lcd/inst/reg_lcd_db[4]_i_9_n_0
    SLICE_X43Y133        LUT5 (Prop_lut5_I4_O)        0.108    14.346 f  lcd/inst/reg_lcd_db[1]_i_3/O
                         net (fo=1, routed)           0.334    14.679    lcd/inst/reg_lcd_db[1]_i_3_n_0
    SLICE_X42Y133        LUT5 (Prop_lut5_I0_O)        0.267    14.946 r  lcd/inst/reg_lcd_db[1]_i_1/O
                         net (fo=1, routed)           0.000    14.946    lcd/inst/reg_lcd_db[1]_i_1_n_0
    SLICE_X42Y133        FDRE                                         r  lcd/inst/reg_lcd_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.296    21.296    lcd/inst/aclk
    SLICE_X42Y133        FDRE                                         r  lcd/inst/reg_lcd_db_reg[1]/C
                         clock pessimism              0.000    21.296    
                         clock uncertainty           -0.084    21.212    
    SLICE_X42Y133        FDRE (Setup_fdre_C_D)        0.072    21.284    lcd/inst/reg_lcd_db_reg[1]
  -------------------------------------------------------------------
                         required time                         21.284    
                         arrival time                         -14.946    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_ALU0_module/isex_predict_target_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.580ns  (logic 0.979ns (7.209%)  route 12.601ns (92.791%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.373     1.373    mrcore/inst/Station_module/aclk
    SLICE_X66Y171        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y171        FDRE (Prop_fdre_C_Q)         0.433     1.806 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/Q
                         net (fo=95, routed)          3.067     4.873    mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]_0[0]
    SLICE_X58Y198        LUT6 (Prop_lut6_I4_O)        0.105     4.978 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7/O
                         net (fo=3, routed)           0.669     5.647    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7_n_0
    SLICE_X58Y199        LUT6 (Prop_lut6_I5_O)        0.105     5.752 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3/O
                         net (fo=1, routed)           0.224     5.976    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3_n_0
    SLICE_X61Y199        LUT4 (Prop_lut4_I3_O)        0.105     6.081 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2/O
                         net (fo=188, routed)         8.068    14.150    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2_n_0
    SLICE_X138Y156       LUT5 (Prop_lut5_I3_O)        0.105    14.255 r  mrcore/inst/Station_module/isex_predict_target[5]_i_2/O
                         net (fo=1, routed)           0.573    14.828    mrcore/inst/Station_module/isex_predict_target[5]_i_2_n_0
    SLICE_X137Y158       LUT3 (Prop_lut3_I2_O)        0.126    14.954 r  mrcore/inst/Station_module/isex_predict_target[5]_i_1/O
                         net (fo=1, routed)           0.000    14.954    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[31]_0[5]
    SLICE_X137Y158       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.306    21.306    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X137Y158       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[5]/C
                         clock pessimism              0.007    21.313    
                         clock uncertainty           -0.084    21.229    
    SLICE_X137Y158       FDRE (Setup_fdre_C_D)        0.069    21.298    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[5]
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                         -14.954    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_ALU0_module/isex_predict_target_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.574ns  (logic 0.961ns (7.080%)  route 12.613ns (92.920%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 21.303 - 20.000 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.373     1.373    mrcore/inst/Station_module/aclk
    SLICE_X66Y171        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y171        FDRE (Prop_fdre_C_Q)         0.433     1.806 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/Q
                         net (fo=95, routed)          3.067     4.873    mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]_0[0]
    SLICE_X58Y198        LUT6 (Prop_lut6_I4_O)        0.105     4.978 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7/O
                         net (fo=3, routed)           0.669     5.647    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_7_n_0
    SLICE_X58Y199        LUT6 (Prop_lut6_I5_O)        0.105     5.752 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3/O
                         net (fo=1, routed)           0.224     5.976    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_3_n_0
    SLICE_X61Y199        LUT4 (Prop_lut4_I3_O)        0.105     6.081 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2/O
                         net (fo=188, routed)         8.200    14.282    mrcore/inst/Station_module/genblk5[2].rs_alu0_valid[2]_i_2_n_0
    SLICE_X136Y160       LUT5 (Prop_lut5_I3_O)        0.105    14.387 r  mrcore/inst/Station_module/isex_predict_target[29]_i_2/O
                         net (fo=1, routed)           0.453    14.839    mrcore/inst/Station_module/isex_predict_target[29]_i_2_n_0
    SLICE_X133Y161       LUT3 (Prop_lut3_I2_O)        0.108    14.947 r  mrcore/inst/Station_module/isex_predict_target[29]_i_1/O
                         net (fo=1, routed)           0.000    14.947    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[31]_0[29]
    SLICE_X133Y161       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.303    21.303    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X133Y161       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[29]/C
                         clock pessimism              0.007    21.310    
                         clock uncertainty           -0.084    21.226    
    SLICE_X133Y161       FDRE (Setup_fdre_C_D)        0.069    21.295    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[29]
  -------------------------------------------------------------------
                         required time                         21.295    
                         arrival time                         -14.947    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 mrcore/inst/Rename_module/rename_rsnum1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk6[1].rs_mu_rsval_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.432ns  (logic 1.773ns (13.200%)  route 11.659ns (86.800%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 21.273 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.404     1.404    mrcore/inst/Rename_module/aclk
    SLICE_X120Y167       FDRE                                         r  mrcore/inst/Rename_module/rename_rsnum1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y167       FDRE (Prop_fdre_C_Q)         0.433     1.837 r  mrcore/inst/Rename_module/rename_rsnum1_reg[1]/Q
                         net (fo=169, routed)         4.261     6.098    mrcore/inst/ROB_module/ADDRA[1]
    SLICE_X69Y165        LUT6 (Prop_lut6_I2_O)        0.105     6.203 r  mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval[3][31]_i_26/O
                         net (fo=1, routed)           0.000     6.203    mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval[3][31]_i_26_n_0
    SLICE_X69Y165        MUXF7 (Prop_muxf7_I0_O)      0.178     6.381 r  mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval_reg[3][31]_i_17/O
                         net (fo=32, routed)          3.282     9.663    mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval_reg[3][31]_i_17_n_0
    SLICE_X88Y186        LUT5 (Prop_lut5_I1_O)        0.252     9.915 r  mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval[3][19]_i_10/O
                         net (fo=1, routed)           0.000     9.915    mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval[3][19]_i_10_n_0
    SLICE_X88Y186        MUXF7 (Prop_muxf7_I0_O)      0.173    10.088 r  mrcore/inst/ROB_module/genblk5[3].rs_alu0_rsval_reg[3][19]_i_7/O
                         net (fo=1, routed)           0.540    10.628    mrcore/inst/Dispatch_module/rob_rdata2[19]
    SLICE_X89Y186        LUT3 (Prop_lut3_I1_O)        0.260    10.888 r  mrcore/inst/Dispatch_module/genblk5[3].rs_alu0_rsval[3][19]_i_4/O
                         net (fo=13, routed)          3.066    13.954    mrcore/inst/Rename_module/dispatch_rsval1[19]
    SLICE_X56Y173        LUT5 (Prop_lut5_I4_O)        0.267    14.221 r  mrcore/inst/Rename_module/genblk6[1].rs_mu_rsval[1][19]_i_3/O
                         net (fo=1, routed)           0.510    14.731    mrcore/inst/FU_ALU0_module/genblk6[1].rs_mu_rsval_reg[1][19]_0
    SLICE_X57Y173        LUT5 (Prop_lut5_I4_O)        0.105    14.836 r  mrcore/inst/FU_ALU0_module/genblk6[1].rs_mu_rsval[1][19]_i_1/O
                         net (fo=1, routed)           0.000    14.836    mrcore/inst/Station_module/genblk6[1].rs_mu_rsval_reg[1][31]_0[19]
    SLICE_X57Y173        FDRE                                         r  mrcore/inst/Station_module/genblk6[1].rs_mu_rsval_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.273    21.273    mrcore/inst/Station_module/aclk
    SLICE_X57Y173        FDRE                                         r  mrcore/inst/Station_module/genblk6[1].rs_mu_rsval_reg[1][19]/C
                         clock pessimism              0.007    21.280    
                         clock uncertainty           -0.084    21.196    
    SLICE_X57Y173        FDRE (Setup_fdre_C_D)        0.030    21.226    mrcore/inst/Station_module/genblk6[1].rs_mu_rsval_reg[1][19]
  -------------------------------------------------------------------
                         required time                         21.226    
                         arrival time                         -14.836    
  -------------------------------------------------------------------
                         slack                                  6.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.592     0.592    mrcore/inst/Decode_module/aclk
    SLICE_X125Y138       FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y138       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  mrcore/inst/Decode_module/decode_RAS_reg[24]/Q
                         net (fo=1, routed)           0.055     0.788    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/DIA0
    SLICE_X124Y138       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.863     0.863    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/WCLK
    SLICE_X124Y138       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X124Y138       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.752    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.588     0.588    mrcore/inst/Decode_module/aclk
    SLICE_X113Y135       FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y135       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  mrcore/inst/Decode_module/decode_RAS_reg[0]/Q
                         net (fo=1, routed)           0.055     0.784    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/DIA0
    SLICE_X112Y135       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.858     0.858    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/WCLK
    SLICE_X112Y135       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.601    
    SLICE_X112Y135       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.748    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.570     0.570    mrcore/inst/fpu/aclk
    SLICE_X89Y160        FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y160        FDRE (Prop_fdre_C_Q)         0.141     0.711 r  mrcore/inst/fpu/fwb_result_reg[62]/Q
                         net (fo=3, routed)           0.067     0.778    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/DIA0
    SLICE_X88Y160        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.840     0.839    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/WCLK
    SLICE_X88Y160        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.257     0.583    
    SLICE_X88Y160        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.730    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.577     0.577    mrcore/inst/fpu/aclk
    SLICE_X95Y159        FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.141     0.718 r  mrcore/inst/fpu/fwb_result_reg[44]/Q
                         net (fo=3, routed)           0.067     0.785    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_12_17/DIA0
    SLICE_X94Y159        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.846     0.846    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_12_17/WCLK
    SLICE_X94Y159        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.257     0.590    
    SLICE_X94Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.737    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_cp0addr0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_cp0addr0_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.561     0.561    mrcore/inst/Decode_module/aclk
    SLICE_X81Y162        FDRE                                         r  mrcore/inst/Decode_module/decode_cp0addr0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y162        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  mrcore/inst/Decode_module/decode_cp0addr0_reg[0]/Q
                         net (fo=2, routed)           0.067     0.769    mrcore/inst/ROB_module/robmem_cp0addr0_reg_0_3_0_5/DIA0
    SLICE_X80Y162        RAMD32                                       r  mrcore/inst/ROB_module/robmem_cp0addr0_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.830     0.830    mrcore/inst/ROB_module/robmem_cp0addr0_reg_0_3_0_5/WCLK
    SLICE_X80Y162        RAMD32                                       r  mrcore/inst/ROB_module/robmem_cp0addr0_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X80Y162        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.721    mrcore/inst/ROB_module/robmem_cp0addr0_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mrcore/inst/Commit_module/exce_PC_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Commit_module/flush_target_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.274ns (63.749%)  route 0.156ns (36.251%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.575     0.575    mrcore/inst/Commit_module/aclk
    SLICE_X90Y150        FDRE                                         r  mrcore/inst/Commit_module/exce_PC_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y150        FDRE (Prop_fdre_C_Q)         0.164     0.739 r  mrcore/inst/Commit_module/exce_PC_reg[10]/Q
                         net (fo=2, routed)           0.156     0.895    mrcore/inst/Commit_module/exce_PC[10]
    SLICE_X89Y149        LUT6 (Prop_lut6_I5_O)        0.045     0.940 r  mrcore/inst/Commit_module/flush_target[12]_i_4/O
                         net (fo=1, routed)           0.000     0.940    mrcore/inst/Commit_module/flush_target[12]_i_4_n_0
    SLICE_X89Y149        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.005 r  mrcore/inst/Commit_module/flush_target_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.005    mrcore/inst/Commit_module/flush_target_reg[12]_i_1_n_6
    SLICE_X89Y149        FDRE                                         r  mrcore/inst/Commit_module/flush_target_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.845     0.845    mrcore/inst/Commit_module/aclk
    SLICE_X89Y149        FDRE                                         r  mrcore/inst/Commit_module/flush_target_reg[10]/C
                         clock pessimism              0.000     0.845    
    SLICE_X89Y149        FDRE (Hold_fdre_C_D)         0.105     0.950    mrcore/inst/Commit_module/flush_target_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mrcore/inst/L2_TLB_module/tlbs_reg[5][53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/L2_TLB_module/findtlb_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.271ns (62.926%)  route 0.160ns (37.074%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.565     0.565    mrcore/inst/L2_TLB_module/aclk
    SLICE_X84Y141        FDRE                                         r  mrcore/inst/L2_TLB_module/tlbs_reg[5][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  mrcore/inst/L2_TLB_module/tlbs_reg[5][53]/Q
                         net (fo=2, routed)           0.160     0.888    mrcore/inst/L2_TLB_module/p_1_in5_in[1]
    SLICE_X83Y142        LUT5 (Prop_lut5_I2_O)        0.045     0.933 r  mrcore/inst/L2_TLB_module/findtlb[53]_i_2/O
                         net (fo=1, routed)           0.000     0.933    mrcore/inst/L2_TLB_module/findtlb[53]_i_2_n_0
    SLICE_X83Y142        MUXF7 (Prop_muxf7_I0_O)      0.062     0.995 r  mrcore/inst/L2_TLB_module/findtlb_reg[53]_i_1/O
                         net (fo=1, routed)           0.000     0.995    mrcore/inst/L2_TLB_module/p_2_in[53]
    SLICE_X83Y142        FDRE                                         r  mrcore/inst/L2_TLB_module/findtlb_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.834     0.834    mrcore/inst/L2_TLB_module/aclk
    SLICE_X83Y142        FDRE                                         r  mrcore/inst/L2_TLB_module/findtlb_reg[53]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.105     0.934    mrcore/inst/L2_TLB_module/findtlb_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.506%)  route 0.268ns (65.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.584     0.584    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X50Y138        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDRE (Prop_fdre_C_Q)         0.141     0.725 r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.268     0.992    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X48Y138        RAMD32                                       r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.854     0.854    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X48Y138        RAMD32                                       r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
                         clock pessimism             -0.234     0.620    
    SLICE_X48Y138        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.930    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.506%)  route 0.268ns (65.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.584     0.584    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X50Y138        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDRE (Prop_fdre_C_Q)         0.141     0.725 r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.268     0.992    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X48Y138        RAMD32                                       r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.854     0.854    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X48Y138        RAMD32                                       r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
                         clock pessimism             -0.234     0.620    
    SLICE_X48Y138        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.930    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.506%)  route 0.268ns (65.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.584     0.584    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X50Y138        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDRE (Prop_fdre_C_Q)         0.141     0.725 r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.268     0.992    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X48Y138        RAMD32                                       r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.854     0.854    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X48Y138        RAMD32                                       r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
                         clock pessimism             -0.234     0.620    
    SLICE_X48Y138        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.930    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y58     mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y58     mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y59     mrcore/inst/FU_MU_module/dcache_tag1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y59     mrcore/inst/FU_MU_module/dcache_tag1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y56     mrcore/inst/FU_MU_module/dcache_tag2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y56     mrcore/inst/FU_MU_module/dcache_tag2_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y30     mrcore/inst/L2_TLB_module/tlb_phy_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y30     mrcore/inst/L2_TLB_module/tlb_phy_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y62     mrcore/inst/L2_TLB_module/tlb_phy_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X4Y62     mrcore/inst/L2_TLB_module/tlb_phy_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y121    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y121    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y119    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y121    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y121    data_sram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7    pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 rstcnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.713ns (19.245%)  route 2.992ns (80.755%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.391     5.490    sys_clk_IBUF_BUFG
    SLICE_X73Y132        FDRE                                         r  rstcnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.379     5.869 f  rstcnt_reg[25]/Q
                         net (fo=2, routed)           0.814     6.683    rstcnt_reg[25]
    SLICE_X72Y132        LUT6 (Prop_lut6_I4_O)        0.105     6.788 r  resetn_i_4/O
                         net (fo=1, routed)           0.798     7.586    resetn_i_4_n_0
    SLICE_X72Y128        LUT6 (Prop_lut6_I0_O)        0.105     7.691 r  resetn_i_3/O
                         net (fo=1, routed)           0.627     8.318    resetn_i_3_n_0
    SLICE_X71Y131        LUT3 (Prop_lut3_I1_O)        0.124     8.442 r  resetn_i_1/O
                         net (fo=1, routed)           0.752     9.195    resetn_i_1_n_0
    SLICE_X86Y131        FDRE                                         r  resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.270    15.167    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
                         clock pessimism              0.207    15.375    
                         clock uncertainty           -0.035    15.339    
    SLICE_X86Y131        FDRE (Setup_fdre_C_D)       -0.216    15.123    resetn_reg
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 1.794ns (79.248%)  route 0.470ns (20.753%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.383     5.482    sys_clk_IBUF_BUFG
    SLICE_X73Y126        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_fdre_C_Q)         0.379     5.861 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.330    rstcnt_reg[1]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.892 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.892    rstcnt_reg[0]_i_2_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.990 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    rstcnt_reg[4]_i_1_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.088 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    rstcnt_reg[8]_i_1_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.186 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    rstcnt_reg[12]_i_1_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.284 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    rstcnt_reg[16]_i_1_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.382 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    rstcnt_reg[20]_i_1_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.480 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    rstcnt_reg[24]_i_1_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.745 r  rstcnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.745    rstcnt_reg[28]_i_1_n_6
    SLICE_X73Y133        FDRE                                         r  rstcnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.284    15.181    sys_clk_IBUF_BUFG
    SLICE_X73Y133        FDRE                                         r  rstcnt_reg[29]/C
                         clock pessimism              0.284    15.466    
                         clock uncertainty           -0.035    15.430    
    SLICE_X73Y133        FDRE (Setup_fdre_C_D)        0.059    15.489    rstcnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.489    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 1.789ns (79.202%)  route 0.470ns (20.798%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.383     5.482    sys_clk_IBUF_BUFG
    SLICE_X73Y126        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_fdre_C_Q)         0.379     5.861 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.330    rstcnt_reg[1]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.892 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.892    rstcnt_reg[0]_i_2_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.990 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    rstcnt_reg[4]_i_1_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.088 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    rstcnt_reg[8]_i_1_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.186 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    rstcnt_reg[12]_i_1_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.284 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    rstcnt_reg[16]_i_1_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.382 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    rstcnt_reg[20]_i_1_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.480 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    rstcnt_reg[24]_i_1_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.740 r  rstcnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.740    rstcnt_reg[28]_i_1_n_4
    SLICE_X73Y133        FDRE                                         r  rstcnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.284    15.181    sys_clk_IBUF_BUFG
    SLICE_X73Y133        FDRE                                         r  rstcnt_reg[31]/C
                         clock pessimism              0.284    15.466    
                         clock uncertainty           -0.035    15.430    
    SLICE_X73Y133        FDRE (Setup_fdre_C_D)        0.059    15.489    rstcnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.489    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             7.809ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 1.729ns (78.634%)  route 0.470ns (21.366%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.383     5.482    sys_clk_IBUF_BUFG
    SLICE_X73Y126        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_fdre_C_Q)         0.379     5.861 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.330    rstcnt_reg[1]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.892 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.892    rstcnt_reg[0]_i_2_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.990 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    rstcnt_reg[4]_i_1_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.088 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    rstcnt_reg[8]_i_1_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.186 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    rstcnt_reg[12]_i_1_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.284 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    rstcnt_reg[16]_i_1_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.382 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    rstcnt_reg[20]_i_1_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.480 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    rstcnt_reg[24]_i_1_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.680 r  rstcnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.680    rstcnt_reg[28]_i_1_n_5
    SLICE_X73Y133        FDRE                                         r  rstcnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.284    15.181    sys_clk_IBUF_BUFG
    SLICE_X73Y133        FDRE                                         r  rstcnt_reg[30]/C
                         clock pessimism              0.284    15.466    
                         clock uncertainty           -0.035    15.430    
    SLICE_X73Y133        FDRE (Setup_fdre_C_D)        0.059    15.489    rstcnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.489    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  7.809    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 1.710ns (78.448%)  route 0.470ns (21.552%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.383     5.482    sys_clk_IBUF_BUFG
    SLICE_X73Y126        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_fdre_C_Q)         0.379     5.861 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.330    rstcnt_reg[1]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.892 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.892    rstcnt_reg[0]_i_2_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.990 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    rstcnt_reg[4]_i_1_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.088 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    rstcnt_reg[8]_i_1_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.186 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    rstcnt_reg[12]_i_1_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.284 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    rstcnt_reg[16]_i_1_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.382 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    rstcnt_reg[20]_i_1_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.480 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    rstcnt_reg[24]_i_1_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.661 r  rstcnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.661    rstcnt_reg[28]_i_1_n_7
    SLICE_X73Y133        FDRE                                         r  rstcnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.284    15.181    sys_clk_IBUF_BUFG
    SLICE_X73Y133        FDRE                                         r  rstcnt_reg[28]/C
                         clock pessimism              0.284    15.466    
                         clock uncertainty           -0.035    15.430    
    SLICE_X73Y133        FDRE (Setup_fdre_C_D)        0.059    15.489    rstcnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.489    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  7.828    

Slack (MET) :             7.841ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 1.696ns (78.308%)  route 0.470ns (21.692%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.383     5.482    sys_clk_IBUF_BUFG
    SLICE_X73Y126        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_fdre_C_Q)         0.379     5.861 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.330    rstcnt_reg[1]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.892 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.892    rstcnt_reg[0]_i_2_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.990 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    rstcnt_reg[4]_i_1_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.088 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    rstcnt_reg[8]_i_1_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.186 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    rstcnt_reg[12]_i_1_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.284 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    rstcnt_reg[16]_i_1_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.382 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    rstcnt_reg[20]_i_1_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.647 r  rstcnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.647    rstcnt_reg[24]_i_1_n_6
    SLICE_X73Y132        FDRE                                         r  rstcnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.283    15.180    sys_clk_IBUF_BUFG
    SLICE_X73Y132        FDRE                                         r  rstcnt_reg[25]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X73Y132        FDRE (Setup_fdre_C_D)        0.059    15.488    rstcnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.488    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  7.841    

Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 1.691ns (78.258%)  route 0.470ns (21.742%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.383     5.482    sys_clk_IBUF_BUFG
    SLICE_X73Y126        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_fdre_C_Q)         0.379     5.861 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.330    rstcnt_reg[1]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.892 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.892    rstcnt_reg[0]_i_2_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.990 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    rstcnt_reg[4]_i_1_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.088 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    rstcnt_reg[8]_i_1_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.186 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    rstcnt_reg[12]_i_1_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.284 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    rstcnt_reg[16]_i_1_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.382 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    rstcnt_reg[20]_i_1_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.642 r  rstcnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.642    rstcnt_reg[24]_i_1_n_4
    SLICE_X73Y132        FDRE                                         r  rstcnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.283    15.180    sys_clk_IBUF_BUFG
    SLICE_X73Y132        FDRE                                         r  rstcnt_reg[27]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X73Y132        FDRE (Setup_fdre_C_D)        0.059    15.488    rstcnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.488    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 1.631ns (77.637%)  route 0.470ns (22.363%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.383     5.482    sys_clk_IBUF_BUFG
    SLICE_X73Y126        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_fdre_C_Q)         0.379     5.861 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.330    rstcnt_reg[1]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.892 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.892    rstcnt_reg[0]_i_2_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.990 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    rstcnt_reg[4]_i_1_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.088 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    rstcnt_reg[8]_i_1_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.186 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    rstcnt_reg[12]_i_1_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.284 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    rstcnt_reg[16]_i_1_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.382 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    rstcnt_reg[20]_i_1_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.582 r  rstcnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.582    rstcnt_reg[24]_i_1_n_5
    SLICE_X73Y132        FDRE                                         r  rstcnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.283    15.180    sys_clk_IBUF_BUFG
    SLICE_X73Y132        FDRE                                         r  rstcnt_reg[26]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X73Y132        FDRE (Setup_fdre_C_D)        0.059    15.488    rstcnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.488    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  7.906    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 1.612ns (77.433%)  route 0.470ns (22.567%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.383     5.482    sys_clk_IBUF_BUFG
    SLICE_X73Y126        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_fdre_C_Q)         0.379     5.861 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.330    rstcnt_reg[1]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.892 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.892    rstcnt_reg[0]_i_2_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.990 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    rstcnt_reg[4]_i_1_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.088 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    rstcnt_reg[8]_i_1_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.186 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    rstcnt_reg[12]_i_1_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.284 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    rstcnt_reg[16]_i_1_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.382 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    rstcnt_reg[20]_i_1_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.563 r  rstcnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.563    rstcnt_reg[24]_i_1_n_7
    SLICE_X73Y132        FDRE                                         r  rstcnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.283    15.180    sys_clk_IBUF_BUFG
    SLICE_X73Y132        FDRE                                         r  rstcnt_reg[24]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X73Y132        FDRE (Setup_fdre_C_D)        0.059    15.488    rstcnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.488    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  7.925    

Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 1.598ns (77.280%)  route 0.470ns (22.720%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.383     5.482    sys_clk_IBUF_BUFG
    SLICE_X73Y126        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_fdre_C_Q)         0.379     5.861 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.330    rstcnt_reg[1]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.892 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.892    rstcnt_reg[0]_i_2_n_0
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.990 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    rstcnt_reg[4]_i_1_n_0
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.088 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    rstcnt_reg[8]_i_1_n_0
    SLICE_X73Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.186 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    rstcnt_reg[12]_i_1_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.284 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    rstcnt_reg[16]_i_1_n_0
    SLICE_X73Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.549 r  rstcnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.549    rstcnt_reg[20]_i_1_n_6
    SLICE_X73Y131        FDRE                                         r  rstcnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.282    15.179    sys_clk_IBUF_BUFG
    SLICE_X73Y131        FDRE                                         r  rstcnt_reg[21]/C
                         clock pessimism              0.284    15.464    
                         clock uncertainty           -0.035    15.428    
    SLICE_X73Y131        FDRE (Setup_fdre_C_D)        0.059    15.487    rstcnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.487    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  7.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.569     1.921    sys_clk_IBUF_BUFG
    SLICE_X73Y130        FDRE                                         r  rstcnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.141     2.062 r  rstcnt_reg[19]/Q
                         net (fo=2, routed)           0.115     2.177    rstcnt_reg[19]
    SLICE_X73Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.285 r  rstcnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.285    rstcnt_reg[16]_i_1_n_4
    SLICE_X73Y130        FDRE                                         r  rstcnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.838     2.467    sys_clk_IBUF_BUFG
    SLICE_X73Y130        FDRE                                         r  rstcnt_reg[19]/C
                         clock pessimism             -0.546     1.921    
    SLICE_X73Y130        FDRE (Hold_fdre_C_D)         0.105     2.026    rstcnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 rstcnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.919    sys_clk_IBUF_BUFG
    SLICE_X73Y128        FDRE                                         r  rstcnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y128        FDRE (Prop_fdre_C_Q)         0.141     2.060 r  rstcnt_reg[11]/Q
                         net (fo=2, routed)           0.117     2.177    rstcnt_reg[11]
    SLICE_X73Y128        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.285 r  rstcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.285    rstcnt_reg[8]_i_1_n_4
    SLICE_X73Y128        FDRE                                         r  rstcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.836     2.465    sys_clk_IBUF_BUFG
    SLICE_X73Y128        FDRE                                         r  rstcnt_reg[11]/C
                         clock pessimism             -0.546     1.919    
    SLICE_X73Y128        FDRE (Hold_fdre_C_D)         0.105     2.024    rstcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 rstcnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.924    sys_clk_IBUF_BUFG
    SLICE_X73Y133        FDRE                                         r  rstcnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.141     2.065 r  rstcnt_reg[31]/Q
                         net (fo=2, routed)           0.117     2.182    rstcnt_reg[31]
    SLICE_X73Y133        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.290 r  rstcnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.290    rstcnt_reg[28]_i_1_n_4
    SLICE_X73Y133        FDRE                                         r  rstcnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.841     2.470    sys_clk_IBUF_BUFG
    SLICE_X73Y133        FDRE                                         r  rstcnt_reg[31]/C
                         clock pessimism             -0.546     1.924    
    SLICE_X73Y133        FDRE (Hold_fdre_C_D)         0.105     2.029    rstcnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 rstcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.919    sys_clk_IBUF_BUFG
    SLICE_X73Y127        FDRE                                         r  rstcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.141     2.060 r  rstcnt_reg[7]/Q
                         net (fo=2, routed)           0.117     2.177    rstcnt_reg[7]
    SLICE_X73Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.285 r  rstcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.285    rstcnt_reg[4]_i_1_n_4
    SLICE_X73Y127        FDRE                                         r  rstcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     2.464    sys_clk_IBUF_BUFG
    SLICE_X73Y127        FDRE                                         r  rstcnt_reg[7]/C
                         clock pessimism             -0.545     1.919    
    SLICE_X73Y127        FDRE (Hold_fdre_C_D)         0.105     2.024    rstcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.571     1.923    sys_clk_IBUF_BUFG
    SLICE_X73Y132        FDRE                                         r  rstcnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     2.064 r  rstcnt_reg[27]/Q
                         net (fo=2, routed)           0.118     2.183    rstcnt_reg[27]
    SLICE_X73Y132        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.291 r  rstcnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.291    rstcnt_reg[24]_i_1_n_4
    SLICE_X73Y132        FDRE                                         r  rstcnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.840     2.469    sys_clk_IBUF_BUFG
    SLICE_X73Y132        FDRE                                         r  rstcnt_reg[27]/C
                         clock pessimism             -0.546     1.923    
    SLICE_X73Y132        FDRE (Hold_fdre_C_D)         0.105     2.028    rstcnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.568     1.920    sys_clk_IBUF_BUFG
    SLICE_X73Y129        FDRE                                         r  rstcnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129        FDRE (Prop_fdre_C_Q)         0.141     2.061 r  rstcnt_reg[15]/Q
                         net (fo=2, routed)           0.118     2.180    rstcnt_reg[15]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.288 r  rstcnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.288    rstcnt_reg[12]_i_1_n_4
    SLICE_X73Y129        FDRE                                         r  rstcnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.466    sys_clk_IBUF_BUFG
    SLICE_X73Y129        FDRE                                         r  rstcnt_reg[15]/C
                         clock pessimism             -0.546     1.920    
    SLICE_X73Y129        FDRE (Hold_fdre_C_D)         0.105     2.025    rstcnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.570     1.922    sys_clk_IBUF_BUFG
    SLICE_X73Y131        FDRE                                         r  rstcnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.141     2.063 r  rstcnt_reg[23]/Q
                         net (fo=2, routed)           0.118     2.182    rstcnt_reg[23]
    SLICE_X73Y131        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.290 r  rstcnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.290    rstcnt_reg[20]_i_1_n_4
    SLICE_X73Y131        FDRE                                         r  rstcnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.839     2.468    sys_clk_IBUF_BUFG
    SLICE_X73Y131        FDRE                                         r  rstcnt_reg[23]/C
                         clock pessimism             -0.546     1.922    
    SLICE_X73Y131        FDRE (Hold_fdre_C_D)         0.105     2.027    rstcnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.917    sys_clk_IBUF_BUFG
    SLICE_X73Y126        FDRE                                         r  rstcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_fdre_C_Q)         0.141     2.058 r  rstcnt_reg[3]/Q
                         net (fo=2, routed)           0.118     2.177    rstcnt_reg[3]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.285 r  rstcnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.285    rstcnt_reg[0]_i_2_n_4
    SLICE_X73Y126        FDRE                                         r  rstcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     2.462    sys_clk_IBUF_BUFG
    SLICE_X73Y126        FDRE                                         r  rstcnt_reg[3]/C
                         clock pessimism             -0.545     1.917    
    SLICE_X73Y126        FDRE (Hold_fdre_C_D)         0.105     2.022    rstcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rstcnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.650%)  route 0.112ns (30.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.571     1.923    sys_clk_IBUF_BUFG
    SLICE_X73Y132        FDRE                                         r  rstcnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     2.064 r  rstcnt_reg[24]/Q
                         net (fo=2, routed)           0.112     2.176    rstcnt_reg[24]
    SLICE_X73Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.291 r  rstcnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.291    rstcnt_reg[24]_i_1_n_7
    SLICE_X73Y132        FDRE                                         r  rstcnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.840     2.469    sys_clk_IBUF_BUFG
    SLICE_X73Y132        FDRE                                         r  rstcnt_reg[24]/C
                         clock pessimism             -0.546     1.923    
    SLICE_X73Y132        FDRE (Hold_fdre_C_D)         0.105     2.028    rstcnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rstcnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.486%)  route 0.112ns (30.514%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.570     1.922    sys_clk_IBUF_BUFG
    SLICE_X73Y131        FDRE                                         r  rstcnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.141     2.063 r  rstcnt_reg[20]/Q
                         net (fo=2, routed)           0.112     2.176    rstcnt_reg[20]
    SLICE_X73Y131        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.291 r  rstcnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.291    rstcnt_reg[20]_i_1_n_7
    SLICE_X73Y131        FDRE                                         r  rstcnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.839     2.468    sys_clk_IBUF_BUFG
    SLICE_X73Y131        FDRE                                         r  rstcnt_reg[20]/C
                         clock pessimism             -0.546     1.922    
    SLICE_X73Y131        FDRE (Hold_fdre_C_D)         0.105     2.027    rstcnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y6  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y131  resetn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y126  rstcnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y128  rstcnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y128  rstcnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y129  rstcnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y129  rstcnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y129  rstcnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y129  rstcnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y130  rstcnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y131  resetn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y131  resetn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y126  rstcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y126  rstcnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y128  rstcnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y128  rstcnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y128  rstcnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y128  rstcnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y129  rstcnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y129  rstcnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y131  resetn_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y131  resetn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y126  rstcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y126  rstcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y128  rstcnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y128  rstcnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y128  rstcnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y128  rstcnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y129  rstcnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y129  rstcnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/inst/readword_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.196ns  (logic 0.487ns (11.607%)  route 3.709ns (88.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 21.292 - 20.000 ) 
    Source Clock Delay      (SCD):    5.476ns = ( 15.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.377    15.476    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.379    15.855 f  resetn_reg/Q
                         net (fo=206, routed)         2.005    17.860    lcd/inst/aresetn
    SLICE_X49Y159        LUT1 (Prop_lut1_I0_O)        0.108    17.968 r  lcd/inst/reg_lcd_rs_i_1/O
                         net (fo=270, routed)         1.703    19.671    lcd/inst/reg_lcd_rs_i_1_n_0
    SLICE_X56Y130        FDRE                                         r  lcd/inst/readword_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.292    21.292    lcd/inst/aclk
    SLICE_X56Y130        FDRE                                         r  lcd/inst/readword_reg[20]/C
                         clock pessimism              0.000    21.292    
                         clock uncertainty           -0.182    21.110    
    SLICE_X56Y130        FDRE (Setup_fdre_C_R)       -0.593    20.517    lcd/inst/readword_reg[20]
  -------------------------------------------------------------------
                         required time                         20.517    
                         arrival time                         -19.671    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/Decode_module/decode_predict_target1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.376ns  (logic 0.484ns (11.061%)  route 3.892ns (88.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    5.476ns = ( 15.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.377    15.476    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.379    15.855 f  resetn_reg/Q
                         net (fo=206, routed)         1.263    17.117    mrcore/inst/Station_module/aresetn
    SLICE_X81Y166        LUT1 (Prop_lut1_I0_O)        0.105    17.222 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.629    19.851    mrcore/inst/Decode_module/p_0_in_0
    SLICE_X132Y154       FDRE                                         r  mrcore/inst/Decode_module/decode_predict_target1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.306    21.306    mrcore/inst/Decode_module/aclk
    SLICE_X132Y154       FDRE                                         r  mrcore/inst/Decode_module/decode_predict_target1_reg[0]/C
                         clock pessimism              0.000    21.306    
                         clock uncertainty           -0.182    21.124    
    SLICE_X132Y154       FDRE (Setup_fdre_C_R)       -0.423    20.701    mrcore/inst/Decode_module/decode_predict_target1_reg[0]
  -------------------------------------------------------------------
                         required time                         20.701    
                         arrival time                         -19.851    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/Decode_module/decode_predict_target1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.376ns  (logic 0.484ns (11.061%)  route 3.892ns (88.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    5.476ns = ( 15.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.377    15.476    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.379    15.855 f  resetn_reg/Q
                         net (fo=206, routed)         1.263    17.117    mrcore/inst/Station_module/aresetn
    SLICE_X81Y166        LUT1 (Prop_lut1_I0_O)        0.105    17.222 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.629    19.851    mrcore/inst/Decode_module/p_0_in_0
    SLICE_X132Y154       FDRE                                         r  mrcore/inst/Decode_module/decode_predict_target1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.306    21.306    mrcore/inst/Decode_module/aclk
    SLICE_X132Y154       FDRE                                         r  mrcore/inst/Decode_module/decode_predict_target1_reg[1]/C
                         clock pessimism              0.000    21.306    
                         clock uncertainty           -0.182    21.124    
    SLICE_X132Y154       FDRE (Setup_fdre_C_R)       -0.423    20.701    mrcore/inst/Decode_module/decode_predict_target1_reg[1]
  -------------------------------------------------------------------
                         required time                         20.701    
                         arrival time                         -19.851    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/Decode_module/decode_predict_target1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.376ns  (logic 0.484ns (11.061%)  route 3.892ns (88.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    5.476ns = ( 15.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.377    15.476    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.379    15.855 f  resetn_reg/Q
                         net (fo=206, routed)         1.263    17.117    mrcore/inst/Station_module/aresetn
    SLICE_X81Y166        LUT1 (Prop_lut1_I0_O)        0.105    17.222 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.629    19.851    mrcore/inst/Decode_module/p_0_in_0
    SLICE_X132Y154       FDRE                                         r  mrcore/inst/Decode_module/decode_predict_target1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.306    21.306    mrcore/inst/Decode_module/aclk
    SLICE_X132Y154       FDRE                                         r  mrcore/inst/Decode_module/decode_predict_target1_reg[2]/C
                         clock pessimism              0.000    21.306    
                         clock uncertainty           -0.182    21.124    
    SLICE_X132Y154       FDRE (Setup_fdre_C_R)       -0.423    20.701    mrcore/inst/Decode_module/decode_predict_target1_reg[2]
  -------------------------------------------------------------------
                         required time                         20.701    
                         arrival time                         -19.851    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/Decode_module/decode_predict_target1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.376ns  (logic 0.484ns (11.061%)  route 3.892ns (88.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    5.476ns = ( 15.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.377    15.476    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.379    15.855 f  resetn_reg/Q
                         net (fo=206, routed)         1.263    17.117    mrcore/inst/Station_module/aresetn
    SLICE_X81Y166        LUT1 (Prop_lut1_I0_O)        0.105    17.222 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.629    19.851    mrcore/inst/Decode_module/p_0_in_0
    SLICE_X132Y154       FDRE                                         r  mrcore/inst/Decode_module/decode_predict_target1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.306    21.306    mrcore/inst/Decode_module/aclk
    SLICE_X132Y154       FDRE                                         r  mrcore/inst/Decode_module/decode_predict_target1_reg[3]/C
                         clock pessimism              0.000    21.306    
                         clock uncertainty           -0.182    21.124    
    SLICE_X132Y154       FDRE (Setup_fdre_C_R)       -0.423    20.701    mrcore/inst/Decode_module/decode_predict_target1_reg[3]
  -------------------------------------------------------------------
                         required time                         20.701    
                         arrival time                         -19.851    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/Decode_module/decode_predict_target1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.376ns  (logic 0.484ns (11.061%)  route 3.892ns (88.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    5.476ns = ( 15.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.377    15.476    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.379    15.855 f  resetn_reg/Q
                         net (fo=206, routed)         1.263    17.117    mrcore/inst/Station_module/aresetn
    SLICE_X81Y166        LUT1 (Prop_lut1_I0_O)        0.105    17.222 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.629    19.851    mrcore/inst/Decode_module/p_0_in_0
    SLICE_X132Y154       FDRE                                         r  mrcore/inst/Decode_module/decode_predict_target1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.306    21.306    mrcore/inst/Decode_module/aclk
    SLICE_X132Y154       FDRE                                         r  mrcore/inst/Decode_module/decode_predict_target1_reg[4]/C
                         clock pessimism              0.000    21.306    
                         clock uncertainty           -0.182    21.124    
    SLICE_X132Y154       FDRE (Setup_fdre_C_R)       -0.423    20.701    mrcore/inst/Decode_module/decode_predict_target1_reg[4]
  -------------------------------------------------------------------
                         required time                         20.701    
                         arrival time                         -19.851    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/Decode_module/decode_predict_target1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.376ns  (logic 0.484ns (11.061%)  route 3.892ns (88.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    5.476ns = ( 15.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.377    15.476    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.379    15.855 f  resetn_reg/Q
                         net (fo=206, routed)         1.263    17.117    mrcore/inst/Station_module/aresetn
    SLICE_X81Y166        LUT1 (Prop_lut1_I0_O)        0.105    17.222 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.629    19.851    mrcore/inst/Decode_module/p_0_in_0
    SLICE_X132Y154       FDRE                                         r  mrcore/inst/Decode_module/decode_predict_target1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.306    21.306    mrcore/inst/Decode_module/aclk
    SLICE_X132Y154       FDRE                                         r  mrcore/inst/Decode_module/decode_predict_target1_reg[5]/C
                         clock pessimism              0.000    21.306    
                         clock uncertainty           -0.182    21.124    
    SLICE_X132Y154       FDRE (Setup_fdre_C_R)       -0.423    20.701    mrcore/inst/Decode_module/decode_predict_target1_reg[5]
  -------------------------------------------------------------------
                         required time                         20.701    
                         arrival time                         -19.851    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/FU_ALU0_module/isex_aluop_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.376ns  (logic 0.484ns (11.061%)  route 3.892ns (88.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    5.476ns = ( 15.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.377    15.476    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.379    15.855 f  resetn_reg/Q
                         net (fo=206, routed)         1.263    17.117    mrcore/inst/Station_module/aresetn
    SLICE_X81Y166        LUT1 (Prop_lut1_I0_O)        0.105    17.222 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.629    19.851    mrcore/inst/FU_ALU0_module/p_0_in
    SLICE_X128Y152       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_aluop_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.306    21.306    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X128Y152       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_aluop_reg[1]/C
                         clock pessimism              0.000    21.306    
                         clock uncertainty           -0.182    21.124    
    SLICE_X128Y152       FDRE (Setup_fdre_C_R)       -0.423    20.701    mrcore/inst/FU_ALU0_module/isex_aluop_reg[1]
  -------------------------------------------------------------------
                         required time                         20.701    
                         arrival time                         -19.851    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/FU_ALU0_module/isex_predict_target_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.376ns  (logic 0.484ns (11.061%)  route 3.892ns (88.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    5.476ns = ( 15.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.377    15.476    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.379    15.855 f  resetn_reg/Q
                         net (fo=206, routed)         1.263    17.117    mrcore/inst/Station_module/aresetn
    SLICE_X81Y166        LUT1 (Prop_lut1_I0_O)        0.105    17.222 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.629    19.851    mrcore/inst/FU_ALU0_module/p_0_in
    SLICE_X128Y152       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.306    21.306    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X128Y152       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[2]/C
                         clock pessimism              0.000    21.306    
                         clock uncertainty           -0.182    21.124    
    SLICE_X128Y152       FDRE (Setup_fdre_C_R)       -0.423    20.701    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[2]
  -------------------------------------------------------------------
                         required time                         20.701    
                         arrival time                         -19.851    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/FU_ALU1_module/isex_ctrl_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.376ns  (logic 0.484ns (11.061%)  route 3.892ns (88.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    5.476ns = ( 15.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.377    15.476    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.379    15.855 f  resetn_reg/Q
                         net (fo=206, routed)         1.263    17.117    mrcore/inst/Station_module/aresetn
    SLICE_X81Y166        LUT1 (Prop_lut1_I0_O)        0.105    17.222 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.629    19.851    mrcore/inst/FU_ALU1_module/p_0_in
    SLICE_X128Y152       FDRE                                         r  mrcore/inst/FU_ALU1_module/isex_ctrl_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       1.306    21.306    mrcore/inst/FU_ALU1_module/aclk
    SLICE_X128Y152       FDRE                                         r  mrcore/inst/FU_ALU1_module/isex_ctrl_reg[3]/C
                         clock pessimism              0.000    21.306    
                         clock uncertainty           -0.182    21.124    
    SLICE_X128Y152       FDRE (Setup_fdre_C_R)       -0.423    20.701    mrcore/inst/FU_ALU1_module/isex_ctrl_reg[3]
  -------------------------------------------------------------------
                         required time                         20.701    
                         arrival time                         -19.851    
  -------------------------------------------------------------------
                         slack                                  0.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/d_TLB_module/genblk2[2].fifobit_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.798%)  route 0.122ns (39.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.911    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     2.052 f  resetn_reg/Q
                         net (fo=206, routed)         0.122     2.174    mrcore/inst/d_TLB_module/aresetn
    SLICE_X87Y131        LUT5 (Prop_lut5_I3_O)        0.048     2.222 r  mrcore/inst/d_TLB_module/genblk2[2].fifobit[2][1]_i_1/O
                         net (fo=1, routed)           0.000     2.222    mrcore/inst/d_TLB_module/genblk2[2].fifobit[2][1]_i_1_n_0
    SLICE_X87Y131        FDRE                                         r  mrcore/inst/d_TLB_module/genblk2[2].fifobit_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.827     0.827    mrcore/inst/d_TLB_module/aclk
    SLICE_X87Y131        FDRE                                         r  mrcore/inst/d_TLB_module/genblk2[2].fifobit_reg[2][1]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.182     1.009    
    SLICE_X87Y131        FDRE (Hold_fdre_C_D)         0.107     1.116    mrcore/inst/d_TLB_module/genblk2[2].fifobit_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/d_TLB_module/genblk2[2].fifobit_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.416%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.911    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     2.052 r  resetn_reg/Q
                         net (fo=206, routed)         0.122     2.174    mrcore/inst/d_TLB_module/aresetn
    SLICE_X87Y131        LUT5 (Prop_lut5_I3_O)        0.045     2.219 r  mrcore/inst/d_TLB_module/genblk2[2].fifobit[2][0]_i_1/O
                         net (fo=1, routed)           0.000     2.219    mrcore/inst/d_TLB_module/genblk2[2].fifobit[2][0]_i_1_n_0
    SLICE_X87Y131        FDRE                                         r  mrcore/inst/d_TLB_module/genblk2[2].fifobit_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.827     0.827    mrcore/inst/d_TLB_module/aclk
    SLICE_X87Y131        FDRE                                         r  mrcore/inst/d_TLB_module/genblk2[2].fifobit_reg[2][0]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.182     1.009    
    SLICE_X87Y131        FDRE (Hold_fdre_C_D)         0.091     1.100    mrcore/inst/d_TLB_module/genblk2[2].fifobit_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/i_TLB_module/genblk2[2].fifobit_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.190ns (38.335%)  route 0.306ns (61.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.911    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     2.052 f  resetn_reg/Q
                         net (fo=206, routed)         0.306     2.358    mrcore/inst/i_TLB_module/aresetn
    SLICE_X85Y130        LUT5 (Prop_lut5_I3_O)        0.049     2.407 r  mrcore/inst/i_TLB_module/genblk2[2].fifobit[2][1]_i_1/O
                         net (fo=1, routed)           0.000     2.407    mrcore/inst/i_TLB_module/genblk2[2].fifobit[2][1]_i_1_n_0
    SLICE_X85Y130        FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[2].fifobit_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.826     0.826    mrcore/inst/i_TLB_module/aclk
    SLICE_X85Y130        FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[2].fifobit_reg[2][1]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.182     1.008    
    SLICE_X85Y130        FDRE (Hold_fdre_C_D)         0.107     1.115    mrcore/inst/i_TLB_module/genblk2[2].fifobit_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/i_TLB_module/genblk2[2].fifobit_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.833%)  route 0.306ns (62.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.911    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     2.052 r  resetn_reg/Q
                         net (fo=206, routed)         0.306     2.358    mrcore/inst/i_TLB_module/aresetn
    SLICE_X85Y130        LUT5 (Prop_lut5_I3_O)        0.045     2.403 r  mrcore/inst/i_TLB_module/genblk2[2].fifobit[2][0]_i_1/O
                         net (fo=1, routed)           0.000     2.403    mrcore/inst/i_TLB_module/genblk2[2].fifobit[2][0]_i_1_n_0
    SLICE_X85Y130        FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[2].fifobit_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.826     0.826    mrcore/inst/i_TLB_module/aclk
    SLICE_X85Y130        FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[2].fifobit_reg[2][0]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.182     1.008    
    SLICE_X85Y130        FDRE (Hold_fdre_C_D)         0.092     1.100    mrcore/inst/i_TLB_module/genblk2[2].fifobit_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/d_TLB_module/genblk2[0].fifobit_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.799%)  route 0.319ns (63.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.911    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     2.052 r  resetn_reg/Q
                         net (fo=206, routed)         0.319     2.372    mrcore/inst/d_TLB_module/aresetn
    SLICE_X87Y130        LUT5 (Prop_lut5_I3_O)        0.045     2.417 r  mrcore/inst/d_TLB_module/genblk2[0].fifobit[0][0]_i_1/O
                         net (fo=1, routed)           0.000     2.417    mrcore/inst/d_TLB_module/genblk2[0].fifobit[0][0]_i_1_n_0
    SLICE_X87Y130        FDRE                                         r  mrcore/inst/d_TLB_module/genblk2[0].fifobit_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.826     0.826    mrcore/inst/d_TLB_module/aclk
    SLICE_X87Y130        FDRE                                         r  mrcore/inst/d_TLB_module/genblk2[0].fifobit_reg[0][0]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.182     1.008    
    SLICE_X87Y130        FDRE (Hold_fdre_C_D)         0.092     1.100    mrcore/inst/d_TLB_module/genblk2[0].fifobit_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/i_TLB_module/genblk2[0].fifobit_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.214%)  route 0.358ns (65.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.911    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     2.052 r  resetn_reg/Q
                         net (fo=206, routed)         0.358     2.410    mrcore/inst/i_TLB_module/aresetn
    SLICE_X85Y130        LUT5 (Prop_lut5_I3_O)        0.045     2.455 r  mrcore/inst/i_TLB_module/genblk2[0].fifobit[0][0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.455    mrcore/inst/i_TLB_module/genblk2[0].fifobit[0][0]_i_1__0_n_0
    SLICE_X85Y130        FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[0].fifobit_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.826     0.826    mrcore/inst/i_TLB_module/aclk
    SLICE_X85Y130        FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[0].fifobit_reg[0][0]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.182     1.008    
    SLICE_X85Y130        FDRE (Hold_fdre_C_D)         0.091     1.099    mrcore/inst/i_TLB_module/genblk2[0].fifobit_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/L2_TLB_module/done1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.185ns (27.374%)  route 0.491ns (72.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.911    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     2.052 r  resetn_reg/Q
                         net (fo=206, routed)         0.491     2.543    mrcore/inst/L2_TLB_module/aresetn
    SLICE_X83Y136        LUT3 (Prop_lut3_I1_O)        0.044     2.587 r  mrcore/inst/L2_TLB_module/done1_i_1/O
                         net (fo=1, routed)           0.000     2.587    mrcore/inst/L2_TLB_module/done1_i_1_n_0
    SLICE_X83Y136        FDRE                                         r  mrcore/inst/L2_TLB_module/done1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.830     0.830    mrcore/inst/L2_TLB_module/aclk
    SLICE_X83Y136        FDRE                                         r  mrcore/inst/L2_TLB_module/done1_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.182     1.012    
    SLICE_X83Y136        FDRE (Hold_fdre_C_D)         0.107     1.119    mrcore/inst/L2_TLB_module/done1_reg
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.485ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/L2_TLB_module/done0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.482%)  route 0.491ns (72.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.911    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     2.052 r  resetn_reg/Q
                         net (fo=206, routed)         0.491     2.543    mrcore/inst/L2_TLB_module/aresetn
    SLICE_X83Y136        LUT5 (Prop_lut5_I2_O)        0.045     2.588 r  mrcore/inst/L2_TLB_module/done0_i_1/O
                         net (fo=1, routed)           0.000     2.588    mrcore/inst/L2_TLB_module/done0_i_1_n_0
    SLICE_X83Y136        FDRE                                         r  mrcore/inst/L2_TLB_module/done0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.830     0.830    mrcore/inst/L2_TLB_module/aclk
    SLICE_X83Y136        FDRE                                         r  mrcore/inst/L2_TLB_module/done0_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.182     1.012    
    SLICE_X83Y136        FDRE (Hold_fdre_C_D)         0.091     1.103    mrcore/inst/L2_TLB_module/done0_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.501ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.019%)  route 0.687ns (82.980%))
  Logic Levels:           0  
  Clock Path Skew:        -1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.911    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     2.052 f  resetn_reg/Q
                         net (fo=206, routed)         0.687     2.740    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/lopt
    RAMB36_X4Y25         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.867     0.867    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/s_aclk
    RAMB36_X4Y25         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.182     1.050    
    RAMB36_X4Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189     1.239    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.590%)  route 0.709ns (83.410%))
  Logic Levels:           0  
  Clock Path Skew:        -1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.911    sys_clk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     2.052 f  resetn_reg/Q
                         net (fo=206, routed)         0.709     2.761    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/lopt
    RAMB36_X4Y26         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15693, routed)       0.873     0.873    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/s_aclk
    RAMB36_X4Y26         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.182     1.056    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189     1.245    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  1.517    





