
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003564                       # Number of seconds simulated
sim_ticks                                  3563633628                       # Number of ticks simulated
final_tick                               531612094299                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146579                       # Simulator instruction rate (inst/s)
host_op_rate                                   185536                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 258575                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888632                       # Number of bytes of host memory used
host_seconds                                 13781.82                       # Real time elapsed on the host
sim_insts                                  2020119437                       # Number of instructions simulated
sim_ops                                    2557024549                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       114176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       172672                       # Number of bytes read from this memory
system.physmem.bytes_read::total               290304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       176000                       # Number of bytes written to this memory
system.physmem.bytes_written::total            176000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          892                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1349                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2268                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1375                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1375                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       502858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     32039208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       466939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     48453915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                81462920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       502858                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       466939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             969797                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49387793                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49387793                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49387793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       502858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     32039208                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       466939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     48453915                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              130850713                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8545885                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3120223                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2545084                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       209803                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1309423                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1216449                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          335620                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9405                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3120713                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17154858                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3120223                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1552069                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3808020                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1114158                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        560353                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1540048                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       101209                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8390926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.535159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.294111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4582906     54.62%     54.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          251341      3.00%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          470395      5.61%     63.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          465927      5.55%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          290316      3.46%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          230307      2.74%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          145939      1.74%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          136373      1.63%     78.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1817422     21.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8390926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365114                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.007382                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3255919                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       553996                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3656844                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22591                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        901568                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       526094                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20584244                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        901568                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3493755                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         101411                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       127762                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3437003                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       329419                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19843089                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        135990                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       101721                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27853270                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92575937                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92575937                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17168645                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10684583                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3506                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1690                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           922390                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1840370                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       935826                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11967                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       400574                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18694512                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14863393                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29016                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6356981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19462162                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      8390926                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.771365                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.891979                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2897468     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1794576     21.39%     55.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1237947     14.75%     70.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       784381      9.35%     80.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       818013      9.75%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       401320      4.78%     94.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       312482      3.72%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        71676      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73063      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8390926                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          92916     72.48%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18211     14.21%     86.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17069     13.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12436716     83.67%     83.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199596      1.34%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1691      0.01%     85.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1437593      9.67%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       787797      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14863393                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739246                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             128196                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008625                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38274918                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25054914                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14524229                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14991589                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        47400                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       720740                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          186                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226458                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        901568                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          52574                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8858                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18697897                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        36934                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1840370                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       935826                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1690                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6878                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       129760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117829                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       247589                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14666295                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1372285                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       197092                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2142706                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2078056                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            770421                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.716182                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14528598                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14524229                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9258089                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26572375                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.699558                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348410                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12313472                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6384470                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212115                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7489358                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.644129                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.143454                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2866993     38.28%     38.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2085612     27.85%     66.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       865250     11.55%     77.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431363      5.76%     83.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       434095      5.80%     89.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       175925      2.35%     91.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       179607      2.40%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94480      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       356033      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7489358                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12313472                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828995                       # Number of memory references committed
system.switch_cpus0.commit.loads              1119627                       # Number of loads committed
system.switch_cpus0.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777365                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11093540                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       356033                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25831267                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38298034                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 154959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12313472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854588                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854588                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170154                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170154                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65887293                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20174918                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18901578                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3380                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8545885                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3071593                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2501466                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206559                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1308174                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1206700                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          314995                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9265                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3391872                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16796339                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3071593                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1521695                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3525888                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1059012                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        571949                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1658336                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83714                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8338798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.480912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4812910     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          190256      2.28%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          246781      2.96%     62.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          372802      4.47%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          361176      4.33%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          275491      3.30%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163267      1.96%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          245082      2.94%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1671033     20.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8338798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359424                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.965430                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3505211                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       560772                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3396939                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27019                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        848856                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       518196                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20086411                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1165                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        848856                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3692831                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         111385                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       177341                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3231990                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       276389                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19493521                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           92                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        119671                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        86864                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27170080                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90781731                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90781731                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16836040                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10334040                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4010                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2219                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           786138                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1806976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       955253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18747                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       322312                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18110808                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3822                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14565126                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27507                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5918287                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18012416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          534                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8338798                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.746670                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895504                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2926040     35.09%     35.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1823340     21.87%     56.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1180414     14.16%     71.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       802863      9.63%     80.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       750117      9.00%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       399779      4.79%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       294365      3.53%     98.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        88224      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73656      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8338798                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          71487     69.35%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14554     14.12%     83.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17038     16.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12119010     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205934      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1644      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1438722      9.88%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       799816      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14565126                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.704344                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             103079                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007077                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37599636                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24033004                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14155751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14668205                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49627                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       695355                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          218                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       242540                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        848856                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          67733                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10277                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18114633                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       125283                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1806976                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       955253                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2178                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7789                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125623                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116909                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242532                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14285750                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1355032                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       279376                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2137180                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1999640                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            782148                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.671652                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14159739                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14155751                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9092990                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25521760                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.656441                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356284                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9861665                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12120745                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5993944                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3288                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209680                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7489942                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.618270                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148628                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2916377     38.94%     38.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2139479     28.56%     67.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       787197     10.51%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       451354      6.03%     84.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       375767      5.02%     89.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       187259      2.50%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183658      2.45%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        79309      1.06%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       369542      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7489942                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9861665                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12120745                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1824334                       # Number of memory references committed
system.switch_cpus1.commit.loads              1111621                       # Number of loads committed
system.switch_cpus1.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1738325                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10925348                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247336                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       369542                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25235089                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37078686                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3460                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 207087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9861665                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12120745                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9861665                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.866576                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.866576                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.153966                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.153966                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64292693                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19550828                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18556449                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3288                       # number of misc regfile writes
system.l20.replacements                           906                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          255376                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5002                       # Sample count of references to valid blocks.
system.l20.avg_refs                         51.054778                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           86.872266                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.963815                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   435.060995                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3560.102924                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021209                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003409                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.106216                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.869166                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3081                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3081                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1002                       # number of Writeback hits
system.l20.Writeback_hits::total                 1002                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3081                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3081                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3081                       # number of overall hits
system.l20.overall_hits::total                   3081                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          892                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  906                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          892                       # number of demand (read+write) misses
system.l20.demand_misses::total                   906                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          892                       # number of overall misses
system.l20.overall_misses::total                  906                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1010048                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     82487738                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       83497786                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1010048                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     82487738                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        83497786                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1010048                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     82487738                       # number of overall miss cycles
system.l20.overall_miss_latency::total       83497786                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3973                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3987                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1002                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1002                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3973                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3987                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3973                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3987                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.224515                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.227239                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.224515                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.227239                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.224515                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.227239                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 72146.285714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 92475.042601                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 92160.911700                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 72146.285714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 92475.042601                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 92160.911700                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 72146.285714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 92475.042601                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 92160.911700                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 498                       # number of writebacks
system.l20.writebacks::total                      498                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          892                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             906                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          892                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              906                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          892                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             906                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       904360                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     75846665                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     76751025                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       904360                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     75846665                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     76751025                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       904360                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     75846665                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     76751025                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.224515                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.227239                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.224515                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.227239                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.224515                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.227239                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 64597.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85029.893498                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84714.155629                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 64597.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 85029.893498                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84714.155629                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 64597.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 85029.893498                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84714.155629                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1363                       # number of replacements
system.l21.tagsinuse                      4095.976850                       # Cycle average of tags in use
system.l21.total_refs                          334373                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5459                       # Sample count of references to valid blocks.
system.l21.avg_refs                         61.251694                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          153.051223                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.971941                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   690.010981                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3239.942705                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.037366                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003167                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.168460                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.791002                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999994                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3933                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3933                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2341                       # number of Writeback hits
system.l21.Writeback_hits::total                 2341                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3933                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3933                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3933                       # number of overall hits
system.l21.overall_hits::total                   3933                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1349                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1362                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1349                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1362                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1349                       # number of overall misses
system.l21.overall_misses::total                 1362                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1053577                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    115984413                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      117037990                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1053577                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    115984413                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       117037990                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1053577                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    115984413                       # number of overall miss cycles
system.l21.overall_miss_latency::total      117037990                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5282                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5295                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2341                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2341                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5282                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5295                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5282                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5295                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.255396                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.257224                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.255396                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.257224                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.255396                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.257224                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 81044.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 85978.067457                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 85930.976505                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 81044.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 85978.067457                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 85930.976505                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 81044.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 85978.067457                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 85930.976505                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 877                       # number of writebacks
system.l21.writebacks::total                      877                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1349                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1362                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1349                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1362                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1349                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1362                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       953709                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    105454650                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    106408359                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       953709                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    105454650                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    106408359                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       953709                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    105454650                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    106408359                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.255396                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.257224                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.255396                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.257224                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.255396                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.257224                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 73362.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78172.461082                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 78126.548458                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 73362.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 78172.461082                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 78126.548458                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 73362.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 78172.461082                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 78126.548458                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.963784                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001547681                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2163169.937365                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.963784                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022378                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741929                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1540032                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1540032                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1540032                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1540032                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1540032                       # number of overall hits
system.cpu0.icache.overall_hits::total        1540032                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1214826                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1214826                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1214826                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1214826                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1214826                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1214826                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1540048                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1540048                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1540048                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1540048                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1540048                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1540048                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 75926.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75926.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 75926.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75926.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 75926.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75926.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1028718                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1028718                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1028718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1028718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1028718                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1028718                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 73479.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73479.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 73479.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73479.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 73479.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73479.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3973                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153405936                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4229                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36274.754315                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.043578                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.956422                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.855639                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.144361                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1046228                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1046228                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706041                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1752269                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1752269                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1752269                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1752269                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10267                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10267                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10267                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10267                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10267                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    472180478                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    472180478                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    472180478                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    472180478                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    472180478                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    472180478                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1056495                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1056495                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1762536                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1762536                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1762536                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1762536                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009718                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009718                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005825                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005825                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005825                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005825                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45990.111815                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45990.111815                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45990.111815                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45990.111815                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45990.111815                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45990.111815                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1002                       # number of writebacks
system.cpu0.dcache.writebacks::total             1002                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6294                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6294                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6294                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6294                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6294                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6294                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3973                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    102846168                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    102846168                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    102846168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    102846168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    102846168                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    102846168                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002254                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002254                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002254                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002254                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25886.274352                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25886.274352                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25886.274352                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25886.274352                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25886.274352                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25886.274352                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.971913                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001923705                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2020007.469758                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.971913                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020788                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794827                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1658318                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1658318                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1658318                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1658318                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1658318                       # number of overall hits
system.cpu1.icache.overall_hits::total        1658318                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1498147                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1498147                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1498147                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1498147                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1498147                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1498147                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1658336                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1658336                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1658336                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1658336                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1658336                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1658336                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 83230.388889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83230.388889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 83230.388889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83230.388889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 83230.388889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83230.388889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1066577                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1066577                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1066577                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1066577                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1066577                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1066577                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 82044.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82044.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 82044.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82044.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 82044.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82044.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5282                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157756472                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5538                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              28486.181293                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.032659                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.967341                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886846                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113154                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1031259                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1031259                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       708964                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        708964                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1716                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1644                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1644                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1740223                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1740223                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1740223                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1740223                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13195                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13195                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          357                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          357                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13552                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13552                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13552                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13552                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    643922981                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    643922981                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     32567737                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     32567737                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    676490718                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    676490718                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    676490718                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    676490718                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1044454                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1044454                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       709321                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       709321                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1644                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1644                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1753775                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1753775                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1753775                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1753775                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012633                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012633                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000503                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000503                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007727                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48800.529064                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48800.529064                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 91226.154062                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91226.154062                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 49918.146251                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49918.146251                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 49918.146251                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49918.146251                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2341                       # number of writebacks
system.cpu1.dcache.writebacks::total             2341                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7913                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7913                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          357                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          357                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8270                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8270                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8270                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8270                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5282                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5282                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5282                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5282                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5282                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5282                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    149058378                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    149058378                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    149058378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    149058378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    149058378                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    149058378                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005057                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005057                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003012                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003012                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003012                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003012                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28220.063991                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28220.063991                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28220.063991                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28220.063991                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28220.063991                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28220.063991                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
