// Seed: 1544715562
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_10 = id_7;
  module_0();
  always @(negedge 1'b0) begin
    id_9 <= id_5 | id_5 / id_10 - id_10;
    $display(id_7);
    $display(1, id_3, id_6);
    id_2 <= id_9;
  end
endmodule
