library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity it_shift_reg is
  Port (clk, reg_clr, reg_en :in STD_LOGIC;
        it_count : in STD_LOGIC_VECTOR (19 downto 0);
        it_count_out_00 : out STD_LOGIC_VECTOR (19 downto 0));
end it_shift_reg;

architecture Behavioral of it_shift_reg is

Signal it_count_int_00  : STD_LOGIC_VECTOR (19 downto 0) := (others=>'0');
Signal Zero : STD_LOGIC_VECTOR (19 downto 0) := (others=>'0');

begin

Process (clk) begin
    if rising_edge(clk) then
        if (reg_clr = '0') then
            if (reg_en = '1') then
                it_count_int_00 <= it_count;
            end if;
        else
                it_count_int_00 <= Zero;
        end if;
    end if;
end Process;

it_count_out_00 <= it_count_int_00;

end Behavioral;
