

================================================================
== Vivado HLS Report for 'conv2'
================================================================
* Date:           Wed Jun 17 16:36:22 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.988|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1007922|  1007922|  1007922|  1007922|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- conv_layer1_label181         |     1568|     1568|         1|          -|          -|  1568|    no    |
        |- Loop 2                       |  1006352|  1006352|     62897|          -|          -|    16|    no    |
        | + conv_layer2_label8          |    62894|    62894|      4838|          -|          -|    13|    no    |
        |  ++ conv_layer2_label2        |     4836|     4836|       372|          -|          -|    13|    no    |
        |   +++ conv_layer2_label9      |      364|      364|       182|          -|          -|     2|    no    |
        |    ++++ conv_layer2_label7    |      180|      180|        90|          -|          -|     2|    no    |
        |     +++++ conv_layer2_label6  |       88|       88|        11|          -|          -|     8|    no    |
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   399|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      5|    414|   951|
|Memory           |        5|      -|     32|     8|
|Multiplexer      |        -|      -|      -|   301|
|Register         |        -|      -|    430|     -|
+-----------------+---------+-------+-------+------+
|Total            |        5|      5|    876|  1659|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |       12|     12|      5|    20|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |                   Instance                   |                  Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |lenet_hls_fadd_32ns_32ns_32_5_full_dsp_1_U17  |lenet_hls_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|
    |lenet_hls_fcmp_32ns_32ns_1_1_1_U19            |lenet_hls_fcmp_32ns_32ns_1_1_1            |        0|      0|   66|  239|
    |lenet_hls_fmul_32ns_32ns_32_4_max_dsp_1_U18   |lenet_hls_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  322|
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |Total                                         |                                          |        0|      5|  414|  951|
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+---------------------------+---------+----+----+------+-----+------+-------------+
    |         Memory        |           Module          | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+---------------------------+---------+----+----+------+-----+------+-------------+
    |conv2_layer_bias_U     |conv2_conv2_layer_bias     |        0|  32|   8|    16|   32|     1|          512|
    |conv2_layer_weights_U  |conv2_conv2_layer_weights  |        1|   0|   0|   512|   32|     1|        16384|
    |conv_buff_U            |conv2_conv_buff            |        4|   0|   0|  1568|   32|     1|        50176|
    +-----------------------+---------------------------+---------+----+----+------+-----+------+-------------+
    |Total                  |                           |        5|  32|   8|  2096|   96|     3|        67072|
    +-----------------------+---------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |channel_offset_1_fu_540_p2  |     +    |      0|  0|  13|           4|           1|
    |col_offset_1_fu_488_p2      |     +    |      0|  0|  10|           2|           1|
    |filter_1_fu_362_p2          |     +    |      0|  0|  15|           5|           1|
    |i_11_fu_391_p2              |     +    |      0|  0|  13|           4|           1|
    |j_7_fu_403_p2               |     +    |      0|  0|  13|           4|           1|
    |k_3_fu_345_p2               |     +    |      0|  0|  18|          11|           1|
    |next_mul_fu_546_p2          |     +    |      0|  0|  18|          11|           8|
    |row_offset_1_fu_419_p2      |     +    |      0|  0|  10|           2|           1|
    |t1_fu_552_p2                |     +    |      0|  0|  19|          12|          12|
    |tmp1_fu_511_p2              |     +    |      0|  0|  13|           4|           4|
    |tmp_57_fu_425_p2            |     +    |      0|  0|  13|           4|           4|
    |tmp_61_fu_521_p2            |     +    |      0|  0|  16|           9|           9|
    |tmp_74_fu_465_p2            |     +    |      0|  0|  15|           7|           7|
    |tmp_76_fu_498_p2            |     +    |      0|  0|  15|           8|           8|
    |tmp_77_fu_565_p2            |     +    |      0|  0|  18|          11|          11|
    |tmp_58_fu_455_p2            |     -    |      0|  0|  16|           9|           9|
    |ap_block_state2             |    and   |      0|  0|   8|           1|           1|
    |tmp_72_fu_615_p2            |    and   |      0|  0|   8|           1|           1|
    |exitcond4_fu_339_p2         |   icmp   |      0|  0|  13|          11|          10|
    |exitcond5_fu_356_p2         |   icmp   |      0|  0|  11|           5|           6|
    |exitcond6_fu_385_p2         |   icmp   |      0|  0|   9|           4|           3|
    |exitcond7_fu_397_p2         |   icmp   |      0|  0|   9|           4|           3|
    |exitcond8_fu_482_p2         |   icmp   |      0|  0|   9|           2|           3|
    |exitcond9_fu_413_p2         |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_534_p2          |   icmp   |      0|  0|  11|           4|           5|
    |notlhs_fu_597_p2            |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_603_p2            |   icmp   |      0|  0|  18|          23|           1|
    |ap_block_state1             |    or    |      0|  0|   8|           1|           1|
    |tmp_70_fu_609_p2            |    or    |      0|  0|   8|           1|           1|
    |tmp_73_fu_621_p3            |  select  |      0|  0|  32|           1|          32|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 399|         175|         151|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  121|         26|    1|         26|
    |ap_done                 |    9|          2|    1|          2|
    |channel_offset_reg_302  |    9|          2|    4|          8|
    |col_offset_reg_279      |    9|          2|    2|          4|
    |conv2_out_V_blk_n       |    9|          2|    1|          2|
    |conv_buff_address0      |   15|          3|   11|         33|
    |filter_reg_208          |    9|          2|    5|         10|
    |grp_fu_324_p0           |   15|          3|   32|         96|
    |grp_fu_324_p1           |   15|          3|   32|         96|
    |i_reg_220               |    9|          2|    4|          8|
    |in_V_blk_n              |    9|          2|    1|          2|
    |j_reg_232               |    9|          2|    4|          8|
    |k_reg_197               |    9|          2|   11|         22|
    |phi_mul_reg_313         |    9|          2|   11|         22|
    |real_start              |    9|          2|    1|          2|
    |row_offset_reg_256      |    9|          2|    2|          4|
    |sum_3_reg_244           |    9|          2|   32|         64|
    |sum_4_reg_267           |    9|          2|   32|         64|
    |sum_5_reg_290           |    9|          2|   32|         64|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  301|         65|  219|        537|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |a_assign_reg_754               |  32|   0|   32|          0|
    |ap_CS_fsm                      |  25|   0|   25|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |channel_offset_1_reg_714       |   4|   0|    4|          0|
    |channel_offset_reg_302         |   4|   0|    4|          0|
    |col_offset_1_reg_696           |   2|   0|    2|          0|
    |col_offset_reg_279             |   2|   0|    2|          0|
    |conv2_layer_bias_loa_reg_654   |  32|   0|   32|          0|
    |conv2_layer_weights_1_reg_734  |  32|   0|   32|          0|
    |conv_buff_load_reg_739         |  32|   0|   32|          0|
    |filter_1_reg_639               |   5|   0|    5|          0|
    |filter_reg_208                 |   5|   0|    5|          0|
    |i_11_reg_662                   |   4|   0|    4|          0|
    |i_reg_220                      |   4|   0|    4|          0|
    |j_7_reg_670                    |   4|   0|    4|          0|
    |j_reg_232                      |   4|   0|    4|          0|
    |k_reg_197                      |  11|   0|   11|          0|
    |next_mul_reg_719               |  11|   0|   11|          0|
    |phi_mul_reg_313                |  11|   0|   11|          0|
    |row_offset_1_reg_678           |   2|   0|    2|          0|
    |row_offset_reg_256             |   2|   0|    2|          0|
    |start_once_reg                 |   1|   0|    1|          0|
    |sum_3_reg_244                  |  32|   0|   32|          0|
    |sum_4_reg_267                  |  32|   0|   32|          0|
    |sum_5_reg_290                  |  32|   0|   32|          0|
    |tmp_58_reg_683                 |   8|   0|    9|          1|
    |tmp_65_cast_reg_706            |  12|   0|   12|          0|
    |tmp_65_reg_744                 |  32|   0|   32|          0|
    |tmp_67_cast_reg_649            |   5|   0|    7|          2|
    |tmp_73_reg_761                 |  32|   0|   32|          0|
    |tmp_75_reg_688                 |   7|   0|    8|          1|
    |tmp_79_cast_reg_701            |   8|   0|   11|          3|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 430|   0|  437|          7|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     conv2    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     conv2    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     conv2    | return value |
|start_full_n        |  in |    1| ap_ctrl_hs |     conv2    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     conv2    | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |     conv2    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     conv2    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     conv2    | return value |
|start_out           | out |    1| ap_ctrl_hs |     conv2    | return value |
|start_write         | out |    1| ap_ctrl_hs |     conv2    | return value |
|conv2_out_V_din     | out |   32|   ap_fifo  |  conv2_out_V |    pointer   |
|conv2_out_V_full_n  |  in |    1|   ap_fifo  |  conv2_out_V |    pointer   |
|conv2_out_V_write   | out |    1|   ap_fifo  |  conv2_out_V |    pointer   |
|in_V_dout           |  in |   32|   ap_fifo  |     in_V     |    pointer   |
|in_V_empty_n        |  in |    1|   ap_fifo  |     in_V     |    pointer   |
|in_V_read           | out |    1|   ap_fifo  |     in_V     |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

