module top_module (
	input a, 
	input b, 
	input c, 
	input d,
	output q
);

// Logic gate using OR operation
assign q = b | c;

endmodule
