<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a4da798b2250ba16f86fb2bbb95f44fe4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab9eac8c65476aa2bf72a7f1bfd593d83"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8a841cc5711a29b4c7af79ec69d36a67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a8a841cc5711a29b4c7af79ec69d36a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab540da247606349d4e5f0f3b02072fdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:ab540da247606349d4e5f0f3b02072fdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#ab540da247606349d4e5f0f3b02072fdd">More...</a><br /></td></tr>
<tr class="separator:ab540da247606349d4e5f0f3b02072fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c7db20489aa3bfb40b1e26e3920e7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:aa2c7db20489aa3bfb40b1e26e3920e7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#aa2c7db20489aa3bfb40b1e26e3920e7b">More...</a><br /></td></tr>
<tr class="separator:aa2c7db20489aa3bfb40b1e26e3920e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7b0a7d927b6ef1de57ead571814b25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:aed7b0a7d927b6ef1de57ead571814b25"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#aed7b0a7d927b6ef1de57ead571814b25">More...</a><br /></td></tr>
<tr class="separator:aed7b0a7d927b6ef1de57ead571814b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe96390b58c5c7a3f1f6ba77e36ef899"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:afe96390b58c5c7a3f1f6ba77e36ef899"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#afe96390b58c5c7a3f1f6ba77e36ef899">More...</a><br /></td></tr>
<tr class="separator:afe96390b58c5c7a3f1f6ba77e36ef899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c007c26e9519d3fa0182355ff26fa81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a1c007c26e9519d3fa0182355ff26fa81"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#a1c007c26e9519d3fa0182355ff26fa81">More...</a><br /></td></tr>
<tr class="separator:a1c007c26e9519d3fa0182355ff26fa81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ebd9a4fd66078b8a75a93724bd40ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:ae3ebd9a4fd66078b8a75a93724bd40ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#ae3ebd9a4fd66078b8a75a93724bd40ef">More...</a><br /></td></tr>
<tr class="separator:ae3ebd9a4fd66078b8a75a93724bd40ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81b9c11e8c298d12b7f38e02a5d7bdfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a81b9c11e8c298d12b7f38e02a5d7bdfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#a81b9c11e8c298d12b7f38e02a5d7bdfa">More...</a><br /></td></tr>
<tr class="separator:a81b9c11e8c298d12b7f38e02a5d7bdfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb15f7c2da4d6b50827be0ce54f1598"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a6fb15f7c2da4d6b50827be0ce54f1598"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#a6fb15f7c2da4d6b50827be0ce54f1598">More...</a><br /></td></tr>
<tr class="separator:a6fb15f7c2da4d6b50827be0ce54f1598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695395f0214b55c2dbf3fa051d0aaece"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a695395f0214b55c2dbf3fa051d0aaece"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#a695395f0214b55c2dbf3fa051d0aaece">More...</a><br /></td></tr>
<tr class="separator:a695395f0214b55c2dbf3fa051d0aaece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4833a87c7ba8c96ebe5040e7db966a0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a4833a87c7ba8c96ebe5040e7db966a0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#a4833a87c7ba8c96ebe5040e7db966a0f">More...</a><br /></td></tr>
<tr class="separator:a4833a87c7ba8c96ebe5040e7db966a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b5f70e303bde955a67bc559296f24f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a8b5f70e303bde955a67bc559296f24f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#a8b5f70e303bde955a67bc559296f24f3">More...</a><br /></td></tr>
<tr class="separator:a8b5f70e303bde955a67bc559296f24f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5e58249ea3d341acb1ae944fd7eeea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a5c5e58249ea3d341acb1ae944fd7eeea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#a5c5e58249ea3d341acb1ae944fd7eeea">More...</a><br /></td></tr>
<tr class="separator:a5c5e58249ea3d341acb1ae944fd7eeea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27054401ad3908ef1b937535690cd40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:ac27054401ad3908ef1b937535690cd40"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#ac27054401ad3908ef1b937535690cd40">More...</a><br /></td></tr>
<tr class="separator:ac27054401ad3908ef1b937535690cd40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ecce4799977868000a4865b3ce8fab1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a0ecce4799977868000a4865b3ce8fab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#a0ecce4799977868000a4865b3ce8fab1">More...</a><br /></td></tr>
<tr class="separator:a0ecce4799977868000a4865b3ce8fab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7770e72b2c836045f903257edc5c5e90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a7770e72b2c836045f903257edc5c5e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#a7770e72b2c836045f903257edc5c5e90">More...</a><br /></td></tr>
<tr class="separator:a7770e72b2c836045f903257edc5c5e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fb8adce6ed28e75dc3d1df1902f493b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:a2fb8adce6ed28e75dc3d1df1902f493b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#a2fb8adce6ed28e75dc3d1df1902f493b">More...</a><br /></td></tr>
<tr class="separator:a2fb8adce6ed28e75dc3d1df1902f493b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1741d8f18d7901f4147d7737507274aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a1741d8f18d7901f4147d7737507274aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#a1741d8f18d7901f4147d7737507274aa">More...</a><br /></td></tr>
<tr class="separator:a1741d8f18d7901f4147d7737507274aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1142dd18a1236db710baad43bd372cb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a1142dd18a1236db710baad43bd372cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#a1142dd18a1236db710baad43bd372cb6">More...</a><br /></td></tr>
<tr class="separator:a1142dd18a1236db710baad43bd372cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2abd67ab23afcf1a51f9132ca8745748"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a2abd67ab23afcf1a51f9132ca8745748"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#a2abd67ab23afcf1a51f9132ca8745748">More...</a><br /></td></tr>
<tr class="separator:a2abd67ab23afcf1a51f9132ca8745748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4bdd19861b0472b103db97dde0562a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a2e4bdd19861b0472b103db97dde0562a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#a2e4bdd19861b0472b103db97dde0562a">More...</a><br /></td></tr>
<tr class="separator:a2e4bdd19861b0472b103db97dde0562a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44532e8aeff773a7c1c9efacec5ddfad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:a44532e8aeff773a7c1c9efacec5ddfad"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d6/d5c/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d450_1_1_0d459.html#a44532e8aeff773a7c1c9efacec5ddfad">More...</a><br /></td></tr>
<tr class="separator:a44532e8aeff773a7c1c9efacec5ddfad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9eac8c65476aa2bf72a7f1bfd593d83"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab9eac8c65476aa2bf72a7f1bfd593d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b1d00301bf9bd7d6c83d75e703c6b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a07b1d00301bf9bd7d6c83d75e703c6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da798b2250ba16f86fb2bbb95f44fe4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4da798b2250ba16f86fb2bbb95f44fe4">EAX</a></td></tr>
<tr class="separator:a4da798b2250ba16f86fb2bbb95f44fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a026fd611bde6be4cc0da162442cb2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab4c5155d7083715a8915c28ad18e707a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ace867b3f1eaf1bfc9e55da0c3dd093fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:ace867b3f1eaf1bfc9e55da0c3dd093fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d8/d2e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d453_1_1_0d477.html#ace867b3f1eaf1bfc9e55da0c3dd093fa">More...</a><br /></td></tr>
<tr class="separator:ace867b3f1eaf1bfc9e55da0c3dd093fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e9b656b86a9d75e1ccedb6a1c1ce6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:ad8e9b656b86a9d75e1ccedb6a1c1ce6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d2e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d453_1_1_0d477.html#ad8e9b656b86a9d75e1ccedb6a1c1ce6f">More...</a><br /></td></tr>
<tr class="separator:ad8e9b656b86a9d75e1ccedb6a1c1ce6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c5155d7083715a8915c28ad18e707a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab4c5155d7083715a8915c28ad18e707a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8364fdec6cd63058c10502544877fef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ac8364fdec6cd63058c10502544877fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a026fd611bde6be4cc0da162442cb2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a09a026fd611bde6be4cc0da162442cb2">EBX</a></td></tr>
<tr class="separator:a09a026fd611bde6be4cc0da162442cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9206fd78c8e978d953a95328176fdf51"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a55de46b4007a765ab51f2a5920990a5d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a64062435575d958fbac800e85fa0c16a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a64062435575d958fbac800e85fa0c16a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d8d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d455_1_1_0d480.html#a64062435575d958fbac800e85fa0c16a">More...</a><br /></td></tr>
<tr class="separator:a64062435575d958fbac800e85fa0c16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55de46b4007a765ab51f2a5920990a5d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a55de46b4007a765ab51f2a5920990a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3512a91ac5e5182aa4053ca3af1085d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a3512a91ac5e5182aa4053ca3af1085d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9206fd78c8e978d953a95328176fdf51"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9206fd78c8e978d953a95328176fdf51">ECX</a></td></tr>
<tr class="separator:a9206fd78c8e978d953a95328176fdf51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7f65ffc8f9514521a2d65a56158545"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a11a58fb0651717622d4da0a100e9e787"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7497a17353dcef834d6d99705e0cd20b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a7497a17353dcef834d6d99705e0cd20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d28/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d456_1_1_0d482.html#a7497a17353dcef834d6d99705e0cd20b">More...</a><br /></td></tr>
<tr class="separator:a7497a17353dcef834d6d99705e0cd20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6249397a5ad7a0c880287fcc7714ba0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:af6249397a5ad7a0c880287fcc7714ba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../db/d28/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d456_1_1_0d482.html#af6249397a5ad7a0c880287fcc7714ba0">More...</a><br /></td></tr>
<tr class="separator:af6249397a5ad7a0c880287fcc7714ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314350b7004af1e7eda5fd6116358203"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a314350b7004af1e7eda5fd6116358203"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../db/d28/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d456_1_1_0d482.html#a314350b7004af1e7eda5fd6116358203">More...</a><br /></td></tr>
<tr class="separator:a314350b7004af1e7eda5fd6116358203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20698f05ca0fb4ee2975a5e1d1900e37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a20698f05ca0fb4ee2975a5e1d1900e37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d28/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d456_1_1_0d482.html#a20698f05ca0fb4ee2975a5e1d1900e37">More...</a><br /></td></tr>
<tr class="separator:a20698f05ca0fb4ee2975a5e1d1900e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60cada5256b2b13da085f0dbc683a9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:ae60cada5256b2b13da085f0dbc683a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../db/d28/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d456_1_1_0d482.html#ae60cada5256b2b13da085f0dbc683a9c">More...</a><br /></td></tr>
<tr class="separator:ae60cada5256b2b13da085f0dbc683a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ad0d104a59ac71b4bbe2d6b70720e7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a6ad0d104a59ac71b4bbe2d6b70720e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d28/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d456_1_1_0d482.html#a6ad0d104a59ac71b4bbe2d6b70720e7d">More...</a><br /></td></tr>
<tr class="separator:a6ad0d104a59ac71b4bbe2d6b70720e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a58fb0651717622d4da0a100e9e787"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a11a58fb0651717622d4da0a100e9e787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a834a99aff49f0a93c9abca09ab4287e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a834a99aff49f0a93c9abca09ab4287e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7f65ffc8f9514521a2d65a56158545"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4c7f65ffc8f9514521a2d65a56158545">EDX</a></td></tr>
<tr class="separator:a4c7f65ffc8f9514521a2d65a56158545"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4da798b2250ba16f86fb2bbb95f44fe4">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a09a026fd611bde6be4cc0da162442cb2">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9206fd78c8e978d953a95328176fdf51">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4c7f65ffc8f9514521a2d65a56158545">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a09a026fd611bde6be4cc0da162442cb2"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a09a026fd611bde6be4cc0da162442cb2">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@453 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a4c7f65ffc8f9514521a2d65a56158545"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4c7f65ffc8f9514521a2d65a56158545">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@456 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a4da798b2250ba16f86fb2bbb95f44fe4"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4da798b2250ba16f86fb2bbb95f44fe4">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@450 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a9206fd78c8e978d953a95328176fdf51"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9206fd78c8e978d953a95328176fdf51">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@455 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4da798b2250ba16f86fb2bbb95f44fe4">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a09a026fd611bde6be4cc0da162442cb2">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9206fd78c8e978d953a95328176fdf51">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4c7f65ffc8f9514521a2d65a56158545">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a4da798b2250ba16f86fb2bbb95f44fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4da798b2250ba16f86fb2bbb95f44fe4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a09a026fd611bde6be4cc0da162442cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a026fd611bde6be4cc0da162442cb2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a9206fd78c8e978d953a95328176fdf51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9206fd78c8e978d953a95328176fdf51">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a4c7f65ffc8f9514521a2d65a56158545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7f65ffc8f9514521a2d65a56158545">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
