
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <link rel="StyleSheet" media="screen" href="../css/hdl2html.css"/>
</head>
<body id="hdl2html">
  <tt><a name="1"/><span style="color:red">%s%%s%%s%%s%%s%1%s%%s%</span><span class="comment">//%s%STATUS:%s%OK</span><br/>
<a name="2"/><span style="color:red">%s%%s%%s%%s%%s%2%s%%s%</span><br/>
<a name="3"/><span style="color:red">%s%%s%%s%%s%%s%3%s%%s%</span>`ifndef%s%POS_CNT_EDGE_DETECT_V<br/>
<a name="4"/><span style="color:red">%s%%s%%s%%s%%s%4%s%%s%</span>`<span class="keyattr">define</span>%s%POS_CNT_EDGE_DETECT_V<br/>
<a name="5"/><span style="color:red">%s%%s%%s%%s%%s%5%s%%s%</span><br/>
<a name="6"/><span style="color:red">%s%%s%%s%%s%%s%6%s%%s%</span><span class="comment">//%s%-----------------------------------------------------------------------------</span><br/>
<a name="7"/><span style="color:red">%s%%s%%s%%s%%s%7%s%%s%</span><span class="comment">//%s%Module:%s%pos_cnt_edge_detect</span><br/>
<a name="8"/><span style="color:red">%s%%s%%s%%s%%s%8%s%%s%</span><span class="comment">//</span><br/>
<a name="9"/><span style="color:red">%s%%s%%s%%s%%s%9%s%%s%</span><span class="comment">//%s%Description:</span><br/>
<a name="10"/><span style="color:red">%s%%s%%s%%s%10%s%%s%</span><span class="comment">//%t%%s%-%s%This%s%module%s%combines%s%the%s%clock%s%selection%s%logic%s%with%s%edge%s%detection.</span><br/>
<a name="11"/><span style="color:red">%s%%s%%s%%s%11%s%%s%</span><span class="comment">//%s%%s%%s%-%s%This%s%module%s%detects%s%the%s%rising%s%edge%s%of%s%a%s%selected%s%divided%s%clock%s%(CLK_IN)</span><br/>
<a name="12"/><span style="color:red">%s%%s%%s%%s%12%s%%s%</span><span class="comment">//%s%%s%%s%%s%%s%and%s%generates%s%a%s%one-clock-cycle%s%pulse%s%(TMR_Edge)%s%synchronized%s%to%s%pclk.</span><br/>
<a name="13"/><span style="color:red">%s%%s%%s%%s%13%s%%s%</span><span class="comment">//</span><br/>
<a name="14"/><span style="color:red">%s%%s%%s%%s%14%s%%s%</span><span class="comment">//%s%Inputs:</span><br/>
<a name="15"/><span style="color:red">%s%%s%%s%%s%15%s%%s%</span><span class="comment">//%s%%s%%s%-%s%pclk%s%%s%%s%%s%%s%%s%:%s%System%s%clock%s%(used%s%to%s%synchronize%s%inputs%s%and%s%output%s%pulse)</span><br/>
<a name="16"/><span style="color:red">%s%%s%%s%%s%16%s%%s%</span><span class="comment">//%s%%s%%s%-%s%preset_n%s%%s%:%s%Active-low%s%asynchronous%s%reset</span><br/>
<a name="17"/><span style="color:red">%s%%s%%s%%s%17%s%%s%</span><span class="comment">//%s%%s%%s%-%s%CLK_IN%s%%s%%s%%s%:%s%4%s%divided%s%clock%s%inputs%s%(e.g.%s%pclk/2,%s%pclk/4,%s%pclk/8,%s%pclk/16)</span><br/>
<a name="18"/><span style="color:red">%s%%s%%s%%s%18%s%%s%</span><span class="comment">//%s%%s%%s%-%s%cks%s%%s%%s%%s%%s%%s%%s%:%s%2-bit%s%clock%s%select%s%input,%s%chooses%s%which%s%CLK_IN%s%to%s%monitor</span><br/>
<a name="19"/><span style="color:red">%s%%s%%s%%s%19%s%%s%</span><span class="comment">//</span><br/>
<a name="20"/><span style="color:red">%s%%s%%s%%s%20%s%%s%</span><span class="comment">//%s%Output:</span><br/>
<a name="21"/><span style="color:red">%s%%s%%s%%s%21%s%%s%</span><span class="comment">//%s%%s%%s%-%s%TMR_Edge%s%%s%:%s%One-cycle%s%pulse%s%indicating%s%rising%s%edge%s%detected%s%on%s%selected%s%clock</span><br/>
<a name="22"/><span style="color:red">%s%%s%%s%%s%22%s%%s%</span><span class="comment">//%s%-----------------------------------------------------------------------------</span><br/>
<a name="23"/><span style="color:red">%s%%s%%s%%s%23%s%%s%</span><span class="keyword">module</span>%s%pos_cnt_edge_detect%s%(<br/>
<a name="24"/><span style="color:red">%s%%s%%s%%s%24%s%%s%</span>%s%%s%<span class="keyword">input</span>%s%%s%<span class="keyword">wire</span>%s%%s%%s%%s%%s%%s%%s%pclk,<br/>
<a name="25"/><span style="color:red">%s%%s%%s%%s%25%s%%s%</span>%s%%s%<span class="keyword">input</span>%s%%s%<span class="keyword">wire</span>%s%%s%%s%%s%%s%%s%%s%preset_n,<br/>
<a name="26"/><span style="color:red">%s%%s%%s%%s%26%s%%s%</span>%s%%s%<span class="keyword">input</span>%s%%s%<span class="keyword">wire</span>%s%[3:0]%s%CLK_IN,<br/>
<a name="27"/><span style="color:red">%s%%s%%s%%s%27%s%%s%</span>%s%%s%<span class="keyword">input</span>%s%%s%<span class="keyword">wire</span>%s%[1:0]%s%cks,<br/>
<a name="28"/><span style="color:red">%s%%s%%s%%s%28%s%%s%</span>%s%%s%<span class="keyword">output</span>%s%<span class="keyword">wire</span>%s%%s%%s%%s%%s%%s%%s%TMR_Edge<br/>
<a name="29"/><span style="color:red">%s%%s%%s%%s%29%s%%s%</span>);<br/>
<a name="30"/><span style="color:red">%s%%s%%s%%s%30%s%%s%</span>%s%%s%<span class="comment">//%s%Internal%s%signal%s%to%s%connect%s%the%s%two%s%sub-modules</span><br/>
<a name="31"/><span style="color:red">%s%%s%%s%%s%31%s%%s%</span>%s%%s%<span class="keyword">wire</span>%s%TMR_CLK_IN;<br/>
<a name="32"/><span style="color:red">%s%%s%%s%%s%32%s%%s%</span><br/>
<a name="33"/><span style="color:red">%s%%s%%s%%s%33%s%%s%</span>%s%%s%<span class="comment">//%s%Instantiate%s%the%s%clock%s%selection%s%module</span><br/>
<a name="34"/><span style="color:red">%s%%s%%s%%s%34%s%%s%</span>%s%%s%clk_sel_synced_alt%s%u_clk_sel_synced_alt%s%(<br/>
<a name="35"/><span style="color:red">%s%%s%%s%%s%35%s%%s%</span>%s%%s%%s%%s%.pclk%s%%s%%s%%s%%s%%s%%s%(pclk),<br/>
<a name="36"/><span style="color:red">%s%%s%%s%%s%36%s%%s%</span>%s%%s%%s%%s%.preset_n%s%%s%%s%(preset_n),<br/>
<a name="37"/><span style="color:red">%s%%s%%s%%s%37%s%%s%</span>%s%%s%%s%%s%.CLK_IN%s%%s%%s%%s%%s%(CLK_IN),<br/>
<a name="38"/><span style="color:red">%s%%s%%s%%s%38%s%%s%</span>%s%%s%%s%%s%.cks%s%%s%%s%%s%%s%%s%%s%%s%(cks),<br/>
<a name="39"/><span style="color:red">%s%%s%%s%%s%39%s%%s%</span>%s%%s%%s%%s%.TMR_CLK_IN%s%(TMR_CLK_IN)<br/>
<a name="40"/><span style="color:red">%s%%s%%s%%s%40%s%%s%</span>%s%%s%);<br/>
<a name="41"/><span style="color:red">%s%%s%%s%%s%41%s%%s%</span><br/>
<a name="42"/><span style="color:red">%s%%s%%s%%s%42%s%%s%</span>%s%%s%<span class="comment">//%s%Instantiate%s%the%s%edge%s%detection%s%module</span><br/>
<a name="43"/><span style="color:red">%s%%s%%s%%s%43%s%%s%</span>%s%%s%pos_edge_detect_synced%s%u_pos_edge_detect_synced%s%(<br/>
<a name="44"/><span style="color:red">%s%%s%%s%%s%44%s%%s%</span>%s%%s%%s%%s%.pclk%s%%s%%s%%s%%s%%s%%s%(pclk),<br/>
<a name="45"/><span style="color:red">%s%%s%%s%%s%45%s%%s%</span>%s%%s%%s%%s%.preset_n%s%%s%%s%(preset_n),<br/>
<a name="46"/><span style="color:red">%s%%s%%s%%s%46%s%%s%</span>%s%%s%%s%%s%.TMR_CLK_IN%s%(TMR_CLK_IN),<br/>
<a name="47"/><span style="color:red">%s%%s%%s%%s%47%s%%s%</span>%s%%s%%s%%s%.TMR_Edge%s%%s%%s%(TMR_Edge)<br/>
<a name="48"/><span style="color:red">%s%%s%%s%%s%48%s%%s%</span>%s%%s%);<br/>
<a name="49"/><span style="color:red">%s%%s%%s%%s%49%s%%s%</span><span class="keyword">endmodule</span><br/>
<a name="50"/><span style="color:red">%s%%s%%s%%s%50%s%%s%</span><br/>
<a name="51"/><span style="color:red">%s%%s%%s%%s%51%s%%s%</span><span class="comment">//%s%-----------------------------------------------------------------------------</span><br/>
<a name="52"/><span style="color:red">%s%%s%%s%%s%52%s%%s%</span><span class="comment">//%s%Module:%s%pos_edge_detect_synced</span><br/>
<a name="53"/><span style="color:red">%s%%s%%s%%s%53%s%%s%</span><span class="comment">//%s%Description:</span><br/>
<a name="54"/><span style="color:red">%s%%s%%s%%s%54%s%%s%</span><span class="comment">//%s%%s%%s%-%s%Performs%s%a%s%one-stage%s%synchronization%s%of%s%the%s%selected%s%clock%s%to%s%pclk.</span><br/>
<a name="55"/><span style="color:red">%s%%s%%s%%s%55%s%%s%</span><span class="comment">//%s%%s%%s%-%s%Detects%s%the%s%rising%s%edge%s%and%s%generates%s%a%s%one-cycle%s%pulse.</span><br/>
<a name="56"/><span style="color:red">%s%%s%%s%%s%56%s%%s%</span><span class="comment">//%s%-----------------------------------------------------------------------------</span><br/>
<a name="57"/><span style="color:red">%s%%s%%s%%s%57%s%%s%</span><span class="keyword">module</span>%s%pos_edge_detect_synced%s%(<br/>
<a name="58"/><span style="color:red">%s%%s%%s%%s%58%s%%s%</span>%s%%s%<span class="keyword">input</span>%s%%s%<span class="keyword">wire</span>%s%pclk,<br/>
<a name="59"/><span style="color:red">%s%%s%%s%%s%59%s%%s%</span>%s%%s%<span class="keyword">input</span>%s%%s%<span class="keyword">wire</span>%s%preset_n,<br/>
<a name="60"/><span style="color:red">%s%%s%%s%%s%60%s%%s%</span>%s%%s%<span class="keyword">input</span>%s%%s%<span class="keyword">wire</span>%s%TMR_CLK_IN,%s%%s%<br/>
<a name="61"/><span style="color:red">%s%%s%%s%%s%61%s%%s%</span>%s%%s%<span class="keyword">output</span>%s%<span class="keyword">wire</span>%s%TMR_Edge<br/>
<a name="62"/><span style="color:red">%s%%s%%s%%s%62%s%%s%</span>);<br/>
<a name="63"/><span style="color:red">%s%%s%%s%%s%63%s%%s%</span>%s%%s%<span class="comment">//%s%Delayed%s%version%s%of%s%TMR_CLK_IN%s%using%s%DFF</span><br/>
<a name="64"/><span style="color:red">%s%%s%%s%%s%64%s%%s%</span>%s%%s%<span class="keyword">reg</span>%s%TMR_CLK_IN_d;<br/>
<a name="65"/><span style="color:red">%s%%s%%s%%s%65%s%%s%</span>%s%%s%<br/>
<a name="66"/><span style="color:red">%s%%s%%s%%s%66%s%%s%</span>%s%%s%<span class="comment">//%s%Asynchronous%s%reset%s%for%s%the%s%synchronizer%s%FF</span><br/>
<a name="67"/><span style="color:red">%s%%s%%s%%s%67%s%%s%</span>%s%%s%<span class="keyword">always</span>%s%@(<span class="keyattr">posedge</span>%s%pclk%s%<span class="keytype">or</span>%s%<span class="keyattr">negedge</span>%s%preset_n)%s%<span class="keyword">begin</span><br/>
<a name="68"/><span style="color:red">%s%%s%%s%%s%68%s%%s%</span>%s%%s%%s%%s%<span class="keyword">if</span>%s%(!preset_n)%s%TMR_CLK_IN_d%s%&lt;=%s%1'b0;%s%%s%%s%%s%%s%%s%%s%<span class="comment">//%s%Reset%s%delayed%s%signal</span><br/>
<a name="69"/><span style="color:red">%s%%s%%s%%s%69%s%%s%</span>%s%%s%%s%%s%<span class="keyword">else</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%TMR_CLK_IN_d%s%&lt;=%s%TMR_CLK_IN;%s%<span class="comment">//%s%Capture%s%previous%s%state</span><br/>
<a name="70"/><span style="color:red">%s%%s%%s%%s%70%s%%s%</span>%s%%s%<span class="keyword">end</span><br/>
<a name="71"/><span style="color:red">%s%%s%%s%%s%71%s%%s%</span>%s%%s%<br/>
<a name="72"/><span style="color:red">%s%%s%%s%%s%72%s%%s%</span>%s%%s%<span class="comment">//%s%Generate%s%a%s%one-clock-cycle%s%pulse%s%on%s%the%s%rising%s%edge</span><br/>
<a name="73"/><span style="color:red">%s%%s%%s%%s%73%s%%s%</span>%s%%s%<span class="keyword">assign</span>%s%TMR_Edge%s%=%s%TMR_CLK_IN%s%&amp;%s%(~TMR_CLK_IN_d);<br/>
<a name="74"/><span style="color:red">%s%%s%%s%%s%74%s%%s%</span><br/>
<a name="75"/><span style="color:red">%s%%s%%s%%s%75%s%%s%</span><span class="keyword">endmodule</span><br/>
<a name="76"/><span style="color:red">%s%%s%%s%%s%76%s%%s%</span><br/>
<a name="77"/><span style="color:red">%s%%s%%s%%s%77%s%%s%</span><span class="comment">//%s%-----------------------------------------------------------------------------</span><br/>
<a name="78"/><span style="color:red">%s%%s%%s%%s%78%s%%s%</span><span class="comment">//%s%Module:%s%clk_sel_synced_alt</span><br/>
<a name="79"/><span style="color:red">%s%%s%%s%%s%79%s%%s%</span><span class="comment">//%s%Description:</span><br/>
<a name="80"/><span style="color:red">%s%%s%%s%%s%80%s%%s%</span><span class="comment">//%s%%s%%s%-%s%Registers%s%the%s%clock%s%select%s%input%s%(cks).</span><br/>
<a name="81"/><span style="color:red">%s%%s%%s%%s%81%s%%s%</span><span class="comment">//%s%%s%%s%-%s%Selects%s%one%s%of%s%the%s%4%s%divided%s%clocks%s%using%s%the%s%registered%s%cks%s%value.</span><br/>
<a name="82"/><span style="color:red">%s%%s%%s%%s%82%s%%s%</span><span class="comment">//%s%%s%%s%-%s%Registers%s%the%s%selected%s%clock%s%output%s%with%s%asynchronous%s%reset.</span><br/>
<a name="83"/><span style="color:red">%s%%s%%s%%s%83%s%%s%</span><span class="comment">//%s%-----------------------------------------------------------------------------</span><br/>
<a name="84"/><span style="color:red">%s%%s%%s%%s%84%s%%s%</span><span class="keyword">module</span>%s%clk_sel_synced_alt%s%(<br/>
<a name="85"/><span style="color:red">%s%%s%%s%%s%85%s%%s%</span>%s%%s%<span class="keyword">input</span>%s%%s%<span class="keyword">wire</span>%s%%s%%s%%s%%s%%s%%s%pclk,<br/>
<a name="86"/><span style="color:red">%s%%s%%s%%s%86%s%%s%</span>%s%%s%<span class="keyword">input</span>%s%%s%<span class="keyword">wire</span>%s%%s%%s%%s%%s%%s%%s%preset_n,<br/>
<a name="87"/><span style="color:red">%s%%s%%s%%s%87%s%%s%</span>%s%%s%<span class="keyword">input</span>%s%%s%<span class="keyword">wire</span>%s%[3:0]%s%CLK_IN,<br/>
<a name="88"/><span style="color:red">%s%%s%%s%%s%88%s%%s%</span>%s%%s%<span class="keyword">input</span>%s%%s%<span class="keyword">wire</span>%s%[1:0]%s%cks,%s%<span class="comment">//%s%clk_select%s%signal</span><br/>
<a name="89"/><span style="color:red">%s%%s%%s%%s%89%s%%s%</span>%s%%s%<span class="keyword">output</span>%s%<span class="keyword">reg</span>%s%%s%%s%%s%%s%%s%%s%%s%TMR_CLK_IN<br/>
<a name="90"/><span style="color:red">%s%%s%%s%%s%90%s%%s%</span>);<br/>
<a name="91"/><span style="color:red">%s%%s%%s%%s%91%s%%s%</span>%s%%s%<span class="comment">//%s%Internal%s%signals%s%for%s%synchronization%s%and%s%edge%s%detection</span><br/>
<a name="92"/><span style="color:red">%s%%s%%s%%s%92%s%%s%</span>%s%%s%<span class="keyword">reg</span>%s%[1:0]%s%cks_r;<br/>
<a name="93"/><span style="color:red">%s%%s%%s%%s%93%s%%s%</span>%s%%s%<span class="keyword">reg</span>%s%%s%%s%%s%%s%%s%%s%TMR_CLK_IN_mux_out;<br/>
<a name="94"/><span style="color:red">%s%%s%%s%%s%94%s%%s%</span><br/>
<a name="95"/><span style="color:red">%s%%s%%s%%s%95%s%%s%</span>%s%%s%<span class="comment">//%s%Register%s%the%s%clock%s%select%s%signal</span><br/>
<a name="96"/><span style="color:red">%s%%s%%s%%s%96%s%%s%</span>%s%%s%<span class="comment">//%s%This%s%is%s%a%s%synchronous%s%reset%s%to%s%ensure%s%consistent%s%behavior%s%across%s%FFs.</span><br/>
<a name="97"/><span style="color:red">%s%%s%%s%%s%97%s%%s%</span>%s%%s%<span class="keyword">always</span>%s%@(<span class="keyattr">posedge</span>%s%pclk%s%<span class="keytype">or</span>%s%<span class="keyattr">negedge</span>%s%preset_n)%s%<span class="keyword">begin</span><br/>
<a name="98"/><span style="color:red">%s%%s%%s%%s%98%s%%s%</span>%s%%s%%s%%s%<span class="keyword">if</span>%s%(!preset_n)%s%cks_r%s%&lt;=%s%2'b0;<br/>
<a name="99"/><span style="color:red">%s%%s%%s%%s%99%s%%s%</span>%s%%s%%s%%s%<span class="keyword">else</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%cks_r%s%&lt;=%s%cks;<br/>
<a name="100"/><span style="color:red">%s%%s%%s%100%s%%s%</span>%s%%s%<span class="keyword">end</span><br/>
<a name="101"/><span style="color:red">%s%%s%%s%101%s%%s%</span>%s%%s%<br/>
<a name="102"/><span style="color:red">%s%%s%%s%102%s%%s%</span>%s%%s%<span class="comment">//%s%Clock%s%Select%s%MUX%s%(Combinational%s%Logic)</span><br/>
<a name="103"/><span style="color:red">%s%%s%%s%103%s%%s%</span>%s%%s%<span class="keyword">always</span>%s%@(*)%s%<span class="keyword">begin</span><br/>
<a name="104"/><span style="color:red">%s%%s%%s%104%s%%s%</span>%s%%s%%s%%s%<span class="keyword">case</span>%s%(cks_r)<br/>
<a name="105"/><span style="color:red">%s%%s%%s%105%s%%s%</span>%s%%s%%s%%s%%s%%s%2'b00:%s%%s%%s%TMR_CLK_IN_mux_out%s%=%s%CLK_IN[0];<br/>
<a name="106"/><span style="color:red">%s%%s%%s%106%s%%s%</span>%s%%s%%s%%s%%s%%s%2'b01:%s%%s%%s%TMR_CLK_IN_mux_out%s%=%s%CLK_IN[1];<br/>
<a name="107"/><span style="color:red">%s%%s%%s%107%s%%s%</span>%s%%s%%s%%s%%s%%s%2'b10:%s%%s%%s%TMR_CLK_IN_mux_out%s%=%s%CLK_IN[2];<br/>
<a name="108"/><span style="color:red">%s%%s%%s%108%s%%s%</span>%s%%s%%s%%s%%s%%s%2'b11:%s%%s%%s%TMR_CLK_IN_mux_out%s%=%s%CLK_IN[3];<br/>
<a name="109"/><span style="color:red">%s%%s%%s%109%s%%s%</span>%s%%s%%s%%s%%s%%s%<span class="keyword">default</span>:%s%TMR_CLK_IN_mux_out%s%=%s%1'b0;<br/>
<a name="110"/><span style="color:red">%s%%s%%s%110%s%%s%</span>%s%%s%%s%%s%<span class="keyword">endcase</span><br/>
<a name="111"/><span style="color:red">%s%%s%%s%111%s%%s%</span>%s%%s%<span class="keyword">end</span><br/>
<a name="112"/><span style="color:red">%s%%s%%s%112%s%%s%</span>%s%%s%<br/>
<a name="113"/><span style="color:red">%s%%s%%s%113%s%%s%</span>%s%%s%<span class="comment">//%s%Final%s%output%s%register%s%with%s%asynchronous%s%reset</span><br/>
<a name="114"/><span style="color:red">%s%%s%%s%114%s%%s%</span>%s%%s%<span class="comment">//%s%This%s%ensures%s%TMR_CLK_IN%s%is%s%a%s%registered%s%output%s%and%s%is%s%cleared%s%immediately%s%on%s%reset.</span><br/>
<a name="115"/><span style="color:red">%s%%s%%s%115%s%%s%</span>%s%%s%<span class="keyword">always</span>%s%@(<span class="keyattr">posedge</span>%s%pclk%s%<span class="keytype">or</span>%s%<span class="keyattr">negedge</span>%s%preset_n)%s%<span class="keyword">begin</span><br/>
<a name="116"/><span style="color:red">%s%%s%%s%116%s%%s%</span>%s%%s%%s%%s%<span class="keyword">if</span>%s%(!preset_n)%s%TMR_CLK_IN%s%&lt;=%s%1'b0;<br/>
<a name="117"/><span style="color:red">%s%%s%%s%117%s%%s%</span>%s%%s%%s%%s%<span class="keyword">else</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%TMR_CLK_IN%s%&lt;=%s%TMR_CLK_IN_mux_out;<br/>
<a name="118"/><span style="color:red">%s%%s%%s%118%s%%s%</span>%s%%s%<span class="keyword">end</span><br/>
<a name="119"/><span style="color:red">%s%%s%%s%119%s%%s%</span><span class="keyword">endmodule</span><br/>
<a name="120"/><span style="color:red">%s%%s%%s%120%s%%s%</span><br/>
<a name="121"/><span style="color:red">%s%%s%%s%121%s%%s%</span>`<span class="keyattr">endif</span>%s%<span class="comment">//%s%POS_CNT_EDGE_DETECT_V</span><br/>
</tt>
<script type="text/javascript" src="../scripts/buildsrcpage.js"></script>
  
</body>
</html>
