\hypertarget{structGPIO__TypeDef}{}\doxysection{GPIO\+\_\+\+Type\+Def Struct Reference}
\label{structGPIO__TypeDef}\index{GPIO\_TypeDef@{GPIO\_TypeDef}}


General Purpose I/O.  




{\ttfamily \#include $<$stm32f10x.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_a218d21e9ca712cec4ca8f00406b2ec29}{CRL}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_afe53502a3dbf9e7dcf9ac83f67ac481d}{CRH}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_acf11156409414ad8841bb0b62959ee96}{IDR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_a6fb78f4a978a36032cdeac93ac3c9c8b}{ODR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_acd6f21e08912b484c030ca8b18e11cd6}{BSRR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_aab918bfbfae459789db1fd0b220c7f21}{BRR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGPIO__TypeDef_a95a59d4b1d52be521f3246028be32f3e}{LCKR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
General Purpose I/O. 

Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01001}{1001}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{structGPIO__TypeDef_aab918bfbfae459789db1fd0b220c7f21}\label{structGPIO__TypeDef_aab918bfbfae459789db1fd0b220c7f21}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!BRR@{BRR}}
\index{BRR@{BRR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BRR}{BRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+BRR}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01008}{1008}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{structGPIO__TypeDef_acd6f21e08912b484c030ca8b18e11cd6}\label{structGPIO__TypeDef_acd6f21e08912b484c030ca8b18e11cd6}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!BSRR@{BSRR}}
\index{BSRR@{BSRR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BSRR}{BSRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+BSRR}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01007}{1007}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{structGPIO__TypeDef_afe53502a3dbf9e7dcf9ac83f67ac481d}\label{structGPIO__TypeDef_afe53502a3dbf9e7dcf9ac83f67ac481d}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!CRH@{CRH}}
\index{CRH@{CRH}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRH}{CRH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+CRH}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01004}{1004}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{structGPIO__TypeDef_a218d21e9ca712cec4ca8f00406b2ec29}\label{structGPIO__TypeDef_a218d21e9ca712cec4ca8f00406b2ec29}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!CRL@{CRL}}
\index{CRL@{CRL}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRL}{CRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+CRL}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01003}{1003}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{structGPIO__TypeDef_acf11156409414ad8841bb0b62959ee96}\label{structGPIO__TypeDef_acf11156409414ad8841bb0b62959ee96}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!IDR@{IDR}}
\index{IDR@{IDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDR}{IDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+IDR}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01005}{1005}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{structGPIO__TypeDef_a95a59d4b1d52be521f3246028be32f3e}\label{structGPIO__TypeDef_a95a59d4b1d52be521f3246028be32f3e}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!LCKR@{LCKR}}
\index{LCKR@{LCKR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCKR}{LCKR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+LCKR}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01009}{1009}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{structGPIO__TypeDef_a6fb78f4a978a36032cdeac93ac3c9c8b}\label{structGPIO__TypeDef_a6fb78f4a978a36032cdeac93ac3c9c8b}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!ODR@{ODR}}
\index{ODR@{ODR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ODR}{ODR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+ODR}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01006}{1006}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
BLUE\+\_\+\+LIB/include/stm32/\mbox{\hyperlink{stm32f10x_8h}{stm32f10x.\+h}}\end{DoxyCompactItemize}
