
scrolling_i2clcdA1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000057c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000704  08000704  00001704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800071c  0800071c  00002004  2**0
                  CONTENTS
  4 .ARM          00000000  0800071c  0800071c  00002004  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800071c  0800071c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800071c  0800071c  0000171c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000720  08000720  00001720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000724  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          0000001c  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00002004  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000e53  00000000  00000000  0000202e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000050c  00000000  00000000  00002e81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000128  00000000  00000000  00003390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000c9  00000000  00000000  000034b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001900b  00000000  00000000  00003581  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000015c2  00000000  00000000  0001c58c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b90c  00000000  00000000  0001db4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a945a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000031c  00000000  00000000  000a94a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000a97bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000055  00000000  00000000  000a97db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080006ec 	.word	0x080006ec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	080006ec 	.word	0x080006ec

080001c8 <I2C_Init>:
Date: Sep 24, 2024
*/

#include "i2c.h"

void I2C_Init(void) {
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
	// PB6, PB7 -- GPIO Init -- MODER, AFRL, PUPDR, CLKEN
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80001cc:	4b2c      	ldr	r3, [pc, #176]	@ (8000280 <I2C_Init+0xb8>)
 80001ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001d0:	4a2b      	ldr	r2, [pc, #172]	@ (8000280 <I2C_Init+0xb8>)
 80001d2:	f043 0302 	orr.w	r3, r3, #2
 80001d6:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOB->MODER |= (BV(SCL_PIN*2+1) | BV(SDA_PIN*2+1));
 80001d8:	4b2a      	ldr	r3, [pc, #168]	@ (8000284 <I2C_Init+0xbc>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a29      	ldr	r2, [pc, #164]	@ (8000284 <I2C_Init+0xbc>)
 80001de:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 80001e2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(BV(SCL_PIN*2) | BV(SDA_PIN*2));
 80001e4:	4b27      	ldr	r3, [pc, #156]	@ (8000284 <I2C_Init+0xbc>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a26      	ldr	r2, [pc, #152]	@ (8000284 <I2C_Init+0xbc>)
 80001ea:	f423 43a0 	bic.w	r3, r3, #20480	@ 0x5000
 80001ee:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR &= ~(BV(SCL_PIN*2+1) | BV(SDA_PIN*2+1) | BV(SCL_PIN*2) | BV(SDA_PIN*2)); // no pull-up/down
 80001f0:	4b24      	ldr	r3, [pc, #144]	@ (8000284 <I2C_Init+0xbc>)
 80001f2:	68db      	ldr	r3, [r3, #12]
 80001f4:	4a23      	ldr	r2, [pc, #140]	@ (8000284 <I2C_Init+0xbc>)
 80001f6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80001fa:	60d3      	str	r3, [r2, #12]
    // choose AF4 for I2C1 in Alternate Function registers
    GPIOB->AFR[0] |= BV(30) | BV(26);
 80001fc:	4b21      	ldr	r3, [pc, #132]	@ (8000284 <I2C_Init+0xbc>)
 80001fe:	6a1b      	ldr	r3, [r3, #32]
 8000200:	4a20      	ldr	r2, [pc, #128]	@ (8000284 <I2C_Init+0xbc>)
 8000202:	f043 4388 	orr.w	r3, r3, #1140850688	@ 0x44000000
 8000206:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] &= ~(BV(31) | BV(29) | BV(28) | BV(27) | BV(25) | BV(24));
 8000208:	4b1e      	ldr	r3, [pc, #120]	@ (8000284 <I2C_Init+0xbc>)
 800020a:	6a1b      	ldr	r3, [r3, #32]
 800020c:	4a1d      	ldr	r2, [pc, #116]	@ (8000284 <I2C_Init+0xbc>)
 800020e:	f023 433b 	bic.w	r3, r3, #3137339392	@ 0xbb000000
 8000212:	6213      	str	r3, [r2, #32]

	// I2C1 Init -- CR1, CR2, CCR, TRISE, CLKEN
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8000214:	4b1a      	ldr	r3, [pc, #104]	@ (8000280 <I2C_Init+0xb8>)
 8000216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000218:	4a19      	ldr	r2, [pc, #100]	@ (8000280 <I2C_Init+0xb8>)
 800021a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800021e:	6413      	str	r3, [r2, #64]	@ 0x40
    // reset and clear reg
    I2C1->CR1 = I2C_CR1_SWRST;
 8000220:	4b19      	ldr	r3, [pc, #100]	@ (8000288 <I2C_Init+0xc0>)
 8000222:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000226:	601a      	str	r2, [r3, #0]
    I2C1->CR1 = 0;
 8000228:	4b17      	ldr	r3, [pc, #92]	@ (8000288 <I2C_Init+0xc0>)
 800022a:	2200      	movs	r2, #0
 800022c:	601a      	str	r2, [r3, #0]
    // set pclk in CR2 (16 MHz)
    I2C1->CR2 |= 16;
 800022e:	4b16      	ldr	r3, [pc, #88]	@ (8000288 <I2C_Init+0xc0>)
 8000230:	685b      	ldr	r3, [r3, #4]
 8000232:	4a15      	ldr	r2, [pc, #84]	@ (8000288 <I2C_Init+0xc0>)
 8000234:	f043 0310 	orr.w	r3, r3, #16
 8000238:	6053      	str	r3, [r2, #4]
    // set i2c bitrate to 100KHz (std mode)
    I2C1->CCR &= ~I2C_CCR_FS; // change mode to standard mode
 800023a:	4b13      	ldr	r3, [pc, #76]	@ (8000288 <I2C_Init+0xc0>)
 800023c:	69db      	ldr	r3, [r3, #28]
 800023e:	4a12      	ldr	r2, [pc, #72]	@ (8000288 <I2C_Init+0xc0>)
 8000240:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000244:	61d3      	str	r3, [r2, #28]
    I2C1->CCR |= 80;			// CCR = Ton / Tpclk = 5 / 0.0625 = 80
 8000246:	4b10      	ldr	r3, [pc, #64]	@ (8000288 <I2C_Init+0xc0>)
 8000248:	69db      	ldr	r3, [r3, #28]
 800024a:	4a0f      	ldr	r2, [pc, #60]	@ (8000288 <I2C_Init+0xc0>)
 800024c:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8000250:	61d3      	str	r3, [r2, #28]
    // standard mode Max Trise = 1000 ns
    // set Trise = Max Trise / Tpclk = 1000 / 62.5 = 17
    I2C1->TRISE |= 17;
 8000252:	4b0d      	ldr	r3, [pc, #52]	@ (8000288 <I2C_Init+0xc0>)
 8000254:	6a1b      	ldr	r3, [r3, #32]
 8000256:	4a0c      	ldr	r2, [pc, #48]	@ (8000288 <I2C_Init+0xc0>)
 8000258:	f043 0311 	orr.w	r3, r3, #17
 800025c:	6213      	str	r3, [r2, #32]
    // Enable Ack
    I2C1->CR1 |= I2C_CR1_ACK;
 800025e:	4b0a      	ldr	r3, [pc, #40]	@ (8000288 <I2C_Init+0xc0>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4a09      	ldr	r2, [pc, #36]	@ (8000288 <I2C_Init+0xc0>)
 8000264:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000268:	6013      	str	r3, [r2, #0]
    // Enable I2C
    I2C1->CR1 |= I2C_CR1_PE;
 800026a:	4b07      	ldr	r3, [pc, #28]	@ (8000288 <I2C_Init+0xc0>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	4a06      	ldr	r2, [pc, #24]	@ (8000288 <I2C_Init+0xc0>)
 8000270:	f043 0301 	orr.w	r3, r3, #1
 8000274:	6013      	str	r3, [r2, #0]
}
 8000276:	bf00      	nop
 8000278:	46bd      	mov	sp, r7
 800027a:	bc80      	pop	{r7}
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	40023800 	.word	0x40023800
 8000284:	40020400 	.word	0x40020400
 8000288:	40005400 	.word	0x40005400

0800028c <I2C_Start>:

void I2C_Start(void) {
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
	// CR1 -- send start bit
    I2C1->CR1 |= I2C_CR1_START;
 8000290:	4b08      	ldr	r3, [pc, #32]	@ (80002b4 <I2C_Start+0x28>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a07      	ldr	r2, [pc, #28]	@ (80002b4 <I2C_Start+0x28>)
 8000296:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800029a:	6013      	str	r3, [r2, #0]
	// SR1 -- poll for SB (start bit sent)
    while(!(I2C1->SR1 & I2C_SR1_SB));
 800029c:	bf00      	nop
 800029e:	4b05      	ldr	r3, [pc, #20]	@ (80002b4 <I2C_Start+0x28>)
 80002a0:	695b      	ldr	r3, [r3, #20]
 80002a2:	f003 0301 	and.w	r3, r3, #1
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d0f9      	beq.n	800029e <I2C_Start+0x12>
}
 80002aa:	bf00      	nop
 80002ac:	bf00      	nop
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bc80      	pop	{r7}
 80002b2:	4770      	bx	lr
 80002b4:	40005400 	.word	0x40005400

080002b8 <I2C_Stop>:
void I2C_RepeatStart(void) {
	I2C_Start();
}
void I2C_Stop(void) {
 80002b8:	b480      	push	{r7}
 80002ba:	af00      	add	r7, sp, #0
	// CR1 -- send stop bit
    I2C1->CR1 |= I2C_CR1_STOP;
 80002bc:	4b08      	ldr	r3, [pc, #32]	@ (80002e0 <I2C_Stop+0x28>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	4a07      	ldr	r2, [pc, #28]	@ (80002e0 <I2C_Stop+0x28>)
 80002c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002c6:	6013      	str	r3, [r2, #0]
    // SR2 -- poll for bus to be release
    while(!(I2C1->SR2 & I2C_SR2_BUSY));
 80002c8:	bf00      	nop
 80002ca:	4b05      	ldr	r3, [pc, #20]	@ (80002e0 <I2C_Stop+0x28>)
 80002cc:	699b      	ldr	r3, [r3, #24]
 80002ce:	f003 0302 	and.w	r3, r3, #2
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d0f9      	beq.n	80002ca <I2C_Stop+0x12>
}
 80002d6:	bf00      	nop
 80002d8:	bf00      	nop
 80002da:	46bd      	mov	sp, r7
 80002dc:	bc80      	pop	{r7}
 80002de:	4770      	bx	lr
 80002e0:	40005400 	.word	0x40005400

080002e4 <I2C_SendSlaveAddr>:
void I2C_SendSlaveAddr(uint8_t slaveAddr) {
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	4603      	mov	r3, r0
 80002ec:	71fb      	strb	r3, [r7, #7]
	// DR -- write slave addr in data regr
    I2C1->DR = slaveAddr;
 80002ee:	4a09      	ldr	r2, [pc, #36]	@ (8000314 <I2C_SendSlaveAddr+0x30>)
 80002f0:	79fb      	ldrb	r3, [r7, #7]
 80002f2:	6113      	str	r3, [r2, #16]
	// SR1 -- poll for addr is transferred
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 80002f4:	bf00      	nop
 80002f6:	4b07      	ldr	r3, [pc, #28]	@ (8000314 <I2C_SendSlaveAddr+0x30>)
 80002f8:	695b      	ldr	r3, [r3, #20]
 80002fa:	f003 0302 	and.w	r3, r3, #2
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d0f9      	beq.n	80002f6 <I2C_SendSlaveAddr+0x12>
    // dummy read to clear flags
    (void)I2C1->SR1;
 8000302:	4b04      	ldr	r3, [pc, #16]	@ (8000314 <I2C_SendSlaveAddr+0x30>)
 8000304:	695b      	ldr	r3, [r3, #20]
    (void)I2C1->SR2;
 8000306:	4b03      	ldr	r3, [pc, #12]	@ (8000314 <I2C_SendSlaveAddr+0x30>)
 8000308:	699b      	ldr	r3, [r3, #24]
}
 800030a:	bf00      	nop
 800030c:	370c      	adds	r7, #12
 800030e:	46bd      	mov	sp, r7
 8000310:	bc80      	pop	{r7}
 8000312:	4770      	bx	lr
 8000314:	40005400 	.word	0x40005400

08000318 <I2C_SendData>:
void I2C_SendData(uint8_t data) {
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
 800031e:	4603      	mov	r3, r0
 8000320:	71fb      	strb	r3, [r7, #7]
	// SR1 -- wait while previous data is not transmitted
	while (!(I2C1->SR1 & I2C_SR1_TXE));
 8000322:	bf00      	nop
 8000324:	4b0a      	ldr	r3, [pc, #40]	@ (8000350 <I2C_SendData+0x38>)
 8000326:	695b      	ldr	r3, [r3, #20]
 8000328:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800032c:	2b00      	cmp	r3, #0
 800032e:	d0f9      	beq.n	8000324 <I2C_SendData+0xc>
	// DR -- write data in data regr
    I2C1->DR = data;
 8000330:	4a07      	ldr	r2, [pc, #28]	@ (8000350 <I2C_SendData+0x38>)
 8000332:	79fb      	ldrb	r3, [r7, #7]
 8000334:	6113      	str	r3, [r2, #16]
	// SR1 -- poll for BTF is transferred
    while (!(I2C1->SR1 & I2C_SR1_BTF));
 8000336:	bf00      	nop
 8000338:	4b05      	ldr	r3, [pc, #20]	@ (8000350 <I2C_SendData+0x38>)
 800033a:	695b      	ldr	r3, [r3, #20]
 800033c:	f003 0304 	and.w	r3, r3, #4
 8000340:	2b00      	cmp	r3, #0
 8000342:	d0f9      	beq.n	8000338 <I2C_SendData+0x20>
}
 8000344:	bf00      	nop
 8000346:	bf00      	nop
 8000348:	370c      	adds	r7, #12
 800034a:	46bd      	mov	sp, r7
 800034c:	bc80      	pop	{r7}
 800034e:	4770      	bx	lr
 8000350:	40005400 	.word	0x40005400

08000354 <I2C_IsDeviceReady>:
	// read content and clear flags
	uint16_t val = I2C1->DR;
	return val;
}

int I2C_IsDeviceReady(uint8_t slaveAddr) {
 8000354:	b480      	push	{r7}
 8000356:	b083      	sub	sp, #12
 8000358:	af00      	add	r7, sp, #0
 800035a:	4603      	mov	r3, r0
 800035c:	71fb      	strb	r3, [r7, #7]
	// DR -- write slave addr in data regr
    I2C1->DR = slaveAddr;
 800035e:	4a0a      	ldr	r2, [pc, #40]	@ (8000388 <I2C_IsDeviceReady+0x34>)
 8000360:	79fb      	ldrb	r3, [r7, #7]
 8000362:	6113      	str	r3, [r2, #16]
	// SR1 -- poll for addr is transferred
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 8000364:	bf00      	nop
 8000366:	4b08      	ldr	r3, [pc, #32]	@ (8000388 <I2C_IsDeviceReady+0x34>)
 8000368:	695b      	ldr	r3, [r3, #20]
 800036a:	f003 0302 	and.w	r3, r3, #2
 800036e:	2b00      	cmp	r3, #0
 8000370:	d0f9      	beq.n	8000366 <I2C_IsDeviceReady+0x12>
    // dummy read to clear flags
    (void)I2C1->SR1;
 8000372:	4b05      	ldr	r3, [pc, #20]	@ (8000388 <I2C_IsDeviceReady+0x34>)
 8000374:	695b      	ldr	r3, [r3, #20]
    (void)I2C1->SR2;
 8000376:	4b04      	ldr	r3, [pc, #16]	@ (8000388 <I2C_IsDeviceReady+0x34>)
 8000378:	699b      	ldr	r3, [r3, #24]
    return 1;
 800037a:	2301      	movs	r3, #1
}
 800037c:	4618      	mov	r0, r3
 800037e:	370c      	adds	r7, #12
 8000380:	46bd      	mov	sp, r7
 8000382:	bc80      	pop	{r7}
 8000384:	4770      	bx	lr
 8000386:	bf00      	nop
 8000388:	40005400 	.word	0x40005400

0800038c <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 800038c:	b480      	push	{r7}
 800038e:	b085      	sub	sp, #20
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000394:	4b0e      	ldr	r3, [pc, #56]	@ (80003d0 <DelayMs+0x44>)
 8000396:	685b      	ldr	r3, [r3, #4]
 8000398:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800039a:	4b0e      	ldr	r3, [pc, #56]	@ (80003d4 <DelayMs+0x48>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	4a0e      	ldr	r2, [pc, #56]	@ (80003d8 <DelayMs+0x4c>)
 80003a0:	fba2 2303 	umull	r2, r3, r2, r3
 80003a4:	099b      	lsrs	r3, r3, #6
 80003a6:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	68ba      	ldr	r2, [r7, #8]
 80003ac:	fb02 f303 	mul.w	r3, r2, r3
 80003b0:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80003b2:	bf00      	nop
 80003b4:	4b06      	ldr	r3, [pc, #24]	@ (80003d0 <DelayMs+0x44>)
 80003b6:	685a      	ldr	r2, [r3, #4]
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	1ad2      	subs	r2, r2, r3
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	429a      	cmp	r2, r3
 80003c0:	d3f8      	bcc.n	80003b4 <DelayMs+0x28>
}
 80003c2:	bf00      	nop
 80003c4:	bf00      	nop
 80003c6:	3714      	adds	r7, #20
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bc80      	pop	{r7}
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	e0001000 	.word	0xe0001000
 80003d4:	20000000 	.word	0x20000000
 80003d8:	10624dd3 	.word	0x10624dd3

080003dc <Lcd_Write4BitAndCtrl>:
 *      Author: Nilesh
 */

#include "i2c_lcd.h"

void Lcd_Write4BitAndCtrl(uint8_t val) {
 80003dc:	b580      	push	{r7, lr}
 80003de:	b082      	sub	sp, #8
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	4603      	mov	r3, r0
 80003e4:	71fb      	strb	r3, [r7, #7]
	I2C_Start();
 80003e6:	f7ff ff51 	bl	800028c <I2C_Start>
	I2C_SendSlaveAddr(LCD_SLAVE_ADDR_W);
 80003ea:	204e      	movs	r0, #78	@ 0x4e
 80003ec:	f7ff ff7a 	bl	80002e4 <I2C_SendSlaveAddr>
	I2C_SendData(val);
 80003f0:	79fb      	ldrb	r3, [r7, #7]
 80003f2:	4618      	mov	r0, r3
 80003f4:	f7ff ff90 	bl	8000318 <I2C_SendData>
	I2C_Stop();
 80003f8:	f7ff ff5e 	bl	80002b8 <I2C_Stop>
}
 80003fc:	bf00      	nop
 80003fe:	3708      	adds	r7, #8
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}

08000404 <Lcd_WriteByte>:

void Lcd_WriteByte(uint8_t rs, uint8_t val) {
 8000404:	b580      	push	{r7, lr}
 8000406:	b084      	sub	sp, #16
 8000408:	af00      	add	r7, sp, #0
 800040a:	4603      	mov	r3, r0
 800040c:	460a      	mov	r2, r1
 800040e:	71fb      	strb	r3, [r7, #7]
 8000410:	4613      	mov	r3, r2
 8000412:	71bb      	strb	r3, [r7, #6]
	uint8_t high = val & 0xF0, low = (val << 4) & 0xF0;
 8000414:	79bb      	ldrb	r3, [r7, #6]
 8000416:	f023 030f 	bic.w	r3, r3, #15
 800041a:	73fb      	strb	r3, [r7, #15]
 800041c:	79bb      	ldrb	r3, [r7, #6]
 800041e:	011b      	lsls	r3, r3, #4
 8000420:	73bb      	strb	r3, [r7, #14]
	uint8_t bvrs = (rs == LCD_CMD) ? 0 : BV(LCD_RS);
 8000422:	79fb      	ldrb	r3, [r7, #7]
 8000424:	2b80      	cmp	r3, #128	@ 0x80
 8000426:	bf14      	ite	ne
 8000428:	2301      	movne	r3, #1
 800042a:	2300      	moveq	r3, #0
 800042c:	b2db      	uxtb	r3, r3
 800042e:	737b      	strb	r3, [r7, #13]
	Lcd_Write4BitAndCtrl(high | bvrs | BV(LCD_EN) | BV(LCD_BL));
 8000430:	7bfa      	ldrb	r2, [r7, #15]
 8000432:	7b7b      	ldrb	r3, [r7, #13]
 8000434:	4313      	orrs	r3, r2
 8000436:	b2db      	uxtb	r3, r3
 8000438:	f043 030c 	orr.w	r3, r3, #12
 800043c:	b2db      	uxtb	r3, r3
 800043e:	4618      	mov	r0, r3
 8000440:	f7ff ffcc 	bl	80003dc <Lcd_Write4BitAndCtrl>
	DelayMs(1);
 8000444:	2001      	movs	r0, #1
 8000446:	f7ff ffa1 	bl	800038c <DelayMs>
	Lcd_Write4BitAndCtrl(high | bvrs | BV(LCD_BL));
 800044a:	7bfa      	ldrb	r2, [r7, #15]
 800044c:	7b7b      	ldrb	r3, [r7, #13]
 800044e:	4313      	orrs	r3, r2
 8000450:	b2db      	uxtb	r3, r3
 8000452:	f043 0308 	orr.w	r3, r3, #8
 8000456:	b2db      	uxtb	r3, r3
 8000458:	4618      	mov	r0, r3
 800045a:	f7ff ffbf 	bl	80003dc <Lcd_Write4BitAndCtrl>

	Lcd_Write4BitAndCtrl(low | bvrs | BV(LCD_EN) | BV(LCD_BL));
 800045e:	7bba      	ldrb	r2, [r7, #14]
 8000460:	7b7b      	ldrb	r3, [r7, #13]
 8000462:	4313      	orrs	r3, r2
 8000464:	b2db      	uxtb	r3, r3
 8000466:	f043 030c 	orr.w	r3, r3, #12
 800046a:	b2db      	uxtb	r3, r3
 800046c:	4618      	mov	r0, r3
 800046e:	f7ff ffb5 	bl	80003dc <Lcd_Write4BitAndCtrl>
	DelayMs(1);
 8000472:	2001      	movs	r0, #1
 8000474:	f7ff ff8a 	bl	800038c <DelayMs>
	Lcd_Write4BitAndCtrl(low | bvrs | BV(LCD_BL));
 8000478:	7bba      	ldrb	r2, [r7, #14]
 800047a:	7b7b      	ldrb	r3, [r7, #13]
 800047c:	4313      	orrs	r3, r2
 800047e:	b2db      	uxtb	r3, r3
 8000480:	f043 0308 	orr.w	r3, r3, #8
 8000484:	b2db      	uxtb	r3, r3
 8000486:	4618      	mov	r0, r3
 8000488:	f7ff ffa8 	bl	80003dc <Lcd_Write4BitAndCtrl>
}
 800048c:	bf00      	nop
 800048e:	3710      	adds	r7, #16
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}

08000494 <Lcd_Init>:

// As per 4-bit initialization sequence mentioned HD44780 datasheet fig 24 (page 46)
int Lcd_Init() {
 8000494:	b580      	push	{r7, lr}
 8000496:	b082      	sub	sp, #8
 8000498:	af00      	add	r7, sp, #0
	// wait for min 15 ms (for 5V)
	DelayMs(20);
 800049a:	2014      	movs	r0, #20
 800049c:	f7ff ff76 	bl	800038c <DelayMs>
	I2C_Init();
 80004a0:	f7ff fe92 	bl	80001c8 <I2C_Init>
	// check if lcd is ready
	I2C_Start();
 80004a4:	f7ff fef2 	bl	800028c <I2C_Start>
	int ret = I2C_IsDeviceReady(LCD_SLAVE_ADDR_W);
 80004a8:	204e      	movs	r0, #78	@ 0x4e
 80004aa:	f7ff ff53 	bl	8000354 <I2C_IsDeviceReady>
 80004ae:	6078      	str	r0, [r7, #4]
	I2C_Stop();
 80004b0:	f7ff ff02 	bl	80002b8 <I2C_Stop>
	if(!ret)
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d101      	bne.n	80004be <Lcd_Init+0x2a>
		return 0;
 80004ba:	2300      	movs	r3, #0
 80004bc:	e039      	b.n	8000532 <Lcd_Init+0x9e>

	// attention sequence
	//Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT | BV(LCD_EN));
	__NOP();
 80004be:	bf00      	nop
	//Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT);
	DelayMs(5);
 80004c0:	2005      	movs	r0, #5
 80004c2:	f7ff ff63 	bl	800038c <DelayMs>

	//Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT | BV(LCD_EN));
	__NOP();
 80004c6:	bf00      	nop
	//Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT);
	DelayMs(1);
 80004c8:	2001      	movs	r0, #1
 80004ca:	f7ff ff5f 	bl	800038c <DelayMs>

	//Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT | BV(LCD_EN));
	__NOP();
 80004ce:	bf00      	nop
	//Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT);
	DelayMs(3);
 80004d0:	2003      	movs	r0, #3
 80004d2:	f7ff ff5b 	bl	800038c <DelayMs>

	Lcd_Write4BitAndCtrl(LCD_FN_SET_4BIT | BV(LCD_EN));
 80004d6:	2024      	movs	r0, #36	@ 0x24
 80004d8:	f7ff ff80 	bl	80003dc <Lcd_Write4BitAndCtrl>
	__NOP();
 80004dc:	bf00      	nop
	Lcd_Write4BitAndCtrl(LCD_FN_SET_4BIT);
 80004de:	2020      	movs	r0, #32
 80004e0:	f7ff ff7c 	bl	80003dc <Lcd_Write4BitAndCtrl>
	DelayMs(3);
 80004e4:	2003      	movs	r0, #3
 80004e6:	f7ff ff51 	bl	800038c <DelayMs>

	// lcd initialization
	Lcd_WriteByte(LCD_CMD, LCD_FN_SET_4BIT_1LINES);
 80004ea:	2120      	movs	r1, #32
 80004ec:	2080      	movs	r0, #128	@ 0x80
 80004ee:	f7ff ff89 	bl	8000404 <Lcd_WriteByte>
	DelayMs(1);
 80004f2:	2001      	movs	r0, #1
 80004f4:	f7ff ff4a 	bl	800038c <DelayMs>
	Lcd_WriteByte(LCD_CMD, LCD_DISP_CTRL);
 80004f8:	2108      	movs	r1, #8
 80004fa:	2080      	movs	r0, #128	@ 0x80
 80004fc:	f7ff ff82 	bl	8000404 <Lcd_WriteByte>
	DelayMs(1);
 8000500:	2001      	movs	r0, #1
 8000502:	f7ff ff43 	bl	800038c <DelayMs>
	Lcd_WriteByte(LCD_CMD, LCD_CLEAR);
 8000506:	2101      	movs	r1, #1
 8000508:	2080      	movs	r0, #128	@ 0x80
 800050a:	f7ff ff7b 	bl	8000404 <Lcd_WriteByte>
	DelayMs(1);
 800050e:	2001      	movs	r0, #1
 8000510:	f7ff ff3c 	bl	800038c <DelayMs>
	Lcd_WriteByte(LCD_CMD, LCD_ENTRY_MODE);
 8000514:	2106      	movs	r1, #6
 8000516:	2080      	movs	r0, #128	@ 0x80
 8000518:	f7ff ff74 	bl	8000404 <Lcd_WriteByte>
	DelayMs(1);
 800051c:	2001      	movs	r0, #1
 800051e:	f7ff ff35 	bl	800038c <DelayMs>
	Lcd_WriteByte(LCD_CMD, LCD_DISP_ON);
 8000522:	210c      	movs	r1, #12
 8000524:	2080      	movs	r0, #128	@ 0x80
 8000526:	f7ff ff6d 	bl	8000404 <Lcd_WriteByte>
	DelayMs(1);
 800052a:	2001      	movs	r0, #1
 800052c:	f7ff ff2e 	bl	800038c <DelayMs>
	return ret;
 8000530:	687b      	ldr	r3, [r7, #4]
}
 8000532:	4618      	mov	r0, r3
 8000534:	3708      	adds	r7, #8
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}

0800053a <Lcd_Puts>:

void Lcd_Puts(uint8_t line, char str[]) {
 800053a:	b580      	push	{r7, lr}
 800053c:	b084      	sub	sp, #16
 800053e:	af00      	add	r7, sp, #0
 8000540:	4603      	mov	r3, r0
 8000542:	6039      	str	r1, [r7, #0]
 8000544:	71fb      	strb	r3, [r7, #7]
	int i;
	Lcd_WriteByte(LCD_CMD, line); // line address
 8000546:	79fb      	ldrb	r3, [r7, #7]
 8000548:	4619      	mov	r1, r3
 800054a:	2080      	movs	r0, #128	@ 0x80
 800054c:	f7ff ff5a 	bl	8000404 <Lcd_WriteByte>
	DelayMs(1);
 8000550:	2001      	movs	r0, #1
 8000552:	f7ff ff1b 	bl	800038c <DelayMs>
	for(i=0; str[i]!='\0'; i++)
 8000556:	2300      	movs	r3, #0
 8000558:	60fb      	str	r3, [r7, #12]
 800055a:	e00a      	b.n	8000572 <Lcd_Puts+0x38>
		Lcd_WriteByte(LCD_DATA, str[i]);
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	683a      	ldr	r2, [r7, #0]
 8000560:	4413      	add	r3, r2
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	4619      	mov	r1, r3
 8000566:	2001      	movs	r0, #1
 8000568:	f7ff ff4c 	bl	8000404 <Lcd_WriteByte>
	for(i=0; str[i]!='\0'; i++)
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	3301      	adds	r3, #1
 8000570:	60fb      	str	r3, [r7, #12]
 8000572:	68fb      	ldr	r3, [r7, #12]
 8000574:	683a      	ldr	r2, [r7, #0]
 8000576:	4413      	add	r3, r2
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d1ee      	bne.n	800055c <Lcd_Puts+0x22>
}
 800057e:	bf00      	nop
 8000580:	bf00      	nop
 8000582:	3710      	adds	r7, #16
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}

08000588 <lcdshift>:

void lcdshift(void){
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
	Lcd_WriteByte(LCD_CMD, LCD_SHIFT_LEFT);
 800058c:	2118      	movs	r1, #24
 800058e:	2080      	movs	r0, #128	@ 0x80
 8000590:	f7ff ff38 	bl	8000404 <Lcd_WriteByte>
	DelayMs(1000);
 8000594:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000598:	f7ff fef8 	bl	800038c <DelayMs>
}
 800059c:	bf00      	nop
 800059e:	bd80      	pop	{r7, pc}

080005a0 <main>:
#endif

#include "i2c_lcd.h"

int main(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
	int ret;
	//char str[32];
	SystemInit();
 80005a6:	f000 f81d 	bl	80005e4 <SystemInit>
	ret = Lcd_Init();
 80005aa:	f7ff ff73 	bl	8000494 <Lcd_Init>
 80005ae:	6038      	str	r0, [r7, #0]
	if(ret) {
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d00e      	beq.n	80005d4 <main+0x34>
		Lcd_Puts(LCD_LINE1, "Saumya Mishra @ DESD");
 80005b6:	490a      	ldr	r1, [pc, #40]	@ (80005e0 <main+0x40>)
 80005b8:	2080      	movs	r0, #128	@ 0x80
 80005ba:	f7ff ffbe 	bl	800053a <Lcd_Puts>
		for(int i=1;i<16;i++){
 80005be:	2301      	movs	r3, #1
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	e004      	b.n	80005ce <main+0x2e>
			lcdshift();
 80005c4:	f7ff ffe0 	bl	8000588 <lcdshift>
		for(int i=1;i<16;i++){
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	3301      	adds	r3, #1
 80005cc:	607b      	str	r3, [r7, #4]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2b0f      	cmp	r3, #15
 80005d2:	ddf7      	ble.n	80005c4 <main+0x24>
		}
	}
	return 0;
 80005d4:	2300      	movs	r3, #0
}
 80005d6:	4618      	mov	r0, r3
 80005d8:	3708      	adds	r7, #8
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	08000704 	.word	0x08000704

080005e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
  DWT_Init();
 80005e8:	f000 f802 	bl	80005f0 <DWT_Init>
}
 80005ec:	bf00      	nop
 80005ee:	bd80      	pop	{r7, pc}

080005f0 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80005f4:	4b14      	ldr	r3, [pc, #80]	@ (8000648 <DWT_Init+0x58>)
 80005f6:	68db      	ldr	r3, [r3, #12]
 80005f8:	4a13      	ldr	r2, [pc, #76]	@ (8000648 <DWT_Init+0x58>)
 80005fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80005fe:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000600:	4b11      	ldr	r3, [pc, #68]	@ (8000648 <DWT_Init+0x58>)
 8000602:	68db      	ldr	r3, [r3, #12]
 8000604:	4a10      	ldr	r2, [pc, #64]	@ (8000648 <DWT_Init+0x58>)
 8000606:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800060a:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800060c:	4b0f      	ldr	r3, [pc, #60]	@ (800064c <DWT_Init+0x5c>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a0e      	ldr	r2, [pc, #56]	@ (800064c <DWT_Init+0x5c>)
 8000612:	f023 0301 	bic.w	r3, r3, #1
 8000616:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000618:	4b0c      	ldr	r3, [pc, #48]	@ (800064c <DWT_Init+0x5c>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a0b      	ldr	r2, [pc, #44]	@ (800064c <DWT_Init+0x5c>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000624:	4b09      	ldr	r3, [pc, #36]	@ (800064c <DWT_Init+0x5c>)
 8000626:	2200      	movs	r2, #0
 8000628:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800062a:	bf00      	nop
    __ASM volatile ("NOP");
 800062c:	bf00      	nop
    __ASM volatile ("NOP");
 800062e:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000630:	4b06      	ldr	r3, [pc, #24]	@ (800064c <DWT_Init+0x5c>)
 8000632:	685b      	ldr	r3, [r3, #4]
 8000634:	2b00      	cmp	r3, #0
 8000636:	bf0c      	ite	eq
 8000638:	2301      	moveq	r3, #1
 800063a:	2300      	movne	r3, #0
 800063c:	b2db      	uxtb	r3, r3
}
 800063e:	4618      	mov	r0, r3
 8000640:	46bd      	mov	sp, r7
 8000642:	bc80      	pop	{r7}
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	e000edf0 	.word	0xe000edf0
 800064c:	e0001000 	.word	0xe0001000

08000650 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000650:	480d      	ldr	r0, [pc, #52]	@ (8000688 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000652:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000654:	f7ff ffc6 	bl	80005e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000658:	480c      	ldr	r0, [pc, #48]	@ (800068c <LoopForever+0x6>)
  ldr r1, =_edata
 800065a:	490d      	ldr	r1, [pc, #52]	@ (8000690 <LoopForever+0xa>)
  ldr r2, =_sidata
 800065c:	4a0d      	ldr	r2, [pc, #52]	@ (8000694 <LoopForever+0xe>)
  movs r3, #0
 800065e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000660:	e002      	b.n	8000668 <LoopCopyDataInit>

08000662 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000662:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000664:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000666:	3304      	adds	r3, #4

08000668 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000668:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800066a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800066c:	d3f9      	bcc.n	8000662 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800066e:	4a0a      	ldr	r2, [pc, #40]	@ (8000698 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000670:	4c0a      	ldr	r4, [pc, #40]	@ (800069c <LoopForever+0x16>)
  movs r3, #0
 8000672:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000674:	e001      	b.n	800067a <LoopFillZerobss>

08000676 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000676:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000678:	3204      	adds	r2, #4

0800067a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800067a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800067c:	d3fb      	bcc.n	8000676 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800067e:	f000 f811 	bl	80006a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000682:	f7ff ff8d 	bl	80005a0 <main>

08000686 <LoopForever>:

LoopForever:
  b LoopForever
 8000686:	e7fe      	b.n	8000686 <LoopForever>
  ldr   r0, =_estack
 8000688:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800068c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000690:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000694:	08000724 	.word	0x08000724
  ldr r2, =_sbss
 8000698:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800069c:	20000020 	.word	0x20000020

080006a0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006a0:	e7fe      	b.n	80006a0 <ADC_IRQHandler>
	...

080006a4 <__libc_init_array>:
 80006a4:	b570      	push	{r4, r5, r6, lr}
 80006a6:	4d0d      	ldr	r5, [pc, #52]	@ (80006dc <__libc_init_array+0x38>)
 80006a8:	4c0d      	ldr	r4, [pc, #52]	@ (80006e0 <__libc_init_array+0x3c>)
 80006aa:	1b64      	subs	r4, r4, r5
 80006ac:	10a4      	asrs	r4, r4, #2
 80006ae:	2600      	movs	r6, #0
 80006b0:	42a6      	cmp	r6, r4
 80006b2:	d109      	bne.n	80006c8 <__libc_init_array+0x24>
 80006b4:	4d0b      	ldr	r5, [pc, #44]	@ (80006e4 <__libc_init_array+0x40>)
 80006b6:	4c0c      	ldr	r4, [pc, #48]	@ (80006e8 <__libc_init_array+0x44>)
 80006b8:	f000 f818 	bl	80006ec <_init>
 80006bc:	1b64      	subs	r4, r4, r5
 80006be:	10a4      	asrs	r4, r4, #2
 80006c0:	2600      	movs	r6, #0
 80006c2:	42a6      	cmp	r6, r4
 80006c4:	d105      	bne.n	80006d2 <__libc_init_array+0x2e>
 80006c6:	bd70      	pop	{r4, r5, r6, pc}
 80006c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80006cc:	4798      	blx	r3
 80006ce:	3601      	adds	r6, #1
 80006d0:	e7ee      	b.n	80006b0 <__libc_init_array+0xc>
 80006d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80006d6:	4798      	blx	r3
 80006d8:	3601      	adds	r6, #1
 80006da:	e7f2      	b.n	80006c2 <__libc_init_array+0x1e>
 80006dc:	0800071c 	.word	0x0800071c
 80006e0:	0800071c 	.word	0x0800071c
 80006e4:	0800071c 	.word	0x0800071c
 80006e8:	08000720 	.word	0x08000720

080006ec <_init>:
 80006ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006ee:	bf00      	nop
 80006f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006f2:	bc08      	pop	{r3}
 80006f4:	469e      	mov	lr, r3
 80006f6:	4770      	bx	lr

080006f8 <_fini>:
 80006f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006fa:	bf00      	nop
 80006fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006fe:	bc08      	pop	{r3}
 8000700:	469e      	mov	lr, r3
 8000702:	4770      	bx	lr
