#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019b8fc8ba50 .scope module, "testbench" "testbench" 2 3;
 .timescale -12 -12;
v0000019b8fc8e780_0 .var "clk", 0 0;
v0000019b8fb75a40_0 .var "enable", 0 0;
v0000019b8fb75ae0_0 .var "in", 0 0;
v0000019b8fb75b80_0 .var "lr", 0 0;
v0000019b8fb75c20_0 .net "out", 7 0, v0000019b8fc8e640_0;  1 drivers
v0000019b8fb75cc0_0 .var "rst", 0 0;
S_0000019b8fc8e370 .scope module, "DUT" "shiftreg" 2 7, 3 1 0, S_0000019b8fc8ba50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "lr";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 8 "out";
v0000019b8fc8b7a0_0 .net "clk", 0 0, v0000019b8fc8e780_0;  1 drivers
v0000019b8fb53100_0 .net "enable", 0 0, v0000019b8fb75a40_0;  1 drivers
v0000019b8fc8e500_0 .net "in", 0 0, v0000019b8fb75ae0_0;  1 drivers
v0000019b8fc8e5a0_0 .net "lr", 0 0, v0000019b8fb75b80_0;  1 drivers
v0000019b8fc8e640_0 .var "out", 7 0;
v0000019b8fc8e6e0_0 .net "rst", 0 0, v0000019b8fb75cc0_0;  1 drivers
E_0000019b8fb88d30 .event posedge, v0000019b8fc8e6e0_0, v0000019b8fc8b7a0_0;
    .scope S_0000019b8fc8e370;
T_0 ;
    %wait E_0000019b8fb88d30;
    %load/vec4 v0000019b8fc8e6e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019b8fc8e640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019b8fb53100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000019b8fc8e5a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0000019b8fc8e640_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000019b8fc8e500_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000019b8fc8e640_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000019b8fc8e500_0;
    %load/vec4 v0000019b8fc8e640_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000019b8fc8e640_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000019b8fc8ba50;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b8fc8e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b8fb75cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b8fb75ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b8fb75a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b8fb75b80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019b8fb75cc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019b8fb75a40_0, 0, 1;
    %delay 400, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000019b8fc8ba50;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000019b8fc8e780_0;
    %inv;
    %store/vec4 v0000019b8fc8e780_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000019b8fc8ba50;
T_3 ;
    %delay 100, 0;
    %load/vec4 v0000019b8fb75ae0_0;
    %inv;
    %store/vec4 v0000019b8fb75ae0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000019b8fc8ba50;
T_4 ;
    %delay 200, 0;
    %load/vec4 v0000019b8fb75b80_0;
    %inv;
    %store/vec4 v0000019b8fb75b80_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019b8fc8ba50;
T_5 ;
    %vpi_call 2 29 "$dumpfile", "4c.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %vpi_call 2 31 "$monitor", "%g clk=%b rst=%2b lr=%b, input=%b, enable = %b ,regvalue=%8b", $time, v0000019b8fc8e780_0, v0000019b8fb75cc0_0, v0000019b8fb75b80_0, v0000019b8fb75ae0_0, v0000019b8fb75a40_0, v0000019b8fb75c20_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_shiftreg.v";
    "shiftreg.v";
