{".source.systemverilog":{"always_clock":{"prefix":"always_c","body":"always @ (posedge ${1:wire}) begin\n\t$0\nend"},"always_clock_reset":{"prefix":"always_cr","body":"always @ (posedge ${1:clock} or ${2:reset}) begin\n\t$0\nend"},"always":{"prefix":"always","body":"always @ ( * ) begin\n\t$0\nend"},"always_ff_clock":{"prefix":"always_ff_c","body":"always_ff @ (posedge ${1:clock}) begin\n\t$0\nend"},"always_ff_clock_reset":{"prefix":"always_ff_cr","body":"always_ff @ (posedge ${1:clock} or ${2:reset}) begin\n\t$0\nend"},"always_latch":{"prefix":"always_latch","body":"always_latch begin\n\t$0\nend"},"always_comb":{"prefix":"always_comb","body":"always_comb begin\n\t$0\nend"},"assign single":{"prefix":"assign_s","body":"assign ${1:destination} = (${2:source});\n$0"},"assign multi":{"prefix":"assign_m","body":"assign ${1:destination} = (${2:question}) ? ${3:true_source} : ${4:else_source};\n$0"},"begin end":{"prefix":"begin","body":"begin\n\t$0\nend"},"bit_range":{"prefix":"bit_range","body":"bit [${1:left_range}:${2:right_range}] ${3:name};\n$0"},"case":{"prefix":"case","body":"case (${1:condition})\n\t${2:value}: $0;\n\tdefault: ;\nendcase"},"Comment Box":{"prefix":"comment","body":"//------------------------------------------------------------------------------\n//  ${0}\n//------------------------------------------------------------------------------"},"For Loop":{"prefix":"for","body":"for (int ${2:i} = 0; $2 < ${1:count}; ${3:$2++}) begin\n\t$0\nend"},"for-generate":{"prefix":"forg","body":"generate\n\tgenvar ${1:i};\n\tfor ($1 = 0; $1 < ${2:n}; $1 = $1 + 1)\n\tbegin:${3:identifier}\n\t\t$0\n\tend\nendgenerate"},"generate":{"prefix":"generate","body":"generate\n\tgenvar i;\n\t$0\nendgenerate"},"if":{"prefix":"if","body":"if (${1:condition}) begin\n\t$0\nend"},"if-else":{"prefix":"if-else","body":"if (${1:condition}) begin\n\t$0\nend else begin\n\t\nend"},"if-elseif":{"prefix":"if-elseif","body":"if (${1:condition1}) begin\n\t$0\nend else if (${2:condition2) begin\n\t\nend"},"if-elseif-else":{"prefix":"if-elseif-else","body":"if (${1:condition1}) begin\n\t$0\nend else if (${2:condition2) begin\n\t\nend else begin\n\t\nend"},"input":{"prefix":"input","body":"input $0"},"initial":{"prefix":"initial","body":"initial begin\n\t$0\nend"},"ifdef_simulation":{"prefix":"ifdef_sim","body":"'ifdef SIMULATION\n\t$0\n'endif"},"'ifndef … 'define … 'endif":{"prefix":"'ifndef","body":"'ifndef ${1/([A-Za-z0-9_]+).*/$1/}\n#define ${1:SYMBOL} ${2:value}\n#endif"},"Interface":{"prefix":"interface","body":"interface $1 ();\n\nendinterface"},"localparam":{"prefix":"localparam","body":"localparam  ${1:param_name} = ${2:param_value};"},"logic_range":{"prefix":"logic_range","body":"logic [${1:left_range}:${2:right_range}] ${3:name};\n$0"},"module":{"prefix":"module","body":"module ${1:module_name} ($0);\n\t\nendmodule // $1"},"output":{"prefix":"output","body":"output $0"},"parameter":{"prefix":"parameter","body":"parameter ${1:parameter_type} ${2:parameter_name} = ${3:parameter_value},\n$0"},"package":{"prefix":"package","body":"package $1;\n\nendpackage"},"reg":{"prefix":"reg","body":"reg ${1:name};\n$0"},"reg_range":{"prefix":"reg_range","body":"reg [${1:left_range}:${2:right_range}] ${3:name};\n$0"},"timescale":{"prefix":"timescale","body":"'timescale ${1:time} / ${2:time}\n$0"},"Task SystemVerilog":{"prefix":"task","body":"task ${0}();\n\nendtask : ${0}"},"while":{"prefix":"while","body":"while (${1:wire}) begin\n\t$0\nend"},"wire":{"prefix":"wire","body":"wire ${1:name};\n$0"},"wire_range":{"prefix":"wire_range","body":"wire [${1:left_range}:${2:right_range}] ${3:name};\n$0"}}}