

================================================================
== Vivado HLS Report for 'max_pool_1chan'
================================================================
* Date:           Tue Dec  3 11:18:56 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.220|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1009|  1009|  1009|  1009|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- row     |  1008|  1008|        72|          -|          -|    14|    no    |
        | + col    |    70|    70|         5|          -|          -|    14|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / (tmp_23)
	2  / (!tmp_23)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y = alloca i32"   --->   Operation 8 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x = alloca i32"   --->   Operation 9 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.87ns)   --->   "store i32 0, i32* %x"   --->   Operation 10 'store' <Predicate = true> <Delay = 0.87>
ST_1 : Operation 11 [1/1] (0.87ns)   --->   "store i32 0, i32* %y"   --->   Operation 11 'store' <Predicate = true> <Delay = 0.87>
ST_1 : Operation 12 [1/1] (0.87ns)   --->   "br label %1" [../src/CNN_final.cpp:269]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_5, %4 ]"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.88ns)   --->   "%tmp = icmp ult i5 %i, -4" [../src/CNN_final.cpp:269]   --->   Operation 14 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %5" [../src/CNN_final.cpp:269]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str333) nounwind" [../src/CNN_final.cpp:270]   --->   Operation 17 'specloopname' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str333)" [../src/CNN_final.cpp:270]   --->   Operation 18 'specregionbegin' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_41 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i, i5 0)" [../src/CNN_final.cpp:269]   --->   Operation 19 'bitconcatenate' 'tmp_41' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %tmp_41 to i11" [../src/CNN_final.cpp:269]   --->   Operation 20 'zext' 'p_shl2_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_42 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i, i2 0)" [../src/CNN_final.cpp:269]   --->   Operation 21 'bitconcatenate' 'tmp_42' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i7 %tmp_42 to i11" [../src/CNN_final.cpp:276]   --->   Operation 22 'zext' 'p_shl3_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "%tmp_43 = sub i11 %p_shl2_cast, %p_shl3_cast" [../src/CNN_final.cpp:276]   --->   Operation 23 'sub' 'tmp_43' <Predicate = (tmp)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_21 = or i5 %i, 1" [../src/CNN_final.cpp:281]   --->   Operation 24 'or' 'tmp_21' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_44 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_21, i5 0)" [../src/CNN_final.cpp:281]   --->   Operation 25 'bitconcatenate' 'tmp_44' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_44 to i11" [../src/CNN_final.cpp:281]   --->   Operation 26 'zext' 'p_shl_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_45 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_21, i2 0)" [../src/CNN_final.cpp:281]   --->   Operation 27 'bitconcatenate' 'tmp_45' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_45 to i11" [../src/CNN_final.cpp:281]   --->   Operation 28 'zext' 'p_shl1_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "%tmp_46 = sub i11 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:281]   --->   Operation 29 'sub' 'tmp_46' <Predicate = (tmp)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.87ns)   --->   "br label %3" [../src/CNN_final.cpp:271]   --->   Operation 30 'br' <Predicate = (tmp)> <Delay = 0.87>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [../src/CNN_final.cpp:299]   --->   Operation 31 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %2 ], [ %j_5, %_ifconv ]"   --->   Operation 32 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.88ns)   --->   "%tmp_23 = icmp ult i5 %j, -4" [../src/CNN_final.cpp:271]   --->   Operation 33 'icmp' 'tmp_23' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 34 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %_ifconv, label %4" [../src/CNN_final.cpp:271]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i5 %j to i11" [../src/CNN_final.cpp:276]   --->   Operation 36 'zext' 'tmp_24_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.35ns)   --->   "%tmp_47 = add i11 %tmp_24_cast, %tmp_43" [../src/CNN_final.cpp:276]   --->   Operation 37 'add' 'tmp_47' <Predicate = (tmp_23)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_51_cast = sext i11 %tmp_47 to i64" [../src/CNN_final.cpp:276]   --->   Operation 38 'sext' 'tmp_51_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%in_image_V_addr = getelementptr [784 x i48]* %in_image_V, i64 0, i64 %tmp_51_cast" [../src/CNN_final.cpp:276]   --->   Operation 39 'getelementptr' 'in_image_V_addr' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.35ns)   --->   "%tmp_48 = add i11 %tmp_24_cast, %tmp_46" [../src/CNN_final.cpp:281]   --->   Operation 40 'add' 'tmp_48' <Predicate = (tmp_23)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [2/2] (2.26ns)   --->   "%p_Val2_s = load i48* %in_image_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 41 'load' 'p_Val2_s' <Predicate = (tmp_23)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 196> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_25 = or i5 %j, 1" [../src/CNN_final.cpp:278]   --->   Operation 42 'or' 'tmp_25' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i5 %tmp_25 to i11" [../src/CNN_final.cpp:278]   --->   Operation 43 'zext' 'tmp_26_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.35ns)   --->   "%tmp_49 = add i11 %tmp_26_cast, %tmp_43" [../src/CNN_final.cpp:278]   --->   Operation 44 'add' 'tmp_49' <Predicate = (tmp_23)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_53_cast = sext i11 %tmp_49 to i64" [../src/CNN_final.cpp:278]   --->   Operation 45 'sext' 'tmp_53_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%in_image_V_addr_1 = getelementptr [784 x i48]* %in_image_V, i64 0, i64 %tmp_53_cast" [../src/CNN_final.cpp:278]   --->   Operation 46 'getelementptr' 'in_image_V_addr_1' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.35ns)   --->   "%tmp_50 = add i11 %tmp_26_cast, %tmp_46" [../src/CNN_final.cpp:284]   --->   Operation 47 'add' 'tmp_50' <Predicate = (tmp_23)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [2/2] (2.26ns)   --->   "%p_Val2_4 = load i48* %in_image_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 48 'load' 'p_Val2_4' <Predicate = (tmp_23)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 196> <RAM>
ST_3 : Operation 49 [1/1] (1.10ns)   --->   "%j_5 = add i5 2, %j" [../src/CNN_final.cpp:271]   --->   Operation 49 'add' 'j_5' <Predicate = (tmp_23)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str333, i32 %tmp_s)" [../src/CNN_final.cpp:298]   --->   Operation 50 'specregionend' 'empty_48' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.10ns)   --->   "%i_5 = add i5 %i, 2" [../src/CNN_final.cpp:269]   --->   Operation 51 'add' 'i_5' <Predicate = (!tmp_23)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [../src/CNN_final.cpp:269]   --->   Operation 52 'br' <Predicate = (!tmp_23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_52_cast = sext i11 %tmp_48 to i64" [../src/CNN_final.cpp:281]   --->   Operation 53 'sext' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%in_image_V_addr_2 = getelementptr [784 x i48]* %in_image_V, i64 0, i64 %tmp_52_cast" [../src/CNN_final.cpp:281]   --->   Operation 54 'getelementptr' 'in_image_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (2.26ns)   --->   "%p_Val2_s = load i48* %in_image_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 55 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 196> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%max_V_7 = call i25 @_ssdm_op_PartSelect.i25.i48.i32.i32(i48 %p_Val2_s, i32 23, i32 47)" [../src/CNN_final.cpp:276]   --->   Operation 56 'partselect' 'max_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (2.26ns)   --->   "%p_Val2_4 = load i48* %in_image_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 57 'load' 'p_Val2_4' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 196> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_27 = call i48 @_ssdm_op_BitConcatenate.i48.i25.i23(i25 %max_V_7, i23 0)" [../src/CNN_final.cpp:278]   --->   Operation 58 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.33ns)   --->   "%tmp_28 = icmp sgt i48 %p_Val2_4, %tmp_27" [../src/CNN_final.cpp:278]   --->   Operation 59 'icmp' 'tmp_28' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%max_V = call i25 @_ssdm_op_PartSelect.i25.i48.i32.i32(i48 %p_Val2_4, i32 23, i32 47)" [../src/CNN_final.cpp:279]   --->   Operation 60 'partselect' 'max_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (2.26ns)   --->   "%p_Val2_6 = load i48* %in_image_V_addr_2, align 8" [../src/CNN_final.cpp:281]   --->   Operation 61 'load' 'p_Val2_6' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 196> <RAM>

State 5 <SV = 4> <Delay = 3.60>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_54_cast = sext i11 %tmp_50 to i64" [../src/CNN_final.cpp:284]   --->   Operation 62 'sext' 'tmp_54_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%in_image_V_addr_3 = getelementptr [784 x i48]* %in_image_V, i64 0, i64 %tmp_54_cast" [../src/CNN_final.cpp:284]   --->   Operation 63 'getelementptr' 'in_image_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.80ns)   --->   "%max_V_8 = select i1 %tmp_28, i25 %max_V, i25 %max_V_7" [../src/CNN_final.cpp:281]   --->   Operation 64 'select' 'max_V_8' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/2] (2.26ns)   --->   "%p_Val2_6 = load i48* %in_image_V_addr_2, align 8" [../src/CNN_final.cpp:281]   --->   Operation 65 'load' 'p_Val2_6' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 196> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_29 = call i48 @_ssdm_op_BitConcatenate.i48.i25.i23(i25 %max_V_8, i23 0)" [../src/CNN_final.cpp:281]   --->   Operation 66 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.33ns)   --->   "%tmp_30 = icmp sgt i48 %p_Val2_6, %tmp_29" [../src/CNN_final.cpp:281]   --->   Operation 67 'icmp' 'tmp_30' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%max_V_1 = call i25 @_ssdm_op_PartSelect.i25.i48.i32.i32(i48 %p_Val2_6, i32 23, i32 47)" [../src/CNN_final.cpp:282]   --->   Operation 68 'partselect' 'max_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (2.26ns)   --->   "%p_Val2_8 = load i48* %in_image_V_addr_3, align 8" [../src/CNN_final.cpp:284]   --->   Operation 69 'load' 'p_Val2_8' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 196> <RAM>

State 6 <SV = 5> <Delay = 3.60>
ST_6 : Operation 70 [1/1] (0.80ns)   --->   "%max_V_9 = select i1 %tmp_30, i25 %max_V_1, i25 %max_V_8" [../src/CNN_final.cpp:284]   --->   Operation 70 'select' 'max_V_9' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/2] (2.26ns)   --->   "%p_Val2_8 = load i48* %in_image_V_addr_3, align 8" [../src/CNN_final.cpp:284]   --->   Operation 71 'load' 'p_Val2_8' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 196> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_31 = call i48 @_ssdm_op_BitConcatenate.i48.i25.i23(i25 %max_V_9, i23 0)" [../src/CNN_final.cpp:284]   --->   Operation 72 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.33ns)   --->   "%tmp_32 = icmp sgt i48 %p_Val2_8, %tmp_31" [../src/CNN_final.cpp:284]   --->   Operation 73 'icmp' 'tmp_32' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%max_V_2 = call i25 @_ssdm_op_PartSelect.i25.i48.i32.i32(i48 %p_Val2_8, i32 23, i32 47)" [../src/CNN_final.cpp:285]   --->   Operation 74 'partselect' 'max_V_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.22>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%y_load = load i32* %y" [../src/CNN_final.cpp:290]   --->   Operation 75 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%x_load = load i32* %x" [../src/CNN_final.cpp:294]   --->   Operation 76 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str434) nounwind" [../src/CNN_final.cpp:272]   --->   Operation 77 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.80ns)   --->   "%max_V_6 = select i1 %tmp_32, i25 %max_V_2, i25 %max_V_9" [../src/CNN_final.cpp:284]   --->   Operation 78 'select' 'max_V_6' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i32 %y_load to i9" [../src/CNN_final.cpp:290]   --->   Operation 79 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %x_load to i5" [../src/CNN_final.cpp:294]   --->   Operation 80 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_11, i4 0)" [../src/CNN_final.cpp:294]   --->   Operation 81 'bitconcatenate' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %x_load to i8" [../src/CNN_final.cpp:294]   --->   Operation 82 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_12, i1 false)" [../src/CNN_final.cpp:288]   --->   Operation 83 'bitconcatenate' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_51 = sub i9 %p_shl4_cast, %p_shl5_cast" [../src/CNN_final.cpp:288]   --->   Operation 84 'sub' 'tmp_51' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 85 [1/1] (1.95ns) (root node of TernaryAdder)   --->   "%tmp_52 = add i9 %tmp_10, %tmp_51" [../src/CNN_final.cpp:288]   --->   Operation 85 'add' 'tmp_52' <Predicate = true> <Delay = 1.95> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_59_cast = sext i9 %tmp_52 to i64" [../src/CNN_final.cpp:288]   --->   Operation 86 'sext' 'tmp_59_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%out_image_V_addr = getelementptr [196 x i25]* %out_image_V, i64 0, i64 %tmp_59_cast" [../src/CNN_final.cpp:288]   --->   Operation 87 'getelementptr' 'out_image_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (2.26ns)   --->   "store i25 %max_V_6, i25* %out_image_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 88 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 196> <RAM>
ST_7 : Operation 89 [1/1] (1.51ns)   --->   "%y_1 = add i32 1, %y_load" [../src/CNN_final.cpp:290]   --->   Operation 89 'add' 'y_1' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (1.28ns)   --->   "%tmp_34 = icmp eq i32 %y_1, 14" [../src/CNN_final.cpp:291]   --->   Operation 90 'icmp' 'tmp_34' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (1.51ns)   --->   "%x_1 = add i32 1, %x_load" [../src/CNN_final.cpp:294]   --->   Operation 91 'add' 'x_1' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.49ns)   --->   "%p_x_1 = select i1 %tmp_34, i32 %x_1, i32 %x_load" [../src/CNN_final.cpp:291]   --->   Operation 92 'select' 'p_x_1' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.49ns)   --->   "%p_s = select i1 %tmp_34, i32 0, i32 %y_1" [../src/CNN_final.cpp:291]   --->   Operation 93 'select' 'p_s' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.87ns)   --->   "store i32 %p_x_1, i32* %x" [../src/CNN_final.cpp:291]   --->   Operation 94 'store' <Predicate = true> <Delay = 0.87>
ST_7 : Operation 95 [1/1] (0.87ns)   --->   "store i32 %p_s, i32* %y" [../src/CNN_final.cpp:291]   --->   Operation 95 'store' <Predicate = true> <Delay = 0.87>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "br label %3" [../src/CNN_final.cpp:271]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.872ns
The critical path consists of the following:
	'alloca' operation ('y') [3]  (0 ns)
	'store' operation of constant 0 on local variable 'y' [6]  (0.872 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../src/CNN_final.cpp:269) [9]  (0 ns)
	'sub' operation ('tmp_43', ../src/CNN_final.cpp:276) [20]  (1.35 ns)

 <State 3>: 3.62ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../src/CNN_final.cpp:271) [29]  (0 ns)
	'or' operation ('tmp_25', ../src/CNN_final.cpp:278) [46]  (0 ns)
	'add' operation ('tmp_49', ../src/CNN_final.cpp:278) [48]  (1.35 ns)
	'getelementptr' operation ('in_image_V_addr_1', ../src/CNN_final.cpp:278) [50]  (0 ns)
	'load' operation ('__Val2__', ../src/CNN_final.cpp:278) on array 'in_image_V' [54]  (2.27 ns)

 <State 4>: 3.6ns
The critical path consists of the following:
	'load' operation ('__Val2__', ../src/CNN_final.cpp:276) on array 'in_image_V' [44]  (2.27 ns)
	'icmp' operation ('tmp_28', ../src/CNN_final.cpp:278) [56]  (1.34 ns)

 <State 5>: 3.6ns
The critical path consists of the following:
	'load' operation ('__Val2__', ../src/CNN_final.cpp:281) on array 'in_image_V' [59]  (2.27 ns)
	'icmp' operation ('tmp_30', ../src/CNN_final.cpp:281) [61]  (1.34 ns)

 <State 6>: 3.6ns
The critical path consists of the following:
	'load' operation ('__Val2__', ../src/CNN_final.cpp:284) on array 'in_image_V' [64]  (2.27 ns)
	'icmp' operation ('tmp_32', ../src/CNN_final.cpp:284) [66]  (1.34 ns)

 <State 7>: 4.22ns
The critical path consists of the following:
	'load' operation ('y_load', ../src/CNN_final.cpp:290) on local variable 'y' [34]  (0 ns)
	'add' operation ('tmp_52', ../src/CNN_final.cpp:288) [75]  (1.95 ns)
	'getelementptr' operation ('out_image_V_addr', ../src/CNN_final.cpp:288) [77]  (0 ns)
	'store' operation (../src/CNN_final.cpp:288) of variable 'max.V', ../src/CNN_final.cpp:284 on array 'out_image_V' [78]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
