;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD 0, 10
	ADD 0, 10
	ADD #12, @290
	SUB 0, 10
	SUB #0, 0
	CMP 0, 10
	CMP 0, 10
	SUB #12, @10
	SUB #12, @10
	SUB #20, 80
	CMP 0, 10
	SPL 0, <402
	CMP #0, 0
	ADD @121, 103
	ADD 0, 10
	DAT #0, <2
	SUB #20, 80
	SUB #12, @10
	ADD 3, 0
	MOV -1, <-20
	SUB #12, @290
	SUB #12, @290
	SUB -77, <-420
	SUB #12, @290
	SUB 0, <10
	SUB 0, 107
	SUB #20, 80
	ADD #0, 0
	SUB 0, 10
	SUB #0, 0
	SUB #0, 0
	JMP @112, #209
	MOV 30, 7
	SPL -7, @-420
	MOV 30, 7
	SUB @121, 106
	SLT 121, 906
	MOV 300, 90
	JMP <121, #106
	SLT 121, 906
	JMP <121, #106
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
	MOV -11, <-20
