<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro J-2015.03L-SP1, Build 123R, Aug 18 2015
#install: C:\lscc\diamond\3.6_x64\synpbase
#OS: Windows 8 6.2
#Hostname: ISCGAB

#Implementation: generic01

Synopsys HDL Compiler, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.6_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\Gabriela\Desktop\PracticasG\generic01\topgeneric00.vhdl":9:7:9:18|Top entity is set to topgeneric00.
File C:\lscc\diamond\3.6_x64\synpbase\lib\cpld\lattice.vhd changed - recompiling
File C:\lscc\diamond\3.6_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generic01\osc00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generic01\packageosc00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generic01\toposc00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generic01\and00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generic01\or00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generic01\xor.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generic01\uc00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generic01\packagegeneric00.vhdl changed - recompiling
File C:\Users\Gabriela\Desktop\PracticasG\generic01\topgeneric00.vhdl changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generic01\topgeneric00.vhdl":9:7:9:18|Synthesizing work.topgeneric00.topgeneric0 
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generic01\uc00.vhdl":8:7:8:10|Synthesizing work.uc00.uc0 
Post processing for work.uc00.uc0
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generic01\xor00.vhdl":8:7:8:11|Synthesizing work.xor00.xor0 
Post processing for work.xor00.xor0
@W: CL169 :"C:\Users\Gabriela\Desktop\PracticasG\generic01\xor00.vhdl":24:4:24:5|Pruning register outFlagx_cl_7  
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generic01\or00.vhdl":8:7:8:10|Synthesizing work.or00.or0 
Post processing for work.or00.or0
@W: CL169 :"C:\Users\Gabriela\Desktop\PracticasG\generic01\or00.vhdl":24:4:24:5|Pruning register outFlago_cl_7  
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generic01\and00.vhdl":8:7:8:11|Synthesizing work.and00.and0 
Post processing for work.and00.and0
@W: CL169 :"C:\Users\Gabriela\Desktop\PracticasG\generic01\and00.vhdl":24:4:24:5|Pruning register outFlaga_cl_7  
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generic01\toposc00.vhdl":9:7:9:14|Synthesizing work.toposc00.toposc0 
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generic01\div00.vhdl":10:7:10:11|Synthesizing work.div00.div0 
Post processing for work.div00.div0
@N: CD630 :"C:\Users\Gabriela\Desktop\PracticasG\generic01\osc00.vhdl":8:7:8:11|Synthesizing work.osc00.osc0 
@W: CD276 :"C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box 
Post processing for work.osch.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.toposc00.toposc0
Post processing for work.topgeneric00.topgeneric0

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 14:04:15 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
File C:\Users\Gabriela\Desktop\PracticasG\generic01\generic01\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 14:04:15 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 14:04:15 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
File C:\Users\Gabriela\Desktop\PracticasG\generic01\generic01\synwork\generic01_generic01_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 14:04:16 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\Users\Gabriela\Desktop\PracticasG\generic01\generic01\generic01_generic01_scck.rpt 
Printing clock  summary report in "C:\Users\Gabriela\Desktop\PracticasG\generic01\generic01\generic01_generic01_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist topgeneric00

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



@S |Clock Summary
*****************

Start                             Requested     Requested     Clock                                            Clock              
Clock                             Frequency     Period        Type                                             Group              
----------------------------------------------------------------------------------------------------------------------------------
div00|outdiv_derived_clock        2.1 MHz       480.769       derived (from osc00|osc_int0_inferred_clock)     Inferred_clkgroup_0
osc00|osc_int0_inferred_clock     2.1 MHz       480.769       inferred                                         Inferred_clkgroup_0
==================================================================================================================================

@W: MT529 :"c:\users\gabriela\desktop\practicasg\generic01\div00.vhdl":22:5:22:6|Found inferred clock osc00|osc_int0_inferred_clock which controls 22 sequential elements including G01.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 14:04:17 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":25:3:25:4|Removing user instance G04.outx_cl_23[7],  because it is equivalent to instance G04.outx_cl_22[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":25:3:25:4|Removing user instance G04.outx_cl_22[7],  because it is equivalent to instance G04.outx_cl_20[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":25:3:25:4|Removing user instance G04.outx_cl_21[7],  because it is equivalent to instance G04.outx_cl_19[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":25:3:25:4|Removing user instance G04.outx_cl_20[7],  because it is equivalent to instance G04.outx_cl_18[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":25:3:25:4|Removing user instance G04.outx_cl_19[7],  because it is equivalent to instance G04.outx_cl_17[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":25:3:25:4|Removing user instance G04.outx_cl_18[7],  because it is equivalent to instance G04.outx_cl_16[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":24:4:24:5|Removing sequential instance G04.outx_cl_7[7],  because it is equivalent to instance G04.outx_cl_5[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":24:4:24:5|Removing sequential instance G04.outx_cl_6[7],  because it is equivalent to instance G04.outx_cl_4[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":25:3:25:4|Removing user instance G04.outx_cl_17[7],  because it is equivalent to instance G04.outx_cl_16[7]
@W: BN132 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":24:4:24:5|Removing sequential instance G04.outx_cl_4[7],  because it is equivalent to instance G04.outx_cl_2[7]
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":24:4:24:5|Boundary register outx_cl_7[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":24:4:24:5|Boundary register outx_cl_6[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":24:4:24:5|Removing sequential instance outx_cl_5[7] of view:PrimLib.dff(prim) in hierarchy view:work.xor00(xor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":24:4:24:5|Boundary register outx_cl_5[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":24:4:24:5|Boundary register outx_cl_4[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":24:4:24:5|Removing sequential instance outx_cl_3[7] of view:PrimLib.dff(prim) in hierarchy view:work.xor00(xor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":24:4:24:5|Boundary register outx_cl_3[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":24:4:24:5|Removing sequential instance outx_cl_2[7] of view:PrimLib.dff(prim) in hierarchy view:work.xor00(xor0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\xor00.vhdl":24:4:24:5|Boundary register outx_cl_2[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generic01\or00.vhdl":24:4:24:5|Removing sequential instance outo_cl_7[7] of view:PrimLib.dff(prim) in hierarchy view:work.or00(or0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\or00.vhdl":24:4:24:5|Boundary register outo_cl_7[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generic01\or00.vhdl":24:4:24:5|Removing sequential instance outo_cl_6[7] of view:PrimLib.dff(prim) in hierarchy view:work.or00(or0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\or00.vhdl":24:4:24:5|Boundary register outo_cl_6[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generic01\or00.vhdl":24:4:24:5|Removing sequential instance outo_cl_5[7] of view:PrimLib.dff(prim) in hierarchy view:work.or00(or0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\or00.vhdl":24:4:24:5|Boundary register outo_cl_5[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generic01\or00.vhdl":24:4:24:5|Removing sequential instance outo_cl_4[7] of view:PrimLib.dff(prim) in hierarchy view:work.or00(or0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\or00.vhdl":24:4:24:5|Boundary register outo_cl_4[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generic01\or00.vhdl":24:4:24:5|Removing sequential instance outo_cl_3[7] of view:PrimLib.dff(prim) in hierarchy view:work.or00(or0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\or00.vhdl":24:4:24:5|Boundary register outo_cl_3[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generic01\or00.vhdl":24:4:24:5|Removing sequential instance outo_cl_2[7] of view:PrimLib.dff(prim) in hierarchy view:work.or00(or0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\or00.vhdl":24:4:24:5|Boundary register outo_cl_2[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generic01\and00.vhdl":24:4:24:5|Removing sequential instance outa_cl_7[7] of view:PrimLib.dff(prim) in hierarchy view:work.and00(and0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\and00.vhdl":24:4:24:5|Boundary register outa_cl_7[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generic01\and00.vhdl":24:4:24:5|Removing sequential instance outa_cl_6[7] of view:PrimLib.dff(prim) in hierarchy view:work.and00(and0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\and00.vhdl":24:4:24:5|Boundary register outa_cl_6[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generic01\and00.vhdl":24:4:24:5|Removing sequential instance outa_cl_5[7] of view:PrimLib.dff(prim) in hierarchy view:work.and00(and0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\and00.vhdl":24:4:24:5|Boundary register outa_cl_5[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generic01\and00.vhdl":24:4:24:5|Removing sequential instance outa_cl_4[7] of view:PrimLib.dff(prim) in hierarchy view:work.and00(and0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\and00.vhdl":24:4:24:5|Boundary register outa_cl_4[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generic01\and00.vhdl":24:4:24:5|Removing sequential instance outa_cl_3[7] of view:PrimLib.dff(prim) in hierarchy view:work.and00(and0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\and00.vhdl":24:4:24:5|Boundary register outa_cl_3[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\gabriela\desktop\practicasg\generic01\and00.vhdl":24:4:24:5|Removing sequential instance outa_cl_2[7] of view:PrimLib.dff(prim) in hierarchy view:work.and00(and0) because there are no references to its outputs 
@A: BN291 :"c:\users\gabriela\desktop\practicasg\generic01\and00.vhdl":24:4:24:5|Boundary register outa_cl_2[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   470.77ns		  90 /        67

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

@N: MT611 :|Automatically generated clock div00|outdiv_derived_clock is not used and is being removed


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 67 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
45 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       G01.OS00.OSCInst0     OSCH                   67         G01.OS01.outdiv
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 142MB)

Writing Analyst data base C:\Users\Gabriela\Desktop\PracticasG\generic01\generic01\synwork\generic01_generic01_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
J-2015.03L-SP1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

@W: MT420 |Found inferred clock osc00|osc_int0_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:G01.OS00.osc_int0"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat May 28 14:04:18 2016
#


Top view:               topgeneric00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 470.830

                                  Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                    Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int0_inferred_clock     2.1 MHz       100.6 MHz     480.769       9.939         470.830     inferred     Inferred_clkgroup_0
======================================================================================================================================





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int0_inferred_clock  osc00|osc_int0_inferred_clock  |  480.769     470.830  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: osc00|osc_int0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                           Arrival            
Instance              Reference                         Type        Pin     Net          Time        Slack  
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
G01.OS01.sdiv[20]     osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[20]     1.180       470.830
G01.OS01.sdiv[19]     osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[19]     1.108       470.902
G01.OS01.sdiv[7]      osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[7]      1.044       470.926
G01.OS01.sdiv[8]      osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[8]      1.044       470.926
G01.OS01.sdiv[9]      osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[9]      1.044       470.926
G01.OS01.sdiv[14]     osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[14]     1.044       470.926
G01.OS01.sdiv[15]     osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[15]     1.044       470.926
G01.OS01.sdiv[16]     osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[16]     1.044       470.966
G01.OS01.sdiv[17]     osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[17]     1.044       470.966
G01.OS01.sdiv[18]     osc00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[18]     1.108       471.879
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                         Required            
Instance              Reference                         Type        Pin     Net                        Time         Slack  
                      Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------
G01.OS01.sdiv[19]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_19_0_S0     480.664      470.830
G01.OS01.sdiv[20]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_19_0_S1     480.664      470.830
G01.OS01.sdiv[17]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_17_0_S0     480.664      470.973
G01.OS01.sdiv[18]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_17_0_S1     480.664      470.973
G01.OS01.sdiv[15]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_15_0_S0     480.664      471.116
G01.OS01.sdiv[16]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_15_0_S1     480.664      471.116
G01.OS01.sdiv[13]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_13_0_S0     480.664      471.258
G01.OS01.sdiv[14]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_13_0_S1     480.664      471.258
G01.OS01.sdiv[11]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_11_0_S0     480.664      471.401
G01.OS01.sdiv[12]     osc00|osc_int0_inferred_clock     FD1S3IX     D       un1_sdiv_1_cry_11_0_S1     480.664      471.401
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      9.834
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     470.830

    Number of logic level(s):                15
    Starting point:                          G01.OS01.sdiv[20] / Q
    Ending point:                            G01.OS01.sdiv[20] / D
    The start point is clocked by            osc00|osc_int0_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_int0_inferred_clock [rising] on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
G01.OS01.sdiv[20]                       FD1S3IX      Q        Out     1.180     1.180       -         
sdiv[20]                                Net          -        -       -         -           5         
G01.OS01.divisor\.un13_sdiv_18_0_a2     ORCALUT4     D        In      0.000     1.180       -         
G01.OS01.divisor\.un13_sdiv_18_0_a2     ORCALUT4     Z        Out     1.089     2.269       -         
N_94                                    Net          -        -       -         -           2         
G01.OS01.un1_outdiv37_2_0_i_a3          ORCALUT4     C        In      0.000     2.269       -         
G01.OS01.un1_outdiv37_2_0_i_a3          ORCALUT4     Z        Out     1.017     3.285       -         
N_38                                    Net          -        -       -         -           1         
G01.OS01.un1_outdiv37_2_0_i             ORCALUT4     A        In      0.000     3.285       -         
G01.OS01.un1_outdiv37_2_0_i             ORCALUT4     Z        Out     1.153     4.438       -         
N_17                                    Net          -        -       -         -           3         
G01.OS01.un1_sdiv_1_cry_0_0_RNO         ORCALUT4     A        In      0.000     4.438       -         
G01.OS01.un1_sdiv_1_cry_0_0_RNO         ORCALUT4     Z        Out     1.017     5.455       -         
un1_outdiv37_i                          Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_0_0             CCU2D        B0       In      0.000     5.455       -         
G01.OS01.un1_sdiv_1_cry_0_0             CCU2D        COUT     Out     1.545     7.000       -         
un1_sdiv_1_cry_0                        Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_1_0             CCU2D        CIN      In      0.000     7.000       -         
G01.OS01.un1_sdiv_1_cry_1_0             CCU2D        COUT     Out     0.143     7.142       -         
un1_sdiv_1_cry_2                        Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_3_0             CCU2D        CIN      In      0.000     7.142       -         
G01.OS01.un1_sdiv_1_cry_3_0             CCU2D        COUT     Out     0.143     7.285       -         
un1_sdiv_1_cry_4                        Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_5_0             CCU2D        CIN      In      0.000     7.285       -         
G01.OS01.un1_sdiv_1_cry_5_0             CCU2D        COUT     Out     0.143     7.428       -         
un1_sdiv_1_cry_6                        Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_7_0             CCU2D        CIN      In      0.000     7.428       -         
G01.OS01.un1_sdiv_1_cry_7_0             CCU2D        COUT     Out     0.143     7.571       -         
un1_sdiv_1_cry_8                        Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_9_0             CCU2D        CIN      In      0.000     7.571       -         
G01.OS01.un1_sdiv_1_cry_9_0             CCU2D        COUT     Out     0.143     7.713       -         
un1_sdiv_1_cry_10                       Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_11_0            CCU2D        CIN      In      0.000     7.713       -         
G01.OS01.un1_sdiv_1_cry_11_0            CCU2D        COUT     Out     0.143     7.856       -         
un1_sdiv_1_cry_12                       Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_13_0            CCU2D        CIN      In      0.000     7.856       -         
G01.OS01.un1_sdiv_1_cry_13_0            CCU2D        COUT     Out     0.143     7.999       -         
un1_sdiv_1_cry_14                       Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_15_0            CCU2D        CIN      In      0.000     7.999       -         
G01.OS01.un1_sdiv_1_cry_15_0            CCU2D        COUT     Out     0.143     8.142       -         
un1_sdiv_1_cry_16                       Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_17_0            CCU2D        CIN      In      0.000     8.142       -         
G01.OS01.un1_sdiv_1_cry_17_0            CCU2D        COUT     Out     0.143     8.285       -         
un1_sdiv_1_cry_18                       Net          -        -       -         -           1         
G01.OS01.un1_sdiv_1_cry_19_0            CCU2D        CIN      In      0.000     8.285       -         
G01.OS01.un1_sdiv_1_cry_19_0            CCU2D        S1       Out     1.549     9.834       -         
un1_sdiv_1_cry_19_0_S1                  Net          -        -       -         -           1         
G01.OS01.sdiv[20]                       FD1S3IX      D        In      0.000     9.834       -         
======================================================================================================



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 67 of 6864 (1%)
PIC Latch:       0
I/O cells:       37


Details:
BB:             1
CCU2D:          11
FD1P3AX:        37
FD1S3AX:        1
FD1S3IX:        21
GSR:            1
IB:             26
OB:             10
OFS1P3DX:       8
ORCALUT4:       86
OSCH:           1
PUR:            1
VHI:            6
VLO:            7
false:          1
true:           2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 53MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 14:04:18 2016

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
