Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov 10 15:17:30 2024
| Host         : ban running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/inter_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 1.848ns (62.822%)  route 1.094ns (37.178%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
    SLICE_X32Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, routed)           0.325     1.545    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.105     1.650 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, routed)           0.255     1.905    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.399 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.399    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.499 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.499    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.599 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.599    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.699 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.699    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.799 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.799    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     2.977 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ref_tmp7_reg_191_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.513     3.491    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[26]
    SLICE_X31Y73         LUT3 (Prop_lut3_I0_O)        0.238     3.729 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[21]_i_1/O
                         net (fo=1, routed)           0.000     3.729    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[26]
    SLICE_X31Y73         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y73         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[21]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)        0.030     4.909    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[21]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 1.844ns (62.895%)  route 1.088ns (37.105%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
    SLICE_X32Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, routed)           0.325     1.545    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.105     1.650 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, routed)           0.255     1.905    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.399 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.399    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.499 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.499    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.599 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.599    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.699 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.699    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     2.961 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.508     3.469    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[25]
    SLICE_X31Y72         LUT3 (Prop_lut3_I0_O)        0.250     3.719 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[20]_i_1/O
                         net (fo=1, routed)           0.000     3.719    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[25]
    SLICE_X31Y72         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y72         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[20]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
    SLICE_X31Y72         FDRE (Setup_fdre_C_D)        0.033     4.912    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[20]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 1.744ns (61.585%)  route 1.088ns (38.415%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
    SLICE_X32Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, routed)           0.325     1.545    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.105     1.650 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, routed)           0.255     1.905    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.399 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.399    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.499 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.499    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.599 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.599    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     2.861 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.508     3.369    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[21]
    SLICE_X31Y71         LUT3 (Prop_lut3_I0_O)        0.250     3.619 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[16]_i_1/O
                         net (fo=1, routed)           0.000     3.619    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[21]
    SLICE_X31Y71         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y71         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[16]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
    SLICE_X31Y71         FDRE (Setup_fdre_C_D)        0.033     4.912    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[16]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 1.748ns (62.075%)  route 1.068ns (37.925%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
    SLICE_X32Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, routed)           0.325     1.545    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.105     1.650 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, routed)           0.255     1.905    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.399 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.399    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.499 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.499    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.599 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.599    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.699 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.699    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     2.877 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.488     3.365    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[22]
    SLICE_X31Y72         LUT3 (Prop_lut3_I0_O)        0.238     3.603 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[17]_i_1/O
                         net (fo=1, routed)           0.000     3.603    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[22]
    SLICE_X31Y72         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y72         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[17]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
    SLICE_X31Y72         FDRE (Setup_fdre_C_D)        0.030     4.909    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[17]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -3.603    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 1.934ns (69.758%)  route 0.838ns (30.242%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
    SLICE_X32Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, routed)           0.325     1.545    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.105     1.650 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, routed)           0.255     1.905    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.399 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.399    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.499 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.499    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.599 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.599    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.699 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.699    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.799 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.799    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.056 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ref_tmp7_reg_191_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.258     3.314    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[27]
    SLICE_X31Y73         LUT3 (Prop_lut3_I0_O)        0.245     3.559 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[22]_i_1/O
                         net (fo=1, routed)           0.000     3.559    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[27]
    SLICE_X31Y73         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y73         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[22]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)        0.032     4.911    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[22]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 1.648ns (60.110%)  route 1.094ns (39.890%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
    SLICE_X32Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, routed)           0.325     1.545    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.105     1.650 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, routed)           0.255     1.905    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.399 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.399    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.499 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.499    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.599 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.599    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     2.777 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.513     3.291    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[18]
    SLICE_X31Y71         LUT3 (Prop_lut3_I0_O)        0.238     3.529 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[13]_i_1/O
                         net (fo=1, routed)           0.000     3.529    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[18]
    SLICE_X31Y71         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y71         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[13]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
    SLICE_X31Y71         FDRE (Setup_fdre_C_D)        0.030     4.909    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[13]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp_1_reg_112_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 1.712ns (61.499%)  route 1.072ns (38.501%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
    SLICE_X33Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp_1_reg_112_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp_1_reg_112_reg[0]/Q
                         net (fo=26, routed)          1.072     2.207    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp_1_reg_112
    SLICE_X32Y67         LUT3 (Prop_lut3_I2_O)        0.242     2.449 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.449    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry_i_3_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.893 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.993 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.993    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__0_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.093 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.093    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.193 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.193    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__2_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.293 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.293    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__3_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.393 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__4_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     3.571 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__5/O[0]
                         net (fo=1, routed)           0.000     3.571    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2[27]
    SLICE_X32Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
    SLICE_X32Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[27]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
    SLICE_X32Y73         FDRE (Setup_fdre_C_D)        0.101     4.980    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[27]
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp7_reg_191_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 1.875ns (69.139%)  route 0.837ns (30.861%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
    SLICE_X32Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, routed)           0.325     1.545    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.105     1.650 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, routed)           0.255     1.905    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.399 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.399    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.499 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.499    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.599 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.599    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.699 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.699    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.799 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.799    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     2.998 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ref_tmp7_reg_191_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.257     3.255    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[28]
    SLICE_X31Y73         LUT3 (Prop_lut3_I0_O)        0.244     3.499 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ref_tmp7_reg_191[28]_i_1/O
                         net (fo=1, routed)           0.000     3.499    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[28]
    SLICE_X31Y73         FDRE                                         r  bd_0_i/hls_inst/inst/ref_tmp7_reg_191_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y73         FDRE                                         r  bd_0_i/hls_inst/inst/ref_tmp7_reg_191_reg[28]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)        0.032     4.911    bd_0_i/hls_inst/inst/ref_tmp7_reg_191_reg[28]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/tmp1_reg_196_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 1.644ns (60.639%)  route 1.067ns (39.361%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
    SLICE_X32Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/Q
                         net (fo=2, routed)           0.325     1.545    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]_0[0]
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.105     1.650 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3/O
                         net (fo=1, routed)           0.255     1.905    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     2.399 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.399    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.499 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.499    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     2.761 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.487     3.248    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/sub_ln188_fu_91_p2[17]
    SLICE_X31Y70         LUT3 (Prop_lut3_I0_O)        0.250     3.498 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[12]_i_1/O
                         net (fo=1, routed)           0.000     3.498    bd_0_i/hls_inst/inst/trunc_ln13_fu_109_p1[17]
    SLICE_X31Y70         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y70         FDRE                                         r  bd_0_i/hls_inst/inst/tmp1_reg_196_reg[12]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
    SLICE_X31Y70         FDRE (Setup_fdre_C_D)        0.032     4.911    bd_0_i/hls_inst/inst/tmp1_reg_196_reg[12]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp_1_reg_112_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (ap_clk rise@4.167ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.696ns (61.276%)  route 1.072ns (38.724%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=194, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
    SLICE_X33Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp_1_reg_112_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp_1_reg_112_reg[0]/Q
                         net (fo=26, routed)          1.072     2.207    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/tmp_1_reg_112
    SLICE_X32Y67         LUT3 (Prop_lut3_I2_O)        0.242     2.449 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.449    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry_i_3_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.893 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.993 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.993    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__0_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.093 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.093    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.193 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.193    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__2_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.293 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.293    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__3_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.555 r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2_carry__4/O[3]
                         net (fo=1, routed)           0.000     3.555    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/r_fu_69_p2[26]
    SLICE_X32Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.167     4.167 r  
                                                      0.000     4.167 r  ap_clk (IN)
                         net (fo=194, unset)          0.748     4.915    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/ap_clk
    SLICE_X32Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[26]/C
                         clock pessimism              0.000     4.915    
                         clock uncertainty           -0.035     4.879    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)        0.101     4.980    bd_0_i/hls_inst/inst/grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[26]
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  1.426    




