// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module VirtualLoadQueue(
  input         clock,
  input         reset,
  input         io_redirect_valid,
  input         io_redirect_bits_robIdx_flag,
  input  [5:0]  io_redirect_bits_robIdx_value,
  input         io_redirect_bits_level,
  input         io_vecCommit_0_valid,
  input         io_vecCommit_0_bits_robidx_flag,
  input  [5:0]  io_vecCommit_0_bits_robidx_value,
  input  [6:0]  io_vecCommit_0_bits_uopidx,
  input         io_vecCommit_1_valid,
  input         io_vecCommit_1_bits_robidx_flag,
  input  [5:0]  io_vecCommit_1_bits_robidx_value,
  input  [6:0]  io_vecCommit_1_bits_uopidx,
  input         io_enq_req_0_valid,
  input  [34:0] io_enq_req_0_bits_fuType,
  input  [6:0]  io_enq_req_0_bits_uopIdx,
  input         io_enq_req_0_bits_robIdx_flag,
  input  [5:0]  io_enq_req_0_bits_robIdx_value,
  input         io_enq_req_0_bits_lqIdx_flag,
  input  [4:0]  io_enq_req_0_bits_lqIdx_value,
  input  [4:0]  io_enq_req_0_bits_numLsElem,
  input         io_enq_req_1_valid,
  input  [34:0] io_enq_req_1_bits_fuType,
  input  [6:0]  io_enq_req_1_bits_uopIdx,
  input         io_enq_req_1_bits_robIdx_flag,
  input  [5:0]  io_enq_req_1_bits_robIdx_value,
  input         io_enq_req_1_bits_lqIdx_flag,
  input  [4:0]  io_enq_req_1_bits_lqIdx_value,
  input  [4:0]  io_enq_req_1_bits_numLsElem,
  input         io_enq_req_2_valid,
  input  [34:0] io_enq_req_2_bits_fuType,
  input  [6:0]  io_enq_req_2_bits_uopIdx,
  input         io_enq_req_2_bits_robIdx_flag,
  input  [5:0]  io_enq_req_2_bits_robIdx_value,
  input         io_enq_req_2_bits_lqIdx_flag,
  input  [4:0]  io_enq_req_2_bits_lqIdx_value,
  input  [4:0]  io_enq_req_2_bits_numLsElem,
  input         io_enq_req_3_valid,
  input  [34:0] io_enq_req_3_bits_fuType,
  input  [6:0]  io_enq_req_3_bits_uopIdx,
  input         io_enq_req_3_bits_robIdx_flag,
  input  [5:0]  io_enq_req_3_bits_robIdx_value,
  input         io_enq_req_3_bits_lqIdx_flag,
  input  [4:0]  io_enq_req_3_bits_lqIdx_value,
  input  [4:0]  io_enq_req_3_bits_numLsElem,
  input         io_enq_req_4_valid,
  input  [34:0] io_enq_req_4_bits_fuType,
  input  [6:0]  io_enq_req_4_bits_uopIdx,
  input         io_enq_req_4_bits_robIdx_flag,
  input  [5:0]  io_enq_req_4_bits_robIdx_value,
  input         io_enq_req_4_bits_lqIdx_flag,
  input  [4:0]  io_enq_req_4_bits_lqIdx_value,
  input  [4:0]  io_enq_req_4_bits_numLsElem,
  input         io_enq_req_5_valid,
  input  [34:0] io_enq_req_5_bits_fuType,
  input  [6:0]  io_enq_req_5_bits_uopIdx,
  input         io_enq_req_5_bits_robIdx_flag,
  input  [5:0]  io_enq_req_5_bits_robIdx_value,
  input         io_enq_req_5_bits_lqIdx_flag,
  input  [4:0]  io_enq_req_5_bits_lqIdx_value,
  input  [4:0]  io_enq_req_5_bits_numLsElem,
  input         io_ldin_0_valid,
  input  [4:0]  io_ldin_0_bits_uop_lqIdx_value,
  input         io_ldin_0_bits_isvec,
  input         io_ldin_0_bits_updateAddrValid,
  input         io_ldin_0_bits_rep_info_cause_0,
  input         io_ldin_0_bits_rep_info_cause_1,
  input         io_ldin_0_bits_rep_info_cause_2,
  input         io_ldin_0_bits_rep_info_cause_3,
  input         io_ldin_0_bits_rep_info_cause_4,
  input         io_ldin_0_bits_rep_info_cause_5,
  input         io_ldin_0_bits_rep_info_cause_6,
  input         io_ldin_0_bits_rep_info_cause_7,
  input         io_ldin_0_bits_rep_info_cause_8,
  input         io_ldin_0_bits_rep_info_cause_9,
  input         io_ldin_0_bits_rep_info_cause_10,
  input         io_ldin_1_valid,
  input  [4:0]  io_ldin_1_bits_uop_lqIdx_value,
  input         io_ldin_1_bits_isvec,
  input         io_ldin_1_bits_updateAddrValid,
  input         io_ldin_1_bits_rep_info_cause_0,
  input         io_ldin_1_bits_rep_info_cause_1,
  input         io_ldin_1_bits_rep_info_cause_2,
  input         io_ldin_1_bits_rep_info_cause_3,
  input         io_ldin_1_bits_rep_info_cause_4,
  input         io_ldin_1_bits_rep_info_cause_5,
  input         io_ldin_1_bits_rep_info_cause_6,
  input         io_ldin_1_bits_rep_info_cause_7,
  input         io_ldin_1_bits_rep_info_cause_8,
  input         io_ldin_1_bits_rep_info_cause_9,
  input         io_ldin_1_bits_rep_info_cause_10,
  input         io_ldin_2_valid,
  input  [4:0]  io_ldin_2_bits_uop_lqIdx_value,
  input         io_ldin_2_bits_isvec,
  input         io_ldin_2_bits_updateAddrValid,
  input         io_ldin_2_bits_rep_info_cause_0,
  input         io_ldin_2_bits_rep_info_cause_1,
  input         io_ldin_2_bits_rep_info_cause_2,
  input         io_ldin_2_bits_rep_info_cause_3,
  input         io_ldin_2_bits_rep_info_cause_4,
  input         io_ldin_2_bits_rep_info_cause_5,
  input         io_ldin_2_bits_rep_info_cause_6,
  input         io_ldin_2_bits_rep_info_cause_7,
  input         io_ldin_2_bits_rep_info_cause_8,
  input         io_ldin_2_bits_rep_info_cause_9,
  input         io_ldin_2_bits_rep_info_cause_10,
  output        io_ldWbPtr_flag,
  output [4:0]  io_ldWbPtr_value,
  output        io_lqEmpty,
  output [3:0]  io_lqDeq,
  output [4:0]  io_lqCancelCnt,
  input         io_noUopsIssued,
  output [5:0]  io_perf_0_value
);

  reg  [4:0]  deqPtr_r_value;
  reg         deqPtr_r_flag;
  reg         allocated_0;
  reg         allocated_1;
  reg         allocated_2;
  reg         allocated_3;
  reg         allocated_4;
  reg         allocated_5;
  reg         allocated_6;
  reg         allocated_7;
  reg         allocated_8;
  reg         allocated_9;
  reg         allocated_10;
  reg         allocated_11;
  reg         allocated_12;
  reg         allocated_13;
  reg         allocated_14;
  reg         allocated_15;
  reg         allocated_16;
  reg         allocated_17;
  reg         allocated_18;
  reg         allocated_19;
  reg         allocated_20;
  reg         allocated_21;
  reg         allocated_22;
  reg         allocated_23;
  reg         robIdx_0_flag;
  reg  [5:0]  robIdx_0_value;
  reg         robIdx_1_flag;
  reg  [5:0]  robIdx_1_value;
  reg         robIdx_2_flag;
  reg  [5:0]  robIdx_2_value;
  reg         robIdx_3_flag;
  reg  [5:0]  robIdx_3_value;
  reg         robIdx_4_flag;
  reg  [5:0]  robIdx_4_value;
  reg         robIdx_5_flag;
  reg  [5:0]  robIdx_5_value;
  reg         robIdx_6_flag;
  reg  [5:0]  robIdx_6_value;
  reg         robIdx_7_flag;
  reg  [5:0]  robIdx_7_value;
  reg         robIdx_8_flag;
  reg  [5:0]  robIdx_8_value;
  reg         robIdx_9_flag;
  reg  [5:0]  robIdx_9_value;
  reg         robIdx_10_flag;
  reg  [5:0]  robIdx_10_value;
  reg         robIdx_11_flag;
  reg  [5:0]  robIdx_11_value;
  reg         robIdx_12_flag;
  reg  [5:0]  robIdx_12_value;
  reg         robIdx_13_flag;
  reg  [5:0]  robIdx_13_value;
  reg         robIdx_14_flag;
  reg  [5:0]  robIdx_14_value;
  reg         robIdx_15_flag;
  reg  [5:0]  robIdx_15_value;
  reg         robIdx_16_flag;
  reg  [5:0]  robIdx_16_value;
  reg         robIdx_17_flag;
  reg  [5:0]  robIdx_17_value;
  reg         robIdx_18_flag;
  reg  [5:0]  robIdx_18_value;
  reg         robIdx_19_flag;
  reg  [5:0]  robIdx_19_value;
  reg         robIdx_20_flag;
  reg  [5:0]  robIdx_20_value;
  reg         robIdx_21_flag;
  reg  [5:0]  robIdx_21_value;
  reg         robIdx_22_flag;
  reg  [5:0]  robIdx_22_value;
  reg         robIdx_23_flag;
  reg  [5:0]  robIdx_23_value;
  reg  [6:0]  uopIdx_0;
  reg  [6:0]  uopIdx_1;
  reg  [6:0]  uopIdx_2;
  reg  [6:0]  uopIdx_3;
  reg  [6:0]  uopIdx_4;
  reg  [6:0]  uopIdx_5;
  reg  [6:0]  uopIdx_6;
  reg  [6:0]  uopIdx_7;
  reg  [6:0]  uopIdx_8;
  reg  [6:0]  uopIdx_9;
  reg  [6:0]  uopIdx_10;
  reg  [6:0]  uopIdx_11;
  reg  [6:0]  uopIdx_12;
  reg  [6:0]  uopIdx_13;
  reg  [6:0]  uopIdx_14;
  reg  [6:0]  uopIdx_15;
  reg  [6:0]  uopIdx_16;
  reg  [6:0]  uopIdx_17;
  reg  [6:0]  uopIdx_18;
  reg  [6:0]  uopIdx_19;
  reg  [6:0]  uopIdx_20;
  reg  [6:0]  uopIdx_21;
  reg  [6:0]  uopIdx_22;
  reg  [6:0]  uopIdx_23;
  reg         isvec_0;
  reg         isvec_1;
  reg         isvec_2;
  reg         isvec_3;
  reg         isvec_4;
  reg         isvec_5;
  reg         isvec_6;
  reg         isvec_7;
  reg         isvec_8;
  reg         isvec_9;
  reg         isvec_10;
  reg         isvec_11;
  reg         isvec_12;
  reg         isvec_13;
  reg         isvec_14;
  reg         isvec_15;
  reg         isvec_16;
  reg         isvec_17;
  reg         isvec_18;
  reg         isvec_19;
  reg         isvec_20;
  reg         isvec_21;
  reg         isvec_22;
  reg         isvec_23;
  reg         committed_0;
  reg         committed_1;
  reg         committed_2;
  reg         committed_3;
  reg         committed_4;
  reg         committed_5;
  reg         committed_6;
  reg         committed_7;
  reg         committed_8;
  reg         committed_9;
  reg         committed_10;
  reg         committed_11;
  reg         committed_12;
  reg         committed_13;
  reg         committed_14;
  reg         committed_15;
  reg         committed_16;
  reg         committed_17;
  reg         committed_18;
  reg         committed_19;
  reg         committed_20;
  reg         committed_21;
  reg         committed_22;
  reg         committed_23;
  reg         enqPtrExt_0_flag;
  reg  [4:0]  enqPtrExt_0_value;
  reg         lastCycleRedirect_valid;
  reg         lastLastCycleRedirect_valid;
  wire [5:0]  _GEN = {1'h0, deqPtr_r_value};
  wire [6:0]  _vecLdCommittmp_0_1_T_1 = {robIdx_0_flag, robIdx_0_value};
  wire [6:0]  _enqCancel_flushItself_T_22 =
    {io_redirect_bits_robIdx_flag, io_redirect_bits_robIdx_value};
  wire [6:0]  _vecLdCommittmp_1_1_T_1 = {robIdx_1_flag, robIdx_1_value};
  wire [6:0]  _vecLdCommittmp_2_1_T_1 = {robIdx_2_flag, robIdx_2_value};
  wire [6:0]  _vecLdCommittmp_3_1_T_1 = {robIdx_3_flag, robIdx_3_value};
  wire [6:0]  _vecLdCommittmp_4_1_T_1 = {robIdx_4_flag, robIdx_4_value};
  wire [6:0]  _vecLdCommittmp_5_1_T_1 = {robIdx_5_flag, robIdx_5_value};
  wire [6:0]  _vecLdCommittmp_6_1_T_1 = {robIdx_6_flag, robIdx_6_value};
  wire [6:0]  _vecLdCommittmp_7_1_T_1 = {robIdx_7_flag, robIdx_7_value};
  wire [6:0]  _vecLdCommittmp_8_1_T_1 = {robIdx_8_flag, robIdx_8_value};
  wire [6:0]  _vecLdCommittmp_9_1_T_1 = {robIdx_9_flag, robIdx_9_value};
  wire [6:0]  _vecLdCommittmp_10_1_T_1 = {robIdx_10_flag, robIdx_10_value};
  wire [6:0]  _vecLdCommittmp_11_1_T_1 = {robIdx_11_flag, robIdx_11_value};
  wire [6:0]  _vecLdCommittmp_12_1_T_1 = {robIdx_12_flag, robIdx_12_value};
  wire [6:0]  _vecLdCommittmp_13_1_T_1 = {robIdx_13_flag, robIdx_13_value};
  wire [6:0]  _vecLdCommittmp_14_1_T_1 = {robIdx_14_flag, robIdx_14_value};
  wire [6:0]  _vecLdCommittmp_15_1_T_1 = {robIdx_15_flag, robIdx_15_value};
  wire [6:0]  _vecLdCommittmp_16_1_T_1 = {robIdx_16_flag, robIdx_16_value};
  wire [6:0]  _vecLdCommittmp_17_1_T_1 = {robIdx_17_flag, robIdx_17_value};
  wire [6:0]  _vecLdCommittmp_18_1_T_1 = {robIdx_18_flag, robIdx_18_value};
  wire [6:0]  _vecLdCommittmp_19_1_T_1 = {robIdx_19_flag, robIdx_19_value};
  wire [6:0]  _vecLdCommittmp_20_1_T_1 = {robIdx_20_flag, robIdx_20_value};
  wire [6:0]  _vecLdCommittmp_21_1_T_1 = {robIdx_21_flag, robIdx_21_value};
  wire [6:0]  _vecLdCommittmp_22_1_T_1 = {robIdx_22_flag, robIdx_22_value};
  wire [6:0]  _vecLdCommittmp_23_1_T_1 = {robIdx_23_flag, robIdx_23_value};
  reg         lastNeedCancel_r_0;
  reg         lastNeedCancel_r_1;
  reg         lastNeedCancel_r_2;
  reg         lastNeedCancel_r_3;
  reg         lastNeedCancel_r_4;
  reg         lastNeedCancel_r_5;
  reg         lastNeedCancel_r_6;
  reg         lastNeedCancel_r_7;
  reg         lastNeedCancel_r_8;
  reg         lastNeedCancel_r_9;
  reg         lastNeedCancel_r_10;
  reg         lastNeedCancel_r_11;
  reg         lastNeedCancel_r_12;
  reg         lastNeedCancel_r_13;
  reg         lastNeedCancel_r_14;
  reg         lastNeedCancel_r_15;
  reg         lastNeedCancel_r_16;
  reg         lastNeedCancel_r_17;
  reg         lastNeedCancel_r_18;
  reg         lastNeedCancel_r_19;
  reg         lastNeedCancel_r_20;
  reg         lastNeedCancel_r_21;
  reg         lastNeedCancel_r_22;
  reg         lastNeedCancel_r_23;
  wire        enqCancel_0 =
    io_enq_req_0_valid & io_redirect_valid
    & (io_redirect_bits_level
       & {io_enq_req_0_bits_robIdx_flag,
          io_enq_req_0_bits_robIdx_value} == _enqCancel_flushItself_T_22
       | io_enq_req_0_bits_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ io_enq_req_0_bits_robIdx_value > io_redirect_bits_robIdx_value);
  wire        enqCancel_1 =
    io_enq_req_1_valid & io_redirect_valid
    & (io_redirect_bits_level
       & {io_enq_req_1_bits_robIdx_flag,
          io_enq_req_1_bits_robIdx_value} == _enqCancel_flushItself_T_22
       | io_enq_req_1_bits_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ io_enq_req_1_bits_robIdx_value > io_redirect_bits_robIdx_value);
  wire        enqCancel_2 =
    io_enq_req_2_valid & io_redirect_valid
    & (io_redirect_bits_level
       & {io_enq_req_2_bits_robIdx_flag,
          io_enq_req_2_bits_robIdx_value} == _enqCancel_flushItself_T_22
       | io_enq_req_2_bits_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ io_enq_req_2_bits_robIdx_value > io_redirect_bits_robIdx_value);
  wire        enqCancel_3 =
    io_enq_req_3_valid & io_redirect_valid
    & (io_redirect_bits_level
       & {io_enq_req_3_bits_robIdx_flag,
          io_enq_req_3_bits_robIdx_value} == _enqCancel_flushItself_T_22
       | io_enq_req_3_bits_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ io_enq_req_3_bits_robIdx_value > io_redirect_bits_robIdx_value);
  wire        enqCancel_4 =
    io_enq_req_4_valid & io_redirect_valid
    & (io_redirect_bits_level
       & {io_enq_req_4_bits_robIdx_flag,
          io_enq_req_4_bits_robIdx_value} == _enqCancel_flushItself_T_22
       | io_enq_req_4_bits_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ io_enq_req_4_bits_robIdx_value > io_redirect_bits_robIdx_value);
  wire        enqCancel_5 =
    io_enq_req_5_valid & io_redirect_valid
    & (io_redirect_bits_level
       & {io_enq_req_5_bits_robIdx_flag,
          io_enq_req_5_bits_robIdx_value} == _enqCancel_flushItself_T_22
       | io_enq_req_5_bits_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ io_enq_req_5_bits_robIdx_value > io_redirect_bits_robIdx_value);
  reg  [7:0]  lastEnqCancel_next_r;
  reg  [7:0]  redirectCancelCount;
  reg  [3:0]  lastCommitCount_next_r;
  wire [5:0]  deqPtrNext_new_value = 6'(_GEN + {2'h0, lastCommitCount_next_r});
  wire [6:0]  _deqPtrNext_diff_T_4 = 7'({1'h0, deqPtrNext_new_value} - 7'h18);
  wire        deqPtrNext_reverse_flag = $signed(_deqPtrNext_diff_T_4) > -7'sh1;
  wire        deqPtrNext_new_ptr_flag = deqPtrNext_reverse_flag ^ deqPtr_r_flag;
  wire [4:0]  _deqPtrNext_new_ptr_value_T_1 =
    deqPtrNext_reverse_flag ? _deqPtrNext_diff_T_4[4:0] : deqPtrNext_new_value[4:0];
  reg  [3:0]  io_lqDeq_next_r;
  reg         io_lqEmpty_REG;
  wire [5:0]  enqUpBound_new_value =
    6'({1'h0, io_enq_req_0_bits_lqIdx_value} + {1'h0, io_enq_req_0_bits_numLsElem});
  wire [6:0]  _enqUpBound_diff_T_4 = 7'({1'h0, enqUpBound_new_value} - 7'h18);
  wire        enqUpBound_reverse_flag = $signed(_enqUpBound_diff_T_4) > -7'sh1;
  wire [4:0]  _enqUpBound_new_ptr_value_T_1 =
    enqUpBound_reverse_flag ? _enqUpBound_diff_T_4[4:0] : enqUpBound_new_value[4:0];
  wire [5:0]  enqUpBound_new_value_1 =
    6'({1'h0, io_enq_req_1_bits_lqIdx_value} + {1'h0, io_enq_req_1_bits_numLsElem});
  wire [6:0]  _enqUpBound_diff_T_10 = 7'({1'h0, enqUpBound_new_value_1} - 7'h18);
  wire        enqUpBound_reverse_flag_1 = $signed(_enqUpBound_diff_T_10) > -7'sh1;
  wire [4:0]  _enqUpBound_new_ptr_value_T_3 =
    enqUpBound_reverse_flag_1 ? _enqUpBound_diff_T_10[4:0] : enqUpBound_new_value_1[4:0];
  wire [5:0]  enqUpBound_new_value_2 =
    6'({1'h0, io_enq_req_2_bits_lqIdx_value} + {1'h0, io_enq_req_2_bits_numLsElem});
  wire [6:0]  _enqUpBound_diff_T_16 = 7'({1'h0, enqUpBound_new_value_2} - 7'h18);
  wire        enqUpBound_reverse_flag_2 = $signed(_enqUpBound_diff_T_16) > -7'sh1;
  wire [4:0]  _enqUpBound_new_ptr_value_T_5 =
    enqUpBound_reverse_flag_2 ? _enqUpBound_diff_T_16[4:0] : enqUpBound_new_value_2[4:0];
  wire [5:0]  enqUpBound_new_value_3 =
    6'({1'h0, io_enq_req_3_bits_lqIdx_value} + {1'h0, io_enq_req_3_bits_numLsElem});
  wire [6:0]  _enqUpBound_diff_T_22 = 7'({1'h0, enqUpBound_new_value_3} - 7'h18);
  wire        enqUpBound_reverse_flag_3 = $signed(_enqUpBound_diff_T_22) > -7'sh1;
  wire [4:0]  _enqUpBound_new_ptr_value_T_7 =
    enqUpBound_reverse_flag_3 ? _enqUpBound_diff_T_22[4:0] : enqUpBound_new_value_3[4:0];
  wire [5:0]  enqUpBound_new_value_4 =
    6'({1'h0, io_enq_req_4_bits_lqIdx_value} + {1'h0, io_enq_req_4_bits_numLsElem});
  wire [6:0]  _enqUpBound_diff_T_28 = 7'({1'h0, enqUpBound_new_value_4} - 7'h18);
  wire        enqUpBound_reverse_flag_4 = $signed(_enqUpBound_diff_T_28) > -7'sh1;
  wire [4:0]  _enqUpBound_new_ptr_value_T_9 =
    enqUpBound_reverse_flag_4 ? _enqUpBound_diff_T_28[4:0] : enqUpBound_new_value_4[4:0];
  wire [5:0]  enqUpBound_new_value_5 =
    6'({1'h0, io_enq_req_5_bits_lqIdx_value} + {1'h0, io_enq_req_5_bits_numLsElem});
  wire [6:0]  _enqUpBound_diff_T_34 = 7'({1'h0, enqUpBound_new_value_5} - 7'h18);
  wire        enqUpBound_reverse_flag_5 = $signed(_enqUpBound_diff_T_34) > -7'sh1;
  wire [4:0]  _enqUpBound_new_ptr_value_T_11 =
    enqUpBound_reverse_flag_5 ? _enqUpBound_diff_T_34[4:0] : enqUpBound_new_value_5[4:0];
  wire        _entryCanEnqSeq_entryHitBound_T_3 = io_enq_req_0_bits_lqIdx_value == 5'h0;
  wire        _GEN_0 =
    io_enq_req_0_bits_lqIdx_flag == (enqUpBound_reverse_flag
                                     ^ io_enq_req_0_bits_lqIdx_flag);
  wire        entryCanEnqSeq_0 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_3 & (|_enqUpBound_new_ptr_value_T_1)
         : _entryCanEnqSeq_entryHitBound_T_3 | (|_enqUpBound_new_ptr_value_T_1));
  wire        _entryCanEnqSeq_entryHitBound_T_9 = io_enq_req_1_bits_lqIdx_value == 5'h0;
  wire        _GEN_1 =
    io_enq_req_1_bits_lqIdx_flag == (enqUpBound_reverse_flag_1
                                     ^ io_enq_req_1_bits_lqIdx_flag);
  wire        entryCanEnqSeq_1 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_9 & (|_enqUpBound_new_ptr_value_T_3)
         : _entryCanEnqSeq_entryHitBound_T_9 | (|_enqUpBound_new_ptr_value_T_3));
  wire        _entryCanEnqSeq_entryHitBound_T_15 = io_enq_req_2_bits_lqIdx_value == 5'h0;
  wire        _GEN_2 =
    io_enq_req_2_bits_lqIdx_flag == (enqUpBound_reverse_flag_2
                                     ^ io_enq_req_2_bits_lqIdx_flag);
  wire        entryCanEnqSeq_2 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_15 & (|_enqUpBound_new_ptr_value_T_5)
         : _entryCanEnqSeq_entryHitBound_T_15 | (|_enqUpBound_new_ptr_value_T_5));
  wire        _entryCanEnqSeq_entryHitBound_T_21 = io_enq_req_3_bits_lqIdx_value == 5'h0;
  wire        _GEN_3 =
    io_enq_req_3_bits_lqIdx_flag == (enqUpBound_reverse_flag_3
                                     ^ io_enq_req_3_bits_lqIdx_flag);
  wire        entryCanEnqSeq_3 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_21 & (|_enqUpBound_new_ptr_value_T_7)
         : _entryCanEnqSeq_entryHitBound_T_21 | (|_enqUpBound_new_ptr_value_T_7));
  wire        _entryCanEnqSeq_entryHitBound_T_27 = io_enq_req_4_bits_lqIdx_value == 5'h0;
  wire        _GEN_4 =
    io_enq_req_4_bits_lqIdx_flag == (enqUpBound_reverse_flag_4
                                     ^ io_enq_req_4_bits_lqIdx_flag);
  wire        entryCanEnqSeq_4 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_27 & (|_enqUpBound_new_ptr_value_T_9)
         : _entryCanEnqSeq_entryHitBound_T_27 | (|_enqUpBound_new_ptr_value_T_9));
  wire        _entryCanEnqSeq_entryHitBound_T_33 = io_enq_req_5_bits_lqIdx_value == 5'h0;
  wire        _GEN_5 =
    io_enq_req_5_bits_lqIdx_flag == (enqUpBound_reverse_flag_5
                                     ^ io_enq_req_5_bits_lqIdx_flag);
  wire        entryCanEnq =
    entryCanEnqSeq_0 | entryCanEnqSeq_1 | entryCanEnqSeq_2 | entryCanEnqSeq_3
    | entryCanEnqSeq_4 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_33 & (|_enqUpBound_new_ptr_value_T_11)
         : _entryCanEnqSeq_entryHitBound_T_33 | (|_enqUpBound_new_ptr_value_T_11));
  wire        _selectBits_T_2 = entryCanEnqSeq_0 | entryCanEnqSeq_1 | entryCanEnqSeq_2;
  wire        _entryCanEnqSeq_entryHitBound_T_39 = io_enq_req_0_bits_lqIdx_value < 5'h2;
  wire        entryCanEnqSeq_0_1 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_39 & (|(_enqUpBound_new_ptr_value_T_1[4:1]))
         : _entryCanEnqSeq_entryHitBound_T_39 | (|(_enqUpBound_new_ptr_value_T_1[4:1])));
  wire        _entryCanEnqSeq_entryHitBound_T_45 = io_enq_req_1_bits_lqIdx_value < 5'h2;
  wire        entryCanEnqSeq_1_1 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_45 & (|(_enqUpBound_new_ptr_value_T_3[4:1]))
         : _entryCanEnqSeq_entryHitBound_T_45 | (|(_enqUpBound_new_ptr_value_T_3[4:1])));
  wire        _entryCanEnqSeq_entryHitBound_T_51 = io_enq_req_2_bits_lqIdx_value < 5'h2;
  wire        entryCanEnqSeq_2_1 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_51 & (|(_enqUpBound_new_ptr_value_T_5[4:1]))
         : _entryCanEnqSeq_entryHitBound_T_51 | (|(_enqUpBound_new_ptr_value_T_5[4:1])));
  wire        _entryCanEnqSeq_entryHitBound_T_57 = io_enq_req_3_bits_lqIdx_value < 5'h2;
  wire        entryCanEnqSeq_3_1 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_57 & (|(_enqUpBound_new_ptr_value_T_7[4:1]))
         : _entryCanEnqSeq_entryHitBound_T_57 | (|(_enqUpBound_new_ptr_value_T_7[4:1])));
  wire        _entryCanEnqSeq_entryHitBound_T_63 = io_enq_req_4_bits_lqIdx_value < 5'h2;
  wire        entryCanEnqSeq_4_1 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_63 & (|(_enqUpBound_new_ptr_value_T_9[4:1]))
         : _entryCanEnqSeq_entryHitBound_T_63 | (|(_enqUpBound_new_ptr_value_T_9[4:1])));
  wire        _entryCanEnqSeq_entryHitBound_T_69 = io_enq_req_5_bits_lqIdx_value < 5'h2;
  wire        entryCanEnq_1 =
    entryCanEnqSeq_0_1 | entryCanEnqSeq_1_1 | entryCanEnqSeq_2_1 | entryCanEnqSeq_3_1
    | entryCanEnqSeq_4_1 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_69 & (|(_enqUpBound_new_ptr_value_T_11[4:1]))
         : _entryCanEnqSeq_entryHitBound_T_69 | (|(_enqUpBound_new_ptr_value_T_11[4:1])));
  wire        _selectBits_T_11 =
    entryCanEnqSeq_0_1 | entryCanEnqSeq_1_1 | entryCanEnqSeq_2_1;
  wire        _entryCanEnqSeq_entryHitBound_T_75 = io_enq_req_0_bits_lqIdx_value < 5'h3;
  wire        _entryCanEnqSeq_entryHitBound_T_76 = _enqUpBound_new_ptr_value_T_1 > 5'h2;
  wire        entryCanEnqSeq_0_2 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_75 & _entryCanEnqSeq_entryHitBound_T_76
         : _entryCanEnqSeq_entryHitBound_T_75 | _entryCanEnqSeq_entryHitBound_T_76);
  wire        _entryCanEnqSeq_entryHitBound_T_81 = io_enq_req_1_bits_lqIdx_value < 5'h3;
  wire        _entryCanEnqSeq_entryHitBound_T_82 = _enqUpBound_new_ptr_value_T_3 > 5'h2;
  wire        entryCanEnqSeq_1_2 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_81 & _entryCanEnqSeq_entryHitBound_T_82
         : _entryCanEnqSeq_entryHitBound_T_81 | _entryCanEnqSeq_entryHitBound_T_82);
  wire        _entryCanEnqSeq_entryHitBound_T_87 = io_enq_req_2_bits_lqIdx_value < 5'h3;
  wire        _entryCanEnqSeq_entryHitBound_T_88 = _enqUpBound_new_ptr_value_T_5 > 5'h2;
  wire        entryCanEnqSeq_2_2 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_87 & _entryCanEnqSeq_entryHitBound_T_88
         : _entryCanEnqSeq_entryHitBound_T_87 | _entryCanEnqSeq_entryHitBound_T_88);
  wire        _entryCanEnqSeq_entryHitBound_T_93 = io_enq_req_3_bits_lqIdx_value < 5'h3;
  wire        _entryCanEnqSeq_entryHitBound_T_94 = _enqUpBound_new_ptr_value_T_7 > 5'h2;
  wire        entryCanEnqSeq_3_2 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_93 & _entryCanEnqSeq_entryHitBound_T_94
         : _entryCanEnqSeq_entryHitBound_T_93 | _entryCanEnqSeq_entryHitBound_T_94);
  wire        _entryCanEnqSeq_entryHitBound_T_99 = io_enq_req_4_bits_lqIdx_value < 5'h3;
  wire        _entryCanEnqSeq_entryHitBound_T_100 = _enqUpBound_new_ptr_value_T_9 > 5'h2;
  wire        entryCanEnqSeq_4_2 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_99 & _entryCanEnqSeq_entryHitBound_T_100
         : _entryCanEnqSeq_entryHitBound_T_99 | _entryCanEnqSeq_entryHitBound_T_100);
  wire        _entryCanEnqSeq_entryHitBound_T_105 = io_enq_req_5_bits_lqIdx_value < 5'h3;
  wire        _entryCanEnqSeq_entryHitBound_T_106 = _enqUpBound_new_ptr_value_T_11 > 5'h2;
  wire        entryCanEnq_2 =
    entryCanEnqSeq_0_2 | entryCanEnqSeq_1_2 | entryCanEnqSeq_2_2 | entryCanEnqSeq_3_2
    | entryCanEnqSeq_4_2 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_105 & _entryCanEnqSeq_entryHitBound_T_106
         : _entryCanEnqSeq_entryHitBound_T_105 | _entryCanEnqSeq_entryHitBound_T_106);
  wire        _selectBits_T_20 =
    entryCanEnqSeq_0_2 | entryCanEnqSeq_1_2 | entryCanEnqSeq_2_2;
  wire        _entryCanEnqSeq_entryHitBound_T_111 = io_enq_req_0_bits_lqIdx_value < 5'h4;
  wire        entryCanEnqSeq_0_3 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_111 & (|(_enqUpBound_new_ptr_value_T_1[4:2]))
         : _entryCanEnqSeq_entryHitBound_T_111 | (|(_enqUpBound_new_ptr_value_T_1[4:2])));
  wire        _entryCanEnqSeq_entryHitBound_T_117 = io_enq_req_1_bits_lqIdx_value < 5'h4;
  wire        entryCanEnqSeq_1_3 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_117 & (|(_enqUpBound_new_ptr_value_T_3[4:2]))
         : _entryCanEnqSeq_entryHitBound_T_117 | (|(_enqUpBound_new_ptr_value_T_3[4:2])));
  wire        _entryCanEnqSeq_entryHitBound_T_123 = io_enq_req_2_bits_lqIdx_value < 5'h4;
  wire        entryCanEnqSeq_2_3 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_123 & (|(_enqUpBound_new_ptr_value_T_5[4:2]))
         : _entryCanEnqSeq_entryHitBound_T_123 | (|(_enqUpBound_new_ptr_value_T_5[4:2])));
  wire        _entryCanEnqSeq_entryHitBound_T_129 = io_enq_req_3_bits_lqIdx_value < 5'h4;
  wire        entryCanEnqSeq_3_3 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_129 & (|(_enqUpBound_new_ptr_value_T_7[4:2]))
         : _entryCanEnqSeq_entryHitBound_T_129 | (|(_enqUpBound_new_ptr_value_T_7[4:2])));
  wire        _entryCanEnqSeq_entryHitBound_T_135 = io_enq_req_4_bits_lqIdx_value < 5'h4;
  wire        entryCanEnqSeq_4_3 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_135 & (|(_enqUpBound_new_ptr_value_T_9[4:2]))
         : _entryCanEnqSeq_entryHitBound_T_135 | (|(_enqUpBound_new_ptr_value_T_9[4:2])));
  wire        _entryCanEnqSeq_entryHitBound_T_141 = io_enq_req_5_bits_lqIdx_value < 5'h4;
  wire        entryCanEnq_3 =
    entryCanEnqSeq_0_3 | entryCanEnqSeq_1_3 | entryCanEnqSeq_2_3 | entryCanEnqSeq_3_3
    | entryCanEnqSeq_4_3 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_141 & (|(_enqUpBound_new_ptr_value_T_11[4:2]))
         : _entryCanEnqSeq_entryHitBound_T_141
           | (|(_enqUpBound_new_ptr_value_T_11[4:2])));
  wire        _selectBits_T_29 =
    entryCanEnqSeq_0_3 | entryCanEnqSeq_1_3 | entryCanEnqSeq_2_3;
  wire        _entryCanEnqSeq_entryHitBound_T_147 = io_enq_req_0_bits_lqIdx_value < 5'h5;
  wire        _entryCanEnqSeq_entryHitBound_T_148 = _enqUpBound_new_ptr_value_T_1 > 5'h4;
  wire        entryCanEnqSeq_0_4 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_147 & _entryCanEnqSeq_entryHitBound_T_148
         : _entryCanEnqSeq_entryHitBound_T_147 | _entryCanEnqSeq_entryHitBound_T_148);
  wire        _entryCanEnqSeq_entryHitBound_T_153 = io_enq_req_1_bits_lqIdx_value < 5'h5;
  wire        _entryCanEnqSeq_entryHitBound_T_154 = _enqUpBound_new_ptr_value_T_3 > 5'h4;
  wire        entryCanEnqSeq_1_4 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_153 & _entryCanEnqSeq_entryHitBound_T_154
         : _entryCanEnqSeq_entryHitBound_T_153 | _entryCanEnqSeq_entryHitBound_T_154);
  wire        _entryCanEnqSeq_entryHitBound_T_159 = io_enq_req_2_bits_lqIdx_value < 5'h5;
  wire        _entryCanEnqSeq_entryHitBound_T_160 = _enqUpBound_new_ptr_value_T_5 > 5'h4;
  wire        entryCanEnqSeq_2_4 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_159 & _entryCanEnqSeq_entryHitBound_T_160
         : _entryCanEnqSeq_entryHitBound_T_159 | _entryCanEnqSeq_entryHitBound_T_160);
  wire        _entryCanEnqSeq_entryHitBound_T_165 = io_enq_req_3_bits_lqIdx_value < 5'h5;
  wire        _entryCanEnqSeq_entryHitBound_T_166 = _enqUpBound_new_ptr_value_T_7 > 5'h4;
  wire        entryCanEnqSeq_3_4 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_165 & _entryCanEnqSeq_entryHitBound_T_166
         : _entryCanEnqSeq_entryHitBound_T_165 | _entryCanEnqSeq_entryHitBound_T_166);
  wire        _entryCanEnqSeq_entryHitBound_T_171 = io_enq_req_4_bits_lqIdx_value < 5'h5;
  wire        _entryCanEnqSeq_entryHitBound_T_172 = _enqUpBound_new_ptr_value_T_9 > 5'h4;
  wire        entryCanEnqSeq_4_4 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_171 & _entryCanEnqSeq_entryHitBound_T_172
         : _entryCanEnqSeq_entryHitBound_T_171 | _entryCanEnqSeq_entryHitBound_T_172);
  wire        _entryCanEnqSeq_entryHitBound_T_177 = io_enq_req_5_bits_lqIdx_value < 5'h5;
  wire        _entryCanEnqSeq_entryHitBound_T_178 = _enqUpBound_new_ptr_value_T_11 > 5'h4;
  wire        entryCanEnq_4 =
    entryCanEnqSeq_0_4 | entryCanEnqSeq_1_4 | entryCanEnqSeq_2_4 | entryCanEnqSeq_3_4
    | entryCanEnqSeq_4_4 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_177 & _entryCanEnqSeq_entryHitBound_T_178
         : _entryCanEnqSeq_entryHitBound_T_177 | _entryCanEnqSeq_entryHitBound_T_178);
  wire        _selectBits_T_38 =
    entryCanEnqSeq_0_4 | entryCanEnqSeq_1_4 | entryCanEnqSeq_2_4;
  wire        _entryCanEnqSeq_entryHitBound_T_183 = io_enq_req_0_bits_lqIdx_value < 5'h6;
  wire        _entryCanEnqSeq_entryHitBound_T_184 = _enqUpBound_new_ptr_value_T_1 > 5'h5;
  wire        entryCanEnqSeq_0_5 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_183 & _entryCanEnqSeq_entryHitBound_T_184
         : _entryCanEnqSeq_entryHitBound_T_183 | _entryCanEnqSeq_entryHitBound_T_184);
  wire        _entryCanEnqSeq_entryHitBound_T_189 = io_enq_req_1_bits_lqIdx_value < 5'h6;
  wire        _entryCanEnqSeq_entryHitBound_T_190 = _enqUpBound_new_ptr_value_T_3 > 5'h5;
  wire        entryCanEnqSeq_1_5 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_189 & _entryCanEnqSeq_entryHitBound_T_190
         : _entryCanEnqSeq_entryHitBound_T_189 | _entryCanEnqSeq_entryHitBound_T_190);
  wire        _entryCanEnqSeq_entryHitBound_T_195 = io_enq_req_2_bits_lqIdx_value < 5'h6;
  wire        _entryCanEnqSeq_entryHitBound_T_196 = _enqUpBound_new_ptr_value_T_5 > 5'h5;
  wire        entryCanEnqSeq_2_5 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_195 & _entryCanEnqSeq_entryHitBound_T_196
         : _entryCanEnqSeq_entryHitBound_T_195 | _entryCanEnqSeq_entryHitBound_T_196);
  wire        _entryCanEnqSeq_entryHitBound_T_201 = io_enq_req_3_bits_lqIdx_value < 5'h6;
  wire        _entryCanEnqSeq_entryHitBound_T_202 = _enqUpBound_new_ptr_value_T_7 > 5'h5;
  wire        entryCanEnqSeq_3_5 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_201 & _entryCanEnqSeq_entryHitBound_T_202
         : _entryCanEnqSeq_entryHitBound_T_201 | _entryCanEnqSeq_entryHitBound_T_202);
  wire        _entryCanEnqSeq_entryHitBound_T_207 = io_enq_req_4_bits_lqIdx_value < 5'h6;
  wire        _entryCanEnqSeq_entryHitBound_T_208 = _enqUpBound_new_ptr_value_T_9 > 5'h5;
  wire        entryCanEnqSeq_4_5 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_207 & _entryCanEnqSeq_entryHitBound_T_208
         : _entryCanEnqSeq_entryHitBound_T_207 | _entryCanEnqSeq_entryHitBound_T_208);
  wire        _entryCanEnqSeq_entryHitBound_T_213 = io_enq_req_5_bits_lqIdx_value < 5'h6;
  wire        _entryCanEnqSeq_entryHitBound_T_214 = _enqUpBound_new_ptr_value_T_11 > 5'h5;
  wire        entryCanEnq_5 =
    entryCanEnqSeq_0_5 | entryCanEnqSeq_1_5 | entryCanEnqSeq_2_5 | entryCanEnqSeq_3_5
    | entryCanEnqSeq_4_5 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_213 & _entryCanEnqSeq_entryHitBound_T_214
         : _entryCanEnqSeq_entryHitBound_T_213 | _entryCanEnqSeq_entryHitBound_T_214);
  wire        _selectBits_T_47 =
    entryCanEnqSeq_0_5 | entryCanEnqSeq_1_5 | entryCanEnqSeq_2_5;
  wire        _entryCanEnqSeq_entryHitBound_T_219 = io_enq_req_0_bits_lqIdx_value < 5'h7;
  wire        _entryCanEnqSeq_entryHitBound_T_220 = _enqUpBound_new_ptr_value_T_1 > 5'h6;
  wire        entryCanEnqSeq_0_6 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_219 & _entryCanEnqSeq_entryHitBound_T_220
         : _entryCanEnqSeq_entryHitBound_T_219 | _entryCanEnqSeq_entryHitBound_T_220);
  wire        _entryCanEnqSeq_entryHitBound_T_225 = io_enq_req_1_bits_lqIdx_value < 5'h7;
  wire        _entryCanEnqSeq_entryHitBound_T_226 = _enqUpBound_new_ptr_value_T_3 > 5'h6;
  wire        entryCanEnqSeq_1_6 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_225 & _entryCanEnqSeq_entryHitBound_T_226
         : _entryCanEnqSeq_entryHitBound_T_225 | _entryCanEnqSeq_entryHitBound_T_226);
  wire        _entryCanEnqSeq_entryHitBound_T_231 = io_enq_req_2_bits_lqIdx_value < 5'h7;
  wire        _entryCanEnqSeq_entryHitBound_T_232 = _enqUpBound_new_ptr_value_T_5 > 5'h6;
  wire        entryCanEnqSeq_2_6 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_231 & _entryCanEnqSeq_entryHitBound_T_232
         : _entryCanEnqSeq_entryHitBound_T_231 | _entryCanEnqSeq_entryHitBound_T_232);
  wire        _entryCanEnqSeq_entryHitBound_T_237 = io_enq_req_3_bits_lqIdx_value < 5'h7;
  wire        _entryCanEnqSeq_entryHitBound_T_238 = _enqUpBound_new_ptr_value_T_7 > 5'h6;
  wire        entryCanEnqSeq_3_6 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_237 & _entryCanEnqSeq_entryHitBound_T_238
         : _entryCanEnqSeq_entryHitBound_T_237 | _entryCanEnqSeq_entryHitBound_T_238);
  wire        _entryCanEnqSeq_entryHitBound_T_243 = io_enq_req_4_bits_lqIdx_value < 5'h7;
  wire        _entryCanEnqSeq_entryHitBound_T_244 = _enqUpBound_new_ptr_value_T_9 > 5'h6;
  wire        entryCanEnqSeq_4_6 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_243 & _entryCanEnqSeq_entryHitBound_T_244
         : _entryCanEnqSeq_entryHitBound_T_243 | _entryCanEnqSeq_entryHitBound_T_244);
  wire        _entryCanEnqSeq_entryHitBound_T_249 = io_enq_req_5_bits_lqIdx_value < 5'h7;
  wire        _entryCanEnqSeq_entryHitBound_T_250 = _enqUpBound_new_ptr_value_T_11 > 5'h6;
  wire        entryCanEnq_6 =
    entryCanEnqSeq_0_6 | entryCanEnqSeq_1_6 | entryCanEnqSeq_2_6 | entryCanEnqSeq_3_6
    | entryCanEnqSeq_4_6 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_249 & _entryCanEnqSeq_entryHitBound_T_250
         : _entryCanEnqSeq_entryHitBound_T_249 | _entryCanEnqSeq_entryHitBound_T_250);
  wire        _selectBits_T_56 =
    entryCanEnqSeq_0_6 | entryCanEnqSeq_1_6 | entryCanEnqSeq_2_6;
  wire        _entryCanEnqSeq_entryHitBound_T_255 = io_enq_req_0_bits_lqIdx_value < 5'h8;
  wire        entryCanEnqSeq_0_7 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_255 & (|(_enqUpBound_new_ptr_value_T_1[4:3]))
         : _entryCanEnqSeq_entryHitBound_T_255 | (|(_enqUpBound_new_ptr_value_T_1[4:3])));
  wire        _entryCanEnqSeq_entryHitBound_T_261 = io_enq_req_1_bits_lqIdx_value < 5'h8;
  wire        entryCanEnqSeq_1_7 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_261 & (|(_enqUpBound_new_ptr_value_T_3[4:3]))
         : _entryCanEnqSeq_entryHitBound_T_261 | (|(_enqUpBound_new_ptr_value_T_3[4:3])));
  wire        _entryCanEnqSeq_entryHitBound_T_267 = io_enq_req_2_bits_lqIdx_value < 5'h8;
  wire        entryCanEnqSeq_2_7 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_267 & (|(_enqUpBound_new_ptr_value_T_5[4:3]))
         : _entryCanEnqSeq_entryHitBound_T_267 | (|(_enqUpBound_new_ptr_value_T_5[4:3])));
  wire        _entryCanEnqSeq_entryHitBound_T_273 = io_enq_req_3_bits_lqIdx_value < 5'h8;
  wire        entryCanEnqSeq_3_7 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_273 & (|(_enqUpBound_new_ptr_value_T_7[4:3]))
         : _entryCanEnqSeq_entryHitBound_T_273 | (|(_enqUpBound_new_ptr_value_T_7[4:3])));
  wire        _entryCanEnqSeq_entryHitBound_T_279 = io_enq_req_4_bits_lqIdx_value < 5'h8;
  wire        entryCanEnqSeq_4_7 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_279 & (|(_enqUpBound_new_ptr_value_T_9[4:3]))
         : _entryCanEnqSeq_entryHitBound_T_279 | (|(_enqUpBound_new_ptr_value_T_9[4:3])));
  wire        _entryCanEnqSeq_entryHitBound_T_285 = io_enq_req_5_bits_lqIdx_value < 5'h8;
  wire        entryCanEnq_7 =
    entryCanEnqSeq_0_7 | entryCanEnqSeq_1_7 | entryCanEnqSeq_2_7 | entryCanEnqSeq_3_7
    | entryCanEnqSeq_4_7 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_285 & (|(_enqUpBound_new_ptr_value_T_11[4:3]))
         : _entryCanEnqSeq_entryHitBound_T_285
           | (|(_enqUpBound_new_ptr_value_T_11[4:3])));
  wire        _selectBits_T_65 =
    entryCanEnqSeq_0_7 | entryCanEnqSeq_1_7 | entryCanEnqSeq_2_7;
  wire        _entryCanEnqSeq_entryHitBound_T_291 = io_enq_req_0_bits_lqIdx_value < 5'h9;
  wire        _entryCanEnqSeq_entryHitBound_T_292 = _enqUpBound_new_ptr_value_T_1 > 5'h8;
  wire        entryCanEnqSeq_0_8 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_291 & _entryCanEnqSeq_entryHitBound_T_292
         : _entryCanEnqSeq_entryHitBound_T_291 | _entryCanEnqSeq_entryHitBound_T_292);
  wire        _entryCanEnqSeq_entryHitBound_T_297 = io_enq_req_1_bits_lqIdx_value < 5'h9;
  wire        _entryCanEnqSeq_entryHitBound_T_298 = _enqUpBound_new_ptr_value_T_3 > 5'h8;
  wire        entryCanEnqSeq_1_8 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_297 & _entryCanEnqSeq_entryHitBound_T_298
         : _entryCanEnqSeq_entryHitBound_T_297 | _entryCanEnqSeq_entryHitBound_T_298);
  wire        _entryCanEnqSeq_entryHitBound_T_303 = io_enq_req_2_bits_lqIdx_value < 5'h9;
  wire        _entryCanEnqSeq_entryHitBound_T_304 = _enqUpBound_new_ptr_value_T_5 > 5'h8;
  wire        entryCanEnqSeq_2_8 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_303 & _entryCanEnqSeq_entryHitBound_T_304
         : _entryCanEnqSeq_entryHitBound_T_303 | _entryCanEnqSeq_entryHitBound_T_304);
  wire        _entryCanEnqSeq_entryHitBound_T_309 = io_enq_req_3_bits_lqIdx_value < 5'h9;
  wire        _entryCanEnqSeq_entryHitBound_T_310 = _enqUpBound_new_ptr_value_T_7 > 5'h8;
  wire        entryCanEnqSeq_3_8 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_309 & _entryCanEnqSeq_entryHitBound_T_310
         : _entryCanEnqSeq_entryHitBound_T_309 | _entryCanEnqSeq_entryHitBound_T_310);
  wire        _entryCanEnqSeq_entryHitBound_T_315 = io_enq_req_4_bits_lqIdx_value < 5'h9;
  wire        _entryCanEnqSeq_entryHitBound_T_316 = _enqUpBound_new_ptr_value_T_9 > 5'h8;
  wire        entryCanEnqSeq_4_8 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_315 & _entryCanEnqSeq_entryHitBound_T_316
         : _entryCanEnqSeq_entryHitBound_T_315 | _entryCanEnqSeq_entryHitBound_T_316);
  wire        _entryCanEnqSeq_entryHitBound_T_321 = io_enq_req_5_bits_lqIdx_value < 5'h9;
  wire        _entryCanEnqSeq_entryHitBound_T_322 = _enqUpBound_new_ptr_value_T_11 > 5'h8;
  wire        entryCanEnq_8 =
    entryCanEnqSeq_0_8 | entryCanEnqSeq_1_8 | entryCanEnqSeq_2_8 | entryCanEnqSeq_3_8
    | entryCanEnqSeq_4_8 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_321 & _entryCanEnqSeq_entryHitBound_T_322
         : _entryCanEnqSeq_entryHitBound_T_321 | _entryCanEnqSeq_entryHitBound_T_322);
  wire        _selectBits_T_74 =
    entryCanEnqSeq_0_8 | entryCanEnqSeq_1_8 | entryCanEnqSeq_2_8;
  wire        _entryCanEnqSeq_entryHitBound_T_327 = io_enq_req_0_bits_lqIdx_value < 5'hA;
  wire        _entryCanEnqSeq_entryHitBound_T_328 = _enqUpBound_new_ptr_value_T_1 > 5'h9;
  wire        entryCanEnqSeq_0_9 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_327 & _entryCanEnqSeq_entryHitBound_T_328
         : _entryCanEnqSeq_entryHitBound_T_327 | _entryCanEnqSeq_entryHitBound_T_328);
  wire        _entryCanEnqSeq_entryHitBound_T_333 = io_enq_req_1_bits_lqIdx_value < 5'hA;
  wire        _entryCanEnqSeq_entryHitBound_T_334 = _enqUpBound_new_ptr_value_T_3 > 5'h9;
  wire        entryCanEnqSeq_1_9 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_333 & _entryCanEnqSeq_entryHitBound_T_334
         : _entryCanEnqSeq_entryHitBound_T_333 | _entryCanEnqSeq_entryHitBound_T_334);
  wire        _entryCanEnqSeq_entryHitBound_T_339 = io_enq_req_2_bits_lqIdx_value < 5'hA;
  wire        _entryCanEnqSeq_entryHitBound_T_340 = _enqUpBound_new_ptr_value_T_5 > 5'h9;
  wire        entryCanEnqSeq_2_9 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_339 & _entryCanEnqSeq_entryHitBound_T_340
         : _entryCanEnqSeq_entryHitBound_T_339 | _entryCanEnqSeq_entryHitBound_T_340);
  wire        _entryCanEnqSeq_entryHitBound_T_345 = io_enq_req_3_bits_lqIdx_value < 5'hA;
  wire        _entryCanEnqSeq_entryHitBound_T_346 = _enqUpBound_new_ptr_value_T_7 > 5'h9;
  wire        entryCanEnqSeq_3_9 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_345 & _entryCanEnqSeq_entryHitBound_T_346
         : _entryCanEnqSeq_entryHitBound_T_345 | _entryCanEnqSeq_entryHitBound_T_346);
  wire        _entryCanEnqSeq_entryHitBound_T_351 = io_enq_req_4_bits_lqIdx_value < 5'hA;
  wire        _entryCanEnqSeq_entryHitBound_T_352 = _enqUpBound_new_ptr_value_T_9 > 5'h9;
  wire        entryCanEnqSeq_4_9 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_351 & _entryCanEnqSeq_entryHitBound_T_352
         : _entryCanEnqSeq_entryHitBound_T_351 | _entryCanEnqSeq_entryHitBound_T_352);
  wire        _entryCanEnqSeq_entryHitBound_T_357 = io_enq_req_5_bits_lqIdx_value < 5'hA;
  wire        _entryCanEnqSeq_entryHitBound_T_358 = _enqUpBound_new_ptr_value_T_11 > 5'h9;
  wire        entryCanEnq_9 =
    entryCanEnqSeq_0_9 | entryCanEnqSeq_1_9 | entryCanEnqSeq_2_9 | entryCanEnqSeq_3_9
    | entryCanEnqSeq_4_9 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_357 & _entryCanEnqSeq_entryHitBound_T_358
         : _entryCanEnqSeq_entryHitBound_T_357 | _entryCanEnqSeq_entryHitBound_T_358);
  wire        _selectBits_T_83 =
    entryCanEnqSeq_0_9 | entryCanEnqSeq_1_9 | entryCanEnqSeq_2_9;
  wire        _entryCanEnqSeq_entryHitBound_T_363 = io_enq_req_0_bits_lqIdx_value < 5'hB;
  wire        _entryCanEnqSeq_entryHitBound_T_364 = _enqUpBound_new_ptr_value_T_1 > 5'hA;
  wire        entryCanEnqSeq_0_10 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_363 & _entryCanEnqSeq_entryHitBound_T_364
         : _entryCanEnqSeq_entryHitBound_T_363 | _entryCanEnqSeq_entryHitBound_T_364);
  wire        _entryCanEnqSeq_entryHitBound_T_369 = io_enq_req_1_bits_lqIdx_value < 5'hB;
  wire        _entryCanEnqSeq_entryHitBound_T_370 = _enqUpBound_new_ptr_value_T_3 > 5'hA;
  wire        entryCanEnqSeq_1_10 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_369 & _entryCanEnqSeq_entryHitBound_T_370
         : _entryCanEnqSeq_entryHitBound_T_369 | _entryCanEnqSeq_entryHitBound_T_370);
  wire        _entryCanEnqSeq_entryHitBound_T_375 = io_enq_req_2_bits_lqIdx_value < 5'hB;
  wire        _entryCanEnqSeq_entryHitBound_T_376 = _enqUpBound_new_ptr_value_T_5 > 5'hA;
  wire        entryCanEnqSeq_2_10 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_375 & _entryCanEnqSeq_entryHitBound_T_376
         : _entryCanEnqSeq_entryHitBound_T_375 | _entryCanEnqSeq_entryHitBound_T_376);
  wire        _entryCanEnqSeq_entryHitBound_T_381 = io_enq_req_3_bits_lqIdx_value < 5'hB;
  wire        _entryCanEnqSeq_entryHitBound_T_382 = _enqUpBound_new_ptr_value_T_7 > 5'hA;
  wire        entryCanEnqSeq_3_10 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_381 & _entryCanEnqSeq_entryHitBound_T_382
         : _entryCanEnqSeq_entryHitBound_T_381 | _entryCanEnqSeq_entryHitBound_T_382);
  wire        _entryCanEnqSeq_entryHitBound_T_387 = io_enq_req_4_bits_lqIdx_value < 5'hB;
  wire        _entryCanEnqSeq_entryHitBound_T_388 = _enqUpBound_new_ptr_value_T_9 > 5'hA;
  wire        entryCanEnqSeq_4_10 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_387 & _entryCanEnqSeq_entryHitBound_T_388
         : _entryCanEnqSeq_entryHitBound_T_387 | _entryCanEnqSeq_entryHitBound_T_388);
  wire        _entryCanEnqSeq_entryHitBound_T_393 = io_enq_req_5_bits_lqIdx_value < 5'hB;
  wire        _entryCanEnqSeq_entryHitBound_T_394 = _enqUpBound_new_ptr_value_T_11 > 5'hA;
  wire        entryCanEnq_10 =
    entryCanEnqSeq_0_10 | entryCanEnqSeq_1_10 | entryCanEnqSeq_2_10 | entryCanEnqSeq_3_10
    | entryCanEnqSeq_4_10 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_393 & _entryCanEnqSeq_entryHitBound_T_394
         : _entryCanEnqSeq_entryHitBound_T_393 | _entryCanEnqSeq_entryHitBound_T_394);
  wire        _selectBits_T_92 =
    entryCanEnqSeq_0_10 | entryCanEnqSeq_1_10 | entryCanEnqSeq_2_10;
  wire        _entryCanEnqSeq_entryHitBound_T_399 = io_enq_req_0_bits_lqIdx_value < 5'hC;
  wire        _entryCanEnqSeq_entryHitBound_T_400 = _enqUpBound_new_ptr_value_T_1 > 5'hB;
  wire        entryCanEnqSeq_0_11 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_399 & _entryCanEnqSeq_entryHitBound_T_400
         : _entryCanEnqSeq_entryHitBound_T_399 | _entryCanEnqSeq_entryHitBound_T_400);
  wire        _entryCanEnqSeq_entryHitBound_T_405 = io_enq_req_1_bits_lqIdx_value < 5'hC;
  wire        _entryCanEnqSeq_entryHitBound_T_406 = _enqUpBound_new_ptr_value_T_3 > 5'hB;
  wire        entryCanEnqSeq_1_11 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_405 & _entryCanEnqSeq_entryHitBound_T_406
         : _entryCanEnqSeq_entryHitBound_T_405 | _entryCanEnqSeq_entryHitBound_T_406);
  wire        _entryCanEnqSeq_entryHitBound_T_411 = io_enq_req_2_bits_lqIdx_value < 5'hC;
  wire        _entryCanEnqSeq_entryHitBound_T_412 = _enqUpBound_new_ptr_value_T_5 > 5'hB;
  wire        entryCanEnqSeq_2_11 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_411 & _entryCanEnqSeq_entryHitBound_T_412
         : _entryCanEnqSeq_entryHitBound_T_411 | _entryCanEnqSeq_entryHitBound_T_412);
  wire        _entryCanEnqSeq_entryHitBound_T_417 = io_enq_req_3_bits_lqIdx_value < 5'hC;
  wire        _entryCanEnqSeq_entryHitBound_T_418 = _enqUpBound_new_ptr_value_T_7 > 5'hB;
  wire        entryCanEnqSeq_3_11 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_417 & _entryCanEnqSeq_entryHitBound_T_418
         : _entryCanEnqSeq_entryHitBound_T_417 | _entryCanEnqSeq_entryHitBound_T_418);
  wire        _entryCanEnqSeq_entryHitBound_T_423 = io_enq_req_4_bits_lqIdx_value < 5'hC;
  wire        _entryCanEnqSeq_entryHitBound_T_424 = _enqUpBound_new_ptr_value_T_9 > 5'hB;
  wire        entryCanEnqSeq_4_11 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_423 & _entryCanEnqSeq_entryHitBound_T_424
         : _entryCanEnqSeq_entryHitBound_T_423 | _entryCanEnqSeq_entryHitBound_T_424);
  wire        _entryCanEnqSeq_entryHitBound_T_429 = io_enq_req_5_bits_lqIdx_value < 5'hC;
  wire        _entryCanEnqSeq_entryHitBound_T_430 = _enqUpBound_new_ptr_value_T_11 > 5'hB;
  wire        entryCanEnq_11 =
    entryCanEnqSeq_0_11 | entryCanEnqSeq_1_11 | entryCanEnqSeq_2_11 | entryCanEnqSeq_3_11
    | entryCanEnqSeq_4_11 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_429 & _entryCanEnqSeq_entryHitBound_T_430
         : _entryCanEnqSeq_entryHitBound_T_429 | _entryCanEnqSeq_entryHitBound_T_430);
  wire        _selectBits_T_101 =
    entryCanEnqSeq_0_11 | entryCanEnqSeq_1_11 | entryCanEnqSeq_2_11;
  wire        _entryCanEnqSeq_entryHitBound_T_435 = io_enq_req_0_bits_lqIdx_value < 5'hD;
  wire        _entryCanEnqSeq_entryHitBound_T_436 = _enqUpBound_new_ptr_value_T_1 > 5'hC;
  wire        entryCanEnqSeq_0_12 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_435 & _entryCanEnqSeq_entryHitBound_T_436
         : _entryCanEnqSeq_entryHitBound_T_435 | _entryCanEnqSeq_entryHitBound_T_436);
  wire        _entryCanEnqSeq_entryHitBound_T_441 = io_enq_req_1_bits_lqIdx_value < 5'hD;
  wire        _entryCanEnqSeq_entryHitBound_T_442 = _enqUpBound_new_ptr_value_T_3 > 5'hC;
  wire        entryCanEnqSeq_1_12 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_441 & _entryCanEnqSeq_entryHitBound_T_442
         : _entryCanEnqSeq_entryHitBound_T_441 | _entryCanEnqSeq_entryHitBound_T_442);
  wire        _entryCanEnqSeq_entryHitBound_T_447 = io_enq_req_2_bits_lqIdx_value < 5'hD;
  wire        _entryCanEnqSeq_entryHitBound_T_448 = _enqUpBound_new_ptr_value_T_5 > 5'hC;
  wire        entryCanEnqSeq_2_12 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_447 & _entryCanEnqSeq_entryHitBound_T_448
         : _entryCanEnqSeq_entryHitBound_T_447 | _entryCanEnqSeq_entryHitBound_T_448);
  wire        _entryCanEnqSeq_entryHitBound_T_453 = io_enq_req_3_bits_lqIdx_value < 5'hD;
  wire        _entryCanEnqSeq_entryHitBound_T_454 = _enqUpBound_new_ptr_value_T_7 > 5'hC;
  wire        entryCanEnqSeq_3_12 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_453 & _entryCanEnqSeq_entryHitBound_T_454
         : _entryCanEnqSeq_entryHitBound_T_453 | _entryCanEnqSeq_entryHitBound_T_454);
  wire        _entryCanEnqSeq_entryHitBound_T_459 = io_enq_req_4_bits_lqIdx_value < 5'hD;
  wire        _entryCanEnqSeq_entryHitBound_T_460 = _enqUpBound_new_ptr_value_T_9 > 5'hC;
  wire        entryCanEnqSeq_4_12 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_459 & _entryCanEnqSeq_entryHitBound_T_460
         : _entryCanEnqSeq_entryHitBound_T_459 | _entryCanEnqSeq_entryHitBound_T_460);
  wire        _entryCanEnqSeq_entryHitBound_T_465 = io_enq_req_5_bits_lqIdx_value < 5'hD;
  wire        _entryCanEnqSeq_entryHitBound_T_466 = _enqUpBound_new_ptr_value_T_11 > 5'hC;
  wire        entryCanEnq_12 =
    entryCanEnqSeq_0_12 | entryCanEnqSeq_1_12 | entryCanEnqSeq_2_12 | entryCanEnqSeq_3_12
    | entryCanEnqSeq_4_12 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_465 & _entryCanEnqSeq_entryHitBound_T_466
         : _entryCanEnqSeq_entryHitBound_T_465 | _entryCanEnqSeq_entryHitBound_T_466);
  wire        _selectBits_T_110 =
    entryCanEnqSeq_0_12 | entryCanEnqSeq_1_12 | entryCanEnqSeq_2_12;
  wire        _entryCanEnqSeq_entryHitBound_T_471 = io_enq_req_0_bits_lqIdx_value < 5'hE;
  wire        _entryCanEnqSeq_entryHitBound_T_472 = _enqUpBound_new_ptr_value_T_1 > 5'hD;
  wire        entryCanEnqSeq_0_13 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_471 & _entryCanEnqSeq_entryHitBound_T_472
         : _entryCanEnqSeq_entryHitBound_T_471 | _entryCanEnqSeq_entryHitBound_T_472);
  wire        _entryCanEnqSeq_entryHitBound_T_477 = io_enq_req_1_bits_lqIdx_value < 5'hE;
  wire        _entryCanEnqSeq_entryHitBound_T_478 = _enqUpBound_new_ptr_value_T_3 > 5'hD;
  wire        entryCanEnqSeq_1_13 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_477 & _entryCanEnqSeq_entryHitBound_T_478
         : _entryCanEnqSeq_entryHitBound_T_477 | _entryCanEnqSeq_entryHitBound_T_478);
  wire        _entryCanEnqSeq_entryHitBound_T_483 = io_enq_req_2_bits_lqIdx_value < 5'hE;
  wire        _entryCanEnqSeq_entryHitBound_T_484 = _enqUpBound_new_ptr_value_T_5 > 5'hD;
  wire        entryCanEnqSeq_2_13 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_483 & _entryCanEnqSeq_entryHitBound_T_484
         : _entryCanEnqSeq_entryHitBound_T_483 | _entryCanEnqSeq_entryHitBound_T_484);
  wire        _entryCanEnqSeq_entryHitBound_T_489 = io_enq_req_3_bits_lqIdx_value < 5'hE;
  wire        _entryCanEnqSeq_entryHitBound_T_490 = _enqUpBound_new_ptr_value_T_7 > 5'hD;
  wire        entryCanEnqSeq_3_13 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_489 & _entryCanEnqSeq_entryHitBound_T_490
         : _entryCanEnqSeq_entryHitBound_T_489 | _entryCanEnqSeq_entryHitBound_T_490);
  wire        _entryCanEnqSeq_entryHitBound_T_495 = io_enq_req_4_bits_lqIdx_value < 5'hE;
  wire        _entryCanEnqSeq_entryHitBound_T_496 = _enqUpBound_new_ptr_value_T_9 > 5'hD;
  wire        entryCanEnqSeq_4_13 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_495 & _entryCanEnqSeq_entryHitBound_T_496
         : _entryCanEnqSeq_entryHitBound_T_495 | _entryCanEnqSeq_entryHitBound_T_496);
  wire        _entryCanEnqSeq_entryHitBound_T_501 = io_enq_req_5_bits_lqIdx_value < 5'hE;
  wire        _entryCanEnqSeq_entryHitBound_T_502 = _enqUpBound_new_ptr_value_T_11 > 5'hD;
  wire        entryCanEnq_13 =
    entryCanEnqSeq_0_13 | entryCanEnqSeq_1_13 | entryCanEnqSeq_2_13 | entryCanEnqSeq_3_13
    | entryCanEnqSeq_4_13 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_501 & _entryCanEnqSeq_entryHitBound_T_502
         : _entryCanEnqSeq_entryHitBound_T_501 | _entryCanEnqSeq_entryHitBound_T_502);
  wire        _selectBits_T_119 =
    entryCanEnqSeq_0_13 | entryCanEnqSeq_1_13 | entryCanEnqSeq_2_13;
  wire        _entryCanEnqSeq_entryHitBound_T_507 = io_enq_req_0_bits_lqIdx_value < 5'hF;
  wire        _entryCanEnqSeq_entryHitBound_T_508 = _enqUpBound_new_ptr_value_T_1 > 5'hE;
  wire        entryCanEnqSeq_0_14 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_507 & _entryCanEnqSeq_entryHitBound_T_508
         : _entryCanEnqSeq_entryHitBound_T_507 | _entryCanEnqSeq_entryHitBound_T_508);
  wire        _entryCanEnqSeq_entryHitBound_T_513 = io_enq_req_1_bits_lqIdx_value < 5'hF;
  wire        _entryCanEnqSeq_entryHitBound_T_514 = _enqUpBound_new_ptr_value_T_3 > 5'hE;
  wire        entryCanEnqSeq_1_14 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_513 & _entryCanEnqSeq_entryHitBound_T_514
         : _entryCanEnqSeq_entryHitBound_T_513 | _entryCanEnqSeq_entryHitBound_T_514);
  wire        _entryCanEnqSeq_entryHitBound_T_519 = io_enq_req_2_bits_lqIdx_value < 5'hF;
  wire        _entryCanEnqSeq_entryHitBound_T_520 = _enqUpBound_new_ptr_value_T_5 > 5'hE;
  wire        entryCanEnqSeq_2_14 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_519 & _entryCanEnqSeq_entryHitBound_T_520
         : _entryCanEnqSeq_entryHitBound_T_519 | _entryCanEnqSeq_entryHitBound_T_520);
  wire        _entryCanEnqSeq_entryHitBound_T_525 = io_enq_req_3_bits_lqIdx_value < 5'hF;
  wire        _entryCanEnqSeq_entryHitBound_T_526 = _enqUpBound_new_ptr_value_T_7 > 5'hE;
  wire        entryCanEnqSeq_3_14 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_525 & _entryCanEnqSeq_entryHitBound_T_526
         : _entryCanEnqSeq_entryHitBound_T_525 | _entryCanEnqSeq_entryHitBound_T_526);
  wire        _entryCanEnqSeq_entryHitBound_T_531 = io_enq_req_4_bits_lqIdx_value < 5'hF;
  wire        _entryCanEnqSeq_entryHitBound_T_532 = _enqUpBound_new_ptr_value_T_9 > 5'hE;
  wire        entryCanEnqSeq_4_14 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_531 & _entryCanEnqSeq_entryHitBound_T_532
         : _entryCanEnqSeq_entryHitBound_T_531 | _entryCanEnqSeq_entryHitBound_T_532);
  wire        _entryCanEnqSeq_entryHitBound_T_537 = io_enq_req_5_bits_lqIdx_value < 5'hF;
  wire        _entryCanEnqSeq_entryHitBound_T_538 = _enqUpBound_new_ptr_value_T_11 > 5'hE;
  wire        entryCanEnq_14 =
    entryCanEnqSeq_0_14 | entryCanEnqSeq_1_14 | entryCanEnqSeq_2_14 | entryCanEnqSeq_3_14
    | entryCanEnqSeq_4_14 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_537 & _entryCanEnqSeq_entryHitBound_T_538
         : _entryCanEnqSeq_entryHitBound_T_537 | _entryCanEnqSeq_entryHitBound_T_538);
  wire        _selectBits_T_128 =
    entryCanEnqSeq_0_14 | entryCanEnqSeq_1_14 | entryCanEnqSeq_2_14;
  wire        entryCanEnqSeq_0_15 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? ~(io_enq_req_0_bits_lqIdx_value[4]) & _enqUpBound_new_ptr_value_T_1[4]
         : ~(io_enq_req_0_bits_lqIdx_value[4]) | _enqUpBound_new_ptr_value_T_1[4]);
  wire        entryCanEnqSeq_1_15 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? ~(io_enq_req_1_bits_lqIdx_value[4]) & _enqUpBound_new_ptr_value_T_3[4]
         : ~(io_enq_req_1_bits_lqIdx_value[4]) | _enqUpBound_new_ptr_value_T_3[4]);
  wire        entryCanEnqSeq_2_15 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? ~(io_enq_req_2_bits_lqIdx_value[4]) & _enqUpBound_new_ptr_value_T_5[4]
         : ~(io_enq_req_2_bits_lqIdx_value[4]) | _enqUpBound_new_ptr_value_T_5[4]);
  wire        entryCanEnqSeq_3_15 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? ~(io_enq_req_3_bits_lqIdx_value[4]) & _enqUpBound_new_ptr_value_T_7[4]
         : ~(io_enq_req_3_bits_lqIdx_value[4]) | _enqUpBound_new_ptr_value_T_7[4]);
  wire        entryCanEnqSeq_4_15 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? ~(io_enq_req_4_bits_lqIdx_value[4]) & _enqUpBound_new_ptr_value_T_9[4]
         : ~(io_enq_req_4_bits_lqIdx_value[4]) | _enqUpBound_new_ptr_value_T_9[4]);
  wire        entryCanEnq_15 =
    entryCanEnqSeq_0_15 | entryCanEnqSeq_1_15 | entryCanEnqSeq_2_15 | entryCanEnqSeq_3_15
    | entryCanEnqSeq_4_15 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? ~(io_enq_req_5_bits_lqIdx_value[4]) & _enqUpBound_new_ptr_value_T_11[4]
         : ~(io_enq_req_5_bits_lqIdx_value[4]) | _enqUpBound_new_ptr_value_T_11[4]);
  wire        _selectBits_T_137 =
    entryCanEnqSeq_0_15 | entryCanEnqSeq_1_15 | entryCanEnqSeq_2_15;
  wire        _entryCanEnqSeq_entryHitBound_T_579 = io_enq_req_0_bits_lqIdx_value < 5'h11;
  wire        _entryCanEnqSeq_entryHitBound_T_580 = _enqUpBound_new_ptr_value_T_1 > 5'h10;
  wire        entryCanEnqSeq_0_16 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_579 & _entryCanEnqSeq_entryHitBound_T_580
         : _entryCanEnqSeq_entryHitBound_T_579 | _entryCanEnqSeq_entryHitBound_T_580);
  wire        _entryCanEnqSeq_entryHitBound_T_585 = io_enq_req_1_bits_lqIdx_value < 5'h11;
  wire        _entryCanEnqSeq_entryHitBound_T_586 = _enqUpBound_new_ptr_value_T_3 > 5'h10;
  wire        entryCanEnqSeq_1_16 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_585 & _entryCanEnqSeq_entryHitBound_T_586
         : _entryCanEnqSeq_entryHitBound_T_585 | _entryCanEnqSeq_entryHitBound_T_586);
  wire        _entryCanEnqSeq_entryHitBound_T_591 = io_enq_req_2_bits_lqIdx_value < 5'h11;
  wire        _entryCanEnqSeq_entryHitBound_T_592 = _enqUpBound_new_ptr_value_T_5 > 5'h10;
  wire        entryCanEnqSeq_2_16 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_591 & _entryCanEnqSeq_entryHitBound_T_592
         : _entryCanEnqSeq_entryHitBound_T_591 | _entryCanEnqSeq_entryHitBound_T_592);
  wire        _entryCanEnqSeq_entryHitBound_T_597 = io_enq_req_3_bits_lqIdx_value < 5'h11;
  wire        _entryCanEnqSeq_entryHitBound_T_598 = _enqUpBound_new_ptr_value_T_7 > 5'h10;
  wire        entryCanEnqSeq_3_16 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_597 & _entryCanEnqSeq_entryHitBound_T_598
         : _entryCanEnqSeq_entryHitBound_T_597 | _entryCanEnqSeq_entryHitBound_T_598);
  wire        _entryCanEnqSeq_entryHitBound_T_603 = io_enq_req_4_bits_lqIdx_value < 5'h11;
  wire        _entryCanEnqSeq_entryHitBound_T_604 = _enqUpBound_new_ptr_value_T_9 > 5'h10;
  wire        entryCanEnqSeq_4_16 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_603 & _entryCanEnqSeq_entryHitBound_T_604
         : _entryCanEnqSeq_entryHitBound_T_603 | _entryCanEnqSeq_entryHitBound_T_604);
  wire        _entryCanEnqSeq_entryHitBound_T_609 = io_enq_req_5_bits_lqIdx_value < 5'h11;
  wire        _entryCanEnqSeq_entryHitBound_T_610 =
    _enqUpBound_new_ptr_value_T_11 > 5'h10;
  wire        entryCanEnq_16 =
    entryCanEnqSeq_0_16 | entryCanEnqSeq_1_16 | entryCanEnqSeq_2_16 | entryCanEnqSeq_3_16
    | entryCanEnqSeq_4_16 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_609 & _entryCanEnqSeq_entryHitBound_T_610
         : _entryCanEnqSeq_entryHitBound_T_609 | _entryCanEnqSeq_entryHitBound_T_610);
  wire        _selectBits_T_146 =
    entryCanEnqSeq_0_16 | entryCanEnqSeq_1_16 | entryCanEnqSeq_2_16;
  wire        _entryCanEnqSeq_entryHitBound_T_615 = io_enq_req_0_bits_lqIdx_value < 5'h12;
  wire        _entryCanEnqSeq_entryHitBound_T_616 = _enqUpBound_new_ptr_value_T_1 > 5'h11;
  wire        entryCanEnqSeq_0_17 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_615 & _entryCanEnqSeq_entryHitBound_T_616
         : _entryCanEnqSeq_entryHitBound_T_615 | _entryCanEnqSeq_entryHitBound_T_616);
  wire        _entryCanEnqSeq_entryHitBound_T_621 = io_enq_req_1_bits_lqIdx_value < 5'h12;
  wire        _entryCanEnqSeq_entryHitBound_T_622 = _enqUpBound_new_ptr_value_T_3 > 5'h11;
  wire        entryCanEnqSeq_1_17 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_621 & _entryCanEnqSeq_entryHitBound_T_622
         : _entryCanEnqSeq_entryHitBound_T_621 | _entryCanEnqSeq_entryHitBound_T_622);
  wire        _entryCanEnqSeq_entryHitBound_T_627 = io_enq_req_2_bits_lqIdx_value < 5'h12;
  wire        _entryCanEnqSeq_entryHitBound_T_628 = _enqUpBound_new_ptr_value_T_5 > 5'h11;
  wire        entryCanEnqSeq_2_17 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_627 & _entryCanEnqSeq_entryHitBound_T_628
         : _entryCanEnqSeq_entryHitBound_T_627 | _entryCanEnqSeq_entryHitBound_T_628);
  wire        _entryCanEnqSeq_entryHitBound_T_633 = io_enq_req_3_bits_lqIdx_value < 5'h12;
  wire        _entryCanEnqSeq_entryHitBound_T_634 = _enqUpBound_new_ptr_value_T_7 > 5'h11;
  wire        entryCanEnqSeq_3_17 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_633 & _entryCanEnqSeq_entryHitBound_T_634
         : _entryCanEnqSeq_entryHitBound_T_633 | _entryCanEnqSeq_entryHitBound_T_634);
  wire        _entryCanEnqSeq_entryHitBound_T_639 = io_enq_req_4_bits_lqIdx_value < 5'h12;
  wire        _entryCanEnqSeq_entryHitBound_T_640 = _enqUpBound_new_ptr_value_T_9 > 5'h11;
  wire        entryCanEnqSeq_4_17 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_639 & _entryCanEnqSeq_entryHitBound_T_640
         : _entryCanEnqSeq_entryHitBound_T_639 | _entryCanEnqSeq_entryHitBound_T_640);
  wire        _entryCanEnqSeq_entryHitBound_T_645 = io_enq_req_5_bits_lqIdx_value < 5'h12;
  wire        _entryCanEnqSeq_entryHitBound_T_646 =
    _enqUpBound_new_ptr_value_T_11 > 5'h11;
  wire        entryCanEnq_17 =
    entryCanEnqSeq_0_17 | entryCanEnqSeq_1_17 | entryCanEnqSeq_2_17 | entryCanEnqSeq_3_17
    | entryCanEnqSeq_4_17 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_645 & _entryCanEnqSeq_entryHitBound_T_646
         : _entryCanEnqSeq_entryHitBound_T_645 | _entryCanEnqSeq_entryHitBound_T_646);
  wire        _selectBits_T_155 =
    entryCanEnqSeq_0_17 | entryCanEnqSeq_1_17 | entryCanEnqSeq_2_17;
  wire        _entryCanEnqSeq_entryHitBound_T_651 = io_enq_req_0_bits_lqIdx_value < 5'h13;
  wire        _entryCanEnqSeq_entryHitBound_T_652 = _enqUpBound_new_ptr_value_T_1 > 5'h12;
  wire        entryCanEnqSeq_0_18 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_651 & _entryCanEnqSeq_entryHitBound_T_652
         : _entryCanEnqSeq_entryHitBound_T_651 | _entryCanEnqSeq_entryHitBound_T_652);
  wire        _entryCanEnqSeq_entryHitBound_T_657 = io_enq_req_1_bits_lqIdx_value < 5'h13;
  wire        _entryCanEnqSeq_entryHitBound_T_658 = _enqUpBound_new_ptr_value_T_3 > 5'h12;
  wire        entryCanEnqSeq_1_18 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_657 & _entryCanEnqSeq_entryHitBound_T_658
         : _entryCanEnqSeq_entryHitBound_T_657 | _entryCanEnqSeq_entryHitBound_T_658);
  wire        _entryCanEnqSeq_entryHitBound_T_663 = io_enq_req_2_bits_lqIdx_value < 5'h13;
  wire        _entryCanEnqSeq_entryHitBound_T_664 = _enqUpBound_new_ptr_value_T_5 > 5'h12;
  wire        entryCanEnqSeq_2_18 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_663 & _entryCanEnqSeq_entryHitBound_T_664
         : _entryCanEnqSeq_entryHitBound_T_663 | _entryCanEnqSeq_entryHitBound_T_664);
  wire        _entryCanEnqSeq_entryHitBound_T_669 = io_enq_req_3_bits_lqIdx_value < 5'h13;
  wire        _entryCanEnqSeq_entryHitBound_T_670 = _enqUpBound_new_ptr_value_T_7 > 5'h12;
  wire        entryCanEnqSeq_3_18 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_669 & _entryCanEnqSeq_entryHitBound_T_670
         : _entryCanEnqSeq_entryHitBound_T_669 | _entryCanEnqSeq_entryHitBound_T_670);
  wire        _entryCanEnqSeq_entryHitBound_T_675 = io_enq_req_4_bits_lqIdx_value < 5'h13;
  wire        _entryCanEnqSeq_entryHitBound_T_676 = _enqUpBound_new_ptr_value_T_9 > 5'h12;
  wire        entryCanEnqSeq_4_18 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_675 & _entryCanEnqSeq_entryHitBound_T_676
         : _entryCanEnqSeq_entryHitBound_T_675 | _entryCanEnqSeq_entryHitBound_T_676);
  wire        _entryCanEnqSeq_entryHitBound_T_681 = io_enq_req_5_bits_lqIdx_value < 5'h13;
  wire        _entryCanEnqSeq_entryHitBound_T_682 =
    _enqUpBound_new_ptr_value_T_11 > 5'h12;
  wire        entryCanEnq_18 =
    entryCanEnqSeq_0_18 | entryCanEnqSeq_1_18 | entryCanEnqSeq_2_18 | entryCanEnqSeq_3_18
    | entryCanEnqSeq_4_18 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_681 & _entryCanEnqSeq_entryHitBound_T_682
         : _entryCanEnqSeq_entryHitBound_T_681 | _entryCanEnqSeq_entryHitBound_T_682);
  wire        _selectBits_T_164 =
    entryCanEnqSeq_0_18 | entryCanEnqSeq_1_18 | entryCanEnqSeq_2_18;
  wire        _entryCanEnqSeq_entryHitBound_T_687 = io_enq_req_0_bits_lqIdx_value < 5'h14;
  wire        _entryCanEnqSeq_entryHitBound_T_688 = _enqUpBound_new_ptr_value_T_1 > 5'h13;
  wire        entryCanEnqSeq_0_19 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_687 & _entryCanEnqSeq_entryHitBound_T_688
         : _entryCanEnqSeq_entryHitBound_T_687 | _entryCanEnqSeq_entryHitBound_T_688);
  wire        _entryCanEnqSeq_entryHitBound_T_693 = io_enq_req_1_bits_lqIdx_value < 5'h14;
  wire        _entryCanEnqSeq_entryHitBound_T_694 = _enqUpBound_new_ptr_value_T_3 > 5'h13;
  wire        entryCanEnqSeq_1_19 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_693 & _entryCanEnqSeq_entryHitBound_T_694
         : _entryCanEnqSeq_entryHitBound_T_693 | _entryCanEnqSeq_entryHitBound_T_694);
  wire        _entryCanEnqSeq_entryHitBound_T_699 = io_enq_req_2_bits_lqIdx_value < 5'h14;
  wire        _entryCanEnqSeq_entryHitBound_T_700 = _enqUpBound_new_ptr_value_T_5 > 5'h13;
  wire        entryCanEnqSeq_2_19 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_699 & _entryCanEnqSeq_entryHitBound_T_700
         : _entryCanEnqSeq_entryHitBound_T_699 | _entryCanEnqSeq_entryHitBound_T_700);
  wire        _entryCanEnqSeq_entryHitBound_T_705 = io_enq_req_3_bits_lqIdx_value < 5'h14;
  wire        _entryCanEnqSeq_entryHitBound_T_706 = _enqUpBound_new_ptr_value_T_7 > 5'h13;
  wire        entryCanEnqSeq_3_19 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_705 & _entryCanEnqSeq_entryHitBound_T_706
         : _entryCanEnqSeq_entryHitBound_T_705 | _entryCanEnqSeq_entryHitBound_T_706);
  wire        _entryCanEnqSeq_entryHitBound_T_711 = io_enq_req_4_bits_lqIdx_value < 5'h14;
  wire        _entryCanEnqSeq_entryHitBound_T_712 = _enqUpBound_new_ptr_value_T_9 > 5'h13;
  wire        entryCanEnqSeq_4_19 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_711 & _entryCanEnqSeq_entryHitBound_T_712
         : _entryCanEnqSeq_entryHitBound_T_711 | _entryCanEnqSeq_entryHitBound_T_712);
  wire        _entryCanEnqSeq_entryHitBound_T_717 = io_enq_req_5_bits_lqIdx_value < 5'h14;
  wire        _entryCanEnqSeq_entryHitBound_T_718 =
    _enqUpBound_new_ptr_value_T_11 > 5'h13;
  wire        entryCanEnq_19 =
    entryCanEnqSeq_0_19 | entryCanEnqSeq_1_19 | entryCanEnqSeq_2_19 | entryCanEnqSeq_3_19
    | entryCanEnqSeq_4_19 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_717 & _entryCanEnqSeq_entryHitBound_T_718
         : _entryCanEnqSeq_entryHitBound_T_717 | _entryCanEnqSeq_entryHitBound_T_718);
  wire        _selectBits_T_173 =
    entryCanEnqSeq_0_19 | entryCanEnqSeq_1_19 | entryCanEnqSeq_2_19;
  wire        _entryCanEnqSeq_entryHitBound_T_723 = io_enq_req_0_bits_lqIdx_value < 5'h15;
  wire        _entryCanEnqSeq_entryHitBound_T_724 = _enqUpBound_new_ptr_value_T_1 > 5'h14;
  wire        entryCanEnqSeq_0_20 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_723 & _entryCanEnqSeq_entryHitBound_T_724
         : _entryCanEnqSeq_entryHitBound_T_723 | _entryCanEnqSeq_entryHitBound_T_724);
  wire        _entryCanEnqSeq_entryHitBound_T_729 = io_enq_req_1_bits_lqIdx_value < 5'h15;
  wire        _entryCanEnqSeq_entryHitBound_T_730 = _enqUpBound_new_ptr_value_T_3 > 5'h14;
  wire        entryCanEnqSeq_1_20 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_729 & _entryCanEnqSeq_entryHitBound_T_730
         : _entryCanEnqSeq_entryHitBound_T_729 | _entryCanEnqSeq_entryHitBound_T_730);
  wire        _entryCanEnqSeq_entryHitBound_T_735 = io_enq_req_2_bits_lqIdx_value < 5'h15;
  wire        _entryCanEnqSeq_entryHitBound_T_736 = _enqUpBound_new_ptr_value_T_5 > 5'h14;
  wire        entryCanEnqSeq_2_20 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_735 & _entryCanEnqSeq_entryHitBound_T_736
         : _entryCanEnqSeq_entryHitBound_T_735 | _entryCanEnqSeq_entryHitBound_T_736);
  wire        _entryCanEnqSeq_entryHitBound_T_741 = io_enq_req_3_bits_lqIdx_value < 5'h15;
  wire        _entryCanEnqSeq_entryHitBound_T_742 = _enqUpBound_new_ptr_value_T_7 > 5'h14;
  wire        entryCanEnqSeq_3_20 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_741 & _entryCanEnqSeq_entryHitBound_T_742
         : _entryCanEnqSeq_entryHitBound_T_741 | _entryCanEnqSeq_entryHitBound_T_742);
  wire        _entryCanEnqSeq_entryHitBound_T_747 = io_enq_req_4_bits_lqIdx_value < 5'h15;
  wire        _entryCanEnqSeq_entryHitBound_T_748 = _enqUpBound_new_ptr_value_T_9 > 5'h14;
  wire        entryCanEnqSeq_4_20 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_747 & _entryCanEnqSeq_entryHitBound_T_748
         : _entryCanEnqSeq_entryHitBound_T_747 | _entryCanEnqSeq_entryHitBound_T_748);
  wire        _entryCanEnqSeq_entryHitBound_T_753 = io_enq_req_5_bits_lqIdx_value < 5'h15;
  wire        _entryCanEnqSeq_entryHitBound_T_754 =
    _enqUpBound_new_ptr_value_T_11 > 5'h14;
  wire        entryCanEnq_20 =
    entryCanEnqSeq_0_20 | entryCanEnqSeq_1_20 | entryCanEnqSeq_2_20 | entryCanEnqSeq_3_20
    | entryCanEnqSeq_4_20 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_753 & _entryCanEnqSeq_entryHitBound_T_754
         : _entryCanEnqSeq_entryHitBound_T_753 | _entryCanEnqSeq_entryHitBound_T_754);
  wire        _selectBits_T_182 =
    entryCanEnqSeq_0_20 | entryCanEnqSeq_1_20 | entryCanEnqSeq_2_20;
  wire        _entryCanEnqSeq_entryHitBound_T_759 = io_enq_req_0_bits_lqIdx_value < 5'h16;
  wire        _entryCanEnqSeq_entryHitBound_T_760 = _enqUpBound_new_ptr_value_T_1 > 5'h15;
  wire        entryCanEnqSeq_0_21 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_759 & _entryCanEnqSeq_entryHitBound_T_760
         : _entryCanEnqSeq_entryHitBound_T_759 | _entryCanEnqSeq_entryHitBound_T_760);
  wire        _entryCanEnqSeq_entryHitBound_T_765 = io_enq_req_1_bits_lqIdx_value < 5'h16;
  wire        _entryCanEnqSeq_entryHitBound_T_766 = _enqUpBound_new_ptr_value_T_3 > 5'h15;
  wire        entryCanEnqSeq_1_21 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_765 & _entryCanEnqSeq_entryHitBound_T_766
         : _entryCanEnqSeq_entryHitBound_T_765 | _entryCanEnqSeq_entryHitBound_T_766);
  wire        _entryCanEnqSeq_entryHitBound_T_771 = io_enq_req_2_bits_lqIdx_value < 5'h16;
  wire        _entryCanEnqSeq_entryHitBound_T_772 = _enqUpBound_new_ptr_value_T_5 > 5'h15;
  wire        entryCanEnqSeq_2_21 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_771 & _entryCanEnqSeq_entryHitBound_T_772
         : _entryCanEnqSeq_entryHitBound_T_771 | _entryCanEnqSeq_entryHitBound_T_772);
  wire        _entryCanEnqSeq_entryHitBound_T_777 = io_enq_req_3_bits_lqIdx_value < 5'h16;
  wire        _entryCanEnqSeq_entryHitBound_T_778 = _enqUpBound_new_ptr_value_T_7 > 5'h15;
  wire        entryCanEnqSeq_3_21 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_777 & _entryCanEnqSeq_entryHitBound_T_778
         : _entryCanEnqSeq_entryHitBound_T_777 | _entryCanEnqSeq_entryHitBound_T_778);
  wire        _entryCanEnqSeq_entryHitBound_T_783 = io_enq_req_4_bits_lqIdx_value < 5'h16;
  wire        _entryCanEnqSeq_entryHitBound_T_784 = _enqUpBound_new_ptr_value_T_9 > 5'h15;
  wire        entryCanEnqSeq_4_21 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_783 & _entryCanEnqSeq_entryHitBound_T_784
         : _entryCanEnqSeq_entryHitBound_T_783 | _entryCanEnqSeq_entryHitBound_T_784);
  wire        _entryCanEnqSeq_entryHitBound_T_789 = io_enq_req_5_bits_lqIdx_value < 5'h16;
  wire        _entryCanEnqSeq_entryHitBound_T_790 =
    _enqUpBound_new_ptr_value_T_11 > 5'h15;
  wire        entryCanEnq_21 =
    entryCanEnqSeq_0_21 | entryCanEnqSeq_1_21 | entryCanEnqSeq_2_21 | entryCanEnqSeq_3_21
    | entryCanEnqSeq_4_21 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_789 & _entryCanEnqSeq_entryHitBound_T_790
         : _entryCanEnqSeq_entryHitBound_T_789 | _entryCanEnqSeq_entryHitBound_T_790);
  wire        _selectBits_T_191 =
    entryCanEnqSeq_0_21 | entryCanEnqSeq_1_21 | entryCanEnqSeq_2_21;
  wire        _entryCanEnqSeq_entryHitBound_T_795 = io_enq_req_0_bits_lqIdx_value < 5'h17;
  wire        _entryCanEnqSeq_entryHitBound_T_796 = _enqUpBound_new_ptr_value_T_1 > 5'h16;
  wire        entryCanEnqSeq_0_22 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_795 & _entryCanEnqSeq_entryHitBound_T_796
         : _entryCanEnqSeq_entryHitBound_T_795 | _entryCanEnqSeq_entryHitBound_T_796);
  wire        _entryCanEnqSeq_entryHitBound_T_801 = io_enq_req_1_bits_lqIdx_value < 5'h17;
  wire        _entryCanEnqSeq_entryHitBound_T_802 = _enqUpBound_new_ptr_value_T_3 > 5'h16;
  wire        entryCanEnqSeq_1_22 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_801 & _entryCanEnqSeq_entryHitBound_T_802
         : _entryCanEnqSeq_entryHitBound_T_801 | _entryCanEnqSeq_entryHitBound_T_802);
  wire        _entryCanEnqSeq_entryHitBound_T_807 = io_enq_req_2_bits_lqIdx_value < 5'h17;
  wire        _entryCanEnqSeq_entryHitBound_T_808 = _enqUpBound_new_ptr_value_T_5 > 5'h16;
  wire        entryCanEnqSeq_2_22 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_807 & _entryCanEnqSeq_entryHitBound_T_808
         : _entryCanEnqSeq_entryHitBound_T_807 | _entryCanEnqSeq_entryHitBound_T_808);
  wire        _entryCanEnqSeq_entryHitBound_T_813 = io_enq_req_3_bits_lqIdx_value < 5'h17;
  wire        _entryCanEnqSeq_entryHitBound_T_814 = _enqUpBound_new_ptr_value_T_7 > 5'h16;
  wire        entryCanEnqSeq_3_22 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_813 & _entryCanEnqSeq_entryHitBound_T_814
         : _entryCanEnqSeq_entryHitBound_T_813 | _entryCanEnqSeq_entryHitBound_T_814);
  wire        _entryCanEnqSeq_entryHitBound_T_819 = io_enq_req_4_bits_lqIdx_value < 5'h17;
  wire        _entryCanEnqSeq_entryHitBound_T_820 = _enqUpBound_new_ptr_value_T_9 > 5'h16;
  wire        entryCanEnqSeq_4_22 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_819 & _entryCanEnqSeq_entryHitBound_T_820
         : _entryCanEnqSeq_entryHitBound_T_819 | _entryCanEnqSeq_entryHitBound_T_820);
  wire        _entryCanEnqSeq_entryHitBound_T_825 = io_enq_req_5_bits_lqIdx_value < 5'h17;
  wire        _entryCanEnqSeq_entryHitBound_T_826 =
    _enqUpBound_new_ptr_value_T_11 > 5'h16;
  wire        entryCanEnq_22 =
    entryCanEnqSeq_0_22 | entryCanEnqSeq_1_22 | entryCanEnqSeq_2_22 | entryCanEnqSeq_3_22
    | entryCanEnqSeq_4_22 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_825 & _entryCanEnqSeq_entryHitBound_T_826
         : _entryCanEnqSeq_entryHitBound_T_825 | _entryCanEnqSeq_entryHitBound_T_826);
  wire        _selectBits_T_200 =
    entryCanEnqSeq_0_22 | entryCanEnqSeq_1_22 | entryCanEnqSeq_2_22;
  wire        _entryCanEnqSeq_entryHitBound_T_831 =
    io_enq_req_0_bits_lqIdx_value[4:3] != 2'h3;
  wire        _entryCanEnqSeq_entryHitBound_T_832 = _enqUpBound_new_ptr_value_T_1 > 5'h17;
  wire        entryCanEnqSeq_0_23 =
    io_enq_req_0_valid & ~enqCancel_0
    & (_GEN_0
         ? _entryCanEnqSeq_entryHitBound_T_831 & _entryCanEnqSeq_entryHitBound_T_832
         : _entryCanEnqSeq_entryHitBound_T_831 | _entryCanEnqSeq_entryHitBound_T_832);
  wire        _entryCanEnqSeq_entryHitBound_T_837 =
    io_enq_req_1_bits_lqIdx_value[4:3] != 2'h3;
  wire        _entryCanEnqSeq_entryHitBound_T_838 = _enqUpBound_new_ptr_value_T_3 > 5'h17;
  wire        entryCanEnqSeq_1_23 =
    io_enq_req_1_valid & ~enqCancel_1
    & (_GEN_1
         ? _entryCanEnqSeq_entryHitBound_T_837 & _entryCanEnqSeq_entryHitBound_T_838
         : _entryCanEnqSeq_entryHitBound_T_837 | _entryCanEnqSeq_entryHitBound_T_838);
  wire        _entryCanEnqSeq_entryHitBound_T_843 =
    io_enq_req_2_bits_lqIdx_value[4:3] != 2'h3;
  wire        _entryCanEnqSeq_entryHitBound_T_844 = _enqUpBound_new_ptr_value_T_5 > 5'h17;
  wire        entryCanEnqSeq_2_23 =
    io_enq_req_2_valid & ~enqCancel_2
    & (_GEN_2
         ? _entryCanEnqSeq_entryHitBound_T_843 & _entryCanEnqSeq_entryHitBound_T_844
         : _entryCanEnqSeq_entryHitBound_T_843 | _entryCanEnqSeq_entryHitBound_T_844);
  wire        _entryCanEnqSeq_entryHitBound_T_849 =
    io_enq_req_3_bits_lqIdx_value[4:3] != 2'h3;
  wire        _entryCanEnqSeq_entryHitBound_T_850 = _enqUpBound_new_ptr_value_T_7 > 5'h17;
  wire        entryCanEnqSeq_3_23 =
    io_enq_req_3_valid & ~enqCancel_3
    & (_GEN_3
         ? _entryCanEnqSeq_entryHitBound_T_849 & _entryCanEnqSeq_entryHitBound_T_850
         : _entryCanEnqSeq_entryHitBound_T_849 | _entryCanEnqSeq_entryHitBound_T_850);
  wire        _entryCanEnqSeq_entryHitBound_T_855 =
    io_enq_req_4_bits_lqIdx_value[4:3] != 2'h3;
  wire        _entryCanEnqSeq_entryHitBound_T_856 = _enqUpBound_new_ptr_value_T_9 > 5'h17;
  wire        entryCanEnqSeq_4_23 =
    io_enq_req_4_valid & ~enqCancel_4
    & (_GEN_4
         ? _entryCanEnqSeq_entryHitBound_T_855 & _entryCanEnqSeq_entryHitBound_T_856
         : _entryCanEnqSeq_entryHitBound_T_855 | _entryCanEnqSeq_entryHitBound_T_856);
  wire        _entryCanEnqSeq_entryHitBound_T_861 =
    io_enq_req_5_bits_lqIdx_value[4:3] != 2'h3;
  wire        _entryCanEnqSeq_entryHitBound_T_862 =
    _enqUpBound_new_ptr_value_T_11 > 5'h17;
  wire        entryCanEnq_23 =
    entryCanEnqSeq_0_23 | entryCanEnqSeq_1_23 | entryCanEnqSeq_2_23 | entryCanEnqSeq_3_23
    | entryCanEnqSeq_4_23 | io_enq_req_5_valid & ~enqCancel_5
    & (_GEN_5
         ? _entryCanEnqSeq_entryHitBound_T_861 & _entryCanEnqSeq_entryHitBound_T_862
         : _entryCanEnqSeq_entryHitBound_T_861 | _entryCanEnqSeq_entryHitBound_T_862);
  wire        _selectBits_T_209 =
    entryCanEnqSeq_0_23 | entryCanEnqSeq_1_23 | entryCanEnqSeq_2_23;
  reg  [4:0]  validCountReg;
  reg         memStallAnyLoad;
  reg         io_perf_0_value_REG;
  reg         io_perf_0_value_REG_1;
  wire [6:0]  _diff_T_40 = 7'({2'h0, _deqPtrNext_new_ptr_value_T_1} - 7'h18);
  wire        reverse_flag_6 = $signed(_diff_T_40) > -7'sh1;
  wire [7:0]  vLoadFlow_0 = {3'h0, io_enq_req_0_bits_numLsElem};
  wire [7:0]  vLoadFlow_1 = {3'h0, io_enq_req_1_bits_numLsElem};
  wire [7:0]  vLoadFlow_2 = {3'h0, io_enq_req_2_bits_numLsElem};
  wire [7:0]  vLoadFlow_3 = {3'h0, io_enq_req_3_bits_numLsElem};
  wire [7:0]  vLoadFlow_4 = {3'h0, io_enq_req_4_bits_numLsElem};
  wire [7:0]  vLoadFlow_5 = {3'h0, io_enq_req_5_bits_numLsElem};
  wire        needCancel_0 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_0_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_0_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_0_value > io_redirect_bits_robIdx_value) & allocated_0;
  wire        needCancel_1 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_1_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_1_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_1_value > io_redirect_bits_robIdx_value) & allocated_1;
  wire        needCancel_2 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_2_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_2_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_2_value > io_redirect_bits_robIdx_value) & allocated_2;
  wire        needCancel_3 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_3_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_3_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_3_value > io_redirect_bits_robIdx_value) & allocated_3;
  wire        needCancel_4 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_4_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_4_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_4_value > io_redirect_bits_robIdx_value) & allocated_4;
  wire        needCancel_5 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_5_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_5_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_5_value > io_redirect_bits_robIdx_value) & allocated_5;
  wire        needCancel_6 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_6_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_6_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_6_value > io_redirect_bits_robIdx_value) & allocated_6;
  wire        needCancel_7 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_7_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_7_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_7_value > io_redirect_bits_robIdx_value) & allocated_7;
  wire        needCancel_8 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_8_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_8_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_8_value > io_redirect_bits_robIdx_value) & allocated_8;
  wire        needCancel_9 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_9_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_9_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_9_value > io_redirect_bits_robIdx_value) & allocated_9;
  wire        needCancel_10 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_10_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_10_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_10_value > io_redirect_bits_robIdx_value) & allocated_10;
  wire        needCancel_11 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_11_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_11_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_11_value > io_redirect_bits_robIdx_value) & allocated_11;
  wire        needCancel_12 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_12_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_12_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_12_value > io_redirect_bits_robIdx_value) & allocated_12;
  wire        needCancel_13 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_13_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_13_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_13_value > io_redirect_bits_robIdx_value) & allocated_13;
  wire        needCancel_14 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_14_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_14_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_14_value > io_redirect_bits_robIdx_value) & allocated_14;
  wire        needCancel_15 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_15_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_15_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_15_value > io_redirect_bits_robIdx_value) & allocated_15;
  wire        needCancel_16 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_16_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_16_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_16_value > io_redirect_bits_robIdx_value) & allocated_16;
  wire        needCancel_17 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_17_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_17_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_17_value > io_redirect_bits_robIdx_value) & allocated_17;
  wire        needCancel_18 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_18_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_18_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_18_value > io_redirect_bits_robIdx_value) & allocated_18;
  wire        needCancel_19 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_19_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_19_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_19_value > io_redirect_bits_robIdx_value) & allocated_19;
  wire        needCancel_20 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_20_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_20_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_20_value > io_redirect_bits_robIdx_value) & allocated_20;
  wire        needCancel_21 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_21_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_21_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_21_value > io_redirect_bits_robIdx_value) & allocated_21;
  wire        needCancel_22 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_22_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_22_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_22_value > io_redirect_bits_robIdx_value) & allocated_22;
  wire        needCancel_23 =
    io_redirect_valid
    & (io_redirect_bits_level & _vecLdCommittmp_23_1_T_1 == _enqCancel_flushItself_T_22
       | robIdx_23_flag ^ io_redirect_bits_robIdx_flag
       ^ robIdx_23_value > io_redirect_bits_robIdx_value) & allocated_23;
  wire [7:0]  _lastEnqCancel_T_8 =
    8'(8'((enqCancel_0 ? vLoadFlow_0 : 8'h0)
          + 8'((enqCancel_1 ? vLoadFlow_1 : 8'h0) + (enqCancel_2 ? vLoadFlow_2 : 8'h0)))
       + 8'((enqCancel_3 ? vLoadFlow_3 : 8'h0)
            + 8'((enqCancel_4 ? vLoadFlow_4 : 8'h0)
                 + (enqCancel_5 ? vLoadFlow_5 : 8'h0))));
  wire [8:0]  _GEN_6 = {4'h0, enqPtrExt_0_value};
  wire [8:0]  flipped_new_ptr_new_value =
    9'(_GEN_6 + {1'h0, 8'(8'h18 - redirectCancelCount)});
  wire [9:0]  _flipped_new_ptr_diff_T_4 = 10'({1'h0, flipped_new_ptr_new_value} - 10'h18);
  wire        flipped_new_ptr_reverse_flag = $signed(_flipped_new_ptr_diff_T_4) > -10'sh1;
  wire [4:0]  new_ptr_value =
    flipped_new_ptr_reverse_flag
      ? _flipped_new_ptr_diff_T_4[4:0]
      : flipped_new_ptr_new_value[4:0];
  wire        new_ptr_flag = flipped_new_ptr_reverse_flag ^ ~enqPtrExt_0_flag;
  wire [8:0]  new_value =
    9'(_GEN_6
       + {1'h0,
          8'(8'((io_enq_req_0_valid ? vLoadFlow_0 : 8'h0)
                + 8'((io_enq_req_1_valid ? vLoadFlow_1 : 8'h0)
                     + (io_enq_req_2_valid ? vLoadFlow_2 : 8'h0)))
             + 8'((io_enq_req_3_valid ? vLoadFlow_3 : 8'h0)
                  + 8'((io_enq_req_4_valid ? vLoadFlow_4 : 8'h0)
                       + (io_enq_req_5_valid ? vLoadFlow_5 : 8'h0))))});
  wire [9:0]  _diff_T_4 = 10'({1'h0, new_value} - 10'h18);
  wire        reverse_flag = $signed(_diff_T_4) > -10'sh1;
  wire        new_ptr_6_flag = reverse_flag ^ enqPtrExt_0_flag;
  wire [4:0]  _new_ptr_value_T_1 = reverse_flag ? _diff_T_4[4:0] : new_value[4:0];
  wire [6:0]  _GEN_7 = {2'h0, deqPtr_r_value};
  wire [6:0]  _deqLookupVec_diff_T_4 = 7'(_GEN_7 - 7'h18);
  wire        deqLookupVec_reverse_flag = $signed(_deqLookupVec_diff_T_4) > -7'sh1;
  wire [4:0]  deqLookupVec_0_value =
    deqLookupVec_reverse_flag ? _deqLookupVec_diff_T_4[4:0] : deqPtr_r_value;
  wire [5:0]  new_value_14 = 6'(_GEN + 6'h1);
  wire [6:0]  _GEN_8 = {1'h0, new_value_14};
  wire [6:0]  _deqLookupVec_diff_T_10 = 7'(_GEN_8 - 7'h18);
  wire        deqLookupVec_reverse_flag_1 = $signed(_deqLookupVec_diff_T_10) > -7'sh1;
  wire [4:0]  deqLookupVec_1_value =
    deqLookupVec_reverse_flag_1 ? _deqLookupVec_diff_T_10[4:0] : new_value_14[4:0];
  wire [5:0]  new_value_16 = 6'(_GEN + 6'h2);
  wire [6:0]  _GEN_9 = {1'h0, new_value_16};
  wire [6:0]  _deqLookupVec_diff_T_16 = 7'(_GEN_9 - 7'h18);
  wire        deqLookupVec_reverse_flag_2 = $signed(_deqLookupVec_diff_T_16) > -7'sh1;
  wire [4:0]  deqLookupVec_2_value =
    deqLookupVec_reverse_flag_2 ? _deqLookupVec_diff_T_16[4:0] : new_value_16[4:0];
  wire [5:0]  new_value_18 = 6'(_GEN + 6'h3);
  wire [6:0]  _GEN_10 = {1'h0, new_value_18};
  wire [6:0]  _deqLookupVec_diff_T_22 = 7'(_GEN_10 - 7'h18);
  wire        deqLookupVec_reverse_flag_3 = $signed(_deqLookupVec_diff_T_22) > -7'sh1;
  wire [4:0]  deqLookupVec_3_value =
    deqLookupVec_reverse_flag_3 ? _deqLookupVec_diff_T_22[4:0] : new_value_18[4:0];
  wire [5:0]  new_value_20 = 6'(_GEN + 6'h4);
  wire [6:0]  _GEN_11 = {1'h0, new_value_20};
  wire [6:0]  _deqLookupVec_diff_T_28 = 7'(_GEN_11 - 7'h18);
  wire        deqLookupVec_reverse_flag_4 = $signed(_deqLookupVec_diff_T_28) > -7'sh1;
  wire [4:0]  deqLookupVec_4_value =
    deqLookupVec_reverse_flag_4 ? _deqLookupVec_diff_T_28[4:0] : new_value_20[4:0];
  wire [5:0]  new_value_22 = 6'(_GEN + 6'h5);
  wire [6:0]  _GEN_12 = {1'h0, new_value_22};
  wire [6:0]  _deqLookupVec_diff_T_34 = 7'(_GEN_12 - 7'h18);
  wire        deqLookupVec_reverse_flag_5 = $signed(_deqLookupVec_diff_T_34) > -7'sh1;
  wire [4:0]  deqLookupVec_5_value =
    deqLookupVec_reverse_flag_5 ? _deqLookupVec_diff_T_34[4:0] : new_value_22[4:0];
  wire [5:0]  new_value_24 = 6'(_GEN + 6'h6);
  wire [6:0]  _GEN_13 = {1'h0, new_value_24};
  wire [6:0]  _deqLookupVec_diff_T_40 = 7'(_GEN_13 - 7'h18);
  wire        deqLookupVec_reverse_flag_6 = $signed(_deqLookupVec_diff_T_40) > -7'sh1;
  wire [4:0]  deqLookupVec_6_value =
    deqLookupVec_reverse_flag_6 ? _deqLookupVec_diff_T_40[4:0] : new_value_24[4:0];
  wire [5:0]  new_value_26 = 6'(_GEN + 6'h7);
  wire [6:0]  _GEN_14 = {1'h0, new_value_26};
  wire [6:0]  _deqLookupVec_diff_T_46 = 7'(_GEN_14 - 7'h18);
  wire        deqLookupVec_reverse_flag_7 = $signed(_deqLookupVec_diff_T_46) > -7'sh1;
  wire [4:0]  deqLookupVec_7_value =
    deqLookupVec_reverse_flag_7 ? _deqLookupVec_diff_T_46[4:0] : new_value_26[4:0];
  wire [31:0] _GEN_15 =
    {{allocated_0},
     {allocated_0},
     {allocated_0},
     {allocated_0},
     {allocated_0},
     {allocated_0},
     {allocated_0},
     {allocated_0},
     {allocated_23},
     {allocated_22},
     {allocated_21},
     {allocated_20},
     {allocated_19},
     {allocated_18},
     {allocated_17},
     {allocated_16},
     {allocated_15},
     {allocated_14},
     {allocated_13},
     {allocated_12},
     {allocated_11},
     {allocated_10},
     {allocated_9},
     {allocated_8},
     {allocated_7},
     {allocated_6},
     {allocated_5},
     {allocated_4},
     {allocated_3},
     {allocated_2},
     {allocated_1},
     {allocated_0}};
  wire [31:0] _GEN_16 =
    {{committed_0},
     {committed_0},
     {committed_0},
     {committed_0},
     {committed_0},
     {committed_0},
     {committed_0},
     {committed_0},
     {committed_23},
     {committed_22},
     {committed_21},
     {committed_20},
     {committed_19},
     {committed_18},
     {committed_17},
     {committed_16},
     {committed_15},
     {committed_14},
     {committed_13},
     {committed_12},
     {committed_11},
     {committed_10},
     {committed_9},
     {committed_8},
     {committed_7},
     {committed_6},
     {committed_5},
     {committed_4},
     {committed_3},
     {committed_2},
     {committed_1},
     {committed_0}};
  wire [5:0]  _deqLookup_T_37 = {enqPtrExt_0_flag, enqPtrExt_0_value};
  wire [31:0] _GEN_17 =
    {{needCancel_0},
     {needCancel_0},
     {needCancel_0},
     {needCancel_0},
     {needCancel_0},
     {needCancel_0},
     {needCancel_0},
     {needCancel_0},
     {needCancel_23},
     {needCancel_22},
     {needCancel_21},
     {needCancel_20},
     {needCancel_19},
     {needCancel_18},
     {needCancel_17},
     {needCancel_16},
     {needCancel_15},
     {needCancel_14},
     {needCancel_13},
     {needCancel_12},
     {needCancel_11},
     {needCancel_10},
     {needCancel_9},
     {needCancel_8},
     {needCancel_7},
     {needCancel_6},
     {needCancel_5},
     {needCancel_4},
     {needCancel_3},
     {needCancel_2},
     {needCancel_1},
     {needCancel_0}};
  wire [7:0]  _commitCount_T =
    ~({_GEN_15[deqLookupVec_7_value] & _GEN_16[deqLookupVec_7_value]
         & {deqLookupVec_reverse_flag_7 ^ deqPtr_r_flag,
            deqLookupVec_7_value} != _deqLookup_T_37,
       _GEN_15[deqLookupVec_6_value] & _GEN_16[deqLookupVec_6_value]
         & {deqLookupVec_reverse_flag_6 ^ deqPtr_r_flag,
            deqLookupVec_6_value} != _deqLookup_T_37,
       _GEN_15[deqLookupVec_5_value] & _GEN_16[deqLookupVec_5_value]
         & {deqLookupVec_reverse_flag_5 ^ deqPtr_r_flag,
            deqLookupVec_5_value} != _deqLookup_T_37,
       _GEN_15[deqLookupVec_4_value] & _GEN_16[deqLookupVec_4_value]
         & {deqLookupVec_reverse_flag_4 ^ deqPtr_r_flag,
            deqLookupVec_4_value} != _deqLookup_T_37,
       _GEN_15[deqLookupVec_3_value] & _GEN_16[deqLookupVec_3_value]
         & {deqLookupVec_reverse_flag_3 ^ deqPtr_r_flag,
            deqLookupVec_3_value} != _deqLookup_T_37,
       _GEN_15[deqLookupVec_2_value] & _GEN_16[deqLookupVec_2_value]
         & {deqLookupVec_reverse_flag_2 ^ deqPtr_r_flag,
            deqLookupVec_2_value} != _deqLookup_T_37,
       _GEN_15[deqLookupVec_1_value] & _GEN_16[deqLookupVec_1_value]
         & {deqLookupVec_reverse_flag_1 ^ deqPtr_r_flag,
            deqLookupVec_1_value} != _deqLookup_T_37,
       _GEN_15[deqLookupVec_0_value] & _GEN_16[deqLookupVec_0_value]
         & {deqLookupVec_reverse_flag ^ deqPtr_r_flag,
            deqLookupVec_0_value} != _deqLookup_T_37}
      & ~{_GEN_17[deqLookupVec_7_value],
          _GEN_17[deqLookupVec_6_value],
          _GEN_17[deqLookupVec_5_value],
          _GEN_17[deqLookupVec_4_value],
          _GEN_17[deqLookupVec_3_value],
          _GEN_17[deqLookupVec_2_value],
          _GEN_17[deqLookupVec_1_value],
          _GEN_17[deqLookupVec_0_value]});
  wire [7:0]  _commitCount_T_17 =
    8'((_commitCount_T[0]
          ? 8'h1
          : _commitCount_T[1]
              ? 8'h2
              : _commitCount_T[2]
                  ? 8'h4
                  : _commitCount_T[3]
                      ? 8'h8
                      : _commitCount_T[4]
                          ? 8'h10
                          : _commitCount_T[5]
                              ? 8'h20
                              : _commitCount_T[6] ? 8'h40 : {_commitCount_T[7], 7'h0})
       - 8'h1);
  wire [3:0]  commitCount =
    4'({1'h0,
        3'({1'h0, 2'({1'h0, _commitCount_T_17[0]} + {1'h0, _commitCount_T_17[1]})}
           + {1'h0, 2'({1'h0, _commitCount_T_17[2]} + {1'h0, _commitCount_T_17[3]})})}
       + {1'h0,
          3'({1'h0, 2'({1'h0, _commitCount_T_17[4]} + {1'h0, _commitCount_T_17[5]})}
             + {1'h0, 2'({1'h0, _commitCount_T_17[6]} + {1'h0, _commitCount_T_17[7]})})});
  wire        _GEN_18 = entryCanEnq | allocated_0;
  wire        _GEN_19 = entryCanEnq_1 | allocated_1;
  wire        _GEN_20 = entryCanEnq_2 | allocated_2;
  wire        _GEN_21 = entryCanEnq_3 | allocated_3;
  wire        _GEN_22 = entryCanEnq_4 | allocated_4;
  wire        _GEN_23 = entryCanEnq_5 | allocated_5;
  wire        _GEN_24 = entryCanEnq_6 | allocated_6;
  wire        _GEN_25 = entryCanEnq_7 | allocated_7;
  wire        _GEN_26 = entryCanEnq_8 | allocated_8;
  wire        _GEN_27 = entryCanEnq_9 | allocated_9;
  wire        _GEN_28 = entryCanEnq_10 | allocated_10;
  wire        _GEN_29 = entryCanEnq_11 | allocated_11;
  wire        _GEN_30 = entryCanEnq_12 | allocated_12;
  wire        _GEN_31 = entryCanEnq_13 | allocated_13;
  wire        _GEN_32 = entryCanEnq_14 | allocated_14;
  wire        _GEN_33 = entryCanEnq_15 | allocated_15;
  wire        _GEN_34 = entryCanEnq_16 | allocated_16;
  wire        _GEN_35 = entryCanEnq_17 | allocated_17;
  wire        _GEN_36 = entryCanEnq_18 | allocated_18;
  wire        _GEN_37 = entryCanEnq_19 | allocated_19;
  wire        _GEN_38 = entryCanEnq_20 | allocated_20;
  wire        _GEN_39 = entryCanEnq_21 | allocated_21;
  wire        _GEN_40 = entryCanEnq_22 | allocated_22;
  wire        _GEN_41 = entryCanEnq_23 | allocated_23;
  wire [6:0]  _diff_T_76 = 7'(_GEN_7 - 7'h18);
  wire [4:0]  _new_ptr_value_T_25 =
    $signed(_diff_T_76) > -7'sh1 ? _diff_T_76[4:0] : deqPtr_r_value;
  wire        _GEN_42 = (|commitCount) & _new_ptr_value_T_25 == 5'h0;
  wire        _GEN_43 = (|commitCount) & _new_ptr_value_T_25 == 5'h1;
  wire        _GEN_44 = (|commitCount) & _new_ptr_value_T_25 == 5'h2;
  wire        _GEN_45 = (|commitCount) & _new_ptr_value_T_25 == 5'h3;
  wire        _GEN_46 = (|commitCount) & _new_ptr_value_T_25 == 5'h4;
  wire        _GEN_47 = (|commitCount) & _new_ptr_value_T_25 == 5'h5;
  wire        _GEN_48 = (|commitCount) & _new_ptr_value_T_25 == 5'h6;
  wire        _GEN_49 = (|commitCount) & _new_ptr_value_T_25 == 5'h7;
  wire        _GEN_50 = (|commitCount) & _new_ptr_value_T_25 == 5'h8;
  wire        _GEN_51 = (|commitCount) & _new_ptr_value_T_25 == 5'h9;
  wire        _GEN_52 = (|commitCount) & _new_ptr_value_T_25 == 5'hA;
  wire        _GEN_53 = (|commitCount) & _new_ptr_value_T_25 == 5'hB;
  wire        _GEN_54 = (|commitCount) & _new_ptr_value_T_25 == 5'hC;
  wire        _GEN_55 = (|commitCount) & _new_ptr_value_T_25 == 5'hD;
  wire        _GEN_56 = (|commitCount) & _new_ptr_value_T_25 == 5'hE;
  wire        _GEN_57 = (|commitCount) & _new_ptr_value_T_25 == 5'hF;
  wire        _GEN_58 = (|commitCount) & _new_ptr_value_T_25 == 5'h10;
  wire        _GEN_59 = (|commitCount) & _new_ptr_value_T_25 == 5'h11;
  wire        _GEN_60 = (|commitCount) & _new_ptr_value_T_25 == 5'h12;
  wire        _GEN_61 = (|commitCount) & _new_ptr_value_T_25 == 5'h13;
  wire        _GEN_62 = (|commitCount) & _new_ptr_value_T_25 == 5'h14;
  wire        _GEN_63 = (|commitCount) & _new_ptr_value_T_25 == 5'h15;
  wire        _GEN_64 = (|commitCount) & _new_ptr_value_T_25 == 5'h16;
  wire        _GEN_65 = (|commitCount) & _new_ptr_value_T_25 == 5'h17;
  wire [6:0]  _diff_T_88 = 7'(_GEN_8 - 7'h18);
  wire [4:0]  _new_ptr_value_T_29 =
    $signed(_diff_T_88) > -7'sh1 ? _diff_T_88[4:0] : new_value_14[4:0];
  wire        _GEN_66 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h0 | _GEN_42) & _GEN_18
      : ~_GEN_42 & _GEN_18;
  wire        _GEN_67 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h1 | _GEN_43) & _GEN_19
      : ~_GEN_43 & _GEN_19;
  wire        _GEN_68 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h2 | _GEN_44) & _GEN_20
      : ~_GEN_44 & _GEN_20;
  wire        _GEN_69 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h3 | _GEN_45) & _GEN_21
      : ~_GEN_45 & _GEN_21;
  wire        _GEN_70 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h4 | _GEN_46) & _GEN_22
      : ~_GEN_46 & _GEN_22;
  wire        _GEN_71 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h5 | _GEN_47) & _GEN_23
      : ~_GEN_47 & _GEN_23;
  wire        _GEN_72 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h6 | _GEN_48) & _GEN_24
      : ~_GEN_48 & _GEN_24;
  wire        _GEN_73 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h7 | _GEN_49) & _GEN_25
      : ~_GEN_49 & _GEN_25;
  wire        _GEN_74 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h8 | _GEN_50) & _GEN_26
      : ~_GEN_50 & _GEN_26;
  wire        _GEN_75 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h9 | _GEN_51) & _GEN_27
      : ~_GEN_51 & _GEN_27;
  wire        _GEN_76 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'hA | _GEN_52) & _GEN_28
      : ~_GEN_52 & _GEN_28;
  wire        _GEN_77 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'hB | _GEN_53) & _GEN_29
      : ~_GEN_53 & _GEN_29;
  wire        _GEN_78 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'hC | _GEN_54) & _GEN_30
      : ~_GEN_54 & _GEN_30;
  wire        _GEN_79 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'hD | _GEN_55) & _GEN_31
      : ~_GEN_55 & _GEN_31;
  wire        _GEN_80 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'hE | _GEN_56) & _GEN_32
      : ~_GEN_56 & _GEN_32;
  wire        _GEN_81 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'hF | _GEN_57) & _GEN_33
      : ~_GEN_57 & _GEN_33;
  wire        _GEN_82 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h10 | _GEN_58) & _GEN_34
      : ~_GEN_58 & _GEN_34;
  wire        _GEN_83 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h11 | _GEN_59) & _GEN_35
      : ~_GEN_59 & _GEN_35;
  wire        _GEN_84 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h12 | _GEN_60) & _GEN_36
      : ~_GEN_60 & _GEN_36;
  wire        _GEN_85 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h13 | _GEN_61) & _GEN_37
      : ~_GEN_61 & _GEN_37;
  wire        _GEN_86 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h14 | _GEN_62) & _GEN_38
      : ~_GEN_62 & _GEN_38;
  wire        _GEN_87 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h15 | _GEN_63) & _GEN_39
      : ~_GEN_63 & _GEN_39;
  wire        _GEN_88 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h16 | _GEN_64) & _GEN_40
      : ~_GEN_64 & _GEN_40;
  wire        _GEN_89 =
    (|(commitCount[3:1]))
      ? ~(_new_ptr_value_T_29 == 5'h17 | _GEN_65) & _GEN_41
      : ~_GEN_65 & _GEN_41;
  wire        _GEN_90 = commitCount > 4'h2;
  wire [6:0]  _diff_T_100 = 7'(_GEN_9 - 7'h18);
  wire [4:0]  _new_ptr_value_T_33 =
    $signed(_diff_T_100) > -7'sh1 ? _diff_T_100[4:0] : new_value_16[4:0];
  wire        _GEN_91 = _GEN_90 & _new_ptr_value_T_33 == 5'h0;
  wire        _GEN_92 = _GEN_90 & _new_ptr_value_T_33 == 5'h1;
  wire        _GEN_93 = _GEN_90 & _new_ptr_value_T_33 == 5'h2;
  wire        _GEN_94 = _GEN_90 & _new_ptr_value_T_33 == 5'h3;
  wire        _GEN_95 = _GEN_90 & _new_ptr_value_T_33 == 5'h4;
  wire        _GEN_96 = _GEN_90 & _new_ptr_value_T_33 == 5'h5;
  wire        _GEN_97 = _GEN_90 & _new_ptr_value_T_33 == 5'h6;
  wire        _GEN_98 = _GEN_90 & _new_ptr_value_T_33 == 5'h7;
  wire        _GEN_99 = _GEN_90 & _new_ptr_value_T_33 == 5'h8;
  wire        _GEN_100 = _GEN_90 & _new_ptr_value_T_33 == 5'h9;
  wire        _GEN_101 = _GEN_90 & _new_ptr_value_T_33 == 5'hA;
  wire        _GEN_102 = _GEN_90 & _new_ptr_value_T_33 == 5'hB;
  wire        _GEN_103 = _GEN_90 & _new_ptr_value_T_33 == 5'hC;
  wire        _GEN_104 = _GEN_90 & _new_ptr_value_T_33 == 5'hD;
  wire        _GEN_105 = _GEN_90 & _new_ptr_value_T_33 == 5'hE;
  wire        _GEN_106 = _GEN_90 & _new_ptr_value_T_33 == 5'hF;
  wire        _GEN_107 = _GEN_90 & _new_ptr_value_T_33 == 5'h10;
  wire        _GEN_108 = _GEN_90 & _new_ptr_value_T_33 == 5'h11;
  wire        _GEN_109 = _GEN_90 & _new_ptr_value_T_33 == 5'h12;
  wire        _GEN_110 = _GEN_90 & _new_ptr_value_T_33 == 5'h13;
  wire        _GEN_111 = _GEN_90 & _new_ptr_value_T_33 == 5'h14;
  wire        _GEN_112 = _GEN_90 & _new_ptr_value_T_33 == 5'h15;
  wire        _GEN_113 = _GEN_90 & _new_ptr_value_T_33 == 5'h16;
  wire        _GEN_114 = _GEN_90 & _new_ptr_value_T_33 == 5'h17;
  wire [6:0]  _diff_T_112 = 7'(_GEN_10 - 7'h18);
  wire [4:0]  _new_ptr_value_T_37 =
    $signed(_diff_T_112) > -7'sh1 ? _diff_T_112[4:0] : new_value_18[4:0];
  wire        _GEN_115 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h0 | _GEN_91) & _GEN_66
      : ~_GEN_91 & _GEN_66;
  wire        _GEN_116 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h1 | _GEN_92) & _GEN_67
      : ~_GEN_92 & _GEN_67;
  wire        _GEN_117 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h2 | _GEN_93) & _GEN_68
      : ~_GEN_93 & _GEN_68;
  wire        _GEN_118 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h3 | _GEN_94) & _GEN_69
      : ~_GEN_94 & _GEN_69;
  wire        _GEN_119 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h4 | _GEN_95) & _GEN_70
      : ~_GEN_95 & _GEN_70;
  wire        _GEN_120 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h5 | _GEN_96) & _GEN_71
      : ~_GEN_96 & _GEN_71;
  wire        _GEN_121 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h6 | _GEN_97) & _GEN_72
      : ~_GEN_97 & _GEN_72;
  wire        _GEN_122 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h7 | _GEN_98) & _GEN_73
      : ~_GEN_98 & _GEN_73;
  wire        _GEN_123 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h8 | _GEN_99) & _GEN_74
      : ~_GEN_99 & _GEN_74;
  wire        _GEN_124 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h9 | _GEN_100) & _GEN_75
      : ~_GEN_100 & _GEN_75;
  wire        _GEN_125 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'hA | _GEN_101) & _GEN_76
      : ~_GEN_101 & _GEN_76;
  wire        _GEN_126 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'hB | _GEN_102) & _GEN_77
      : ~_GEN_102 & _GEN_77;
  wire        _GEN_127 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'hC | _GEN_103) & _GEN_78
      : ~_GEN_103 & _GEN_78;
  wire        _GEN_128 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'hD | _GEN_104) & _GEN_79
      : ~_GEN_104 & _GEN_79;
  wire        _GEN_129 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'hE | _GEN_105) & _GEN_80
      : ~_GEN_105 & _GEN_80;
  wire        _GEN_130 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'hF | _GEN_106) & _GEN_81
      : ~_GEN_106 & _GEN_81;
  wire        _GEN_131 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h10 | _GEN_107) & _GEN_82
      : ~_GEN_107 & _GEN_82;
  wire        _GEN_132 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h11 | _GEN_108) & _GEN_83
      : ~_GEN_108 & _GEN_83;
  wire        _GEN_133 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h12 | _GEN_109) & _GEN_84
      : ~_GEN_109 & _GEN_84;
  wire        _GEN_134 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h13 | _GEN_110) & _GEN_85
      : ~_GEN_110 & _GEN_85;
  wire        _GEN_135 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h14 | _GEN_111) & _GEN_86
      : ~_GEN_111 & _GEN_86;
  wire        _GEN_136 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h15 | _GEN_112) & _GEN_87
      : ~_GEN_112 & _GEN_87;
  wire        _GEN_137 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h16 | _GEN_113) & _GEN_88
      : ~_GEN_113 & _GEN_88;
  wire        _GEN_138 =
    (|(commitCount[3:2]))
      ? ~(_new_ptr_value_T_37 == 5'h17 | _GEN_114) & _GEN_89
      : ~_GEN_114 & _GEN_89;
  wire        _GEN_139 = commitCount > 4'h4;
  wire [6:0]  _diff_T_124 = 7'(_GEN_11 - 7'h18);
  wire [4:0]  _new_ptr_value_T_41 =
    $signed(_diff_T_124) > -7'sh1 ? _diff_T_124[4:0] : new_value_20[4:0];
  wire        _GEN_140 = _GEN_139 & _new_ptr_value_T_41 == 5'h0;
  wire        _GEN_141 = _GEN_139 & _new_ptr_value_T_41 == 5'h1;
  wire        _GEN_142 = _GEN_139 & _new_ptr_value_T_41 == 5'h2;
  wire        _GEN_143 = _GEN_139 & _new_ptr_value_T_41 == 5'h3;
  wire        _GEN_144 = _GEN_139 & _new_ptr_value_T_41 == 5'h4;
  wire        _GEN_145 = _GEN_139 & _new_ptr_value_T_41 == 5'h5;
  wire        _GEN_146 = _GEN_139 & _new_ptr_value_T_41 == 5'h6;
  wire        _GEN_147 = _GEN_139 & _new_ptr_value_T_41 == 5'h7;
  wire        _GEN_148 = _GEN_139 & _new_ptr_value_T_41 == 5'h8;
  wire        _GEN_149 = _GEN_139 & _new_ptr_value_T_41 == 5'h9;
  wire        _GEN_150 = _GEN_139 & _new_ptr_value_T_41 == 5'hA;
  wire        _GEN_151 = _GEN_139 & _new_ptr_value_T_41 == 5'hB;
  wire        _GEN_152 = _GEN_139 & _new_ptr_value_T_41 == 5'hC;
  wire        _GEN_153 = _GEN_139 & _new_ptr_value_T_41 == 5'hD;
  wire        _GEN_154 = _GEN_139 & _new_ptr_value_T_41 == 5'hE;
  wire        _GEN_155 = _GEN_139 & _new_ptr_value_T_41 == 5'hF;
  wire        _GEN_156 = _GEN_139 & _new_ptr_value_T_41 == 5'h10;
  wire        _GEN_157 = _GEN_139 & _new_ptr_value_T_41 == 5'h11;
  wire        _GEN_158 = _GEN_139 & _new_ptr_value_T_41 == 5'h12;
  wire        _GEN_159 = _GEN_139 & _new_ptr_value_T_41 == 5'h13;
  wire        _GEN_160 = _GEN_139 & _new_ptr_value_T_41 == 5'h14;
  wire        _GEN_161 = _GEN_139 & _new_ptr_value_T_41 == 5'h15;
  wire        _GEN_162 = _GEN_139 & _new_ptr_value_T_41 == 5'h16;
  wire        _GEN_163 = _GEN_139 & _new_ptr_value_T_41 == 5'h17;
  wire        _GEN_164 = commitCount > 4'h5;
  wire [6:0]  _diff_T_136 = 7'(_GEN_12 - 7'h18);
  wire [4:0]  _new_ptr_value_T_45 =
    $signed(_diff_T_136) > -7'sh1 ? _diff_T_136[4:0] : new_value_22[4:0];
  wire        _GEN_165 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h0 | _GEN_140) & _GEN_115
      : ~_GEN_140 & _GEN_115;
  wire        _GEN_166 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h1 | _GEN_141) & _GEN_116
      : ~_GEN_141 & _GEN_116;
  wire        _GEN_167 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h2 | _GEN_142) & _GEN_117
      : ~_GEN_142 & _GEN_117;
  wire        _GEN_168 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h3 | _GEN_143) & _GEN_118
      : ~_GEN_143 & _GEN_118;
  wire        _GEN_169 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h4 | _GEN_144) & _GEN_119
      : ~_GEN_144 & _GEN_119;
  wire        _GEN_170 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h5 | _GEN_145) & _GEN_120
      : ~_GEN_145 & _GEN_120;
  wire        _GEN_171 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h6 | _GEN_146) & _GEN_121
      : ~_GEN_146 & _GEN_121;
  wire        _GEN_172 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h7 | _GEN_147) & _GEN_122
      : ~_GEN_147 & _GEN_122;
  wire        _GEN_173 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h8 | _GEN_148) & _GEN_123
      : ~_GEN_148 & _GEN_123;
  wire        _GEN_174 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h9 | _GEN_149) & _GEN_124
      : ~_GEN_149 & _GEN_124;
  wire        _GEN_175 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'hA | _GEN_150) & _GEN_125
      : ~_GEN_150 & _GEN_125;
  wire        _GEN_176 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'hB | _GEN_151) & _GEN_126
      : ~_GEN_151 & _GEN_126;
  wire        _GEN_177 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'hC | _GEN_152) & _GEN_127
      : ~_GEN_152 & _GEN_127;
  wire        _GEN_178 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'hD | _GEN_153) & _GEN_128
      : ~_GEN_153 & _GEN_128;
  wire        _GEN_179 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'hE | _GEN_154) & _GEN_129
      : ~_GEN_154 & _GEN_129;
  wire        _GEN_180 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'hF | _GEN_155) & _GEN_130
      : ~_GEN_155 & _GEN_130;
  wire        _GEN_181 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h10 | _GEN_156) & _GEN_131
      : ~_GEN_156 & _GEN_131;
  wire        _GEN_182 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h11 | _GEN_157) & _GEN_132
      : ~_GEN_157 & _GEN_132;
  wire        _GEN_183 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h12 | _GEN_158) & _GEN_133
      : ~_GEN_158 & _GEN_133;
  wire        _GEN_184 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h13 | _GEN_159) & _GEN_134
      : ~_GEN_159 & _GEN_134;
  wire        _GEN_185 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h14 | _GEN_160) & _GEN_135
      : ~_GEN_160 & _GEN_135;
  wire        _GEN_186 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h15 | _GEN_161) & _GEN_136
      : ~_GEN_161 & _GEN_136;
  wire        _GEN_187 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h16 | _GEN_162) & _GEN_137
      : ~_GEN_162 & _GEN_137;
  wire        _GEN_188 =
    _GEN_164
      ? ~(_new_ptr_value_T_45 == 5'h17 | _GEN_163) & _GEN_138
      : ~_GEN_163 & _GEN_138;
  wire        _GEN_189 = commitCount > 4'h6;
  wire [6:0]  _diff_T_148 = 7'(_GEN_13 - 7'h18);
  wire [4:0]  _new_ptr_value_T_49 =
    $signed(_diff_T_148) > -7'sh1 ? _diff_T_148[4:0] : new_value_24[4:0];
  wire        _GEN_190 = _GEN_189 & _new_ptr_value_T_49 == 5'h0;
  wire        _GEN_191 = _GEN_189 & _new_ptr_value_T_49 == 5'h1;
  wire        _GEN_192 = _GEN_189 & _new_ptr_value_T_49 == 5'h2;
  wire        _GEN_193 = _GEN_189 & _new_ptr_value_T_49 == 5'h3;
  wire        _GEN_194 = _GEN_189 & _new_ptr_value_T_49 == 5'h4;
  wire        _GEN_195 = _GEN_189 & _new_ptr_value_T_49 == 5'h5;
  wire        _GEN_196 = _GEN_189 & _new_ptr_value_T_49 == 5'h6;
  wire        _GEN_197 = _GEN_189 & _new_ptr_value_T_49 == 5'h7;
  wire        _GEN_198 = _GEN_189 & _new_ptr_value_T_49 == 5'h8;
  wire        _GEN_199 = _GEN_189 & _new_ptr_value_T_49 == 5'h9;
  wire        _GEN_200 = _GEN_189 & _new_ptr_value_T_49 == 5'hA;
  wire        _GEN_201 = _GEN_189 & _new_ptr_value_T_49 == 5'hB;
  wire        _GEN_202 = _GEN_189 & _new_ptr_value_T_49 == 5'hC;
  wire        _GEN_203 = _GEN_189 & _new_ptr_value_T_49 == 5'hD;
  wire        _GEN_204 = _GEN_189 & _new_ptr_value_T_49 == 5'hE;
  wire        _GEN_205 = _GEN_189 & _new_ptr_value_T_49 == 5'hF;
  wire        _GEN_206 = _GEN_189 & _new_ptr_value_T_49 == 5'h10;
  wire        _GEN_207 = _GEN_189 & _new_ptr_value_T_49 == 5'h11;
  wire        _GEN_208 = _GEN_189 & _new_ptr_value_T_49 == 5'h12;
  wire        _GEN_209 = _GEN_189 & _new_ptr_value_T_49 == 5'h13;
  wire        _GEN_210 = _GEN_189 & _new_ptr_value_T_49 == 5'h14;
  wire        _GEN_211 = _GEN_189 & _new_ptr_value_T_49 == 5'h15;
  wire        _GEN_212 = _GEN_189 & _new_ptr_value_T_49 == 5'h16;
  wire        _GEN_213 = _GEN_189 & _new_ptr_value_T_49 == 5'h17;
  wire [6:0]  _diff_T_160 = 7'(_GEN_14 - 7'h18);
  wire [4:0]  _new_ptr_value_T_53 =
    $signed(_diff_T_160) > -7'sh1 ? _diff_T_160[4:0] : new_value_26[4:0];
  wire [2:0]  selectBits_fuType =
    _selectBits_T_2
      ? (entryCanEnqSeq_0
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_1_fuType =
    _selectBits_T_11
      ? (entryCanEnqSeq_0_1
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_1
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_1
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_1
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_2_fuType =
    _selectBits_T_20
      ? (entryCanEnqSeq_0_2
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_2
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_2
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_2
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_3_fuType =
    _selectBits_T_29
      ? (entryCanEnqSeq_0_3
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_3
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_3
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_3
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_4_fuType =
    _selectBits_T_38
      ? (entryCanEnqSeq_0_4
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_4
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_4
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_4
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_5_fuType =
    _selectBits_T_47
      ? (entryCanEnqSeq_0_5
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_5
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_5
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_5
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_6_fuType =
    _selectBits_T_56
      ? (entryCanEnqSeq_0_6
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_6
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_6
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_6
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_7_fuType =
    _selectBits_T_65
      ? (entryCanEnqSeq_0_7
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_7
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_7
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_7
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_8_fuType =
    _selectBits_T_74
      ? (entryCanEnqSeq_0_8
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_8
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_8
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_8
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_9_fuType =
    _selectBits_T_83
      ? (entryCanEnqSeq_0_9
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_9
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_9
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_9
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_10_fuType =
    _selectBits_T_92
      ? (entryCanEnqSeq_0_10
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_10
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_10
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_10
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_11_fuType =
    _selectBits_T_101
      ? (entryCanEnqSeq_0_11
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_11
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_11
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_11
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_12_fuType =
    _selectBits_T_110
      ? (entryCanEnqSeq_0_12
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_12
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_12
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_12
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_13_fuType =
    _selectBits_T_119
      ? (entryCanEnqSeq_0_13
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_13
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_13
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_13
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_14_fuType =
    _selectBits_T_128
      ? (entryCanEnqSeq_0_14
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_14
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_14
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_14
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_15_fuType =
    _selectBits_T_137
      ? (entryCanEnqSeq_0_15
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_15
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_15
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_15
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_16_fuType =
    _selectBits_T_146
      ? (entryCanEnqSeq_0_16
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_16
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_16
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_16
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_17_fuType =
    _selectBits_T_155
      ? (entryCanEnqSeq_0_17
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_17
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_17
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_17
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_18_fuType =
    _selectBits_T_164
      ? (entryCanEnqSeq_0_18
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_18
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_18
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_18
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_19_fuType =
    _selectBits_T_173
      ? (entryCanEnqSeq_0_19
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_19
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_19
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_19
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_20_fuType =
    _selectBits_T_182
      ? (entryCanEnqSeq_0_20
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_20
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_20
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_20
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_21_fuType =
    _selectBits_T_191
      ? (entryCanEnqSeq_0_21
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_21
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_21
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_21
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_22_fuType =
    _selectBits_T_200
      ? (entryCanEnqSeq_0_22
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_22
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_22
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_22
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  wire [2:0]  selectBits_23_fuType =
    _selectBits_T_209
      ? (entryCanEnqSeq_0_23
           ? io_enq_req_0_bits_fuType[33:31]
           : entryCanEnqSeq_1_23
               ? io_enq_req_1_bits_fuType[33:31]
               : io_enq_req_2_bits_fuType[33:31])
      : entryCanEnqSeq_3_23
          ? io_enq_req_3_bits_fuType[33:31]
          : entryCanEnqSeq_4_23
              ? io_enq_req_4_bits_fuType[33:31]
              : io_enq_req_5_bits_fuType[33:31];
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      allocated_0 <= 1'h0;
      allocated_1 <= 1'h0;
      allocated_2 <= 1'h0;
      allocated_3 <= 1'h0;
      allocated_4 <= 1'h0;
      allocated_5 <= 1'h0;
      allocated_6 <= 1'h0;
      allocated_7 <= 1'h0;
      allocated_8 <= 1'h0;
      allocated_9 <= 1'h0;
      allocated_10 <= 1'h0;
      allocated_11 <= 1'h0;
      allocated_12 <= 1'h0;
      allocated_13 <= 1'h0;
      allocated_14 <= 1'h0;
      allocated_15 <= 1'h0;
      allocated_16 <= 1'h0;
      allocated_17 <= 1'h0;
      allocated_18 <= 1'h0;
      allocated_19 <= 1'h0;
      allocated_20 <= 1'h0;
      allocated_21 <= 1'h0;
      allocated_22 <= 1'h0;
      allocated_23 <= 1'h0;
      isvec_0 <= 1'h0;
      isvec_1 <= 1'h0;
      isvec_2 <= 1'h0;
      isvec_3 <= 1'h0;
      isvec_4 <= 1'h0;
      isvec_5 <= 1'h0;
      isvec_6 <= 1'h0;
      isvec_7 <= 1'h0;
      isvec_8 <= 1'h0;
      isvec_9 <= 1'h0;
      isvec_10 <= 1'h0;
      isvec_11 <= 1'h0;
      isvec_12 <= 1'h0;
      isvec_13 <= 1'h0;
      isvec_14 <= 1'h0;
      isvec_15 <= 1'h0;
      isvec_16 <= 1'h0;
      isvec_17 <= 1'h0;
      isvec_18 <= 1'h0;
      isvec_19 <= 1'h0;
      isvec_20 <= 1'h0;
      isvec_21 <= 1'h0;
      isvec_22 <= 1'h0;
      isvec_23 <= 1'h0;
      enqPtrExt_0_flag <= 1'h0;
      enqPtrExt_0_value <= 5'h0;
      lastNeedCancel_r_0 <= 1'h0;
      lastNeedCancel_r_1 <= 1'h0;
      lastNeedCancel_r_2 <= 1'h0;
      lastNeedCancel_r_3 <= 1'h0;
      lastNeedCancel_r_4 <= 1'h0;
      lastNeedCancel_r_5 <= 1'h0;
      lastNeedCancel_r_6 <= 1'h0;
      lastNeedCancel_r_7 <= 1'h0;
      lastNeedCancel_r_8 <= 1'h0;
      lastNeedCancel_r_9 <= 1'h0;
      lastNeedCancel_r_10 <= 1'h0;
      lastNeedCancel_r_11 <= 1'h0;
      lastNeedCancel_r_12 <= 1'h0;
      lastNeedCancel_r_13 <= 1'h0;
      lastNeedCancel_r_14 <= 1'h0;
      lastNeedCancel_r_15 <= 1'h0;
      lastNeedCancel_r_16 <= 1'h0;
      lastNeedCancel_r_17 <= 1'h0;
      lastNeedCancel_r_18 <= 1'h0;
      lastNeedCancel_r_19 <= 1'h0;
      lastNeedCancel_r_20 <= 1'h0;
      lastNeedCancel_r_21 <= 1'h0;
      lastNeedCancel_r_22 <= 1'h0;
      lastNeedCancel_r_23 <= 1'h0;
      lastEnqCancel_next_r <= 8'h0;
      redirectCancelCount <= 8'h0;
      lastCommitCount_next_r <= 4'h0;
      deqPtr_r_flag <= 1'h0;
      deqPtr_r_value <= 5'h0;
      io_lqDeq_next_r <= 4'h0;
    end
    else begin
      allocated_0 <=
        ~needCancel_0
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h0 | _GEN_190) & _GEN_165
             : ~_GEN_190 & _GEN_165);
      allocated_1 <=
        ~needCancel_1
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h1 | _GEN_191) & _GEN_166
             : ~_GEN_191 & _GEN_166);
      allocated_2 <=
        ~needCancel_2
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h2 | _GEN_192) & _GEN_167
             : ~_GEN_192 & _GEN_167);
      allocated_3 <=
        ~needCancel_3
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h3 | _GEN_193) & _GEN_168
             : ~_GEN_193 & _GEN_168);
      allocated_4 <=
        ~needCancel_4
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h4 | _GEN_194) & _GEN_169
             : ~_GEN_194 & _GEN_169);
      allocated_5 <=
        ~needCancel_5
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h5 | _GEN_195) & _GEN_170
             : ~_GEN_195 & _GEN_170);
      allocated_6 <=
        ~needCancel_6
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h6 | _GEN_196) & _GEN_171
             : ~_GEN_196 & _GEN_171);
      allocated_7 <=
        ~needCancel_7
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h7 | _GEN_197) & _GEN_172
             : ~_GEN_197 & _GEN_172);
      allocated_8 <=
        ~needCancel_8
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h8 | _GEN_198) & _GEN_173
             : ~_GEN_198 & _GEN_173);
      allocated_9 <=
        ~needCancel_9
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h9 | _GEN_199) & _GEN_174
             : ~_GEN_199 & _GEN_174);
      allocated_10 <=
        ~needCancel_10
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'hA | _GEN_200) & _GEN_175
             : ~_GEN_200 & _GEN_175);
      allocated_11 <=
        ~needCancel_11
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'hB | _GEN_201) & _GEN_176
             : ~_GEN_201 & _GEN_176);
      allocated_12 <=
        ~needCancel_12
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'hC | _GEN_202) & _GEN_177
             : ~_GEN_202 & _GEN_177);
      allocated_13 <=
        ~needCancel_13
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'hD | _GEN_203) & _GEN_178
             : ~_GEN_203 & _GEN_178);
      allocated_14 <=
        ~needCancel_14
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'hE | _GEN_204) & _GEN_179
             : ~_GEN_204 & _GEN_179);
      allocated_15 <=
        ~needCancel_15
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'hF | _GEN_205) & _GEN_180
             : ~_GEN_205 & _GEN_180);
      allocated_16 <=
        ~needCancel_16
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h10 | _GEN_206) & _GEN_181
             : ~_GEN_206 & _GEN_181);
      allocated_17 <=
        ~needCancel_17
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h11 | _GEN_207) & _GEN_182
             : ~_GEN_207 & _GEN_182);
      allocated_18 <=
        ~needCancel_18
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h12 | _GEN_208) & _GEN_183
             : ~_GEN_208 & _GEN_183);
      allocated_19 <=
        ~needCancel_19
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h13 | _GEN_209) & _GEN_184
             : ~_GEN_209 & _GEN_184);
      allocated_20 <=
        ~needCancel_20
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h14 | _GEN_210) & _GEN_185
             : ~_GEN_210 & _GEN_185);
      allocated_21 <=
        ~needCancel_21
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h15 | _GEN_211) & _GEN_186
             : ~_GEN_211 & _GEN_186);
      allocated_22 <=
        ~needCancel_22
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h16 | _GEN_212) & _GEN_187
             : ~_GEN_212 & _GEN_187);
      allocated_23 <=
        ~needCancel_23
        & (commitCount[3]
             ? ~(_new_ptr_value_T_53 == 5'h17 | _GEN_213) & _GEN_188
             : ~_GEN_213 & _GEN_188);
      if (entryCanEnq)
        isvec_0 <= selectBits_fuType[0] | selectBits_fuType[2];
      if (entryCanEnq_1)
        isvec_1 <= selectBits_1_fuType[0] | selectBits_1_fuType[2];
      if (entryCanEnq_2)
        isvec_2 <= selectBits_2_fuType[0] | selectBits_2_fuType[2];
      if (entryCanEnq_3)
        isvec_3 <= selectBits_3_fuType[0] | selectBits_3_fuType[2];
      if (entryCanEnq_4)
        isvec_4 <= selectBits_4_fuType[0] | selectBits_4_fuType[2];
      if (entryCanEnq_5)
        isvec_5 <= selectBits_5_fuType[0] | selectBits_5_fuType[2];
      if (entryCanEnq_6)
        isvec_6 <= selectBits_6_fuType[0] | selectBits_6_fuType[2];
      if (entryCanEnq_7)
        isvec_7 <= selectBits_7_fuType[0] | selectBits_7_fuType[2];
      if (entryCanEnq_8)
        isvec_8 <= selectBits_8_fuType[0] | selectBits_8_fuType[2];
      if (entryCanEnq_9)
        isvec_9 <= selectBits_9_fuType[0] | selectBits_9_fuType[2];
      if (entryCanEnq_10)
        isvec_10 <= selectBits_10_fuType[0] | selectBits_10_fuType[2];
      if (entryCanEnq_11)
        isvec_11 <= selectBits_11_fuType[0] | selectBits_11_fuType[2];
      if (entryCanEnq_12)
        isvec_12 <= selectBits_12_fuType[0] | selectBits_12_fuType[2];
      if (entryCanEnq_13)
        isvec_13 <= selectBits_13_fuType[0] | selectBits_13_fuType[2];
      if (entryCanEnq_14)
        isvec_14 <= selectBits_14_fuType[0] | selectBits_14_fuType[2];
      if (entryCanEnq_15)
        isvec_15 <= selectBits_15_fuType[0] | selectBits_15_fuType[2];
      if (entryCanEnq_16)
        isvec_16 <= selectBits_16_fuType[0] | selectBits_16_fuType[2];
      if (entryCanEnq_17)
        isvec_17 <= selectBits_17_fuType[0] | selectBits_17_fuType[2];
      if (entryCanEnq_18)
        isvec_18 <= selectBits_18_fuType[0] | selectBits_18_fuType[2];
      if (entryCanEnq_19)
        isvec_19 <= selectBits_19_fuType[0] | selectBits_19_fuType[2];
      if (entryCanEnq_20)
        isvec_20 <= selectBits_20_fuType[0] | selectBits_20_fuType[2];
      if (entryCanEnq_21)
        isvec_21 <= selectBits_21_fuType[0] | selectBits_21_fuType[2];
      if (entryCanEnq_22)
        isvec_22 <= selectBits_22_fuType[0] | selectBits_22_fuType[2];
      if (entryCanEnq_23)
        isvec_23 <= selectBits_23_fuType[0] | selectBits_23_fuType[2];
      if ((lastLastCycleRedirect_valid ? new_ptr_flag : new_ptr_6_flag)
          ^ deqPtrNext_new_ptr_flag
          ^ (lastLastCycleRedirect_valid
               ? new_ptr_value
               : _new_ptr_value_T_1) > _deqPtrNext_new_ptr_value_T_1) begin
        if (lastLastCycleRedirect_valid) begin
          enqPtrExt_0_flag <= new_ptr_flag;
          enqPtrExt_0_value <= new_ptr_value;
        end
        else begin
          enqPtrExt_0_flag <= new_ptr_6_flag;
          enqPtrExt_0_value <= _new_ptr_value_T_1;
        end
      end
      else begin
        enqPtrExt_0_flag <= reverse_flag_6 ^ deqPtrNext_new_ptr_flag;
        enqPtrExt_0_value <=
          reverse_flag_6 ? _diff_T_40[4:0] : _deqPtrNext_new_ptr_value_T_1;
      end
      if (~({needCancel_23,
             needCancel_22,
             needCancel_21,
             needCancel_20,
             needCancel_19,
             needCancel_18,
             needCancel_17,
             needCancel_16,
             needCancel_15,
             needCancel_14,
             needCancel_13,
             needCancel_12,
             needCancel_11,
             needCancel_10,
             needCancel_9,
             needCancel_8,
             needCancel_7,
             needCancel_6,
             needCancel_5,
             needCancel_4,
             needCancel_3,
             needCancel_2,
             needCancel_1,
             needCancel_0} == {lastNeedCancel_r_23,
                               lastNeedCancel_r_22,
                               lastNeedCancel_r_21,
                               lastNeedCancel_r_20,
                               lastNeedCancel_r_19,
                               lastNeedCancel_r_18,
                               lastNeedCancel_r_17,
                               lastNeedCancel_r_16,
                               lastNeedCancel_r_15,
                               lastNeedCancel_r_14,
                               lastNeedCancel_r_13,
                               lastNeedCancel_r_12,
                               lastNeedCancel_r_11,
                               lastNeedCancel_r_10,
                               lastNeedCancel_r_9,
                               lastNeedCancel_r_8,
                               lastNeedCancel_r_7,
                               lastNeedCancel_r_6,
                               lastNeedCancel_r_5,
                               lastNeedCancel_r_4,
                               lastNeedCancel_r_3,
                               lastNeedCancel_r_2,
                               lastNeedCancel_r_1,
                               lastNeedCancel_r_0})) begin
        lastNeedCancel_r_0 <= needCancel_0;
        lastNeedCancel_r_1 <= needCancel_1;
        lastNeedCancel_r_2 <= needCancel_2;
        lastNeedCancel_r_3 <= needCancel_3;
        lastNeedCancel_r_4 <= needCancel_4;
        lastNeedCancel_r_5 <= needCancel_5;
        lastNeedCancel_r_6 <= needCancel_6;
        lastNeedCancel_r_7 <= needCancel_7;
        lastNeedCancel_r_8 <= needCancel_8;
        lastNeedCancel_r_9 <= needCancel_9;
        lastNeedCancel_r_10 <= needCancel_10;
        lastNeedCancel_r_11 <= needCancel_11;
        lastNeedCancel_r_12 <= needCancel_12;
        lastNeedCancel_r_13 <= needCancel_13;
        lastNeedCancel_r_14 <= needCancel_14;
        lastNeedCancel_r_15 <= needCancel_15;
        lastNeedCancel_r_16 <= needCancel_16;
        lastNeedCancel_r_17 <= needCancel_17;
        lastNeedCancel_r_18 <= needCancel_18;
        lastNeedCancel_r_19 <= needCancel_19;
        lastNeedCancel_r_20 <= needCancel_20;
        lastNeedCancel_r_21 <= needCancel_21;
        lastNeedCancel_r_22 <= needCancel_22;
        lastNeedCancel_r_23 <= needCancel_23;
      end
      if (~(_lastEnqCancel_T_8 == lastEnqCancel_next_r))
        lastEnqCancel_next_r <= _lastEnqCancel_T_8;
      if (lastCycleRedirect_valid)
        redirectCancelCount <=
          8'({3'h0,
              5'({1'h0,
                  4'({1'h0,
                      3'({1'h0,
                          2'({1'h0, lastNeedCancel_r_0}
                             + 2'({1'h0, lastNeedCancel_r_1}
                                  + {1'h0, lastNeedCancel_r_2}))}
                         + {1'h0,
                            2'({1'h0, lastNeedCancel_r_3}
                               + 2'({1'h0, lastNeedCancel_r_4}
                                    + {1'h0, lastNeedCancel_r_5}))})}
                     + {1'h0,
                        3'({1'h0,
                            2'({1'h0, lastNeedCancel_r_6}
                               + 2'({1'h0, lastNeedCancel_r_7}
                                    + {1'h0, lastNeedCancel_r_8}))}
                           + {1'h0,
                              2'({1'h0, lastNeedCancel_r_9}
                                 + 2'({1'h0, lastNeedCancel_r_10}
                                      + {1'h0, lastNeedCancel_r_11}))})})}
                 + {1'h0,
                    4'({1'h0,
                        3'({1'h0,
                            2'({1'h0, lastNeedCancel_r_12}
                               + 2'({1'h0, lastNeedCancel_r_13}
                                    + {1'h0, lastNeedCancel_r_14}))}
                           + {1'h0,
                              2'({1'h0, lastNeedCancel_r_15}
                                 + 2'({1'h0, lastNeedCancel_r_16}
                                      + {1'h0, lastNeedCancel_r_17}))})}
                       + {1'h0,
                          3'({1'h0,
                              2'({1'h0, lastNeedCancel_r_18}
                                 + 2'({1'h0, lastNeedCancel_r_19}
                                      + {1'h0, lastNeedCancel_r_20}))}
                             + {1'h0,
                                2'({1'h0, lastNeedCancel_r_21}
                                   + 2'({1'h0, lastNeedCancel_r_22}
                                        + {1'h0, lastNeedCancel_r_23}))})})})}
             + lastEnqCancel_next_r);
      if (~(commitCount == lastCommitCount_next_r))
        lastCommitCount_next_r <= commitCount;
      deqPtr_r_flag <=
        (|lastCommitCount_next_r) & deqPtrNext_reverse_flag ^ deqPtr_r_flag;
      if (|lastCommitCount_next_r)
        deqPtr_r_value <= _deqPtrNext_new_ptr_value_T_1;
      if (~(lastCommitCount_next_r == io_lqDeq_next_r))
        io_lqDeq_next_r <= lastCommitCount_next_r;
    end
  end // always @(posedge, posedge)
  wire [4:0]  validCount =
    enqPtrExt_0_flag == deqPtr_r_flag
      ? 5'(enqPtrExt_0_value - deqPtr_r_value)
      : 5'(5'(enqPtrExt_0_value - 5'h8) - deqPtr_r_value);
  wire        _GEN_214 = ~entryCanEnq & committed_0;
  wire        _GEN_215 = ~entryCanEnq_1 & committed_1;
  wire        _GEN_216 = ~entryCanEnq_2 & committed_2;
  wire        _GEN_217 = ~entryCanEnq_3 & committed_3;
  wire        _GEN_218 = ~entryCanEnq_4 & committed_4;
  wire        _GEN_219 = ~entryCanEnq_5 & committed_5;
  wire        _GEN_220 = ~entryCanEnq_6 & committed_6;
  wire        _GEN_221 = ~entryCanEnq_7 & committed_7;
  wire        _GEN_222 = ~entryCanEnq_8 & committed_8;
  wire        _GEN_223 = ~entryCanEnq_9 & committed_9;
  wire        _GEN_224 = ~entryCanEnq_10 & committed_10;
  wire        _GEN_225 = ~entryCanEnq_11 & committed_11;
  wire        _GEN_226 = ~entryCanEnq_12 & committed_12;
  wire        _GEN_227 = ~entryCanEnq_13 & committed_13;
  wire        _GEN_228 = ~entryCanEnq_14 & committed_14;
  wire        _GEN_229 = ~entryCanEnq_15 & committed_15;
  wire        _GEN_230 = ~entryCanEnq_16 & committed_16;
  wire        _GEN_231 = ~entryCanEnq_17 & committed_17;
  wire        _GEN_232 = ~entryCanEnq_18 & committed_18;
  wire        _GEN_233 = ~entryCanEnq_19 & committed_19;
  wire        _GEN_234 = ~entryCanEnq_20 & committed_20;
  wire        _GEN_235 = ~entryCanEnq_21 & committed_21;
  wire        _GEN_236 = ~entryCanEnq_22 & committed_22;
  wire        _GEN_237 = ~entryCanEnq_23 & committed_23;
  wire [6:0]  _vecLdCommittmp_23_0_T_2 =
    {io_vecCommit_0_bits_robidx_flag, io_vecCommit_0_bits_robidx_value};
  wire [6:0]  _vecLdCommittmp_23_1_T_2 =
    {io_vecCommit_1_bits_robidx_flag, io_vecCommit_1_bits_robidx_value};
  wire        _GEN_238 =
    (allocated_0 & io_vecCommit_0_valid
     & _vecLdCommittmp_0_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_0 == io_vecCommit_0_bits_uopidx | allocated_0 & io_vecCommit_1_valid
     & _vecLdCommittmp_0_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_0 == io_vecCommit_1_bits_uopidx) & isvec_0;
  wire        _GEN_239 =
    (allocated_1 & io_vecCommit_0_valid
     & _vecLdCommittmp_1_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_1 == io_vecCommit_0_bits_uopidx | allocated_1 & io_vecCommit_1_valid
     & _vecLdCommittmp_1_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_1 == io_vecCommit_1_bits_uopidx) & isvec_1;
  wire        _GEN_240 =
    (allocated_2 & io_vecCommit_0_valid
     & _vecLdCommittmp_2_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_2 == io_vecCommit_0_bits_uopidx | allocated_2 & io_vecCommit_1_valid
     & _vecLdCommittmp_2_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_2 == io_vecCommit_1_bits_uopidx) & isvec_2;
  wire        _GEN_241 =
    (allocated_3 & io_vecCommit_0_valid
     & _vecLdCommittmp_3_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_3 == io_vecCommit_0_bits_uopidx | allocated_3 & io_vecCommit_1_valid
     & _vecLdCommittmp_3_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_3 == io_vecCommit_1_bits_uopidx) & isvec_3;
  wire        _GEN_242 =
    (allocated_4 & io_vecCommit_0_valid
     & _vecLdCommittmp_4_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_4 == io_vecCommit_0_bits_uopidx | allocated_4 & io_vecCommit_1_valid
     & _vecLdCommittmp_4_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_4 == io_vecCommit_1_bits_uopidx) & isvec_4;
  wire        _GEN_243 =
    (allocated_5 & io_vecCommit_0_valid
     & _vecLdCommittmp_5_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_5 == io_vecCommit_0_bits_uopidx | allocated_5 & io_vecCommit_1_valid
     & _vecLdCommittmp_5_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_5 == io_vecCommit_1_bits_uopidx) & isvec_5;
  wire        _GEN_244 =
    (allocated_6 & io_vecCommit_0_valid
     & _vecLdCommittmp_6_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_6 == io_vecCommit_0_bits_uopidx | allocated_6 & io_vecCommit_1_valid
     & _vecLdCommittmp_6_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_6 == io_vecCommit_1_bits_uopidx) & isvec_6;
  wire        _GEN_245 =
    (allocated_7 & io_vecCommit_0_valid
     & _vecLdCommittmp_7_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_7 == io_vecCommit_0_bits_uopidx | allocated_7 & io_vecCommit_1_valid
     & _vecLdCommittmp_7_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_7 == io_vecCommit_1_bits_uopidx) & isvec_7;
  wire        _GEN_246 =
    (allocated_8 & io_vecCommit_0_valid
     & _vecLdCommittmp_8_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_8 == io_vecCommit_0_bits_uopidx | allocated_8 & io_vecCommit_1_valid
     & _vecLdCommittmp_8_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_8 == io_vecCommit_1_bits_uopidx) & isvec_8;
  wire        _GEN_247 =
    (allocated_9 & io_vecCommit_0_valid
     & _vecLdCommittmp_9_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_9 == io_vecCommit_0_bits_uopidx | allocated_9 & io_vecCommit_1_valid
     & _vecLdCommittmp_9_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_9 == io_vecCommit_1_bits_uopidx) & isvec_9;
  wire        _GEN_248 =
    (allocated_10 & io_vecCommit_0_valid
     & _vecLdCommittmp_10_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_10 == io_vecCommit_0_bits_uopidx | allocated_10 & io_vecCommit_1_valid
     & _vecLdCommittmp_10_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_10 == io_vecCommit_1_bits_uopidx) & isvec_10;
  wire        _GEN_249 =
    (allocated_11 & io_vecCommit_0_valid
     & _vecLdCommittmp_11_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_11 == io_vecCommit_0_bits_uopidx | allocated_11 & io_vecCommit_1_valid
     & _vecLdCommittmp_11_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_11 == io_vecCommit_1_bits_uopidx) & isvec_11;
  wire        _GEN_250 =
    (allocated_12 & io_vecCommit_0_valid
     & _vecLdCommittmp_12_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_12 == io_vecCommit_0_bits_uopidx | allocated_12 & io_vecCommit_1_valid
     & _vecLdCommittmp_12_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_12 == io_vecCommit_1_bits_uopidx) & isvec_12;
  wire        _GEN_251 =
    (allocated_13 & io_vecCommit_0_valid
     & _vecLdCommittmp_13_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_13 == io_vecCommit_0_bits_uopidx | allocated_13 & io_vecCommit_1_valid
     & _vecLdCommittmp_13_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_13 == io_vecCommit_1_bits_uopidx) & isvec_13;
  wire        _GEN_252 =
    (allocated_14 & io_vecCommit_0_valid
     & _vecLdCommittmp_14_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_14 == io_vecCommit_0_bits_uopidx | allocated_14 & io_vecCommit_1_valid
     & _vecLdCommittmp_14_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_14 == io_vecCommit_1_bits_uopidx) & isvec_14;
  wire        _GEN_253 =
    (allocated_15 & io_vecCommit_0_valid
     & _vecLdCommittmp_15_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_15 == io_vecCommit_0_bits_uopidx | allocated_15 & io_vecCommit_1_valid
     & _vecLdCommittmp_15_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_15 == io_vecCommit_1_bits_uopidx) & isvec_15;
  wire        _GEN_254 =
    (allocated_16 & io_vecCommit_0_valid
     & _vecLdCommittmp_16_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_16 == io_vecCommit_0_bits_uopidx | allocated_16 & io_vecCommit_1_valid
     & _vecLdCommittmp_16_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_16 == io_vecCommit_1_bits_uopidx) & isvec_16;
  wire        _GEN_255 =
    (allocated_17 & io_vecCommit_0_valid
     & _vecLdCommittmp_17_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_17 == io_vecCommit_0_bits_uopidx | allocated_17 & io_vecCommit_1_valid
     & _vecLdCommittmp_17_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_17 == io_vecCommit_1_bits_uopidx) & isvec_17;
  wire        _GEN_256 =
    (allocated_18 & io_vecCommit_0_valid
     & _vecLdCommittmp_18_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_18 == io_vecCommit_0_bits_uopidx | allocated_18 & io_vecCommit_1_valid
     & _vecLdCommittmp_18_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_18 == io_vecCommit_1_bits_uopidx) & isvec_18;
  wire        _GEN_257 =
    (allocated_19 & io_vecCommit_0_valid
     & _vecLdCommittmp_19_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_19 == io_vecCommit_0_bits_uopidx | allocated_19 & io_vecCommit_1_valid
     & _vecLdCommittmp_19_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_19 == io_vecCommit_1_bits_uopidx) & isvec_19;
  wire        _GEN_258 =
    (allocated_20 & io_vecCommit_0_valid
     & _vecLdCommittmp_20_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_20 == io_vecCommit_0_bits_uopidx | allocated_20 & io_vecCommit_1_valid
     & _vecLdCommittmp_20_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_20 == io_vecCommit_1_bits_uopidx) & isvec_20;
  wire        _GEN_259 =
    (allocated_21 & io_vecCommit_0_valid
     & _vecLdCommittmp_21_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_21 == io_vecCommit_0_bits_uopidx | allocated_21 & io_vecCommit_1_valid
     & _vecLdCommittmp_21_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_21 == io_vecCommit_1_bits_uopidx) & isvec_21;
  wire        _GEN_260 =
    (allocated_22 & io_vecCommit_0_valid
     & _vecLdCommittmp_22_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_22 == io_vecCommit_0_bits_uopidx | allocated_22 & io_vecCommit_1_valid
     & _vecLdCommittmp_22_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_22 == io_vecCommit_1_bits_uopidx) & isvec_22;
  wire        _GEN_261 =
    (allocated_23 & io_vecCommit_0_valid
     & _vecLdCommittmp_23_1_T_1 == _vecLdCommittmp_23_0_T_2
     & uopIdx_23 == io_vecCommit_0_bits_uopidx | allocated_23 & io_vecCommit_1_valid
     & _vecLdCommittmp_23_1_T_1 == _vecLdCommittmp_23_1_T_2
     & uopIdx_23 == io_vecCommit_1_bits_uopidx) & isvec_23;
  wire        _GEN_262 =
    io_ldin_0_valid
    & {io_ldin_0_bits_rep_info_cause_10,
       io_ldin_0_bits_rep_info_cause_9,
       io_ldin_0_bits_rep_info_cause_8,
       io_ldin_0_bits_rep_info_cause_7,
       io_ldin_0_bits_rep_info_cause_6,
       io_ldin_0_bits_rep_info_cause_5,
       io_ldin_0_bits_rep_info_cause_4,
       io_ldin_0_bits_rep_info_cause_3,
       io_ldin_0_bits_rep_info_cause_2,
       io_ldin_0_bits_rep_info_cause_1,
       io_ldin_0_bits_rep_info_cause_0} == 11'h0 & io_ldin_0_bits_updateAddrValid
    & ~io_ldin_0_bits_isvec;
  wire        _GEN_263 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h0 | _GEN_238 | _GEN_214
      : _GEN_238 | _GEN_214;
  wire        _GEN_264 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h1 | _GEN_239 | _GEN_215
      : _GEN_239 | _GEN_215;
  wire        _GEN_265 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h2 | _GEN_240 | _GEN_216
      : _GEN_240 | _GEN_216;
  wire        _GEN_266 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h3 | _GEN_241 | _GEN_217
      : _GEN_241 | _GEN_217;
  wire        _GEN_267 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h4 | _GEN_242 | _GEN_218
      : _GEN_242 | _GEN_218;
  wire        _GEN_268 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h5 | _GEN_243 | _GEN_219
      : _GEN_243 | _GEN_219;
  wire        _GEN_269 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h6 | _GEN_244 | _GEN_220
      : _GEN_244 | _GEN_220;
  wire        _GEN_270 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h7 | _GEN_245 | _GEN_221
      : _GEN_245 | _GEN_221;
  wire        _GEN_271 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h8 | _GEN_246 | _GEN_222
      : _GEN_246 | _GEN_222;
  wire        _GEN_272 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h9 | _GEN_247 | _GEN_223
      : _GEN_247 | _GEN_223;
  wire        _GEN_273 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'hA | _GEN_248 | _GEN_224
      : _GEN_248 | _GEN_224;
  wire        _GEN_274 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'hB | _GEN_249 | _GEN_225
      : _GEN_249 | _GEN_225;
  wire        _GEN_275 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'hC | _GEN_250 | _GEN_226
      : _GEN_250 | _GEN_226;
  wire        _GEN_276 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'hD | _GEN_251 | _GEN_227
      : _GEN_251 | _GEN_227;
  wire        _GEN_277 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'hE | _GEN_252 | _GEN_228
      : _GEN_252 | _GEN_228;
  wire        _GEN_278 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'hF | _GEN_253 | _GEN_229
      : _GEN_253 | _GEN_229;
  wire        _GEN_279 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h10 | _GEN_254 | _GEN_230
      : _GEN_254 | _GEN_230;
  wire        _GEN_280 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h11 | _GEN_255 | _GEN_231
      : _GEN_255 | _GEN_231;
  wire        _GEN_281 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h12 | _GEN_256 | _GEN_232
      : _GEN_256 | _GEN_232;
  wire        _GEN_282 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h13 | _GEN_257 | _GEN_233
      : _GEN_257 | _GEN_233;
  wire        _GEN_283 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h14 | _GEN_258 | _GEN_234
      : _GEN_258 | _GEN_234;
  wire        _GEN_284 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h15 | _GEN_259 | _GEN_235
      : _GEN_259 | _GEN_235;
  wire        _GEN_285 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h16 | _GEN_260 | _GEN_236
      : _GEN_260 | _GEN_236;
  wire        _GEN_286 =
    _GEN_262
      ? io_ldin_0_bits_uop_lqIdx_value == 5'h17 | _GEN_261 | _GEN_237
      : _GEN_261 | _GEN_237;
  wire        _GEN_287 =
    {io_ldin_1_bits_rep_info_cause_10,
     io_ldin_1_bits_rep_info_cause_9,
     io_ldin_1_bits_rep_info_cause_8,
     io_ldin_1_bits_rep_info_cause_7,
     io_ldin_1_bits_rep_info_cause_6,
     io_ldin_1_bits_rep_info_cause_5,
     io_ldin_1_bits_rep_info_cause_4,
     io_ldin_1_bits_rep_info_cause_3,
     io_ldin_1_bits_rep_info_cause_2,
     io_ldin_1_bits_rep_info_cause_1,
     io_ldin_1_bits_rep_info_cause_0} == 11'h0 & io_ldin_1_bits_updateAddrValid
    & ~io_ldin_1_bits_isvec;
  wire        _GEN_288 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h0;
  wire        _GEN_289 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h1;
  wire        _GEN_290 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h2;
  wire        _GEN_291 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h3;
  wire        _GEN_292 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h4;
  wire        _GEN_293 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h5;
  wire        _GEN_294 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h6;
  wire        _GEN_295 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h7;
  wire        _GEN_296 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h8;
  wire        _GEN_297 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h9;
  wire        _GEN_298 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'hA;
  wire        _GEN_299 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'hB;
  wire        _GEN_300 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'hC;
  wire        _GEN_301 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'hD;
  wire        _GEN_302 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'hE;
  wire        _GEN_303 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'hF;
  wire        _GEN_304 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h10;
  wire        _GEN_305 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h11;
  wire        _GEN_306 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h12;
  wire        _GEN_307 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h13;
  wire        _GEN_308 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h14;
  wire        _GEN_309 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h15;
  wire        _GEN_310 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h16;
  wire        _GEN_311 =
    io_ldin_1_valid & _GEN_287 & io_ldin_1_bits_uop_lqIdx_value == 5'h17;
  always @(posedge clock) begin
    if (entryCanEnq) begin
      robIdx_0_flag <=
        _selectBits_T_2
          ? (entryCanEnqSeq_0
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_0_value <=
        _selectBits_T_2
          ? (entryCanEnqSeq_0
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_0 <=
        _selectBits_T_2
          ? (entryCanEnqSeq_0
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1 ? io_enq_req_1_bits_uopIdx : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_1) begin
      robIdx_1_flag <=
        _selectBits_T_11
          ? (entryCanEnqSeq_0_1
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_1
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_1
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_1
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_1_value <=
        _selectBits_T_11
          ? (entryCanEnqSeq_0_1
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_1
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_1
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_1
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_1 <=
        _selectBits_T_11
          ? (entryCanEnqSeq_0_1
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_1 ? io_enq_req_1_bits_uopIdx : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_1
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_1 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_2) begin
      robIdx_2_flag <=
        _selectBits_T_20
          ? (entryCanEnqSeq_0_2
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_2
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_2
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_2
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_2_value <=
        _selectBits_T_20
          ? (entryCanEnqSeq_0_2
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_2
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_2
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_2
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_2 <=
        _selectBits_T_20
          ? (entryCanEnqSeq_0_2
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_2 ? io_enq_req_1_bits_uopIdx : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_2
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_2 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_3) begin
      robIdx_3_flag <=
        _selectBits_T_29
          ? (entryCanEnqSeq_0_3
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_3
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_3
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_3
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_3_value <=
        _selectBits_T_29
          ? (entryCanEnqSeq_0_3
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_3
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_3
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_3
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_3 <=
        _selectBits_T_29
          ? (entryCanEnqSeq_0_3
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_3 ? io_enq_req_1_bits_uopIdx : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_3
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_3 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_4) begin
      robIdx_4_flag <=
        _selectBits_T_38
          ? (entryCanEnqSeq_0_4
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_4
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_4
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_4
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_4_value <=
        _selectBits_T_38
          ? (entryCanEnqSeq_0_4
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_4
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_4
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_4
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_4 <=
        _selectBits_T_38
          ? (entryCanEnqSeq_0_4
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_4 ? io_enq_req_1_bits_uopIdx : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_4
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_4 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_5) begin
      robIdx_5_flag <=
        _selectBits_T_47
          ? (entryCanEnqSeq_0_5
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_5
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_5
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_5
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_5_value <=
        _selectBits_T_47
          ? (entryCanEnqSeq_0_5
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_5
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_5
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_5
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_5 <=
        _selectBits_T_47
          ? (entryCanEnqSeq_0_5
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_5 ? io_enq_req_1_bits_uopIdx : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_5
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_5 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_6) begin
      robIdx_6_flag <=
        _selectBits_T_56
          ? (entryCanEnqSeq_0_6
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_6
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_6
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_6
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_6_value <=
        _selectBits_T_56
          ? (entryCanEnqSeq_0_6
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_6
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_6
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_6
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_6 <=
        _selectBits_T_56
          ? (entryCanEnqSeq_0_6
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_6 ? io_enq_req_1_bits_uopIdx : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_6
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_6 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_7) begin
      robIdx_7_flag <=
        _selectBits_T_65
          ? (entryCanEnqSeq_0_7
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_7
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_7
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_7
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_7_value <=
        _selectBits_T_65
          ? (entryCanEnqSeq_0_7
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_7
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_7
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_7
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_7 <=
        _selectBits_T_65
          ? (entryCanEnqSeq_0_7
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_7 ? io_enq_req_1_bits_uopIdx : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_7
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_7 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_8) begin
      robIdx_8_flag <=
        _selectBits_T_74
          ? (entryCanEnqSeq_0_8
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_8
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_8
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_8
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_8_value <=
        _selectBits_T_74
          ? (entryCanEnqSeq_0_8
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_8
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_8
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_8
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_8 <=
        _selectBits_T_74
          ? (entryCanEnqSeq_0_8
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_8 ? io_enq_req_1_bits_uopIdx : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_8
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_8 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_9) begin
      robIdx_9_flag <=
        _selectBits_T_83
          ? (entryCanEnqSeq_0_9
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_9
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_9
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_9
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_9_value <=
        _selectBits_T_83
          ? (entryCanEnqSeq_0_9
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_9
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_9
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_9
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_9 <=
        _selectBits_T_83
          ? (entryCanEnqSeq_0_9
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_9 ? io_enq_req_1_bits_uopIdx : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_9
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_9 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_10) begin
      robIdx_10_flag <=
        _selectBits_T_92
          ? (entryCanEnqSeq_0_10
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_10
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_10
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_10
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_10_value <=
        _selectBits_T_92
          ? (entryCanEnqSeq_0_10
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_10
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_10
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_10
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_10 <=
        _selectBits_T_92
          ? (entryCanEnqSeq_0_10
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_10
                   ? io_enq_req_1_bits_uopIdx
                   : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_10
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_10 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_11) begin
      robIdx_11_flag <=
        _selectBits_T_101
          ? (entryCanEnqSeq_0_11
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_11
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_11
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_11
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_11_value <=
        _selectBits_T_101
          ? (entryCanEnqSeq_0_11
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_11
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_11
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_11
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_11 <=
        _selectBits_T_101
          ? (entryCanEnqSeq_0_11
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_11
                   ? io_enq_req_1_bits_uopIdx
                   : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_11
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_11 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_12) begin
      robIdx_12_flag <=
        _selectBits_T_110
          ? (entryCanEnqSeq_0_12
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_12
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_12
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_12
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_12_value <=
        _selectBits_T_110
          ? (entryCanEnqSeq_0_12
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_12
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_12
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_12
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_12 <=
        _selectBits_T_110
          ? (entryCanEnqSeq_0_12
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_12
                   ? io_enq_req_1_bits_uopIdx
                   : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_12
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_12 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_13) begin
      robIdx_13_flag <=
        _selectBits_T_119
          ? (entryCanEnqSeq_0_13
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_13
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_13
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_13
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_13_value <=
        _selectBits_T_119
          ? (entryCanEnqSeq_0_13
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_13
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_13
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_13
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_13 <=
        _selectBits_T_119
          ? (entryCanEnqSeq_0_13
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_13
                   ? io_enq_req_1_bits_uopIdx
                   : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_13
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_13 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_14) begin
      robIdx_14_flag <=
        _selectBits_T_128
          ? (entryCanEnqSeq_0_14
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_14
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_14
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_14
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_14_value <=
        _selectBits_T_128
          ? (entryCanEnqSeq_0_14
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_14
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_14
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_14
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_14 <=
        _selectBits_T_128
          ? (entryCanEnqSeq_0_14
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_14
                   ? io_enq_req_1_bits_uopIdx
                   : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_14
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_14 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_15) begin
      robIdx_15_flag <=
        _selectBits_T_137
          ? (entryCanEnqSeq_0_15
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_15
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_15
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_15
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_15_value <=
        _selectBits_T_137
          ? (entryCanEnqSeq_0_15
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_15
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_15
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_15
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_15 <=
        _selectBits_T_137
          ? (entryCanEnqSeq_0_15
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_15
                   ? io_enq_req_1_bits_uopIdx
                   : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_15
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_15 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_16) begin
      robIdx_16_flag <=
        _selectBits_T_146
          ? (entryCanEnqSeq_0_16
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_16
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_16
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_16
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_16_value <=
        _selectBits_T_146
          ? (entryCanEnqSeq_0_16
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_16
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_16
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_16
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_16 <=
        _selectBits_T_146
          ? (entryCanEnqSeq_0_16
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_16
                   ? io_enq_req_1_bits_uopIdx
                   : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_16
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_16 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_17) begin
      robIdx_17_flag <=
        _selectBits_T_155
          ? (entryCanEnqSeq_0_17
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_17
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_17
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_17
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_17_value <=
        _selectBits_T_155
          ? (entryCanEnqSeq_0_17
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_17
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_17
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_17
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_17 <=
        _selectBits_T_155
          ? (entryCanEnqSeq_0_17
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_17
                   ? io_enq_req_1_bits_uopIdx
                   : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_17
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_17 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_18) begin
      robIdx_18_flag <=
        _selectBits_T_164
          ? (entryCanEnqSeq_0_18
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_18
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_18
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_18
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_18_value <=
        _selectBits_T_164
          ? (entryCanEnqSeq_0_18
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_18
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_18
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_18
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_18 <=
        _selectBits_T_164
          ? (entryCanEnqSeq_0_18
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_18
                   ? io_enq_req_1_bits_uopIdx
                   : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_18
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_18 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_19) begin
      robIdx_19_flag <=
        _selectBits_T_173
          ? (entryCanEnqSeq_0_19
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_19
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_19
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_19
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_19_value <=
        _selectBits_T_173
          ? (entryCanEnqSeq_0_19
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_19
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_19
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_19
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_19 <=
        _selectBits_T_173
          ? (entryCanEnqSeq_0_19
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_19
                   ? io_enq_req_1_bits_uopIdx
                   : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_19
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_19 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_20) begin
      robIdx_20_flag <=
        _selectBits_T_182
          ? (entryCanEnqSeq_0_20
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_20
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_20
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_20
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_20_value <=
        _selectBits_T_182
          ? (entryCanEnqSeq_0_20
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_20
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_20
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_20
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_20 <=
        _selectBits_T_182
          ? (entryCanEnqSeq_0_20
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_20
                   ? io_enq_req_1_bits_uopIdx
                   : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_20
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_20 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_21) begin
      robIdx_21_flag <=
        _selectBits_T_191
          ? (entryCanEnqSeq_0_21
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_21
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_21
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_21
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_21_value <=
        _selectBits_T_191
          ? (entryCanEnqSeq_0_21
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_21
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_21
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_21
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_21 <=
        _selectBits_T_191
          ? (entryCanEnqSeq_0_21
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_21
                   ? io_enq_req_1_bits_uopIdx
                   : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_21
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_21 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_22) begin
      robIdx_22_flag <=
        _selectBits_T_200
          ? (entryCanEnqSeq_0_22
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_22
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_22
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_22
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_22_value <=
        _selectBits_T_200
          ? (entryCanEnqSeq_0_22
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_22
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_22
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_22
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_22 <=
        _selectBits_T_200
          ? (entryCanEnqSeq_0_22
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_22
                   ? io_enq_req_1_bits_uopIdx
                   : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_22
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_22 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (entryCanEnq_23) begin
      robIdx_23_flag <=
        _selectBits_T_209
          ? (entryCanEnqSeq_0_23
               ? io_enq_req_0_bits_robIdx_flag
               : entryCanEnqSeq_1_23
                   ? io_enq_req_1_bits_robIdx_flag
                   : io_enq_req_2_bits_robIdx_flag)
          : entryCanEnqSeq_3_23
              ? io_enq_req_3_bits_robIdx_flag
              : entryCanEnqSeq_4_23
                  ? io_enq_req_4_bits_robIdx_flag
                  : io_enq_req_5_bits_robIdx_flag;
      robIdx_23_value <=
        _selectBits_T_209
          ? (entryCanEnqSeq_0_23
               ? io_enq_req_0_bits_robIdx_value
               : entryCanEnqSeq_1_23
                   ? io_enq_req_1_bits_robIdx_value
                   : io_enq_req_2_bits_robIdx_value)
          : entryCanEnqSeq_3_23
              ? io_enq_req_3_bits_robIdx_value
              : entryCanEnqSeq_4_23
                  ? io_enq_req_4_bits_robIdx_value
                  : io_enq_req_5_bits_robIdx_value;
      uopIdx_23 <=
        _selectBits_T_209
          ? (entryCanEnqSeq_0_23
               ? io_enq_req_0_bits_uopIdx
               : entryCanEnqSeq_1_23
                   ? io_enq_req_1_bits_uopIdx
                   : io_enq_req_2_bits_uopIdx)
          : entryCanEnqSeq_3_23
              ? io_enq_req_3_bits_uopIdx
              : entryCanEnqSeq_4_23 ? io_enq_req_4_bits_uopIdx : io_enq_req_5_bits_uopIdx;
    end
    if (io_ldin_2_valid
        & {io_ldin_2_bits_rep_info_cause_10,
           io_ldin_2_bits_rep_info_cause_9,
           io_ldin_2_bits_rep_info_cause_8,
           io_ldin_2_bits_rep_info_cause_7,
           io_ldin_2_bits_rep_info_cause_6,
           io_ldin_2_bits_rep_info_cause_5,
           io_ldin_2_bits_rep_info_cause_4,
           io_ldin_2_bits_rep_info_cause_3,
           io_ldin_2_bits_rep_info_cause_2,
           io_ldin_2_bits_rep_info_cause_1,
           io_ldin_2_bits_rep_info_cause_0} == 11'h0 & io_ldin_2_bits_updateAddrValid
        & ~io_ldin_2_bits_isvec) begin
      committed_0 <= io_ldin_2_bits_uop_lqIdx_value == 5'h0 | _GEN_288 | _GEN_263;
      committed_1 <= io_ldin_2_bits_uop_lqIdx_value == 5'h1 | _GEN_289 | _GEN_264;
      committed_2 <= io_ldin_2_bits_uop_lqIdx_value == 5'h2 | _GEN_290 | _GEN_265;
      committed_3 <= io_ldin_2_bits_uop_lqIdx_value == 5'h3 | _GEN_291 | _GEN_266;
      committed_4 <= io_ldin_2_bits_uop_lqIdx_value == 5'h4 | _GEN_292 | _GEN_267;
      committed_5 <= io_ldin_2_bits_uop_lqIdx_value == 5'h5 | _GEN_293 | _GEN_268;
      committed_6 <= io_ldin_2_bits_uop_lqIdx_value == 5'h6 | _GEN_294 | _GEN_269;
      committed_7 <= io_ldin_2_bits_uop_lqIdx_value == 5'h7 | _GEN_295 | _GEN_270;
      committed_8 <= io_ldin_2_bits_uop_lqIdx_value == 5'h8 | _GEN_296 | _GEN_271;
      committed_9 <= io_ldin_2_bits_uop_lqIdx_value == 5'h9 | _GEN_297 | _GEN_272;
      committed_10 <= io_ldin_2_bits_uop_lqIdx_value == 5'hA | _GEN_298 | _GEN_273;
      committed_11 <= io_ldin_2_bits_uop_lqIdx_value == 5'hB | _GEN_299 | _GEN_274;
      committed_12 <= io_ldin_2_bits_uop_lqIdx_value == 5'hC | _GEN_300 | _GEN_275;
      committed_13 <= io_ldin_2_bits_uop_lqIdx_value == 5'hD | _GEN_301 | _GEN_276;
      committed_14 <= io_ldin_2_bits_uop_lqIdx_value == 5'hE | _GEN_302 | _GEN_277;
      committed_15 <= io_ldin_2_bits_uop_lqIdx_value == 5'hF | _GEN_303 | _GEN_278;
      committed_16 <= io_ldin_2_bits_uop_lqIdx_value == 5'h10 | _GEN_304 | _GEN_279;
      committed_17 <= io_ldin_2_bits_uop_lqIdx_value == 5'h11 | _GEN_305 | _GEN_280;
      committed_18 <= io_ldin_2_bits_uop_lqIdx_value == 5'h12 | _GEN_306 | _GEN_281;
      committed_19 <= io_ldin_2_bits_uop_lqIdx_value == 5'h13 | _GEN_307 | _GEN_282;
      committed_20 <= io_ldin_2_bits_uop_lqIdx_value == 5'h14 | _GEN_308 | _GEN_283;
      committed_21 <= io_ldin_2_bits_uop_lqIdx_value == 5'h15 | _GEN_309 | _GEN_284;
      committed_22 <= io_ldin_2_bits_uop_lqIdx_value == 5'h16 | _GEN_310 | _GEN_285;
      committed_23 <= io_ldin_2_bits_uop_lqIdx_value == 5'h17 | _GEN_311 | _GEN_286;
    end
    else begin
      committed_0 <= _GEN_288 | _GEN_263;
      committed_1 <= _GEN_289 | _GEN_264;
      committed_2 <= _GEN_290 | _GEN_265;
      committed_3 <= _GEN_291 | _GEN_266;
      committed_4 <= _GEN_292 | _GEN_267;
      committed_5 <= _GEN_293 | _GEN_268;
      committed_6 <= _GEN_294 | _GEN_269;
      committed_7 <= _GEN_295 | _GEN_270;
      committed_8 <= _GEN_296 | _GEN_271;
      committed_9 <= _GEN_297 | _GEN_272;
      committed_10 <= _GEN_298 | _GEN_273;
      committed_11 <= _GEN_299 | _GEN_274;
      committed_12 <= _GEN_300 | _GEN_275;
      committed_13 <= _GEN_301 | _GEN_276;
      committed_14 <= _GEN_302 | _GEN_277;
      committed_15 <= _GEN_303 | _GEN_278;
      committed_16 <= _GEN_304 | _GEN_279;
      committed_17 <= _GEN_305 | _GEN_280;
      committed_18 <= _GEN_306 | _GEN_281;
      committed_19 <= _GEN_307 | _GEN_282;
      committed_20 <= _GEN_308 | _GEN_283;
      committed_21 <= _GEN_309 | _GEN_284;
      committed_22 <= _GEN_310 | _GEN_285;
      committed_23 <= _GEN_311 | _GEN_286;
    end
    lastCycleRedirect_valid <= io_redirect_valid;
    lastLastCycleRedirect_valid <= lastCycleRedirect_valid;
    io_lqEmpty_REG <= validCount == 5'h0;
    validCountReg <= validCount;
    memStallAnyLoad <= io_noUopsIssued & (|validCountReg);
    io_perf_0_value_REG <= memStallAnyLoad;
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:82];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h53; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        allocated_0 = _RANDOM[7'h0][0];
        allocated_1 = _RANDOM[7'h0][1];
        allocated_2 = _RANDOM[7'h0][2];
        allocated_3 = _RANDOM[7'h0][3];
        allocated_4 = _RANDOM[7'h0][4];
        allocated_5 = _RANDOM[7'h0][5];
        allocated_6 = _RANDOM[7'h0][6];
        allocated_7 = _RANDOM[7'h0][7];
        allocated_8 = _RANDOM[7'h0][8];
        allocated_9 = _RANDOM[7'h0][9];
        allocated_10 = _RANDOM[7'h0][10];
        allocated_11 = _RANDOM[7'h0][11];
        allocated_12 = _RANDOM[7'h0][12];
        allocated_13 = _RANDOM[7'h0][13];
        allocated_14 = _RANDOM[7'h0][14];
        allocated_15 = _RANDOM[7'h0][15];
        allocated_16 = _RANDOM[7'h0][16];
        allocated_17 = _RANDOM[7'h0][17];
        allocated_18 = _RANDOM[7'h0][18];
        allocated_19 = _RANDOM[7'h0][19];
        allocated_20 = _RANDOM[7'h0][20];
        allocated_21 = _RANDOM[7'h0][21];
        allocated_22 = _RANDOM[7'h0][22];
        allocated_23 = _RANDOM[7'h0][23];
        robIdx_0_flag = _RANDOM[7'h0][24];
        robIdx_0_value = _RANDOM[7'h0][30:25];
        robIdx_1_flag = _RANDOM[7'h0][31];
        robIdx_1_value = _RANDOM[7'h1][5:0];
        robIdx_2_flag = _RANDOM[7'h1][6];
        robIdx_2_value = _RANDOM[7'h1][12:7];
        robIdx_3_flag = _RANDOM[7'h1][13];
        robIdx_3_value = _RANDOM[7'h1][19:14];
        robIdx_4_flag = _RANDOM[7'h1][20];
        robIdx_4_value = _RANDOM[7'h1][26:21];
        robIdx_5_flag = _RANDOM[7'h1][27];
        robIdx_5_value = {_RANDOM[7'h1][31:28], _RANDOM[7'h2][1:0]};
        robIdx_6_flag = _RANDOM[7'h2][2];
        robIdx_6_value = _RANDOM[7'h2][8:3];
        robIdx_7_flag = _RANDOM[7'h2][9];
        robIdx_7_value = _RANDOM[7'h2][15:10];
        robIdx_8_flag = _RANDOM[7'h2][16];
        robIdx_8_value = _RANDOM[7'h2][22:17];
        robIdx_9_flag = _RANDOM[7'h2][23];
        robIdx_9_value = _RANDOM[7'h2][29:24];
        robIdx_10_flag = _RANDOM[7'h2][30];
        robIdx_10_value = {_RANDOM[7'h2][31], _RANDOM[7'h3][4:0]};
        robIdx_11_flag = _RANDOM[7'h3][5];
        robIdx_11_value = _RANDOM[7'h3][11:6];
        robIdx_12_flag = _RANDOM[7'h3][12];
        robIdx_12_value = _RANDOM[7'h3][18:13];
        robIdx_13_flag = _RANDOM[7'h3][19];
        robIdx_13_value = _RANDOM[7'h3][25:20];
        robIdx_14_flag = _RANDOM[7'h3][26];
        robIdx_14_value = {_RANDOM[7'h3][31:27], _RANDOM[7'h4][0]};
        robIdx_15_flag = _RANDOM[7'h4][1];
        robIdx_15_value = _RANDOM[7'h4][7:2];
        robIdx_16_flag = _RANDOM[7'h4][8];
        robIdx_16_value = _RANDOM[7'h4][14:9];
        robIdx_17_flag = _RANDOM[7'h4][15];
        robIdx_17_value = _RANDOM[7'h4][21:16];
        robIdx_18_flag = _RANDOM[7'h4][22];
        robIdx_18_value = _RANDOM[7'h4][28:23];
        robIdx_19_flag = _RANDOM[7'h4][29];
        robIdx_19_value = {_RANDOM[7'h4][31:30], _RANDOM[7'h5][3:0]};
        robIdx_20_flag = _RANDOM[7'h5][4];
        robIdx_20_value = _RANDOM[7'h5][10:5];
        robIdx_21_flag = _RANDOM[7'h5][11];
        robIdx_21_value = _RANDOM[7'h5][17:12];
        robIdx_22_flag = _RANDOM[7'h5][18];
        robIdx_22_value = _RANDOM[7'h5][24:19];
        robIdx_23_flag = _RANDOM[7'h5][25];
        robIdx_23_value = _RANDOM[7'h5][31:26];
        uopIdx_0 = _RANDOM[7'h6][6:0];
        uopIdx_1 = _RANDOM[7'h6][13:7];
        uopIdx_2 = _RANDOM[7'h6][20:14];
        uopIdx_3 = _RANDOM[7'h6][27:21];
        uopIdx_4 = {_RANDOM[7'h6][31:28], _RANDOM[7'h7][2:0]};
        uopIdx_5 = _RANDOM[7'h7][9:3];
        uopIdx_6 = _RANDOM[7'h7][16:10];
        uopIdx_7 = _RANDOM[7'h7][23:17];
        uopIdx_8 = _RANDOM[7'h7][30:24];
        uopIdx_9 = {_RANDOM[7'h7][31], _RANDOM[7'h8][5:0]};
        uopIdx_10 = _RANDOM[7'h8][12:6];
        uopIdx_11 = _RANDOM[7'h8][19:13];
        uopIdx_12 = _RANDOM[7'h8][26:20];
        uopIdx_13 = {_RANDOM[7'h8][31:27], _RANDOM[7'h9][1:0]};
        uopIdx_14 = _RANDOM[7'h9][8:2];
        uopIdx_15 = _RANDOM[7'h9][15:9];
        uopIdx_16 = _RANDOM[7'h9][22:16];
        uopIdx_17 = _RANDOM[7'h9][29:23];
        uopIdx_18 = {_RANDOM[7'h9][31:30], _RANDOM[7'hA][4:0]};
        uopIdx_19 = _RANDOM[7'hA][11:5];
        uopIdx_20 = _RANDOM[7'hA][18:12];
        uopIdx_21 = _RANDOM[7'hA][25:19];
        uopIdx_22 = {_RANDOM[7'hA][31:26], _RANDOM[7'hB][0]};
        uopIdx_23 = _RANDOM[7'hB][7:1];
        isvec_0 = _RANDOM[7'hB][8];
        isvec_1 = _RANDOM[7'hB][9];
        isvec_2 = _RANDOM[7'hB][10];
        isvec_3 = _RANDOM[7'hB][11];
        isvec_4 = _RANDOM[7'hB][12];
        isvec_5 = _RANDOM[7'hB][13];
        isvec_6 = _RANDOM[7'hB][14];
        isvec_7 = _RANDOM[7'hB][15];
        isvec_8 = _RANDOM[7'hB][16];
        isvec_9 = _RANDOM[7'hB][17];
        isvec_10 = _RANDOM[7'hB][18];
        isvec_11 = _RANDOM[7'hB][19];
        isvec_12 = _RANDOM[7'hB][20];
        isvec_13 = _RANDOM[7'hB][21];
        isvec_14 = _RANDOM[7'hB][22];
        isvec_15 = _RANDOM[7'hB][23];
        isvec_16 = _RANDOM[7'hB][24];
        isvec_17 = _RANDOM[7'hB][25];
        isvec_18 = _RANDOM[7'hB][26];
        isvec_19 = _RANDOM[7'hB][27];
        isvec_20 = _RANDOM[7'hB][28];
        isvec_21 = _RANDOM[7'hB][29];
        isvec_22 = _RANDOM[7'hB][30];
        isvec_23 = _RANDOM[7'hB][31];
        committed_0 = _RANDOM[7'hC][0];
        committed_1 = _RANDOM[7'hC][1];
        committed_2 = _RANDOM[7'hC][2];
        committed_3 = _RANDOM[7'hC][3];
        committed_4 = _RANDOM[7'hC][4];
        committed_5 = _RANDOM[7'hC][5];
        committed_6 = _RANDOM[7'hC][6];
        committed_7 = _RANDOM[7'hC][7];
        committed_8 = _RANDOM[7'hC][8];
        committed_9 = _RANDOM[7'hC][9];
        committed_10 = _RANDOM[7'hC][10];
        committed_11 = _RANDOM[7'hC][11];
        committed_12 = _RANDOM[7'hC][12];
        committed_13 = _RANDOM[7'hC][13];
        committed_14 = _RANDOM[7'hC][14];
        committed_15 = _RANDOM[7'hC][15];
        committed_16 = _RANDOM[7'hC][16];
        committed_17 = _RANDOM[7'hC][17];
        committed_18 = _RANDOM[7'hC][18];
        committed_19 = _RANDOM[7'hC][19];
        committed_20 = _RANDOM[7'hC][20];
        committed_21 = _RANDOM[7'hC][21];
        committed_22 = _RANDOM[7'hC][22];
        committed_23 = _RANDOM[7'hC][23];
        enqPtrExt_0_flag = _RANDOM[7'h31][16];
        enqPtrExt_0_value = _RANDOM[7'h31][21:17];
        lastCycleRedirect_valid = _RANDOM[7'h32][20];
        lastLastCycleRedirect_valid = _RANDOM[7'h41][17];
        lastNeedCancel_r_0 = _RANDOM[7'h50][14];
        lastNeedCancel_r_1 = _RANDOM[7'h50][15];
        lastNeedCancel_r_2 = _RANDOM[7'h50][16];
        lastNeedCancel_r_3 = _RANDOM[7'h50][17];
        lastNeedCancel_r_4 = _RANDOM[7'h50][18];
        lastNeedCancel_r_5 = _RANDOM[7'h50][19];
        lastNeedCancel_r_6 = _RANDOM[7'h50][20];
        lastNeedCancel_r_7 = _RANDOM[7'h50][21];
        lastNeedCancel_r_8 = _RANDOM[7'h50][22];
        lastNeedCancel_r_9 = _RANDOM[7'h50][23];
        lastNeedCancel_r_10 = _RANDOM[7'h50][24];
        lastNeedCancel_r_11 = _RANDOM[7'h50][25];
        lastNeedCancel_r_12 = _RANDOM[7'h50][26];
        lastNeedCancel_r_13 = _RANDOM[7'h50][27];
        lastNeedCancel_r_14 = _RANDOM[7'h50][28];
        lastNeedCancel_r_15 = _RANDOM[7'h50][29];
        lastNeedCancel_r_16 = _RANDOM[7'h50][30];
        lastNeedCancel_r_17 = _RANDOM[7'h50][31];
        lastNeedCancel_r_18 = _RANDOM[7'h51][0];
        lastNeedCancel_r_19 = _RANDOM[7'h51][1];
        lastNeedCancel_r_20 = _RANDOM[7'h51][2];
        lastNeedCancel_r_21 = _RANDOM[7'h51][3];
        lastNeedCancel_r_22 = _RANDOM[7'h51][4];
        lastNeedCancel_r_23 = _RANDOM[7'h51][5];
        lastEnqCancel_next_r = _RANDOM[7'h51][13:6];
        redirectCancelCount = _RANDOM[7'h51][21:14];
        lastCommitCount_next_r = _RANDOM[7'h51][25:22];
        deqPtr_r_flag = _RANDOM[7'h51][26];
        deqPtr_r_value = _RANDOM[7'h51][31:27];
        io_lqDeq_next_r = _RANDOM[7'h52][3:0];
        io_lqEmpty_REG = _RANDOM[7'h52][4];
        validCountReg = _RANDOM[7'h52][9:5];
        memStallAnyLoad = _RANDOM[7'h52][10];
        io_perf_0_value_REG = _RANDOM[7'h52][11];
        io_perf_0_value_REG_1 = _RANDOM[7'h52][12];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        allocated_0 = 1'h0;
        allocated_1 = 1'h0;
        allocated_2 = 1'h0;
        allocated_3 = 1'h0;
        allocated_4 = 1'h0;
        allocated_5 = 1'h0;
        allocated_6 = 1'h0;
        allocated_7 = 1'h0;
        allocated_8 = 1'h0;
        allocated_9 = 1'h0;
        allocated_10 = 1'h0;
        allocated_11 = 1'h0;
        allocated_12 = 1'h0;
        allocated_13 = 1'h0;
        allocated_14 = 1'h0;
        allocated_15 = 1'h0;
        allocated_16 = 1'h0;
        allocated_17 = 1'h0;
        allocated_18 = 1'h0;
        allocated_19 = 1'h0;
        allocated_20 = 1'h0;
        allocated_21 = 1'h0;
        allocated_22 = 1'h0;
        allocated_23 = 1'h0;
        isvec_0 = 1'h0;
        isvec_1 = 1'h0;
        isvec_2 = 1'h0;
        isvec_3 = 1'h0;
        isvec_4 = 1'h0;
        isvec_5 = 1'h0;
        isvec_6 = 1'h0;
        isvec_7 = 1'h0;
        isvec_8 = 1'h0;
        isvec_9 = 1'h0;
        isvec_10 = 1'h0;
        isvec_11 = 1'h0;
        isvec_12 = 1'h0;
        isvec_13 = 1'h0;
        isvec_14 = 1'h0;
        isvec_15 = 1'h0;
        isvec_16 = 1'h0;
        isvec_17 = 1'h0;
        isvec_18 = 1'h0;
        isvec_19 = 1'h0;
        isvec_20 = 1'h0;
        isvec_21 = 1'h0;
        isvec_22 = 1'h0;
        isvec_23 = 1'h0;
        enqPtrExt_0_flag = 1'h0;
        enqPtrExt_0_value = 5'h0;
        lastNeedCancel_r_0 = 1'h0;
        lastNeedCancel_r_1 = 1'h0;
        lastNeedCancel_r_2 = 1'h0;
        lastNeedCancel_r_3 = 1'h0;
        lastNeedCancel_r_4 = 1'h0;
        lastNeedCancel_r_5 = 1'h0;
        lastNeedCancel_r_6 = 1'h0;
        lastNeedCancel_r_7 = 1'h0;
        lastNeedCancel_r_8 = 1'h0;
        lastNeedCancel_r_9 = 1'h0;
        lastNeedCancel_r_10 = 1'h0;
        lastNeedCancel_r_11 = 1'h0;
        lastNeedCancel_r_12 = 1'h0;
        lastNeedCancel_r_13 = 1'h0;
        lastNeedCancel_r_14 = 1'h0;
        lastNeedCancel_r_15 = 1'h0;
        lastNeedCancel_r_16 = 1'h0;
        lastNeedCancel_r_17 = 1'h0;
        lastNeedCancel_r_18 = 1'h0;
        lastNeedCancel_r_19 = 1'h0;
        lastNeedCancel_r_20 = 1'h0;
        lastNeedCancel_r_21 = 1'h0;
        lastNeedCancel_r_22 = 1'h0;
        lastNeedCancel_r_23 = 1'h0;
        lastEnqCancel_next_r = 8'h0;
        redirectCancelCount = 8'h0;
        lastCommitCount_next_r = 4'h0;
        deqPtr_r_flag = 1'h0;
        deqPtr_r_value = 5'h0;
        io_lqDeq_next_r = 4'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_ldWbPtr_flag = deqPtr_r_flag;
  assign io_ldWbPtr_value = deqPtr_r_value;
  assign io_lqEmpty = io_lqEmpty_REG;
  assign io_lqDeq = io_lqDeq_next_r;
  assign io_lqCancelCnt = redirectCancelCount[4:0];
  assign io_perf_0_value = {5'h0, io_perf_0_value_REG_1};
endmodule

