$date
	Sat Oct 22 19:43:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#429892
b11000 !
1"
#429894
b11000 &
b11000 %
1$
#429895
0"
#429898
b1100 &
b1100 %
#429902
b110 &
b110 %
#429906
b11 &
b11 %
#429910
b1010 &
b1010 %
#429914
b101 &
b101 %
#429918
b10000 &
b10000 %
#429922
b1000 &
b1000 %
#429926
b100 &
b100 %
#429930
b10 &
b10 %
#429934
b1 &
1#
b1 %
#429938
b0 &
b0 %
0#
0$
#1459003
b11100 !
1"
#1459006
b11100 &
b11100 %
1$
#1459007
0"
#1459010
b1110 &
b1110 %
#1459014
b111 &
b111 %
#1459018
b10110 &
b10110 %
#1459022
b1011 &
b1011 %
#1459026
b100010 &
b100010 %
#1459030
b10001 &
b10001 %
#1459034
b110100 &
b110100 %
#1459038
b11010 &
b11010 %
#1459042
b1101 &
b1101 %
#1459046
b101000 &
b101000 %
#1459050
b10100 &
b10100 %
#1459054
b1010 &
b1010 %
#1459058
b101 &
b101 %
#1459062
b10000 &
b10000 %
#1459066
b1000 &
b1000 %
#1459070
b100 &
b100 %
#1459074
b10 &
b10 %
#1459078
b1 &
1#
b1 %
#1459082
b0 &
b0 %
0#
0$
#2418941
b1000 !
1"
#2418942
b1000 &
b1000 %
1$
#2418943
0"
#2418946
b100 &
b100 %
#2418950
b10 &
b10 %
#2418954
b1 &
b1 %
1#
#2418958
b0 &
0#
b0 %
0$
#4500012
