<!-- HTML header for doxygen 1.8.20-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Digital Power Starter Kit 3 Firmware: dpsk_boost_vmc.X/sources/common/p33c_pral/p33c_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="mchp.css" rel="stylesheet" type="text/css"/>
<link href="mchp_theme.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea" style="background-color: #000000;">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 36px;">
  <td id="projectlogo" style="padding-left: 0.2em; vertical-align: middle;"><img alt="Logo" src="microchip-docs.png"/></td>
  <td id="projectalign" style="padding-left: 0.0em;">
   <div id="projectname" style="color: white; font-size:16px;">Digital Power Starter Kit 3 Firmware
   </div>
   <div id="projectbrief" style="color: grey; font-size:12px;">dsPIC33C Boost Converter Voltage Mode Control Example</div>
  </td>
   <td style="padding-top: 10px; height: 20px; vertical-align: top;">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('a00059_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">p33c_dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* Microchip Technology Inc. and its subsidiaries.  You may use this software </span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * and any derivatives exclusively with Microchip products. </span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;.  NO WARRANTIES, WHETHER </span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED </span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A </span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * PARTICULAR PURPOSE, OR ITS INTERACTION WITH MICROCHIP PRODUCTS, COMBINATION </span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * WITH ANY OTHER PRODUCTS, OR USE IN ANY APPLICATION. </span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE.  TO THE </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * FULLEST EXTENT ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL CLAIMS </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF </span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * MICROCHIP PROVIDES THIS SOFTWARE CONDITIONALLY UPON YOUR ACCEPTANCE OF THESE </span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * TERMS. </span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/**************************************************************************************************</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * @file p33c_dma.h</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * @see  p33c_dma.c</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * @brief Generic DIrect Memory Access Driver Module (header file)</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * @details</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * This additional header file contains defines for all required bit-settings of all related </span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * special function registers of a peripheral module and/or instance. </span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * This file is an additional header file on top of the generic device header file.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *************************************************************************************************/</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// This is a guard condition so that contents of this file are not included</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// more than once.  </span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#ifndef P33C_DMA_SFR_ABSTRACTION_H</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define P33C_DMA_SFR_ABSTRACTION_H</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// Include standard header files</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;xc.h&gt;</span> <span class="comment">// include processor files - each processor file is guarded.  </span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span> <span class="comment">// include standard integer data types</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span> <span class="comment">// include standard boolean data types</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;stddef.h&gt;</span> <span class="comment">// include standard definition data types</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// GENERIC PDM DMA MODULE SPECIAL FUNCTION REGISTER SET</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifndef P33C_DMA_MODULE_s</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/***********************************************************************************</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * @ingroup lib-layer-pral-properties-public-dma</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * @struct P33C_DMA_MODULE_s</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * @brief Abstracted set of Special Function Registers of the Direct Memory Access module </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * @details</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * This structure defines an abstracted set of Special Function Registers of </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * Direct Memory Access peripheral module base registers. Users can use this </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * abstracted set of registers to capture register settings from or write  </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * generic register settings to these peripheral base registers.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> **********************************************************************************/</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="a01049.html">   60</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="a01049.html">P33C_DMA_MODULE_s</a> {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <span class="keyword">union </span>{</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="a01049.html#a1d4c1b555d06f0c755f92c4eca5973b6">   62</a></span>&#160;            <span class="keyword">volatile</span> <span class="keyword">struct </span>tagDMACONBITS <a class="code" href="a01049.html#a1d4c1b555d06f0c755f92c4eca5973b6">bits</a>; <span class="comment">// Register bit-field</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="a01049.html#a3f0c55f449560b03ce0ac43270c26600">   63</a></span>&#160;            <span class="keyword">volatile</span> uint16_t <a class="code" href="a01049.html#a3f0c55f449560b03ce0ac43270c26600">value</a>; <span class="comment">// 16-bit wide register value</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        } <a class="code" href="a01049.html#a26f07721b57994fdce962876bd82da17">DmaCon</a>;    <span class="comment">// DMACON: DMA Engine Control Register</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <span class="keyword">union </span>{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;            <span class="keyword">struct </span>{</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="a01049.html#aeffec70c8141bd201cf3efb3f2435b37">   67</a></span>&#160;                uint16_t <a class="code" href="a01049.html#aeffec70c8141bd201cf3efb3f2435b37">DBUF</a> : 16; <span class="comment">// Register bit-field</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;            } <a class="code" href="a01049.html#a1d4c1b555d06f0c755f92c4eca5973b6">bits</a>; <span class="comment">// Register bit-field</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="a01049.html#a900b69af7d674b8db3bceae754b4955a">   69</a></span>&#160;            uint16_t <a class="code" href="a01049.html#a900b69af7d674b8db3bceae754b4955a">value</a>; <span class="comment">// 16-bit wide register value</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        } <a class="code" href="a01049.html#a8d1f7cb8a2de66c80200461fc8783c6d">DmaBuf</a>;    <span class="comment">// DMABUF: DMA Data Buffer Register</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <span class="keyword">union </span>{</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            <span class="keyword">struct </span>{</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="a01049.html#a5c1003324b61146211a6077ef43c15cc">   73</a></span>&#160;                uint16_t <a class="code" href="a01049.html#a5c1003324b61146211a6077ef43c15cc">LADDR</a> : 16; <span class="comment">// Register bit-field</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;            } <a class="code" href="a01049.html#a1d4c1b555d06f0c755f92c4eca5973b6">bits</a>; <span class="comment">// Register bit-field</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;            uint16_t <a class="code" href="a01049.html#a3f0c55f449560b03ce0ac43270c26600">value</a>; <span class="comment">// 16-bit wide register value</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        } <a class="code" href="a01049.html#a2c80d0796b9bfedf381b4de6de0ff53e">DmaL</a>;    <span class="comment">// DMAL: DMA Low Address Limit Register</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <span class="keyword">union </span>{</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;            <span class="keyword">struct </span>{</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a01049.html#aa5a27bd683b4ef5a584a45f759c2616d">   79</a></span>&#160;                uint16_t <a class="code" href="a01049.html#aa5a27bd683b4ef5a584a45f759c2616d">HADDR</a> : 16; <span class="comment">// Register bit-field</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;            } <a class="code" href="a01049.html#a1d4c1b555d06f0c755f92c4eca5973b6">bits</a>; <span class="comment">// Register bit-field</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            uint16_t <a class="code" href="a01049.html#a3f0c55f449560b03ce0ac43270c26600">value</a>; <span class="comment">// 16-bit wide register value</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        } <a class="code" href="a01049.html#a0bda5fdfd608bc4a526b0dae4b73b92d">DmaH</a>;    <span class="comment">// DMAH: DMA High Address Limit Register</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    } __attribute__((packed));</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="a01049.html">P33C_DMA_MODULE_s</a> <a class="code" href="a01049.html">P33C_DMA_MODULE_t</a>; <span class="comment">// DMA MODULE REGISTER SET</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    </div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*********************************************************************************</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * @fn      volatile struct P33C_DMA_MODULE_s* p33c_DmaModule_GetHandle(void)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> * @ingroup lib-layer-pral-functions-public-dma</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * @brief   Gets pointer to DMA Module SFR set</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> * @param   void</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * @return  struct P33C_DMA_MODULE_s Pointer to DMA module special function register set object </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> *  </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * @details</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> *      This function returns the pointer to a DMA module register set in</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> *    Special Function Register memory space. This pointer can be used to </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> *    directly write to/read from the Special Function Registers of the </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> *    DMA peripheral module configuration.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> *********************************************************************************/</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">    #define p33c_DmaModule_GetHandle() (struct P33C_DMA_MODULE_s*)&amp;DMACON</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#endif // end of P33C_DMA_MODULE_s</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// GENERIC DMA INSTANCE SPECIAL FUNCTION REGISTER SET</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#ifndef P33C_DMA_INSTANCE_s</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/***********************************************************************************</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * @ingroup lib-layer-pral-properties-public-dma</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * @struct P33C_DMA_INSTANCE_s</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * @brief Abstracted set of Special Function Registers of a Direct MEmory Access peripheral instance</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * @details</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * This structure defines an abstracted set of Special Function Registers of</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * Direct Memory Access peripheral instance registers. It provides an </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * abstracted set of registers to capture register settings from or write   </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> * generic register settings to this peripheral instance.</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> **********************************************************************************/</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="a01109.html">  118</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="a01109.html">P33C_DMA_INSTANCE_s</a>{</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keyword">union </span>{</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a01109.html#acb41a77f05a4130e9470400844e720b9">  120</a></span>&#160;            <span class="keyword">volatile</span> <span class="keyword">struct </span>tagDMACH0BITS <a class="code" href="a01109.html#acb41a77f05a4130e9470400844e720b9">bits</a>; <span class="comment">// Register bit-field</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="a01109.html#a3f0c55f449560b03ce0ac43270c26600">  121</a></span>&#160;            <span class="keyword">volatile</span> uint16_t <a class="code" href="a01109.html#a3f0c55f449560b03ce0ac43270c26600">value</a>; <span class="comment">// 16-bit wide register value</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        } <a class="code" href="a01109.html#a1806adf72b60cfac3171235c072a0f11">DMACHx</a>; <span class="comment">// DMACHx: DMA Channel x Control Register</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <span class="keyword">union </span>{</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="a01109.html#abee166842c91ca70e8ee655b7e4b9863">  124</a></span>&#160;            <span class="keyword">volatile</span> <span class="keyword">struct </span>tagDMAINT0BITS <a class="code" href="a01109.html#acb41a77f05a4130e9470400844e720b9">bits</a>; <span class="comment">// Register bit-field</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            <span class="keyword">volatile</span> uint16_t <a class="code" href="a01109.html#a3f0c55f449560b03ce0ac43270c26600">value</a>; <span class="comment">// 16-bit wide register value</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        } <a class="code" href="a01109.html#a2c8984c52a076032b85bb6acd037c81e">DMAINTx</a>; <span class="comment">// DMAINTn: DMA Channel n Interrupt Control Register</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        <span class="keyword">union </span>{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;            <span class="keyword">struct </span>{</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a01109.html#aaa6007a1ac0c942e23a6c708eb6218c8">  129</a></span>&#160;                uint16_t <a class="code" href="a01109.html#aaa6007a1ac0c942e23a6c708eb6218c8">SADDR</a> : 16; <span class="comment">// Register bit-field</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            } <a class="code" href="a01109.html#acb41a77f05a4130e9470400844e720b9">bits</a>; <span class="comment">// Register bit-field</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a01109.html#a900b69af7d674b8db3bceae754b4955a">  131</a></span>&#160;            uint16_t <a class="code" href="a01109.html#a900b69af7d674b8db3bceae754b4955a">value</a>; <span class="comment">// 16-bit wide register value</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        } <a class="code" href="a01109.html#a1f5af44e8c633d582a351c27a25e291a">DMASRCx</a>; <span class="comment">// DMASRCx: DMA Channel x Source Address Register</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <span class="keyword">union </span>{</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            <span class="keyword">struct </span>{</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a01109.html#a0cecc15e31d22c69134f8b17e3a0f00a">  135</a></span>&#160;                uint16_t <a class="code" href="a01109.html#a0cecc15e31d22c69134f8b17e3a0f00a">DADDR</a> : 16; <span class="comment">// Register bit-field</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            } <a class="code" href="a01109.html#acb41a77f05a4130e9470400844e720b9">bits</a>; <span class="comment">// Register bit-field</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            uint16_t <a class="code" href="a01109.html#a3f0c55f449560b03ce0ac43270c26600">value</a>; <span class="comment">// 16-bit wide register value</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        } <a class="code" href="a01109.html#a66b930f3a513272df059f1355dd47610">DMADSTx</a>; <span class="comment">// DDMADSTx: DMA Channel x Destination Address Register</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <span class="keyword">union </span>{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            <span class="keyword">struct </span>{</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a01109.html#a5da6836d041695f5e635fd7d6533a710">  141</a></span>&#160;                uint16_t <a class="code" href="a01109.html#a5da6836d041695f5e635fd7d6533a710">CNT</a> : 16; <span class="comment">// Register bit-field</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;            } <a class="code" href="a01109.html#acb41a77f05a4130e9470400844e720b9">bits</a>; <span class="comment">// Register bit-field</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            uint16_t <a class="code" href="a01109.html#a3f0c55f449560b03ce0ac43270c26600">value</a>; <span class="comment">// 16-bit wide register value</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        } <a class="code" href="a01109.html#a19a2ad070476e12402ef656ae6fc5e16">DMACNTx</a>; <span class="comment">// DMACNTn: DMA Channel n Count Register</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    } __attribute__((packed));</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="a01109.html">P33C_DMA_INSTANCE_s</a> <a class="code" href="a01109.html">P33C_DMA_INSTANCE_t</a>; <span class="comment">// DMA INSTANCE REGISTER SET</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/*********************************************************************************</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> * @ingroup lib-layer-pral-properties-public-dma</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> * @def     P33C_DMA_COUNT</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> * @brief   Derives the number of available DMA channel instances</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> * @details</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * This macro derives the number of available DMA channel instances. </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * This value is required to verify and limit user access to available </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> * instances only.</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> **********************************************************************************/</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#if defined (DMACH7)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">    #define P33C_DMA_COUNT   8</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#elif defined (DMACH6)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">    #define P33C_DMA_COUNT   7</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#elif defined (DMACH5)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">    #define P33C_DMA_COUNT   6</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#elif defined (DMACH4)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">    #define P33C_DMA_COUNT   5</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#elif defined (DMACH3)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">    #define P33C_DMA_COUNT   4</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#elif defined (DMACH2)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">    #define P33C_DMA_COUNT   3</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#elif defined (DMACH1)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">    #define P33C_DMA_COUNT   2</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">    #pragma message &quot;selected device has no supported DMA channels&quot;</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    </div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/*********************************************************************************</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * @ingroup lib-layer-pral-properties-public-dma</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> * @def     P33C_DMA_SFR_OFFSET</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> * @brief   Derives the address offset between two peripheral instances</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> * @details</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * This macro derives the address offset between two peripheral instances. </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> * Users can use this address offset to derive the start address to/from which</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> * the register set should be written or read.</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> **********************************************************************************/</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#ifndef P33C_DMA_SFR_OFFSET</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">  #define P33C_DMA_SFR_OFFSET  ((volatile uint16_t)&amp;DMACH1 - (volatile uint16_t)&amp;DMACH0)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#endif </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/*********************************************************************************</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> * @ingroup lib-layer-pral-properties-public-dma</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> * @def     P33C_DACL_DEFAULT</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> * @brief   Derives the address offset between two peripheral instances</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> * @details</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> *   This macro derives the minimum memory address of the total memory range </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> *   addressable by the DMA peripheral instances. Users can use this address </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> *   to restore the default memory range addressable by the DMA peripheral.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> **********************************************************************************/</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define P33C_DACL_DEFAULT   0x0000  // Default DMA address range minimum address</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/*********************************************************************************</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> * @ingroup lib-layer-pral-properties-public-dma</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> * @def     P33C_DACH_DEFAULT</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> * @brief   Derives the maximum address of the DMA addressable range</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> * @details</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> *   This macro derives the maximum memory address of the total memory range </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> *   addressable by the DMA peripheral instances. Users can use this address </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> *   to restore the default memory range addressable by the DMA peripheral.</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> **********************************************************************************/</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define P33C_DACH_DEFAULT   0x4FFF  // Default DMA address range maximum address</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/*********************************************************************************</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> * @fn      volatile struct P33C_DMA_MODULE_s* p33c_DmaModule_GetHandle(void)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> * @ingroup lib-layer-pral-functions-public-dma</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> * @brief   Gets pointer to DMA Module SFR set</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> * @param   void</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> * @return  struct P33C_DMA_MODULE_s Pointer to DMA module special function register set object </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> *  </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> * @details</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> *      This function returns the pointer to a DMA module register set in</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> *    Special Function Register memory space. This pointer can be used to </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> *    directly write to/read from the Special Function Registers of the </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> *    DMA peripheral module configuration.</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> *********************************************************************************/</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t* p33c_DmaChannel_Handles[];</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">    #define p33c_DmaInstance_GetHandle(x) (struct P33C_DMA_INSTANCE_s*)p33c_DmaChannel_Handles[(x)]</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    </div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#endif // end of P33C_DMA_INSTANCE_s</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define DMATRG_INT0         0x00    // External Interrupt 0</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define DMATRG_SCCP1        0x01    // SCCP1 Interrupt</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define DMATRG_SPI1_RX      0x02    // SPI1 Receiver</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define DMATRG_SPI1_TX      0x03    // SPI1 Transmitter</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define DMATRG_UART1_RX     0x04    // UART1 Receiver</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define DMATRG_UART1_TX     0x05    // UART1 Transmitter</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define DMATRG_ECC_BERR     0x06    // ECC Single Bit Error</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define DMATRG_NVM_WRITE    0x07    // NVM Write Complete</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define DMATRG_INT1         0x08    // External Interrupt 1</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define DMATRG_SI2C1        0x09    // I2C1 Device Event</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define DMATRG_MI2C1        0x0A    // I2C1 Host Event</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define DMATRG_INT2         0x0B    // External Interrupt 2</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define DMATRG_SCCP2        0x0C    // SCCP2 Interrupt</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define DMATRG_INT3         0x0D    // External Interrupt 3</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define DMATRG_UART2_RX     0x0E    // UART2 Receiver</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define DMATRG_UART2_TX     0x0F    // UART2 Transmitter</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define DMATRG_SPI2_RX      0x10    // SPI2 Receiver</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define DMATRG_SPI2_TX      0x11    // SPI2 Transmitter</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define DMATRG_SCCP3        0x12    // SCCP3 Interrupt</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define DMATRG_SI2C2        0x13    // I2C2 Device Event</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define DMATRG_MI2C2        0x14    // I2C2 Host Event</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define DMATRG_SCCP4        0x15    // SCCP4 Interrupt</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define DMATRG_SCCP5        0x16    // SCCP5 Interrupt</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define DMATRG_SCCP6        0x17    // SCCP6 Interrupt</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define DMATRG_CRC          0x18    // CRC Generator Interrupt</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define DMATRG_PWM_EVTA     0x19    // PWM Event A</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define DMATRG_PWM_EVTB     0x1B    // PWM Event B</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define DMATRG_PG1EVT       0x1C    // PWM Generator 1</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define DMATRG_PG2EVT       0x1D    // PWM Generator 2</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define DMATRG_PG3EVT       0x1E    // PWM Generator 3</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define DMATRG_PG4EVT       0x1F    // PWM Generator 4</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define DMATRG_PG5EVT       0x20    // PWM Generator 5</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define DMATRG_PG6EVT       0x21    // PWM Generator 6</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define DMATRG_PG7EVT       0x22    // PWM Generator 7</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define DMATRG_PG8EVT       0x23    // PWM Generator 8</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define DMATRG_PWM_EVTC     0x24    // PWM Event C</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define DMATRG_SENT1        0x25    // SENT1 TX/RX</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define DMATRG_SENT2        0x26    // SENT2 TX/RX</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define DMATRG_ADC_DONE     0x27    // ADC1 Group Convert Done</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define DMATRG_AN0_DONE     0x28    // ADC Done AN0</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define DMATRG_AN1_DONE     0x29    // ADC Done AN1</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define DMATRG_AN2_DONE     0x2A    // ADC Done AN2</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define DMATRG_AN3_DONE     0x2B    // ADC Done AN3</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define DMATRG_AN4_DONE     0x2C    // ADC Done AN4</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define DMATRG_AN5_DONE     0x2D    // ADC Done AN5</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define DMATRG_AN6_DONE     0x2E    // ADC Done AN6</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define DMATRG_AN7_DONE     0x2F    // ADC Done AN7</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define DMATRG_AN8_DONE     0x30    // ADC Done AN8</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define DMATRG_AN9_DONE     0x31    // ADC Done AN9</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define DMATRG_AN10_DONE    0x32    // ADC Done AN10</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define DMATRG_AN11_DONE    0x33    // ADC Done AN11</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define DMATRG_AN12_DONE    0x34    // ADC Done AN12</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define DMATRG_AN13_DONE    0x35    // ADC Done AN13</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define DMATRG_AN14_DONE    0x36    // ADC Done AN14</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define DMATRG_AN15_DONE    0x37    // ADC Done AN15</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define DMATRG_AN16_DONE    0x38    // ADC Done AN16</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define DMATRG_AN17_DONE    0x39    // ADC Done AN17</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define DMATRG_AN18_DONE    0x3A    // ADC Done AN18</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define DMATRG_AN19_DONE    0x3B    // ADC Done AN19</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define DMATRG_AN20_DONE    0x3C    // ADC Done AN20</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define DMATRG_AN21_DONE    0x3D    // ADC Done AN21</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define DMATRG_AN22_DONE    0x3E    // ADC Done AN22</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define DMATRG_AN23_DONE    0x3F    // ADC Done AN23</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define DMATRG_AD1FLTR1     0x40    // Oversample Filter 1</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define DMATRG_AD1FLTR2     0x41    // Oversample Filter 2</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define DMATRG_AD1FLTR3     0x42    // Oversample Filter 3</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define DMATRG_AD1FLTR4     0x43    // Oversample Filter 4</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define DMATRG_CLC1         0x44    // CPC1 Positive Edge Interrupt</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define DMATRG_CLC2         0x45    // CPC2 Positive Edge Interrupt</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define DMATRG_SPI1_FLT     0x46    // SPI1 Fault Interrupt</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define DMATRG_SPI2_FLT     0x47    // SPI2 Fault Interrupt</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define DMATRG_PWM_EVTD     0x57    // PWM Event D</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define DMATRG_PWM_EVTE     0x58    // PWM Event E</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define DMATRG_PWM_EVTF     0x59    // PWM Event F</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define DMATRG_SCCP7        0x5C    // SCCP7 Interrupt</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define DMATRG_SCCP8        0x5D    // SCCP8 Interrupt</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define DMATRG_CLC3         0x60    // CPC1 Positive Edge Interrupt</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define DMATRG_CLC4         0x61    // CPC2 Positive Edge Interrupt</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define DMATRG_SPI3_RX      0x62    // SPI3 Receiver</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define DMATRG_SPI3_TX      0x63    // SPI3 Transmitter</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define DMATRG_SI2C3        0x64    // I2C3 Device Event</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define DMATRG_MI2C3        0x65    // I2C3 Host Event</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define DMATRG_SPI3_FLT     0x66    // SPI3 Fault Interrupt</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define DMATRG_MCCP9        0x67    // MCCP9 Interrupt</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define DMATRG_UART3_RX     0x68    // UART3 Receiver</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define DMATRG_UART3_TX     0x69    // UART3 Transmitter</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define DMATRG_AN24_DONE    0x6A    // ADC Done AN24</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define DMATRG_AN25_DONE    0x6B    // ADC Done AN25</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define DMATRG_PMP_EVT      0x6C    // PMP Event</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define DMATRG_PMP_ERR      0x6D    // PMP Error Event</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    </div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/* ********************************************************************************************* * </span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> * API FUNCTION PROTOTYPES</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> * ********************************************************************************************* */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t p33c_DmaModule_Dispose(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="a01049.html">P33C_DMA_MODULE_s</a> p33c_DmaModule_ConfigRead(void);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t p33c_DmaModule_ConfigWrite(</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                    <span class="keyword">volatile</span> <span class="keyword">struct</span> <a class="code" href="a01049.html">P33C_DMA_MODULE_s</a> dmaConfig</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                );</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t p33c_DmaInstance_Dispose(<span class="keyword">volatile</span> uint16_t dmaInstance);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="a01109.html">P33C_DMA_INSTANCE_s</a> p33c_DmaInstance_ConfigRead(volatile uint16_t dmaInstance);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t p33c_DmaInstance_ConfigWrite(</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                    <span class="keyword">volatile</span> uint16_t dmaInstance,</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                    <span class="keyword">volatile</span> <span class="keyword">struct</span> <a class="code" href="a01109.html">P33C_DMA_INSTANCE_s</a> dmaConfig</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                );</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* ********************************************************************************************* * </span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> * DMA INSTANCE CONFIGURATION TEMPLATES</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> * ********************************************************************************************* */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="a01049.html">P33C_DMA_MODULE_s</a> dmaModuleConfigClear;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="a01109.html">P33C_DMA_INSTANCE_s</a> dmaInstanceConfigClear;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* P33C_DMA_SFR_ABSTRACTION_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">// end of file</span></div><div class="ttc" id="a01049_html_aeffec70c8141bd201cf3efb3f2435b37"><div class="ttname"><a href="a01049.html#aeffec70c8141bd201cf3efb3f2435b37">P33C_DMA_MODULE_s::DBUF</a></div><div class="ttdeci">uint16_t DBUF</div><div class="ttdef"><b>Definition:</b> <a href="a00059_source.html#l00067">p33c_dma.h:67</a></div></div>
<div class="ttc" id="a01049_html_a5c1003324b61146211a6077ef43c15cc"><div class="ttname"><a href="a01049.html#a5c1003324b61146211a6077ef43c15cc">P33C_DMA_MODULE_s::LADDR</a></div><div class="ttdeci">uint16_t LADDR</div><div class="ttdef"><b>Definition:</b> <a href="a00059_source.html#l00073">p33c_dma.h:73</a></div></div>
<div class="ttc" id="a01109_html_aaa6007a1ac0c942e23a6c708eb6218c8"><div class="ttname"><a href="a01109.html#aaa6007a1ac0c942e23a6c708eb6218c8">P33C_DMA_INSTANCE_s::SADDR</a></div><div class="ttdeci">uint16_t SADDR</div><div class="ttdef"><b>Definition:</b> <a href="a00059_source.html#l00129">p33c_dma.h:129</a></div></div>
<div class="ttc" id="a01109_html_a1806adf72b60cfac3171235c072a0f11"><div class="ttname"><a href="a01109.html#a1806adf72b60cfac3171235c072a0f11">P33C_DMA_INSTANCE_s::DMACHx</a></div><div class="ttdeci">union P33C_DMA_INSTANCE_s::@106 DMACHx</div></div>
<div class="ttc" id="a01049_html_a8d1f7cb8a2de66c80200461fc8783c6d"><div class="ttname"><a href="a01049.html#a8d1f7cb8a2de66c80200461fc8783c6d">P33C_DMA_MODULE_s::DmaBuf</a></div><div class="ttdeci">union P33C_DMA_MODULE_s::@93 DmaBuf</div></div>
<div class="ttc" id="a01109_html_a0cecc15e31d22c69134f8b17e3a0f00a"><div class="ttname"><a href="a01109.html#a0cecc15e31d22c69134f8b17e3a0f00a">P33C_DMA_INSTANCE_s::DADDR</a></div><div class="ttdeci">uint16_t DADDR</div><div class="ttdef"><b>Definition:</b> <a href="a00059_source.html#l00135">p33c_dma.h:135</a></div></div>
<div class="ttc" id="a01109_html_a2c8984c52a076032b85bb6acd037c81e"><div class="ttname"><a href="a01109.html#a2c8984c52a076032b85bb6acd037c81e">P33C_DMA_INSTANCE_s::DMAINTx</a></div><div class="ttdeci">union P33C_DMA_INSTANCE_s::@107 DMAINTx</div></div>
<div class="ttc" id="a01049_html_a900b69af7d674b8db3bceae754b4955a"><div class="ttname"><a href="a01049.html#a900b69af7d674b8db3bceae754b4955a">P33C_DMA_MODULE_s::value</a></div><div class="ttdeci">uint16_t value</div><div class="ttdef"><b>Definition:</b> <a href="a00059_source.html#l00069">p33c_dma.h:69</a></div></div>
<div class="ttc" id="a01109_html_a5da6836d041695f5e635fd7d6533a710"><div class="ttname"><a href="a01109.html#a5da6836d041695f5e635fd7d6533a710">P33C_DMA_INSTANCE_s::CNT</a></div><div class="ttdeci">uint16_t CNT</div><div class="ttdef"><b>Definition:</b> <a href="a00059_source.html#l00141">p33c_dma.h:141</a></div></div>
<div class="ttc" id="a01109_html"><div class="ttname"><a href="a01109.html">P33C_DMA_INSTANCE_s</a></div><div class="ttdef"><b>Definition:</b> <a href="a00059_source.html#l00118">p33c_dma.h:118</a></div></div>
<div class="ttc" id="a01049_html_a3f0c55f449560b03ce0ac43270c26600"><div class="ttname"><a href="a01049.html#a3f0c55f449560b03ce0ac43270c26600">P33C_DMA_MODULE_s::value</a></div><div class="ttdeci">volatile uint16_t value</div><div class="ttdef"><b>Definition:</b> <a href="a00059_source.html#l00063">p33c_dma.h:63</a></div></div>
<div class="ttc" id="a01049_html_a26f07721b57994fdce962876bd82da17"><div class="ttname"><a href="a01049.html#a26f07721b57994fdce962876bd82da17">P33C_DMA_MODULE_s::DmaCon</a></div><div class="ttdeci">union P33C_DMA_MODULE_s::@92 DmaCon</div></div>
<div class="ttc" id="a01109_html_a900b69af7d674b8db3bceae754b4955a"><div class="ttname"><a href="a01109.html#a900b69af7d674b8db3bceae754b4955a">P33C_DMA_INSTANCE_s::value</a></div><div class="ttdeci">uint16_t value</div><div class="ttdef"><b>Definition:</b> <a href="a00059_source.html#l00131">p33c_dma.h:131</a></div></div>
<div class="ttc" id="a01109_html_acb41a77f05a4130e9470400844e720b9"><div class="ttname"><a href="a01109.html#acb41a77f05a4130e9470400844e720b9">P33C_DMA_INSTANCE_s::bits</a></div><div class="ttdeci">volatile struct tagDMACH0BITS bits</div><div class="ttdef"><b>Definition:</b> <a href="a00059_source.html#l00120">p33c_dma.h:120</a></div></div>
<div class="ttc" id="a01049_html"><div class="ttname"><a href="a01049.html">P33C_DMA_MODULE_s</a></div><div class="ttdef"><b>Definition:</b> <a href="a00059_source.html#l00060">p33c_dma.h:60</a></div></div>
<div class="ttc" id="a01109_html_a1f5af44e8c633d582a351c27a25e291a"><div class="ttname"><a href="a01109.html#a1f5af44e8c633d582a351c27a25e291a">P33C_DMA_INSTANCE_s::DMASRCx</a></div><div class="ttdeci">union P33C_DMA_INSTANCE_s::@108 DMASRCx</div></div>
<div class="ttc" id="a01109_html_a19a2ad070476e12402ef656ae6fc5e16"><div class="ttname"><a href="a01109.html#a19a2ad070476e12402ef656ae6fc5e16">P33C_DMA_INSTANCE_s::DMACNTx</a></div><div class="ttdeci">union P33C_DMA_INSTANCE_s::@110 DMACNTx</div></div>
<div class="ttc" id="a01049_html_a1d4c1b555d06f0c755f92c4eca5973b6"><div class="ttname"><a href="a01049.html#a1d4c1b555d06f0c755f92c4eca5973b6">P33C_DMA_MODULE_s::bits</a></div><div class="ttdeci">volatile struct tagDMACONBITS bits</div><div class="ttdef"><b>Definition:</b> <a href="a00059_source.html#l00062">p33c_dma.h:62</a></div></div>
<div class="ttc" id="a01109_html_a3f0c55f449560b03ce0ac43270c26600"><div class="ttname"><a href="a01109.html#a3f0c55f449560b03ce0ac43270c26600">P33C_DMA_INSTANCE_s::value</a></div><div class="ttdeci">volatile uint16_t value</div><div class="ttdef"><b>Definition:</b> <a href="a00059_source.html#l00121">p33c_dma.h:121</a></div></div>
<div class="ttc" id="a01049_html_aa5a27bd683b4ef5a584a45f759c2616d"><div class="ttname"><a href="a01049.html#aa5a27bd683b4ef5a584a45f759c2616d">P33C_DMA_MODULE_s::HADDR</a></div><div class="ttdeci">uint16_t HADDR</div><div class="ttdef"><b>Definition:</b> <a href="a00059_source.html#l00079">p33c_dma.h:79</a></div></div>
<div class="ttc" id="a01109_html_a66b930f3a513272df059f1355dd47610"><div class="ttname"><a href="a01109.html#a66b930f3a513272df059f1355dd47610">P33C_DMA_INSTANCE_s::DMADSTx</a></div><div class="ttdeci">union P33C_DMA_INSTANCE_s::@109 DMADSTx</div></div>
<div class="ttc" id="a01049_html_a2c80d0796b9bfedf381b4de6de0ff53e"><div class="ttname"><a href="a01049.html#a2c80d0796b9bfedf381b4de6de0ff53e">P33C_DMA_MODULE_s::DmaL</a></div><div class="ttdeci">union P33C_DMA_MODULE_s::@94 DmaL</div></div>
<div class="ttc" id="a01049_html_a0bda5fdfd608bc4a526b0dae4b73b92d"><div class="ttname"><a href="a01049.html#a0bda5fdfd608bc4a526b0dae4b73b92d">P33C_DMA_MODULE_s::DmaH</a></div><div class="ttdeci">union P33C_DMA_MODULE_s::@95 DmaH</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.20-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b243a48454939fba398f3081ea81cd74.html">dpsk_boost_vmc.X</a></li><li class="navelem"><a class="el" href="dir_0e4839e6c0519f71971690c8a50975c4.html">sources</a></li><li class="navelem"><a class="el" href="dir_3930eb7ae7689ba14f1e726de8f174cf.html">common</a></li><li class="navelem"><a class="el" href="dir_5405c1a44a6bf69d5044980887ef36e7.html">p33c_pral</a></li><li class="navelem"><b>p33c_dma.h</b></li>
    <p style="height: 12px; padding-bottom: 8px; padding-right: 12px; vertical-align: bottom; text-align: right; font-size: 90%;">© 2021, Microchip Technology Inc.</p>
  </ul>
</div>
</body>
</html>
