Shift instructions latency and throughput



Latency: shl , 1 regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9219      10181      10224      10165      10124       5003          0 
      9038       9991      10224      10157      10124       5004          0 
     42774      12330      10224      10676      10491       5062          0 
      8771       9991      10224      10158      10124       4997          0 
      8758       9991      10224      10129      10124       4997          0 
      8752       9991      10224      10129      10124       4997          0 
      8738       9991      10224      10129      10124       4997          0 
      8733       9991      10224      10129      10124       4997          0 


Throughput: shl , 1 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4804       5298      10224      10124       5057          1          0 
      4638       5112      10224      10124       5055          1          0 
      4645       5115      10224      10124       5055          1          0 
      4645       5116      10224      10124       5054          1          0 
      4639       5118      10224      10124       5055          1          0 
      4611       5083      10224      10124       5058          1          0 
      4607       5083      10224      10124       5058          1          0 
      4606       5084      10224      10124       5058          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4526       5331      10224      10124          0          0          1 
      4340       5118      10224      10124          0          0          1 
      4332       5113      10224      10124          0          0          1 
      4306       5082      10224      10124          0          0          1 
      4306       5082      10224      10124          0          0          1 
      4443       5245      10224      10156          0          0         13 
      4308       5082      10224      10124          0          0          1 
      4312       5082      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5127       5282      10224      10124       5068          0      10246 
      4972       5115      10224      10124       5069          0      10273 
      4975       5118      10224      10124       5067          0      10266 
      4968       5111      10224      10124       5066          0      10265 
      4968       5113      10224      10124       5069          0      10270 
      4938       5085      10224      10124       5058          0      10195 
      4932       5084      10224      10124       5058          0      10195 
      4925       5083      10224      10124       5058          0      10195 


throughput with memory operand: shl , 1 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13483      14353      10224      40124      11621          1       7255 
      9441      10068      10224      40124       5875          1       6253 
      9891      10554      10224      40124       9408          1       7043 
      9420      10066      10224      40124       5876          1       6253 
     13316      14228      10224      40124      11655          1       7256 
      9401      10030      10224      40124       5877          1       6255 
     13324      14195      10224      40124      11680          1       7268 
      9426      10032      10224      40124       5877          1       6255 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9018      10297      10224      40124       7496      10054          1 
     12539      14301      10224      40124       7709      13755          1 
      8840      10066      10224      40124       7503      10000          1 
     12593      14335      10224      40124       7714      13772          1 
      8803      10030      10224      40124       7504      10001          1 
     12519      14286      10224      40124       7729      13685          1 
      8780      10032      10224      40124       7504      10001          1 
     12535      14322      10224      40124       7743      13715          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8705      10270      10224      40124       4269       6251      30146 
     12222      14407      10224      40124      10888       5049      30203 
      8552      10066      10224      40124       4224       6253      30146 
     12248      14400      10224      40124      10815       5041      30160 
      8543      10031      10224      40124       4225       6254      30148 
     12208      14354      10224      40124      10700       5033      30144 
      8523      10033      10224      40124       4225       6254      30148 
     12196      14377      10224      40124      10741       5028      30136 


Latency: shl , 1 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8386      10200      10224      10157      10124       5004          0 
      8221       9990      10224      10156      10124       5002          0 
      8234       9992      10224      10133      10124       5003          0 
      8240       9993      10224      10133      10124       5003          0 
      8244       9992      10224      10133      10124       5003          0 
      8241       9992      10224      10133      10124       5003          0 
      8229       9992      10224      10133      10124       5003          0 
      8225       9993      10224      10133      10124       5003          0 


Throughput: shl , 1 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4609       5437      10224      10124       5056          1          0 
      4334       5113      10224      10124       5055          1          0 
      4336       5111      10224      10124       5053          1          0 
      4343       5114      10224      10124       5053          1          0 
      4318       5087      10224      10124       5058          1          0 
      4320       5083      10224      10124       5058          1          0 
      4318       5083      10224      10124       5058          1          0 
      4329       5086      10224      10124       5058          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4659       5304      10224      10124          0          0          1 
      4489       5113      10224      10124          0          0          1 
      4488       5115      10224      10124          0          0          1 
      4482       5115      10224      10124          0          0          1 
      4451       5083      10224      10124          0          0          1 
      4450       5083      10224      10124          0          0          1 
      4446       5087      10224      10124          0          0          1 
      4446       5083      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4647       5303      10224      10124       5069          0      10246 
      4486       5116      10224      10124       5067          0      10266 
      4486       5112      10224      10124       5069          0      10270 
      4465       5084      10224      10124       5058          0      10195 
      4469       5087      10224      10124       5058          0      10195 
      4465       5083      10224      10124       5058          0      10195 
      4463       5083      10224      10124       5058          0      10195 
      4465       5084      10224      10124       5058          0      10195 


throughput with memory operand: shl , 1 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12187      14378      10224      40124      11787          1       7263 
      8542      10068      10224      40124       5875          1       6253 
     12000      14125      10224      40124      11713          1       7262 
      8565      10068      10224      40124       5876          1       6253 
     12119      14236      10224      40124      11718          1       7286 
      8532      10029      10224      40124       5877          1       6255 
     12026      14157      10224      40124      11665          1       7242 
      8507      10030      10224      40124       5877          1       6255 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12419      14590      10224      40124       7719      13831          1 
     12206      14350      10224      40124       7715      13764          1 
      8547      10066      10224      40124       7503      10000          1 
     12186      14368      10224      40124       7734      13755          1 
      8503      10033      10224      40124       7504      10001          1 
     12198      14373      10224      40124       7735      13813          1 
      8522      10030      10224      40124       7504      10001          1 
     12264      14415      10224      40124       7725      13838          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9005      10255      10224      40124       4269       6251      30146 
     12653      14403      10224      40124      10797       5056      30180 
      8836      10068      10224      40124       4226       6253      30147 
     12597      14370      10224      40124      10766       5056      30180 
      8783      10030      10224      40124       4225       6254      30148 
     12658      14458      10224      40124      10797       5034      30140 
      8797      10032      10224      40124       4225       6254      30148 
     12676      14440      10224      40124      10780       5049      30148 


Latency: shl , 1 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8659      10191      10224      10157      10124       4999          0 
      8477       9992      10224      10155      10124       5002          0 
      8469       9993      10224      10144      10124       5003          0 
      8467       9990      10224      10157      10124       5004          0 
      8474       9992      10224      10142      10124       5003          0 
      8485       9993      10224      10142      10124       5003          0 
      8493       9992      10224      10144      10124       5003          0 
      8501       9991      10224      10142      10124       5003          0 


Throughput: shl , 1 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4649       5304      10224      10124       5056          1          0 
      4485       5114      10224      10124       5055          1          0 
      4494       5120      10224      10124       5055          1          0 
      4466       5083      10224      10124       5058          1          0 
      4468       5083      10224      10124       5058          1          0 
      4468       5086      10224      10124       5058          1          0 
      4462       5084      10224      10124       5058          1          0 
      4459       5083      10224      10124       5058          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4653       5313      10224      10126          4          0          6 
      4701       5364      10224      10132          4          0          7 
      4653       5313      10224      10126          4          0          4 
      4931       5636      10224      10130          4          0          3 
      4856       5580      10224      10152          5          0          8 
      5955       6834      10224      10172          2          0         20 
      4703       5357      10224      10126          4          0          2 
      4966       5673      10224      10130          3          0          6 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4518       5313      10224      10124       5069          0      10246 
      4350       5114      10224      10124       5068          0      10271 
      4351       5114      10224      10124       5069          0      10269 
      4355       5115      10224      10124       5067          0      10266 
      4328       5087      10224      10124       5058          0      10195 
      4323       5084      10224      10124       5058          0      10195 
      4320       5084      10224      10124       5058          0      10195 
      4317       5085      10224      10124       5058          0      10195 


throughput with memory operand: shl , 1 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8792      10327      10224      40124       9562          1       7006 
     12208      14352      10224      40124      11872          1       7247 
      8550      10067      10224      40124       5876          1       6253 
     12168      14340      10224      40124      11857          1       7243 
      8503      10032      10224      40124       5877          1       6255 
     12149      14318      10224      40124      11815          1       7248 
      8522      10030      10224      40124       5877          1       6255 
     12180      14315      10224      40124      11753          1       7249 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12307      14477      10224      40124       7725      13705          1 
     12160      14324      10224      40124       7704      13759          1 
      8539      10069      10224      40124       7503      10000          1 
     12141      14316      10224      40124       7712      13771          1 
      8518      10031      10224      40124       7504      10001          1 
     12281      14443      10224      40124       7740      13838          1 
      8539      10034      10224      40124       7504      10001          1 
     12155      14287      10224      40124       7738      13755          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12375      14561      10224      40124      10702       5027      30179 
     12246      14385      10224      40124      10771       5045      30190 
      8563      10072      10224      40124       4226       6253      30147 
     12216      14381      10224      40124      10761       5040      30185 
      8540      10066      10224      40124       4224       6253      30146 
     12218      14415      10224      40124      10693       5039      30145 
      8510      10030      10224      40124       4225       6254      30148 
     12208      14375      10224      40124      10667       5029      30156 


Latency: shl , 1 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8670      10187      10224      10156      10124       4995          0 
      8491       9991      10224      10156      10124       4993          0 
      8485       9989      10224      10133      10124       4995          0 
      8477       9991      10224      10146      10124       4997          0 
      8469       9989      10224      10133      10124       4995          0 
      8471       9994      10224      10143      10124       4995          0 
      8483       9991      10224      10146      10124       4997          0 
      8493       9991      10224      10146      10124       4997          0 


Throughput: shl , 1 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4960       5291      10224      10124       5057          1          0 
      4798       5112      10224      10124       5055          1          0 
      4803       5112      10224      10124       5055          1          0 
      4778       5084      10224      10124       5058          1          0 
      4774       5082      10224      10124       5058          1          0 
      4768       5082      10224      10124       5058          1          0 
      4766       5085      10224      10124       5058          1          0 
      4762       5084      10224      10124       5058          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4664       5311      10224      10124          0          0          1 
      4493       5112      10224      10124          0          0          1 
      4497       5114      10224      10124          0          0          1 
      4496       5119      10224      10124          0          0          1 
      4485       5111      10224      10124          0          0          1 
      4457       5082      10224      10124          0          0          1 
      4456       5085      10224      10124          0          0          1 
      4450       5084      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4807       5302      10224      10124       5068          0      10246 
      4635       5117      10224      10124       5069          0      10269 
      4631       5114      10224      10124       5069          0      10272 
      4599       5083      10224      10124       5058          0      10195 
      4597       5084      10224      10124       5058          0      10195 
      4598       5087      10224      10124       5058          0      10195 
      4597       5083      10224      10124       5058          0      10195 
      4598       5083      10224      10124       5058          0      10195 


throughput with memory operand: shl , 1 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9308      10249      10224      40124       5893          1       6259 
     13007      14341      10224      40124      11915          1       7263 
      9118      10067      10224      40124       5876          1       6253 
     12969      14340      10224      40124      11883          1       7237 
      9074      10031      10224      40124       5877          1       6255 
     12999      14353      10224      40124      11883          1       7254 
      9097      10030      10224      40124       5877          1       6255 
     13060      14383      10224      40124      11766          1       7269 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9043      10310      10224      40124       7499      10060          1 
     12611      14397      10224      40124       7717      13796          1 
      8806      10066      10224      40124       7503      10000          1 
     12557      14331      10224      40124       7712      13750          1 
      8798      10031      10224      40124       7504      10001          1 
     12584      14327      10224      40124       7719      13745          1 
      8812      10031      10224      40124       7504      10001          1 
     12621      14381      10224      40124       7732      13786          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13199      14581      10224      40124      10874       5029      30171 
     13017      14395      10224      40124      10761       5055      30176 
      9115      10068      10224      40124       4224       6253      30146 
     13001      14338      10224      40124      10637       5023      30140 
      9105      10030      10224      40124       4225       6254      30148 
     12975      14298      10224      40124      10664       5028      30136 
      9092      10031      10224      40124       4225       6254      30148 
     13019      14383      10224      40124      10737       5034      30140 


Latency: shl , 4 regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9223      10180      10224      10164      10124       4993          0 
      9042       9990      10224      10155      10124       4999          0 
      9032       9988      10224      10157      10124       4997          0 
      9036       9990      10224      10151      10124       4994          0 
      9048       9991      10224      10129      10124       4994          0 
      9056       9990      10224      10128      10124       4994          0 
      9066       9990      10224      10128      10124       4994          0 
      9068       9989      10224      10128      10124       4994          0 


Throughput: shl , 4 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4663       5307      10224      10124       5055          1          0 
      4489       5112      10224      10124       5054          1          0 
      4492       5117      10224      10124       5056          1          0 
      4482       5110      10224      10124       5055          1          0 
      4450       5078      10224      10124       5057          1          0 
      4452       5082      10224      10124       5057          1          0 
      4445       5079      10224      10124       5057          1          0 
      4447       5079      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4642       5304      10224      10124          0          0          1 
      4472       5115      10224      10124          0          0          1 
      4474       5111      10224      10124          0          0          1 
      4478       5109      10224      10124          0          0          1 
      4458       5082      10224      10124          0          0          1 
      4456       5081      10224      10124          0          0          1 
      4462       5080      10224      10124          0          0          1 
      4462       5079      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4664       5309      10224      10124       5067          0      10214 
      4485       5111      10224      10124       5069          0      10264 
      4481       5111      10224      10124       5069          0      10266 
      4483       5116      10224      10124       5068          0      10263 
      4474       5115      10224      10124       5068          0      10267 
      4446       5078      10224      10124       5057          0      10191 
      4449       5079      10224      10124       5057          0      10191 
      4455       5082      10224      10124       5057          0      10191 


throughput with memory operand: shl , 4 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13427      14795      10224      40124      12008          1       7252 
     12864      14172      10224      40124      11835          1       7257 
      9129      10068      10224      40124       5876          1       6253 
     13017      14379      10224      40124      11942          1       7241 
      9068      10030      10224      40124       5877          1       6255 
     12997      14361      10224      40124      11789          1       7233 
      9092      10032      10224      40124       5877          1       6255 
     13007      14330      10224      40124      11753          1       7243 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11942      14501      10224      40124       7692      13504          1 
      8301      10068      10224      40124       7503      10000          1 
     11711      14185      10224      40124       7694      13658          1 
      8307      10068      10224      40124       7503      10000          1 
     11611      14090      10224      40124       7705      13549          1 
      8255      10030      10224      40124       7504      10001          1 
     11671      14197      10224      40124       7723      13638          1 
      8255      10032      10224      40124       7504      10001          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13116      14937      10224      40124      10708       5045      30169 
     10482      11957      10224      40124       7179       5699      30161 
     12384      14144      10224      40124      10678       5045      30215 
     11686      13357      10224      40124       9378       5303      30145 
     12430      14186      10224      40124      10682       5018      30142 
     11943      13612      10224      40124       9770       5209      30136 
     12476      14204      10224      40124      10671       5040      30145 
     11869      13529      10224      40124       9649       5224      30146 


Latency: shl , 4 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8905      10174      10224      10152      10124       5000          0 
      8744       9989      10224      10158      10124       4997          0 
      8752       9988      10224      10151      10124       4994          0 
      8762       9990      10224      10128      10124       4994          0 
      8772       9989      10224      10128      10124       4994          0 
      8778       9991      10224      10128      10124       4994          0 
      8771       9990      10224      10128      10124       4994          0 
      8761       9990      10224      10128      10124       4994          0 


Throughput: shl , 4 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4673       5319      10224      10124       5054          1          0 
      4486       5111      10224      10124       5054          1          0 
      4491       5117      10224      10124       5056          1          0 
      4483       5109      10224      10124       5055          1          0 
      4451       5080      10224      10124       5057          1          0 
      4449       5081      10224      10124       5057          1          0 
      4447       5080      10224      10124       5057          1          0 
      4443       5080      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4657       5303      10224      10124          0          0          1 
      4488       5114      10224      10124          0          0          1 
      4482       5109      10224      10124          0          0          1 
      4481       5113      10224      10124          0          0          1 
      4449       5079      10224      10124          0          0          1 
      4449       5079      10224      10124          0          0          1 
      4446       5081      10224      10124          0          0          1 
      4448       5083      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4671       5328      10224      10124       5072          0      10229 
      4477       5111      10224      10124       5068          0      10257 
      4478       5114      10224      10124       5068          0      10263 
      4441       5078      10224      10124       5056          0      10187 
      4439       5077      10224      10124       5056          0      10187 
      4445       5080      10224      10124       5057          0      10191 
      4451       5080      10224      10124       5056          0      10187 
      4451       5077      10224      10124       5056          0      10187 


throughput with memory operand: shl , 4 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12636      14438      10224      40124      11629          1       7248 
      8824      10071      10224      40124       5875          1       6253 
     12430      14166      10224      40124      11590          1       7250 
      8842      10065      10224      40124       5876          1       6253 
     12551      14288      10224      40124      11669          1       7260 
      8798      10031      10224      40124       5877          1       6255 
     12426      14178      10224      40124      11579          1       7253 
      8775      10030      10224      40124       5877          1       6255 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12828      14654      10224      40124       7715      13743          1 
      8832      10073      10224      40124       7503      10000          1 
     12482      14219      10224      40124       7702      13648          1 
      8824      10038      10224      40124       7504      10001          1 
     12469      14201      10224      40124       7728      13643          1 
      8800      10036      10224      40124       7504      10001          1 
     12422      14185      10224      40124       7697      13633          1 
      8782      10036      10224      40124       7504      10001          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9179      10482      10224      40124       4281       6251      30168 
     12440      14189      10224      40124      10609       5058      30187 
      8856      10089      10224      40124       4227       6253      30150 
     12373      14083      10224      40124      10466       5065      30176 
      8802      10030      10224      40124       4225       6254      30148 
     12487      14248      10224      40124      10705       5061      30129 
      8780      10032      10224      40124       4225       6254      30148 
     12492      14276      10224      40124      10643       5029      30161 


Latency: shl , 4 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8412      10193      10224      10162      10124       4993          0 
      8247       9989      10224      10156      10124       4996          0 
      8236       9988      10224      10130      10124       4996          0 
      8226       9988      10224      10130      10124       4996          0 
      8219       9990      10224      10130      10124       4996          0 
      8211       9988      10224      10130      10124       4996          0 
      8216       9988      10224      10130      10124       4996          0 
      8223       9988      10224      10130      10124       4996          0 


Throughput: shl , 4 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4655       5303      10224      10124       5053          1          0 
      4489       5117      10224      10124       5055          1          0 
      4453       5080      10224      10124       5057          1          0 
      4449       5080      10224      10124       5057          1          0 
      4447       5080      10224      10124       5057          1          0 
      4447       5081      10224      10124       5057          1          0 
      4449       5080      10224      10124       5057          1          0 
      4450       5080      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4649       5311      10224      10124          0          0          1 
      4475       5113      10224      10124          0          0          1 
      4473       5110      10224      10124          0          0          1 
      4476       5110      10224      10124          0          0          1 
      4454       5083      10224      10124          0          0          1 
      4457       5078      10224      10124          0          0          1 
      4462       5080      10224      10124          0          0          1 
      4460       5079      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4791       5297      10224      10124       5067          0      10214 
      4625       5111      10224      10124       5068          0      10258 
      4633       5118      10224      10124       5070          0      10268 
      4631       5109      10224      10124       5068          0      10265 
      4607       5080      10224      10124       5057          0      10191 
      4607       5079      10224      10124       5057          0      10191 
      4609       5079      10224      10124       5057          0      10191 
      4613       5078      10224      10124       5057          0      10191 


throughput with memory operand: shl , 4 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17090      20720      10224      40124       9242         11       6399 
     16860      20449      10224      40126       9516          6       6422 
     16681      20271      10224      40153      10153         18       6481 
     15196      18481      10224      40130      10416          8       6772 
     15896      19292      10224      40126      10340         19       6713 
     16576      20095      10224      40124       8727         11       6774 
     15805      19150      10224      40160      11479         20       6860 
     15480      18802      10224      40126      11555         22       6712 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13223      14585      10224      40124       7701      13650          1 
      9113      10068      10224      40124       7503      10000          1 
     12900      14265      10224      40124       7718      13725          1 
      9078      10029      10224      40124       7504      10001          1 
     12799      14124      10224      40124       7707      13571          1 
      9099      10028      10224      40124       7504      10001          1 
     13042      14362      10224      40124       7717      13780          1 
      9094      10029      10224      40124       7504      10001          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12260      14448      10224      40124      10647       5026      30212 
      8540      10070      10224      40124       4226       6253      30147 
     12073      14223      10224      40124      10616       5048      30166 
      8525      10029      10224      40124       4225       6254      30148 
     12123      14246      10224      40124      10652       5037      30144 
      8540      10033      10224      40124       4225       6254      30148 
     12073      14200      10224      40124      10595       5039      30141 
      8515      10029      10224      40124       4225       6254      30148 


Latency: shl , 4 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8661      10189      10224      10147      10124       5002          0 
      8503       9991      10224      10159      10124       5004          0 
      8511       9992      10224      10130      10124       5004          0 
      8499       9990      10224      10130      10124       5004          0 
      8489       9990      10224      10130      10124       5004          0 
      8482       9989      10224      10130      10124       5004          0 
      8471       9990      10224      10130      10124       5004          0 
      8473       9990      10224      10130      10124       5004          0 


Throughput: shl , 4 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4665       5315      10224      10124       5052          1          0 
      4491       5111      10224      10124       5054          1          0 
      4494       5111      10224      10124       5054          1          0 
      4494       5111      10224      10124       5054          1          0 
      4463       5081      10224      10124       5057          1          0 
      4457       5079      10224      10124       5057          1          0 
      4455       5080      10224      10124       5057          1          0 
      4455       5081      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4653       5308      10224      10124          0          0          1 
      4487       5115      10224      10124          0          0          1 
      4489       5109      10224      10124          0          0          1 
      4462       5079      10224      10124          0          0          1 
      4464       5081      10224      10124          0          0          1 
      4460       5080      10224      10124          0          0          1 
      4460       5078      10224      10124          0          0          1 
      4458       5079      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4522       5315      10224      10124       5068          0      10218 
      4354       5114      10224      10124       5068          0      10258 
      4352       5113      10224      10124       5068          0      10260 
      4322       5081      10224      10124       5057          0      10191 
      4322       5081      10224      10124       5057          0      10191 
      4320       5085      10224      10124       5057          0      10191 
      4314       5080      10224      10124       5057          0      10191 
      4315       5081      10224      10124       5057          0      10191 


throughput with memory operand: shl , 4 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12690      14454      10224      40124      11601          1       7242 
     12446      14196      10224      40124      11628          1       7248 
      8784      10030      10224      40124       5877          1       6255 
     12412      14181      10224      40124      11600          1       7239 
      8785      10029      10224      40124       5877          1       6255 
     12432      14169      10224      40124      11627          1       7280 
      8813      10032      10224      40124       5877          1       6255 
     12432      14154      10224      40124      11571          1       7241 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12633      14379      10224      40124       7730      13603          1 
      8841      10066      10224      40124       7503      10000          1 
     12458      14208      10224      40124       7708      13637          1 
      8818      10066      10224      40124       7503      10000          1 
     12462      14243      10224      40124       7708      13645          1 
      8782      10029      10224      40124       7504      10001          1 
     12438      14184      10224      40124       7701      13635          1 
      8804      10029      10224      40124       7504      10001          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12765      15021      10224      40124      10537       5054      30160 
      8550      10071      10224      40124       4225       6253      30146 
     12115      14296      10224      40124      10747       5059      30168 
      8514      10036      10224      40124       4226       6254      30148 
     12083      14224      10224      40124      10625       5029      30137 
      8538      10036      10224      40124       4226       6254      30148 
     12067      14176      10224      40124      10617       5038      30137 
      8537      10037      10224      40124       4226       6254      30148 


Latency: shl , cl regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17174      20192      10224      30187      30124      14975          0 
     16970      19991      10224      30163      30124      15007          0 
     16950      19992      10224      30140      30124      15015          0 
     16976      19992      10224      30140      30124      15015          0 
     17012      19994      10224      30140      30124      15015          0 
     16998      19992      10224      30140      30124      15015          0 
     16964      19992      10224      30140      30124      15015          0 
     16952      19991      10224      30140      30124      15015          0 


Throughput: shl , cl regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17671      20187      10224      30124      14927          1          0 
     17512      19992      10224      30124      14966          1          0 
     17546      19991      10224      30124      14964          1          0 
     17556      19991      10224      30124      14964          1          0 
     17522      19991      10224      30124      14964          1          0 
     17496      19992      10224      30124      14964          1          0 
     17522      19991      10224      30124      14964          1          0 
     17556      19991      10224      30124      14964          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17682      20187      10224      30124          0          0          1 
     17546      19994      10224      30124          0          0          1 
     17560      19991      10224      30124          0          0          1 
     17525      19992      10224      30124          0          0          1 
     17497      19993      10224      30124          0          0          1 
     17525      19992      10224      30124          0          0          1 
     17555      19992      10224      30124          0          0          1 
     17547      19992      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17711      20185      10224      30124      15132          0      30168 
     17559      19988      10224      30124      15135          0      30163 
     17523      19988      10224      30124      15143          0      30163 
     17496      19991      10224      30124      15137          0      30161 
     17517      19988      10224      30124      15137          0      30137 
     17553      19988      10224      30124      15137          0      30137 
     17547      19989      10224      30124      15137          0      30137 
     17513      19990      10224      30124      15137          0      30137 


throughput with memory operand: shl , cl regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35355      40370      10224      60124      15010          1       9998 
     35270      40167      10224      60124      15001          1      10001 
     35185      40168      10224      60124      15001          1       9999 
     35246      40170      10224      60124      15001          1      10001 
     35200      40129      10224      60124      15001          1      10001 
     35157      40129      10224      60124      15001          1      10001 
     35232      40128      10224      60124      15001          1      10001 
     35137      40131      10224      60124      15001          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35442      40373      10224      60124      10005      10004          1 
     35179      40168      10224      60124      10002      10000          1 
     35272      40167      10224      60124      10004      10000          1 
     35149      40128      10224      60124      10002      10000          1 
     35207      40127      10224      60124      10002      10000          1 
     35199      40130      10224      60124      10002      10000          1 
     35155      40127      10224      60124      10002      10000          1 
     35233      40128      10224      60124      10002      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     34319      40346      10224      60124      15105          0      50135 
     34088      40166      10224      60124      15102          0      50137 
     34128      40167      10224      60124      15102          0      50137 
     34117      40128      10224      60124      15100          0      50133 
     34045      40128      10224      60124      15100          0      50133 
     34140      40129      10224      60124      15100          0      50133 
     34051      40129      10224      60124      15100          0      50133 
     34102      40128      10224      60124      15100          0      50133 


Latency: shl , cl regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17721      20177      10224      30174      30124      14984          0 
     17533      19991      10224      30160      30124      14977          0 
     17499      19990      10224      30171      30124      15007          0 
     17503      19992      10224      30134      30124      14996          0 
     17539      19992      10224      30134      30124      14996          0 
     17557      19992      10224      30134      30124      14996          0 
     17525      19992      10224      30134      30124      14996          0 
     17493      19995      10224      30134      30124      14996          0 


Throughput: shl , cl regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17690      20187      10224      30124      14992          1          0 
     17495      19992      10224      30124      14986          1          0 
     17524      19992      10224      30124      14962          1          0 
     17561      19991      10224      30124      14966          1          0 
     17541      19990      10224      30124      14966          1          0 
     17507      19992      10224      30124      14966          1          0 
     17499      19991      10224      30124      14966          1          0 
     17537      19991      10224      30124      14966          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     20092      20697      10224      30124         -1          0         13 
     19983      20625      10224      30124          0          0          6 
     20159      20767      10224      30124         -1          0         13 
     19972      20519      10224      30124         -1          0          9 
     20309      20928      10224      30124          1          0          8 
     19991      20629      10224      30126          1          0          9 
     19937      20547      10224      30124          1          0         18 
     19932      20463      10224      30124          3          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     19616      20923      10224      30124      12078          2      30161 
     19594      20855      10224      30124      12092         -1      30140 
     19567      20884      10224      30124      12075          1      30159 
     19499      20836      10224      30124      12014          1      30148 
     19534      20843      10224      30124      12029          0      30149 
     19326      20583      10224      30132      13220          0      30147 
     19333      20557      10224      30157      13759          1      30255 
     19392      20687      10224      30144      13479          1      30164 


throughput with memory operand: shl , cl regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     34247      40352      10224      60124      15011          1       9998 
     34168      40166      10224      60124      15001          1      10001 
     45916      41987      10225      60392      15229         70       9889 
     34168      40166      10224      60124      15001          1      10001 
     34079      40166      10224      60124      15001          1       9999 
     34107      40129      10224      60124      15001          1      10001 
     68633      42507      10224      60491      15068         62      10006 
     35247      40131      10224      60124      15001          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35418      40361      10224      60124      10004      10014          1 
     35175      40166      10224      60124      10002      10000          1 
     35268      40166      10224      60124      10004      10000          1 
     35141      40128      10224      60124      10002      10000          1 
     35215      40130      10224      60124      10002      10000          1 
     35179      40128      10224      60124      10002      10000          1 
     35161      40128      10224      60124      10002      10000          1 
     35231      40130      10224      60124      10002      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     34349      40492      10224      60124      15106          0      50137 
     34161      40172      10224      60124      15103          0      50137 
     34110      40172      10224      60124      15103          0      50137 
     34075      40134      10224      60124      15101          0      50133 
     34132      40137      10224      60124      15101          0      50133 
     44123      41508      10225      60325      15190          2      50372 
     34138      40134      10224      60124      15101          0      50133 
     34049      40135      10224      60124      15101          0      50133 


Latency: shl , cl regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17156      20180      10224      30173      30124      14993          0 
     17010      19993      10224      30163      30124      14987          0 
     16979      19992      10224      30171      30124      15007          0 
     16947      19992      10224      30134      30124      14996          0 
     16971      19992      10224      30134      30124      14996          0 
     17005      19994      10224      30134      30124      14996          0 
     17005      19992      10224      30134      30124      14996          0 
     16973      19992      10224      30134      30124      14996          0 


Throughput: shl , cl regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17170      20192      10224      30124      14976          1          0 
     16964      19991      10224      30124      14995          1          0 
     16950      19993      10224      30124      14978          1          0 
     16982      19992      10224      30124      14979          1          0 
     17011      19992      10224      30124      14956          1          0 
     16992      19992      10224      30124      14950          1          0 
     16960      19993      10224      30124      14950          1          0 
     16954      19992      10224      30124      14950          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17694      20185      10224      30124          0          0          1 
     17559      19989      10224      30124          0          0          1 
     17541      19994      10224      30124          0          0          1 
     17501      19989      10224      30124          0          0          1 
     17503      19989      10224      30124          0          0          1 
     17537      19991      10224      30124          0          0          1 
     17559      19990      10224      30124          0          0          1 
     17525      19989      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17145      20190      10224      30124      15152          0      30159 
     17014      19990      10224      30124      15133          0      30165 
     16996      19991      10224      30124      15121          0      30174 
     16959      19990      10224      30124      15110          0      30133 
     16950      19990      10224      30124      15110          0      30133 
     16988      19991      10224      30124      15110          0      30133 
     17014      19990      10224      30124      15110          0      30133 
     16988      19990      10224      30124      15110          0      30133 


throughput with memory operand: shl , cl regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35617      40576      10224      60124      15021          1       9995 
     35318      40333      10224      60156      15008          8      10001 
     35236      40128      10224      60124      15003          1      10001 
     35155      40129      10224      60124      15001          1      10001 
     35199      40127      10224      60124      15003          1      10001 
     35203      40128      10224      60124      15001          1      10001 
     35151      40129      10224      60124      15003          1      10001 
     35237      40127      10224      60124      15004          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35424      40338      10224      60124      10005      10014          1 
     35190      40168      10224      60124      10002      10000          1 
     35207      40128      10224      60124      10002      10000          1 
     35203      40128      10224      60124      10002      10000          1 
     35158      40130      10224      60124      10002      10000          1 
     35235      40129      10224      60124      10002      10000          1 
     35138      40128      10224      60124      10002      10000          1 
     35230      40128      10224      60124      10002      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35347      40355      10224      60124      15110          0      50137 
     35272      40168      10224      60124      15102          0      50137 
     35176      40167      10224      60124      15102          0      50137 
     35226      40128      10224      60124      15100          0      50133 
     35177      40128      10224      60124      15100          0      50133 
     35176      40131      10224      60124      15100          0      50133 
     35226      40128      10224      60124      15100          0      50133 
     35141      40128      10224      60124      15100          0      50133 


Latency: shl , cl regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18161      20753      10224      30186      30132      16651          0 
     18554      21117      10224      30386      30172      15666          0 
     17666      20097      10224      30180      30130      15529          0 
     17711      20195      10224      30148      30128      15749          0 
     17803      20326      10224      30143      30126      16652          0 
     17723      20219      10224      30147      30126      15752          0 
     17700      20131      10224      30152      30128      15428          0 
     17610      20053      10224      30146      30128      15208          0 


Throughput: shl , cl regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17646      20155      10224      30124      14973          1          0 
     17539      19989      10224      30124      14969          1          0 
     17563      19991      10224      30124      14980          1          0 
     17535      19992      10224      30124      14958          1          0 
     17498      19993      10224      30124      14991          1          0 
     17517      19991      10224      30124      14991          1          0 
     17554      19992      10224      30124      14991          1          0 
     17557      19990      10224      30124      14991          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17642      20157      10224      30124          0          0          1 
     17513      19993      10224      30124          0          0          1 
     17547      19990      10224      30124          0          0          1 
     17555      19991      10224      30124          0          0          1 
     17519      19990      10224      30124          0          0          1 
     17492      19991      10224      30124          0          0          1 
     17523      19989      10224      30124          0          0          1 
     17557      19989      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17670      20186      10224      30124      15119          0      30169 
     17535      19991      10224      30124      15153          0      30160 
     17564      19992      10224      30124      15142          0      30164 
     17537      19990      10224      30124      15148          0      30167 
     17503      19991      10224      30124      15139          0      30141 
     17513      19993      10224      30124      15139          0      30141 
     17545      19991      10224      30124      15139          0      30141 
     17561      19991      10224      30124      15139          0      30141 


throughput with memory operand: shl , cl regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     36017      41074      10224      60124      15004          1       9999 
     35246      40169      10224      60124      15001          1      10001 
     35178      40166      10224      60124      15001          1       9999 
     35238      40129      10224      60124      15001          1      10001 
     35139      40129      10224      60124      15001          1      10001 
     35218      40131      10224      60124      15001          1      10001 
     35180      40128      10224      60124      15001          1      10001 
     35169      40129      10224      60124      15001          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     36517      40356      10224      60124      10004      10017          1 
     36441      40166      10224      60124      10002      10000          1 
     36363      40166      10224      60124      10004      10000          1 
     36378      40129      10224      60124      10002      10000          1 
     36374      40128      10224      60124      10002      10000          1 
     36367      40166      10224      60124      10002      10000          1 
     36407      40128      10224      60124      10002      10000          1 
     36314      40130      10224      60124      10002      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     34321      40364      10224      60124      15110          0      50137 
     34074      40165      10224      60124      15102          0      50137 
     34166      40165      10224      60124      15102          0      50137 
     34087      40167      10224      60124      15102          0      50137 
     34097      40127      10224      60124      15100          0      50133 
     34107      40127      10224      60124      15100          0      50133 
     34048      40129      10224      60124      15100          0      50133 
     34138      40127      10224      60124      15100          0      50133 


Latency: shr , 1 regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9117      10381      10224      10145      10124       5004          0 
      8780       9992      10224      10150      10124       4997          0 
      8768       9990      10224      10153      10124       5001          0 
      8762       9993      10224      10159      10124       4999          0 
      8751       9990      10224      10156      10124       5002          0 
      8740       9990      10224      10133      10124       5003          0 
      8750       9992      10224      10133      10124       5003          0 
      8758       9991      10224      10133      10124       5003          0 


Throughput: shr , 1 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4635       5273      10224      10124       5056          1          0 
      4492       5112      10224      10124       5053          1          0 
      4501       5121      10224      10124       5055          1          0 
      4492       5113      10224      10124       5054          1          0 
      4464       5082      10224      10124       5057          1          0 
      4464       5083      10224      10124       5057          1          0 
      4456       5083      10224      10124       5057          1          0 
      4451       5082      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4666       5328      10224      10124          0          0          1 
      4472       5113      10224      10124          0          0          1 
      4451       5083      10224      10124          0          0          1 
      4449       5086      10224      10124          0          0          1 
      4480       5117      10224      10124          0          0          1 
      4454       5083      10224      10124          0          0          1 
      4486       5112      10224      10124          0          0          1 
      4462       5084      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4512       5308      10224      10124       5067          0      10242 
      4351       5115      10224      10124       5069          0      10266 
      4326       5081      10224      10124       5057          0      10191 
      4328       5082      10224      10124       5057          0      10191 
      4326       5081      10224      10124       5057          0      10191 
      4322       5081      10224      10124       5057          0      10191 
      4316       5080      10224      10124       5057          0      10191 
      4316       5083      10224      10124       5057          0      10191 


throughput with memory operand: shr , 1 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9287      10254      10224      40124       5930          1       6256 
     12878      14240      10224      40124      11629          1       7249 
      9107      10066      10224      40124       5876          1       6253 
     12866      14203      10224      40124      11610          1       7251 
      9099      10030      10224      40124       5877          1       6255 
     12954      14263      10224      40124      11671          1       7267 
      9101      10031      10224      40124       5877          1       6255 
     12888      14226      10224      40124      11584          1       7268 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9353      10314      10224      40124       7504      10053          1 
     12898      14206      10224      40124       7698      13668          1 
      9102      10030      10224      40124       7504      10001          1 
     12860      14194      10224      40124       7721      13649          1 
      9076      10032      10224      40124       7504      10001          1 
     12866      14230      10224      40124       7720      13699          1 
      9080      10034      10224      40124       7504      10001          1 
     12926      14258      10224      40124       7725      13709          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13174      14550      10224      40124      10763       5050      30169 
     12799      14154      10224      40124      10585       5039      30168 
      9111      10067      10224      40124       4224       6253      30146 
     12798      14122      10224      40124      10479       5062      30177 
      9100      10030      10224      40124       4225       6254      30148 
     12882      14190      10224      40124      10595       5041      30145 
      9092      10030      10224      40124       4225       6254      30148 
     12904      14257      10224      40124      10709       5045      30142 


Latency: shr , 1 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9229      10207      10224      10157      10124       4995          0 
      9044       9991      10224      10168      10124       4995          0 
      9048       9990      10224      10154      10124       4998          0 
      9063       9994      10224      10162      10124       4998          0 
      9072       9991      10224      10129      10124       4994          0 
      9066       9990      10224      10128      10124       4998          0 
      9054       9990      10224      10128      10124       4998          0 
      9044       9991      10224      10128      10124       4998          0 


Throughput: shr , 1 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4669       5314      10224      10124       5057          1          0 
      4494       5112      10224      10124       5054          1          0 
      4494       5115      10224      10124       5055          1          0 
      4487       5111      10224      10124       5054          1          0 
      4494       5120      10224      10124       5056          1          0 
      4458       5082      10224      10124       5057          1          0 
      4452       5082      10224      10124       5057          1          0 
      4453       5085      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4831       5318      10224      10124          0          0          1 
      4649       5114      10224      10124          0          0          1 
      4637       5110      10224      10124          0          0          1 
      4611       5083      10224      10124          0          0          1 
      4601       5081      10224      10124          0          0          1 
      4599       5081      10224      10124          0          0          1 
      4599       5082      10224      10124          0          0          1 
      4598       5083      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4962       5309      10224      10124       5072          0      10267 
      4781       5113      10224      10124       5069          0      10270 
      4758       5084      10224      10124       5058          0      10195 
      4762       5087      10224      10124       5058          0      10195 
      4761       5084      10224      10124       5058          0      10195 
      4764       5084      10224      10124       5058          0      10195 
      4771       5087      10224      10124       5058          0      10195 
      4772       5084      10224      10124       5058          0      10195 


throughput with memory operand: shr , 1 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12817      14615      10224      40124      11766          1       7255 
     12584      14373      10224      40124      11763          1       7248 
      8816      10074      10224      40124       5877          1       6253 
     12569      14349      10224      40124      11711          1       7261 
      8801      10037      10224      40124       5878          1       6255 
     12650      14400      10224      40124      11769          1       7238 
      8816      10036      10224      40124       5878          1       6255 
     12589      14352      10224      40124      11757          1       7244 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12279      14433      10224      40124       7714      13630          1 
     12137      14262      10224      40124       7700      13721          1 
      8563      10075      10224      40124       7503      10000          1 
     12083      14235      10224      40124       7722      13706          1 
      8511      10039      10224      40124       7504      10001          1 
     11992      14141      10224      40124       7728      13602          1 
      8523      10037      10224      40124       7504      10001          1 
     12034      14155      10224      40124       7710      13627          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13046      14415      10224      40124      10593       5064      30193 
      9109      10074      10224      40124       4225       6253      30146 
     12886      14233      10224      40124      10552       5042      30145 
      9098      10036      10224      40124       4226       6254      30148 
     12918      14231      10224      40124      10587       5049      30149 
      9105      10036      10224      40124       4226       6254      30148 
     12831      14162      10224      40124      10614       5033      30137 
      9084      10039      10224      40124       4226       6254      30148 


Latency: shr , 1 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8912      10181      10224      10157      10124       4998          0 
      8743       9993      10224      10154      10124       4993          0 
      8752       9993      10224      10150      10124       4997          0 
      8763       9992      10224      10155      10124       4993          0 
      8771       9995      10224      10129      10124       4994          0 
      8779       9993      10224      10129      10124       4994          0 
      8770       9993      10224      10129      10124       4994          0 
      8762       9993      10224      10129      10124       4994          0 


Throughput: shr , 1 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4495       5288      10224      10124       5057          1          0 
      4353       5115      10224      10124       5055          1          0 
      4349       5113      10224      10124       5054          1          0 
      4323       5083      10224      10124       5057          1          0 
      4319       5082      10224      10124       5057          1          0 
      4317       5082      10224      10124       5057          1          0 
      4315       5083      10224      10124       5057          1          0 
      4315       5086      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5169       5529      10224      10124          0          0          1 
      4784       5112      10224      10124          0          0          1 
      4789       5114      10224      10124          0          0          1 
      4762       5084      10224      10124          0          0          1 
      4762       5082      10224      10124          0          0          1 
      4766       5082      10224      10124          0          0          1 
      4768       5083      10224      10124          0          0          1 
      4773       5082      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4647       5312      10224      10124       5069          0      10246 
      4471       5114      10224      10124       5068          0      10264 
      4475       5115      10224      10124       5068          0      10260 
      4478       5110      10224      10124       5068          0      10265 
      4452       5080      10224      10124       5057          0      10191 
      4458       5083      10224      10124       5057          0      10191 
      4460       5080      10224      10124       5057          0      10191 
      4462       5081      10224      10124       5057          0      10191 


throughput with memory operand: shr , 1 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12634      14409      10224      40124      11585          1       7240 
     12334      14091      10224      40124      11523          1       7269 
      8804      10067      10224      40124       5876          1       6253 
     12399      14153      10224      40124      11589          1       7263 
      8796      10030      10224      40124       5877          1       6255 
     12507      14241      10224      40124      11656          1       7244 
      8808      10030      10224      40124       5877          1       6255 
     12442      14186      10224      40124      11540          1       7239 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12598      14351      10224      40124       7695      13630          1 
      8832      10072      10224      40124       7503      10000          1 
     12416      14178      10224      40124       7706      13643          1 
      8783      10037      10224      40124       7504      10001          1 
     12456      14211      10224      40124       7712      13631          1 
      8808      10037      10224      40124       7504      10001          1 
     12440      14157      10224      40124       7719      13564          1 
      8814      10037      10224      40124       7504      10001          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9013      10300      10224      40124       4299       6246      30167 
      9109      10392      10224      40124       7437       5930      30177 
      8833      10066      10224      40124       4224       6253      30146 
     12491      14219      10224      40124      10599       5068      30194 
      8810      10029      10224      40124       4225       6254      30148 
     12502      14251      10224      40124      10638       5036      30146 
      8790      10032      10224      40124       4225       6254      30148 
     12505      14287      10224      40124      10617       5019      30153 


Latency: shr , 1 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9195      10143      10224      10157      10124       5004          0 
      9067       9992      10224      10155      10124       5002          0 
      9062       9990      10224      10156      10124       5002          0 
      9056       9992      10224      10133      10124       5003          0 
      9046       9992      10224      10133      10124       5003          0 
      9038       9990      10224      10133      10124       5003          0 
      9027       9990      10224      10133      10124       5003          0 
      9042       9994      10224      10133      10124       5003          0 


Throughput: shr , 1 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4979       5309      10224      10124       5052          1          0 
      4797       5114      10224      10124       5055          1          0 
      4790       5117      10224      10124       5054          1          0 
      4788       5114      10224      10124       5055          1          0 
      4756       5080      10224      10124       5056          1          0 
      4751       5081      10224      10124       5056          1          0 
      4748       5082      10224      10124       5056          1          0 
      4750       5080      10224      10124       5056          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4663       5305      10224      10124          0          0          1 
      4490       5111      10224      10124          0          0          1 
      4487       5115      10224      10124          0          0          1 
      4488       5116      10224      10124          0          0          1 
      4452       5080      10224      10124          0          0          1 
      4451       5081      10224      10124          0          0          1 
      4449       5083      10224      10124          0          0          1 
      4447       5080      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5239       5797      10224      10124       5072          0      10267 
      4627       5116      10224      10124       5069          0      10271 
      4627       5113      10224      10124       5069          0      10270 
      4606       5084      10224      10124       5058          0      10195 
      4607       5085      10224      10124       5058          0      10195 
      4609       5084      10224      10124       5058          0      10195 
      4614       5084      10224      10124       5058          0      10195 
      4615       5085      10224      10124       5058          0      10195 


throughput with memory operand: shr , 1 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13078      14457      10224      40124      11689          2       7260 
     12915      14259      10224      40124      11650          1       7257 
      9103      10036      10224      40124       5878          1       6255 
     12843      14146      10224      40124      11614          1       7243 
      9109      10036      10224      40124       5878          1       6255 
     12876      14200      10224      40124      11656          1       7271 
      9086      10037      10224      40124       5878          1       6255 
     12866      14226      10224      40124      11586          1       7234 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12573      14348      10224      40124       7703      13563          1 
      8842      10074      10224      40124       7503      10000          1 
     12424      14143      10224      40124       7719      13581          1 
      8851      10072      10224      40124       7503      10000          1 
     12489      14239      10224      40124       7727      13672          1 
      8794      10036      10224      40124       7504      10001          1 
     12387      14154      10224      40124       7701      13643          1 
      8790      10036      10224      40124       7504      10001          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10141      11245      10224      40124       4274       6250      30142 
      9118      10069      10224      40124       4226       6253      30147 
     12872      14233      10224      40124      10647       5052      30179 
      9112      10067      10224      40124       4224       6253      30146 
     12897      14231      10224      40124      10650       5054      30149 
      9103      10030      10224      40124       4225       6254      30148 
     12905      14214      10224      40124      10621       5037      30146 
      9098      10032      10224      40124       4225       6254      30148 


Latency: shr , 4 regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9541      10169      10224      10165      10124       4993          0 
      9356       9990      10224      10162      10124       4996          0 
      9346       9989      10224      10150      10124       4998          0 
      9352       9988      10224      10157      10124       4997          0 
      9364       9993      10224      10134      10124       4995          0 
      9376       9990      10224      10134      10124       4995          0 
      9386       9990      10224      10134      10124       4995          0 
      9380       9990      10224      10134      10124       4995          0 


Throughput: shr , 4 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4489       5284      10224      10124       5056          1          0 
      4341       5113      10224      10124       5055          1          0 
      4340       5118      10224      10124       5055          1          0 
      4308       5079      10224      10124       5057          1          0 
      4310       5079      10224      10124       5057          1          0 
      4316       5080      10224      10124       5057          1          0 
      4316       5079      10224      10124       5057          1          0 
      4320       5078      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4654       5304      10224      10124          0          0          1 
      4476       5111      10224      10124          0          0          1 
      4478       5115      10224      10124          0          0          1 
      4444       5078      10224      10124          0          0          1 
      4443       5080      10224      10124          0          0          1 
      4453       5082      10224      10124          0          0          1 
      4453       5078      10224      10124          0          0          1 
      4451       5078      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4784       5288      10224      10124       5062          0      10206 
      4619       5112      10224      10124       5068          0      10258 
      4629       5118      10224      10124       5069          0      10266 
      4623       5109      10224      10124       5068          0      10265 
      4601       5078      10224      10124       5057          0      10191 
      4603       5082      10224      10124       5057          0      10191 
      4607       5080      10224      10124       5057          0      10191 
      4609       5080      10224      10124       5057          0      10191 


throughput with memory operand: shr , 4 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13160      14545      10224      40124      11884          1       7239 
     13027      14377      10224      40124      11966          1       7232 
      9137      10068      10224      40124       5875          1       6253 
     13062      14392      10224      40124      11859          1       7254 
      9091      10029      10224      40124       5877          1       6255 
     12920      14271      10224      40124      11703          1       7254 
      9066      10029      10224      40124       5877          1       6255 
     12991      14356      10224      40124      11701          1       7274 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12971      14790      10224      40124       7697      13710          1 
      8814      10067      10224      40124       7503      10000          1 
     12451      14230      10224      40124       7708      13702          1 
      8784      10030      10224      40124       7504      10001          1 
     12491      14241      10224      40124       7724      13653          1 
      8807      10030      10224      40124       7504      10001          1 
     12567      14304      10224      40124       7705      13760          1 
      8800      10031      10224      40124       7504      10001          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13742      14690      10224      40124      10775       5047      30184 
     13396      14300      10224      40124      10651       5050      30185 
      9442      10066      10224      40124       4224       6253      30146 
     13476      14350      10224      40124      10693       5052      30162 
      9411      10030      10224      40124       4225       6254      30148 
     13453      14355      10224      40124      10716       5023      30149 
      9388      10032      10224      40124       4225       6254      30148 
     13451      14373      10224      40124      10711       5028      30144 


Latency: shr , 4 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9229      10176      10224      10147      10124       5002          0 
      9050       9989      10224      10152      10124       4999          0 
      9038       9991      10224      10158      10124       5001          0 
      9032       9989      10224      10159      10124       5004          0 
      9040       9989      10224      10130      10124       5004          0 
      9050       9988      10224      10130      10124       5004          0 
      9060       9989      10224      10130      10124       5004          0 
      9072       9989      10224      10130      10124       5004          0 


Throughput: shr , 4 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4792       5299      10224      10124       5055          1          0 
      4625       5116      10224      10124       5055          1          0 
      4619       5111      10224      10124       5053          1          0 
      4623       5109      10224      10124       5055          1          0 
      4599       5082      10224      10124       5057          1          0 
      4602       5081      10224      10124       5057          1          0 
      4601       5078      10224      10124       5057          1          0 
      4605       5079      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4803       5301      10224      10124          0          0          1 
      4635       5111      10224      10124          0          0          1 
      4641       5109      10224      10124          0          0          1 
      4619       5081      10224      10124          0          0          1 
      4611       5080      10224      10124          0          0          1 
      4607       5080      10224      10124          0          0          1 
      4604       5078      10224      10124          0          0          1 
      4607       5083      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4954       5288      10224      10124       5066          0      10210 
      4792       5118      10224      10124       5070          0      10268 
      4776       5110      10224      10124       5068          0      10265 
      4750       5079      10224      10124       5057          0      10191 
      4750       5079      10224      10124       5057          0      10191 
      4759       5079      10224      10124       5057          0      10191 
      4758       5079      10224      10124       5057          0      10191 
      4760       5078      10224      10124       5057          0      10191 


throughput with memory operand: shr , 4 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9058      10313      10224      40124       5981          1       6269 
     12501      14254      10224      40124      11837          1       7233 
      8816      10066      10224      40124       5876          1       6253 
     12503      14290      10224      40124      11879          1       7260 
      8782      10030      10224      40124       5877          1       6255 
     12654      14434      10224      40124      11883          1       7257 
      8804      10029      10224      40124       5877          1       6255 
     12543      14274      10224      40124      11773          1       7251 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12652      13944      10224      40124       7612      13225          1 
     11068      12217      10224      40124       7629      11896          1 
     12815      14166      10224      40124       7706      13619          1 
      9074      10034      10224      40124       7504      10001          1 
     12844      14183      10224      40124       7734      13593          1 
     10243      11298      10224      40156       7588      10956         13 
     12886      14190      10224      40124       7715      13620          1 
     11526      12707      10224      40124       7630      12318          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13776      14723      10224      40124      10679       5057      30190 
      9425      10066      10224      40124       4224       6253      30146 
     13315      14205      10224      40124      10607       5038      30157 
      9419      10030      10224      40124       4225       6254      30148 
     13314      14176      10224      40124      10574       5030      30142 
      9407      10029      10224      40124       4225       6254      30148 
     13249      14146      10224      40124      10567       5051      30146 
      9385      10031      10224      40124       4225       6254      30148 


Latency: shr , 4 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8888      10160      10224      10155      10124       4991          0 
      8749       9990      10224      10158      10124       4997          0 
      8755       9990      10224      10134      10124       4995          0 
      8767       9990      10224      10134      10124       4995          0 
      8777       9990      10224      10134      10124       4995          0 
      8774       9992      10224      10134      10124       4995          0 
      8764       9990      10224      10134      10124       4995          0 
      8756       9990      10224      10134      10124       4995          0 


Throughput: shr , 4 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4810       5301      10224      10124       5055          1          0 
      4633       5112      10224      10124       5055          1          0 
      4631       5111      10224      10124       5053          1          0 
      4613       5096      10224      10124       5054          1          0 
      4610       5099      10224      10124       5055          1          0 
      4609       5096      10224      10124       5054          1          0 
      4603       5096      10224      10124       5055          1          0 
      4600       5095      10224      10124       5055          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4659       5323      10224      10124          0          0          1 
      4478       5114      10224      10124          0          0          1 
      4484       5115      10224      10124          0          0          1 
      4483       5115      10224      10124          0          0          1 
      4457       5078      10224      10124          0          0          1 
      4461       5078      10224      10124          0          0          1 
      4465       5082      10224      10124          0          0          1 
      4465       5078      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4643       5308      10224      10124       5067          0      10214 
      4476       5111      10224      10124       5068          0      10260 
      4490       5127      10224      10124       5072          0      10307 
      4452       5081      10224      10124       5057          0      10191 
      4452       5078      10224      10124       5057          0      10191 
      4454       5078      10224      10124       5057          0      10191 
      4462       5082      10224      10124       5057          0      10191 
      4462       5078      10224      10124       5057          0      10191 


throughput with memory operand: shr , 4 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12591      14355      10224      40124      11773          1       7259 
     12596      14380      10224      40124      11978          1       7265 
      8810      10065      10224      40124       5876          1       6253 
     12575      14353      10224      40124      11842          1       7249 
      8800      10030      10224      40124       5877          1       6255 
     12666      14419      10224      40124      11792          1       7260 
      8812      10030      10224      40124       5877          1       6255 
     12598      14359      10224      40124      11729          1       7258 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9518      10517      10224      40124       7009      10093          1 
     13029      14376      10224      40124       7702      13833          1 
      9105      10029      10224      40124       7504      10001          1 
     13120      14453      10224      40124       7732      13909          1 
      9091      10030      10224      40124       7504      10001          1 
     13047      14415      10224      40124       7724      13850          1 
      9068      10030      10224      40124       7504      10001          1 
     13040      14408      10224      40124       7717      13857          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12850      14678      10224      40124      10747       5035      30181 
     12607      14405      10224      40124      10791       5042      30185 
      8794      10030      10224      40124       4225       6254      30148 
     12588      14338      10224      40124      10784       5059      30148 
      8812      10029      10224      40124       4225       6254      30148 
     12595      14351      10224      40124      10706       5044      30168 
      8791      10030      10224      40124       4225       6254      30148 
     12501      14278      10224      40124      10656       5014      30139 


Latency: shr , 4 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9577      10200      10224      10166      10124       5002          0 
      9379       9988      10224      10152      10124       4999          0 
      9369       9989      10224      10155      10124       5002          0 
      9361       9990      10224      10162      10124       5004          0 
      9349       9991      10224      10130      10124       5004          0 
      9341       9989      10224      10130      10124       5004          0 
      9351       9989      10224      10130      10124       5004          0 
      9361       9988      10224      10130      10124       5004          0 


Throughput: shr , 4 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5089       5622      10224      10124       5055          1          0 
      4635       5116      10224      10124       5055          1          0 
      4635       5114      10224      10124       5054          1          0 
      4639       5113      10224      10124       5055          1          0 
      4641       5112      10224      10124       5055          1          0 
      4615       5080      10224      10124       5057          1          0 
      4617       5082      10224      10124       5058          1          0 
      4613       5079      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4817       5311      10224      10124          0          0          1 
      4641       5111      10224      10124          0          0          1 
      4641       5111      10224      10124          0          0          1 
      4643       5110      10224      10124          0          0          1 
      4611       5083      10224      10124          0          0          1 
      4606       5079      10224      10124          0          0          1 
      4603       5079      10224      10124          0          0          1 
      4604       5082      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4660       5323      10224      10124       5072          0      10233 
      4477       5111      10224      10124       5067          0      10262 
      4480       5111      10224      10124       5066          0      10262 
      4454       5079      10224      10124       5057          0      10191 
      4460       5079      10224      10124       5057          0      10191 
      4464       5078      10224      10124       5057          0      10191 
      4468       5083      10224      10124       5057          0      10191 
      4464       5078      10224      10124       5057          0      10191 


throughput with memory operand: shr , 4 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13596      14534      10224      40124      11989          1       7278 
     13455      14368      10224      40124      11818          1       7255 
      9440      10068      10224      40124       5876          1       6253 
     13467      14342      10224      40124      11788          1       7232 
      9412      10029      10224      40124       5877          1       6255 
     13487      14389      10224      40124      11813          1       7246 
      9390      10032      10224      40124       5877          1       6255 
     13497      14432      10224      40124      11762          1       7245 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13148      14484      10224      40124       7726      13687          1 
      9127      10068      10224      40124       7503      10000          1 
     12976      14336      10224      40124       7731      13753          1 
      9067      10030      10224      40124       7504      10001          1 
     12985      14353      10224      40124       7733      13728          1 
      9089      10030      10224      40124       7504      10001          1 
     13004      14333      10224      40124       7708      13755          1 
      9107      10030      10224      40124       7504      10001          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12785      14568      10224      40128       9604       5163      30205 
     12943      14753      10224      40124       7163       6339      30152 
     12874      14661      10224      40124       7584       6344      30151 
     12533      14288      10224      40126       8767       5624      30161 
     12458      14228      10224      40126       9002       5517      30170 
     12529      14310      10224      40128       9382       5290      30135 
     12426      14183      10224      40128       9768       5041      30143 
     12700      14462      10224      40130       9396       5221      30153 


Latency: shr , cl regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17712      20185      10224      30187      30124      15010          0 
     17558      19992      10224      30162      30124      14976          0 
     17521      19993      10224      30139      30124      14979          0 
     17493      19991      10224      30139      30124      14979          0 
     17521      19991      10224      30139      30124      14979          0 
     17553      19990      10224      30139      30124      14979          0 
     17545      19991      10224      30139      30124      14979          0 
     17509      19991      10224      30139      30124      14979          0 


Throughput: shr , cl regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18506      20384      10224      30124      14954          1          0 
     18115      19990      10224      30124      14932          1          0 
     18080      19991      10224      30124      14961          1          0 
     18096      19991      10224      30124      14964          1          0 
     18134      19989      10224      30124      14964          1          0 
     18136      19990      10224      30124      14964          1          0 
     18096      19992      10224      30124      14964          1          0 
     18080      19989      10224      30124      14964          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17169      20192      10224      30124          0          0          1 
     17009      19993      10224      30124          0          0          1 
     16974      19993      10224      30124          0          0          1 
     16947      19992      10224      30124          0          0          1 
     16976      19992      10224      30124          0          0          1 
     17009      19993      10224      30124          0          0          1 
     17002      19992      10224      30124          0          0          1 
     16970      19992      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18919      20170      10224      30124      15166          0      30165 
     18706      19991      10224      30124      15151          0      30166 
     18718      19992      10224      30124      15142          0      30162 
     18756      19991      10224      30124      15138          0      30169 
     18762      19990      10224      30124      15146          0      30176 
     18730      19995      10224      30124      15152          0      30136 
     18706      19992      10224      30124      15152          0      30136 
     18742      19992      10224      30124      15152          0      30136 


throughput with memory operand: shr , cl regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35428      40359      10224      60124      15012          1       9999 
     35214      40168      10224      60124      15001          1      10001 
     35208      40166      10224      60124      15001          1       9999 
     35262      40166      10224      60124      15001          1      10001 
     35145      40130      10224      60124      15001          1      10001 
     35238      40128      10224      60124      15001          1      10001 
     35155      40128      10224      60124      15001          1      10001 
     35204      40128      10224      60124      15001          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35464      40494      10224      60124      10000      10027          1 
     35274      40168      10224      60124      10004      10000          1 
     35177      40166      10224      60124      10002      10000          1 
     35221      40128      10224      60124      10002      10000          1 
     35187      40130      10224      60124      10002      10000          1 
     35165      40128      10224      60124      10002      10000          1 
     35228      40128      10224      60124      10002      10000          1 
     35139      40128      10224      60124      10002      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     37815      40369      10224      60124      15110          0      50139 
     37693      40166      10224      60124      15102          0      50137 
     37611      40168      10224      60124      15102          0      50137 
     37664      40128      10224      60124      15100          0      50133 
     37568      40128      10224      60124      15100          0      50133 
     37661      40130      10224      60124      15100          0      50133 
     37583      40128      10224      60124      15100          0      50133 
     37635      40128      10224      60124      15100          0      50133 


Latency: shr , cl regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18312      20175      10224      30165      30124      14973          0 
     18106      19990      10224      30159      30124      14960          0 
     18080      19991      10224      30168      30124      14997          0 
     18110      19994      10224      30169      30124      15001          0 
     18145      19991      10224      30135      30124      15020          0 
     18126      19991      10224      30135      30124      15020          0 
     18084      19989      10224      30135      30124      15020          0 
     18092      19992      10224      30135      30124      15020          0 


Throughput: shr , cl regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18229      20151      10224      30124      14973          1          0 
     18123      19991      10224      30124      14962          1          0 
     18146      19990      10224      30124      14988          1          0 
     18112      19993      10224      30124      14991          1          0 
     18078      19990      10224      30124      14991          1          0 
     18100      19990      10224      30124      14991          1          0 
     18143      19992      10224      30124      14991          1          0 
     18129      19990      10224      30124      14991          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18901      20176      10224      30124          0          0          1 
     18770      19991      10224      30124          0          0          1 
     18758      19990      10224      30124          0          0          1 
     18716      19990      10224      30124          0          0          1 
     18716      19991      10224      30124          0          0          1 
     18756      19989      10224      30124          0          0          1 
     18772      19989      10224      30124          0          0          1 
     18734      19991      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18901      20206      10224      30124      15130          0      30170 
     18726      19993      10224      30124      15151          0      30166 
     18764      19992      10224      30124      15142          0      30162 
     18756      19991      10224      30124      15138          0      30169 
     18716      19990      10224      30124      15146          0      30176 
     18708      19994      10224      30124      15152          0      30136 
     18750      19992      10224      30124      15152          0      30136 
     18768      19992      10224      30124      15152          0      30136 


throughput with memory operand: shr , cl regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     36642      40473      10224      60124      15012          1       9998 
     36445      40173      10224      60124      15002          1       9999 
     36353      40173      10224      60124      15002          1      10001 
     36451      40172      10224      60124      15002          1       9999 
     36327      40137      10224      60124      15002          1      10001 
     36392      40134      10224      60124      15002          1      10001 
     36364      40135      10224      60124      15002          1      10001 
     36349      40137      10224      60124      15002          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35419      40374      10224      60124      10002      10010          1 
     35234      40167      10224      60124      10004      10000          1 
     35188      40166      10224      60124      10002      10000          1 
     35270      40167      10224      60124      10004      10000          1 
     35139      40129      10224      60124      10002      10000          1 
     35226      40130      10224      60124      10002      10000          1 
     35169      40128      10224      60124      10002      10000          1 
     35178      40128      10224      60124      10002      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35339      40326      10224      60124      15112          0      50137 
     35218      40167      10224      60124      15102          0      50137 
     35218      40128      10224      60124      15100          0      50133 
     35145      40128      10224      60124      15100          0      50133 
     35240      40131      10224      60124      15100          0      50133 
     35148      40128      10224      60124      15100          0      50133 
     35214      40128      10224      60124      15100          0      50133 
     35190      40128      10224      60124      15100          0      50133 


Latency: shr , cl regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18203      20719      10224      30165      30124      14973          0 
     17538      19991      10224      30169      30124      15001          0 
     17503      19991      10224      30135      30124      15020          0 
     17508      19992      10224      30135      30124      15020          0 
     17545      19991      10224      30135      30124      15020          0 
     17563      19991      10224      30135      30124      15020          0 
     17531      19991      10224      30135      30124      15020          0 
     17497      19991      10224      30135      30124      15020          0 


Throughput: shr , cl regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18940      20201      10224      30124      14959          1          0 
     18770      19992      10224      30124      14957          1          0 
     18736      19992      10224      30124      14950          1          0 
     18707      19994      10224      30124      14950          1          0 
     18733      19992      10224      30124      14950          1          0 
     18768      19992      10224      30124      14950          1          0 
     18752      19992      10224      30124      14950          1          0 
     18712      19994      10224      30124      14950          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17690      20181      10224      30124          0          0          1 
     17494      19992      10224      30124          0          0          1 
     17525      19992      10224      30124          0          0          1 
     17559      19992      10224      30124          0          0          1 
     17547      19991      10224      30124          0          0          1 
     17509      19990      10224      30124          0          0          1 
     17501      19992      10224      30124          0          0          1 
     17537      19991      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18298      20178      10224      30124      15181          0      30161 
     18090      19992      10224      30124      15159          0      30161 
     18080      19991      10224      30124      15151          0      30159 
     52107      22338      10224      30491      15310          2      30735 
     17494      19992      10224      30124      15143          0      30171 
     17495      19990      10224      30124      15137          0      30137 
     17529      19990      10224      30124      15137          0      30137 
     17548      19990      10224      30124      15137          0      30137 


throughput with memory operand: shr , cl regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     38049      41971      10224      60219      17490         19       8706 
     38323      42409      10224      60232      18570         25       8501 
     37579      41458      10224      60208      15110         14       9863 
     36374      40146      10224      60124      15003          5      10001 
     36349      40108      10224      60124      15003          5      10001 
     36386      40110      10224      60124      15003          5      10001 
     36313      40107      10224      60124      15003          5      10001 
     36402      40108      10224      60124      15003          5      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     36604      40349      10224      60124      10004      10016          1 
     36362      40166      10224      60124      10002      10000          1 
     36404      40166      10224      60124      10004      10000          1 
     36374      40130      10224      60124      10002      10000          1 
     36325      40128      10224      60124      10002      10000          1 
     36404      40128      10224      60124      10002      10000          1 
     36311      40130      10224      60124      10002      10000          1 
     36406      40128      10224      60124      10002      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     36624      40386      10224      60124      15112          0      50139 
     36382      40166      10224      60124      15102          0      50137 
     36386      40167      10224      60124      15102          0      50137 
     36392      40130      10224      60124      15100          0      50133 
     36322      40130      10224      60124      15100          0      50133 
     36410      40128      10224      60124      15100          0      50133 
     36313      40129      10224      60124      15100          0      50133 
     36402      40132      10224      60124      15100          0      50133 


Latency: shr , cl regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18945      20174      10224      30165      30124      14973          0 
     18738      19989      10224      30169      30124      14994          0 
     18700      19991      10224      30168      30124      14997          0 
     18728      19993      10224      30169      30124      15001          0 
     18766      19991      10224      30135      30124      15020          0 
     18752      19991      10224      30135      30124      15020          0 
     18716      19991      10224      30135      30124      15020          0 
     18708      19991      10224      30135      30124      15020          0 


Throughput: shr , cl regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17120      20193      10224      30124      14954          1          0 
     16988      19992      10224      30124      14932          1          0 
     17013      19992      10224      30124      14979          1          0 
     16982      19992      10224      30124      14956          1          0 
     16952      19991      10224      30124      14966          1          0 
     16956      19991      10224      30124      14966          1          0 
     16989      19990      10224      30124      14966          1          0 
     17008      19992      10224      30124      14966          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17755      20209      10224      30124          0          0          1 
     17541      19991      10224      30124          0          0          1 
     17507      19993      10224      30124          0          0          1 
     17502      19989      10224      30124          0          0          1 
     17541      19990      10224      30124          0          0          1 
     17563      19992      10224      30124          0          0          1 
     17529      19991      10224      30124          0          0          1 
     17497      19990      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18970      20206      10224      30124      15130          0      30170 
     18748      19994      10224      30124      15151          0      30167 
     18708      19992      10224      30124      15152          0      30136 
     18718      19992      10224      30124      15152          0      30136 
     18758      19992      10224      30124      15152          0      30136 
     18766      19994      10224      30124      15152          0      30136 
     18718      19992      10224      30124      15152          0      30136 
     18708      19992      10224      30124      15152          0      30136 


throughput with memory operand: shr , cl regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     36530      40366      10224      60124      15012          1       9999 
     36445      40172      10224      60124      15002          1      10001 
     36341      40137      10224      60124      15002          1      10001 
     36381      40135      10224      60124      15002          1      10001 
     36381      40135      10224      60124      15002          1      10001 
     36337      40134      10224      60124      15002          1      10001 
     36414      40136      10224      60124      15002          1      10001 
     36321      40135      10224      60124      15002          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     36505      40316      10224      60124      10004      10015          1 
     36436      40168      10224      60124      10002      10000          1 
     36352      40170      10224      60124      10004      10000          1 
     36415      40130      10224      60124      10002      10000          1 
     36319      40130      10224      60124      10002      10000          1 
     36392      40132      10224      60124      10002      10000          1 
     36357      40130      10224      60124      10002      10000          1 
     36352      40130      10224      60124      10002      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     37861      40349      10224      60124      15106          0      50137 
     37635      40173      10224      60124      15103          0      50137 
     37670      40174      10224      60124      15103          0      50137 
     37637      40136      10224      60124      15101          0      50133 
     37595      40136      10224      60124      15101          0      50133 
     37665      40136      10224      60124      15101          0      50133 
     37577      40136      10224      60124      15101          0      50133 
     37677      40139      10224      60124      15101          0      50133 


Latency: sar , 1 regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9505      10136      10224      10157      10124       4999          0 
      9385       9993      10224      10153      10124       5002          0 
      9379       9994      10224      10133      10124       5003          0 
      9367       9993      10224      10133      10124       5003          0 
      9355       9993      10224      10133      10124       5003          0 
      9347       9994      10224      10133      10124       5003          0 
      9346       9993      10224      10133      10124       5003          0 
      9359       9993      10224      10133      10124       5003          0 


Throughput: sar , 1 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4703       5377      10224      10124       5135         10          4 
      4737       5389      10224      10124       5122         16          0 
      4631       5265      10224      10124       5131         15         -1 
      5679       6468      10224      10147       5882         27          2 
      5471       6231      10224      10168       5293         15         -1 
      4609       5239      10224      10124       5115         15         -1 
      4623       5262      10224      10124       5126          9          0 
      4572       5196      10224      10124       5143          7         -1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4790       5301      10224      10124          0          0          1 
      4625       5114      10224      10124          0          0          1 
      4631       5116      10224      10124          0          0          1 
      4603       5082      10224      10124          0          0          1 
      4603       5080      10224      10124          0          0          1 
      4607       5080      10224      10124          0          0          1 
      4611       5082      10224      10124          0          0          1 
      4612       5080      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4974       5298      10224      10124       5069          0      10246 
      4799       5117      10224      10124       5067          0      10266 
      4788       5111      10224      10124       5066          0      10265 
      4785       5114      10224      10124       5067          0      10266 
      4758       5087      10224      10124       5058          0      10195 
      4750       5083      10224      10124       5058          0      10195 
      4755       5083      10224      10124       5058          0      10195 
      4758       5086      10224      10124       5058          0      10195 


throughput with memory operand: sar , 1 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13318      14681      10224      40124      11944          1       7248 
     13038      14359      10224      40124      11921          1       7244 
      9126      10066      10224      40124       5876          1       6253 
     12979      14336      10224      40124      11866          1       7234 
      9070      10033      10224      40124       5877          1       6255 
     13015      14379      10224      40124      11738          1       7246 
      9087      10031      10224      40124       5877          1       6255 
     12945      14269      10224      40124      11696          1       7253 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13275      14155      10224      40124       7626      13097          5 
     13253      14166      10224      40124       7669      13078          2 
     13100      13996      10224      40124       7644      12978          3 
     13158      14035      10224      40124       7642      12963          8 
     13170      14015      10224      40124       7653      13004          2 
     13208      14067      10224      40124       7611      13019          4 
     13203      14090      10224      40124       7676      13054          3 
     13066      13967      10224      40124       7628      12931          8 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     11800      14312      10224      40124      10551       5034      30181 
      8578      10391      10224      40124       7857       5929      30181 
      8312      10066      10224      40124       4224       6253      30146 
     11764      14268      10224      40124      10646       5030      30165 
      8261      10029      10224      40124       4225       6254      30148 
     11717      14245      10224      40124      10591       5043      30165 
      8245      10029      10224      40124       4225       6254      30148 
     11692      14200      10224      40124      10646       5056      30149 


Latency: sar , 1 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9525      10176      10224      10157      10124       5000          0 
      9365       9992      10224      10156      10124       4999          0 
      9375       9994      10224      10158      10124       4998          0 
      9383       9992      10224      10156      10124       4994          0 
      9381       9993      10224      10129      10124       4994          0 
      9371       9993      10224      10129      10124       4994          0 
      9359       9994      10224      10129      10124       4994          0 
      9349       9993      10224      10129      10124       4994          0 


Throughput: sar , 1 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5013       5342      10224      10124       5054          1          0 
      4803       5114      10224      10124       5054          1          0 
      4806       5117      10224      10124       5055          1          0 
      4798       5112      10224      10124       5055          1          0 
      4767       5083      10224      10124       5058          1          0 
      4762       5084      10224      10124       5058          1          0 
      4764       5083      10224      10124       5058          1          0 
      4757       5083      10224      10124       5058          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4835       5334      10224      10124          0          0          1 
      4635       5115      10224      10124          0          0          1 
      4643       5118      10224      10124          0          0          1 
      4615       5082      10224      10124          0          0          1 
      4613       5081      10224      10124          0          0          1 
      4612       5081      10224      10124          0          0          1 
      4607       5080      10224      10124          0          0          1 
      4607       5082      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5010       5338      10224      10124       5070          0      10259 
      4803       5114      10224      10124       5068          0      10258 
      4798       5112      10224      10124       5068          0      10259 
      4806       5119      10224      10124       5069          0      10266 
      4767       5081      10224      10124       5057          0      10191 
      4760       5079      10224      10124       5057          0      10191 
      4758       5080      10224      10124       5057          0      10191 
      4754       5081      10224      10124       5057          0      10191 


throughput with memory operand: sar , 1 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13243      14637      10224      40124      11925          1       7254 
      9123      10069      10224      40124       5876          1       6253 
     13082      14422      10224      40124      11954          1       7261 
      9110      10031      10224      40124       5877          1       6255 
     13048      14383      10224      40124      11745          1       7256 
      9089      10034      10224      40124       5877          1       6255 
     12995      14365      10224      40124      11769          1       7254 
      9072      10031      10224      40124       5877          1       6255 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10507      11581      10224      40124       7557      11155          1 
     13003      14321      10224      40124       7726      13734          1 
     10465      11545      10224      40124       7568      11326          1 
     12949      14298      10224      40124       7720      13704          1 
      9077      10038      10224      40124       7504      10001          1 
     12942      14301      10224      40124       7745      13708          1 
      9100      10039      10224      40124       7504      10001          1 
     13084      14415      10224      40124       7719      13815          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13820      14748      10224      40124      10761       5035      30198 
      9763      10408      10224      40124       8196       5939      30225 
      9458      10069      10224      40124       4226       6253      30147 
     13483      14370      10224      40124      10730       5040      30189 
      9404      10034      10224      40124       4225       6254      30148 
     13342      14257      10224      40124      10692       5015      30147 
      9387      10031      10224      40124       4225       6254      30148 
     13435      14337      10224      40124      10781       5026      30147 


Latency: sar , 1 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9373      10331      10224      10145      10124       5004          0 
      9073       9995      10224      10155      10124       5002          0 
      9054       9992      10224      10151      10124       5002          0 
      9048       9990      10224      10156      10124       5002          0 
      9036       9992      10224      10133      10124       5003          0 
      9032       9993      10224      10133      10124       5003          0 
      9044       9992      10224      10133      10124       5003          0 
      9050       9992      10224      10133      10124       5003          0 


Throughput: sar , 1 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4798       5302      10224      10124       5057          1          0 
      4621       5111      10224      10124       5053          1          0 
      4623       5114      10224      10124       5053          1          0 
      4599       5085      10224      10124       5058          1          0 
      4600       5083      10224      10124       5058          1          0 
      4605       5083      10224      10124       5058          1          0 
      4607       5084      10224      10124       5058          1          0 
      4610       5083      10224      10124       5058          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4810       5302      10224      10124          0          0          1 
      4639       5114      10224      10124          0          0          1 
      4637       5111      10224      10124          0          0          1 
      4604       5079      10224      10124          0          0          1 
      4603       5082      10224      10124          0          0          1 
      4599       5080      10224      10124          0          0          1 
      4598       5080      10224      10124          0          0          1 
      4597       5082      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5122       5494      10224      10131       4825          3      10267 
      4898       5230      10224      10131       4991          3      10253 
      4894       5263      10224      10128       4985          2      10192 
      4837       5189      10224      10130       5037          3      10238 
      4871       5209      10224      10127       4970          3      10187 
      4916       5261      10224      10128       4952          3      10183 
      4888       5276      10224      10126       4978          3      10155 
      5008       5350      10224      10128       4899          3      10189 


throughput with memory operand: sar , 1 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9652      10300      10224      40124       6873          1       7004 
     13416      14298      10224      40124      11884          1       7246 
      9463      10070      10224      40124       5875          1       6253 
     13464      14347      10224      40124      11940          1       7237 
      9401      10031      10224      40124       5877          1       6255 
     13433      14355      10224      40124      11868          1       7259 
      9391      10034      10224      40124       5877          1       6255 
     13431      14332      10224      40124      11727          1       7260 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13598      14510      10224      40124       7714      13741          1 
     13396      14269      10224      40124       7706      13718          1 
      9456      10068      10224      40124       7503      10000          1 
     13506      14397      10224      40124       7712      13818          1 
      9430      10070      10224      40124       7503      10000          1 
     13485      14416      10224      40124       7718      13898          1 
      9391      10030      10224      40124       7504      10001          1 
     13410      14303      10224      40124       7727      13718          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13038      14417      10224      40124      10673       5067      30179 
      9115      10069      10224      40124       4226       6253      30147 
     12860      14182      10224      40124      10746       5066      30190 
      9141      10066      10224      40124       4224       6253      30146 
     12882      14194      10224      40124      10712       5062      30176 
      9089      10030      10224      40124       4225       6254      30148 
     12956      14319      10224      40124      10711       5048      30142 
      9072      10030      10224      40124       4225       6254      30148 


Latency: sar , 1 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9211      10176      10224      10157      10124       5004          0 
      9054       9992      10224      10150      10124       4997          0 
      9064       9992      10224      10157      10124       5004          0 
      9068       9994      10224      10159      10124       5002          0 
      9060       9992      10224      10133      10124       5003          0 
      9052       9992      10224      10133      10124       5003          0 
      9040       9992      10224      10133      10124       5003          0 
      9032       9993      10224      10133      10124       5003          0 


Throughput: sar , 1 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4908       5777      10224      10124       5056          1          0 
      4345       5114      10224      10124       5055          1          0 
      4344       5121      10224      10124       5056          1          0 
      4335       5112      10224      10124       5055          1          0 
      4305       5083      10224      10124       5058          1          0 
      4309       5086      10224      10124       5058          1          0 
      4309       5084      10224      10124       5058          1          0 
      4311       5083      10224      10124       5058          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4954       5465      10224      10124          0          0          1 
      4637       5115      10224      10124          0          0          1 
      4647       5120      10224      10124          0          0          1 
      4641       5112      10224      10124          0          0          1 
      4607       5083      10224      10124          0          0          1 
      4610       5086      10224      10124          0          0          1 
      4601       5085      10224      10124          0          0          1 
      4599       5083      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4972       5485      10224      10124       5061          0      10216 
      4639       5111      10224      10124       5068          0      10262 
      4645       5117      10224      10124       5069          0      10263 
      4639       5112      10224      10124       5068          0      10265 
      4607       5080      10224      10124       5056          0      10187 
      4605       5082      10224      10124       5056          0      10187 
      4601       5080      10224      10124       5056          0      10187 
      4596       5080      10224      10124       5056          0      10187 


throughput with memory operand: sar , 1 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12813      14584      10224      40124      11993          1       7253 
     12590      14352      10224      40124      11872          1       7251 
      8790      10030      10224      40124       5877          1       6255 
     12519      14305      10224      40124      11871          1       7270 
      8783      10031      10224      40124       5877          1       6255 
     12579      14350      10224      40124      11748          1       7245 
      8804      10030      10224      40124       5877          1       6255 
     12620      14363      10224      40124      11810          1       7256 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9584      10241      10224      40124       7499      10008          1 
     13384      14302      10224      40124       7727      13719          1 
      9437      10071      10224      40124       7503      10000          1 
     13419      14302      10224      40124       7712      13750          1 
      9422      10030      10224      40124       7504      10001          1 
     13534      14426      10224      40124       7728      13856          1 
      9399      10032      10224      40124       7504      10001          1 
     13445      14370      10224      40124       7728      13783          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13673      14577      10224      40124      10891       5011      30169 
      9894      10563      10224      40124       8897       5897      30183 
      9419      10068      10224      40124       4224       6253      30146 
     13392      14313      10224      40124      10763       5053      30189 
      9396      10030      10224      40124       4225       6254      30148 
     13433      14314      10224      40124      10687       5013      30140 
      9423      10034      10224      40124       4225       6254      30148 
     13478      14372      10224      40124      10728       5017      30152 


Latency: sar , 4 regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9520      10165      10224      10139      10124       4999          0 
      9365       9989      10224      10159      10124       5003          0 
      9379       9988      10224      10154      10124       5003          0 
      9383       9990      10224      10162      10124       5004          0 
      9371       9990      10224      10130      10124       5004          0 
      9362       9989      10224      10130      10124       5004          0 
      9348       9988      10224      10130      10124       5004          0 
      9346       9990      10224      10130      10124       5004          0 


Throughput: sar , 4 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4988       5313      10224      10124       5053          1          0 
      4797       5116      10224      10124       5055          1          0 
      4786       5109      10224      10124       5054          1          0 
      4788       5110      10224      10124       5054          1          0 
      4754       5081      10224      10124       5057          1          0 
      4752       5080      10224      10124       5057          1          0 
      4756       5080      10224      10124       5057          1          0 
      4760       5080      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5537       5907      10224      10124          0          0          1 
      4792       5109      10224      10124          0          0          1 
      4767       5078      10224      10124          0          0          1 
      4768       5078      10224      10124          0          0          1 
      4774       5079      10224      10124          0          0          1 
      4768       5077      10224      10124          0          0          1 
      4768       5082      10224      10124          0          0          1 
      4761       5077      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4821       5313      10224      10124       5071          0      10229 
      4638       5112      10224      10124       5068          0      10255 
      4635       5114      10224      10124       5068          0      10263 
      4605       5079      10224      10124       5057          0      10191 
      4601       5078      10224      10124       5057          0      10191 
      4597       5078      10224      10124       5057          0      10191 
      4595       5082      10224      10124       5057          0      10191 
      4595       5078      10224      10124       5057          0      10191 


throughput with memory operand: sar , 4 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12819      14154      10224      40124      11410          1       7246 
     12904      14268      10224      40124      11626          1       7265 
      9114      10072      10224      40124       5877          1       6253 
     12880      14218      10224      40124      11607          1       7253 
      9107      10038      10224      40124       5878          1       6255 
     12913      14225      10224      40124      11614          1       7263 
      9102      10035      10224      40124       5878          1       6255 
     12922      14267      10224      40124      11593          1       7271 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9409      10390      10224      40124       7013      10134          1 
     12900      14259      10224      40124       7726      13672          1 
      9107      10068      10224      40124       7503      10000          1 
     12995      14349      10224      40124       7711      13806          1 
      9097      10030      10224      40124       7504      10001          1 
     13094      14419      10224      40124       7723      13833          1 
      9101      10032      10224      40124       7504      10001          1 
     12997      14346      10224      40124       7718      13781          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9198      10506      10224      40124       4296       6245      30168 
     12378      14117      10224      40124      10620       5053      30173 
      8836      10067      10224      40124       4224       6253      30146 
     12486      14212      10224      40124      10657       5065      30173 
      8802      10030      10224      40124       4225       6254      30148 
     12442      14196      10224      40124      10641       5054      30157 
      8778      10030      10224      40124       4225       6254      30148 
     12407      14179      10224      40124      10619       5048      30151 


Latency: sar , 4 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9226      10176      10224      10151      10124       4996          0 
      9068       9990      10224      10155      10124       4996          0 
      9068       9990      10224      10130      10124       4996          0 
      9058       9990      10224      10130      10124       4996          0 
      9050       9990      10224      10130      10124       4996          0 
      9038       9990      10224      10130      10124       4996          0 
      9035       9990      10224      10130      10124       4996          0 
      9046       9992      10224      10130      10124       4996          0 


Throughput: sar , 4 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4974       5310      10224      10124       5055          1          0 
      4780       5108      10224      10124       5054          1          0 
      4754       5081      10224      10124       5057          1          0 
      4758       5079      10224      10124       5057          1          0 
      4762       5080      10224      10124       5057          1          0 
      4765       5083      10224      10124       5057          1          0 
      4762       5082      10224      10124       5057          1          0 
      4770       5080      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4657       5306      10224      10124          0          0          1 
      4490       5114      10224      10124          0          0          1 
      4491       5113      10224      10124          0          0          1 
      4469       5081      10224      10124          0          0          1 
      4470       5081      10224      10124          0          0          1 
      4464       5079      10224      10124          0          0          1 
      4460       5079      10224      10124          0          0          1 
      4458       5080      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4758       5590      10224      10124       5062          0      10196 
      4352       5112      10224      10124       5069          0      10258 
      4356       5113      10224      10124       5068          0      10256 
      4350       5110      10224      10124       5068          0      10262 
      4322       5080      10224      10124       5057          0      10191 
      4320       5082      10224      10124       5057          0      10191 
      4312       5080      10224      10124       5057          0      10191 
      4310       5078      10224      10124       5057          0      10191 


throughput with memory operand: sar , 4 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12619      14423      10224      40124      11522          1       7247 
      8826      10073      10224      40124       5876          1       6253 
     12321      14047      10224      40124      11481          1       7241 
     47859      13137      10225      40333       8284         64       6642 
     14841      17680      10225      40414       9402         16       6901 
     12644      14412      10224      40124      11776          1       7255 
      9611      10945      10224      40124       7043          1       6467 
     12626      14378      10224      40124      11736          1       7252 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12617      14394      10224      40124       7724      13600          1 
      8814      10068      10224      40124       7503      10000          1 
     12386      14148      10224      40124       7698      13576          1 
      8828      10067      10224      40124       7503      10000          1 
     12365      14087      10224      40124       7714      13545          1 
      8812      10030      10224      40124       7504      10001          1 
     12456      14186      10224      40124       7720      13597          1 
      8798      10031      10224      40124       7504      10001          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9363      10344      10224      40124       8015       6003      30230 
      9104      10067      10224      40124       4226       6253      30147 
     12912      14261      10224      40124      10561       5056      30207 
      9093      10031      10224      40124       4225       6254      30148 
     12835      14142      10224      40124      10634       5050      30153 
      9105      10030      10224      40124       4225       6254      30148 
     12919      14249      10224      40124      10605       5017      30141 
      9082      10030      10224      40124       4225       6254      30148 


Latency: sar , 4 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9535      10164      10224      10154      10124       5001          0 
      9383       9990      10224      10158      10124       5002          0 
      9385       9989      10224      10159      10124       5004          0 
      9373       9989      10224      10130      10124       5004          0 
      9365       9990      10224      10130      10124       5004          0 
      9353       9990      10224      10130      10124       5004          0 
      9347       9990      10224      10130      10124       5004          0 
      9359       9990      10224      10130      10124       5004          0 


Throughput: sar , 4 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4675       5320      10224      10124       5055          1          0 
      4506       5131      10224      10124       5052          1          0 
      4490       5118      10224      10124       5055          1          0 
      4458       5080      10224      10124       5057          1          0 
      4456       5081      10224      10124       5057          1          0 
      4454       5084      10224      10124       5057          1          0 
      4448       5083      10224      10124       5057          1          0 
      4449       5081      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4526       5328      10224      10124          0          0          1 
      4347       5113      10224      10124          0          0          1 
      4348       5110      10224      10124          0          0          1 
      4324       5084      10224      10124          0          0          1 
      4327       5082      10224      10124          0          0          1 
      4324       5081      10224      10124          0          0          1 
      4319       5081      10224      10124          0          0          1 
      4320       5083      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4358       5130      10224      10124       5071          0      10229 
      4350       5112      10224      10124       5069          0      10261 
      4321       5078      10224      10124       5057          0      10191 
      4320       5078      10224      10124       5057          0      10191 
      4321       5082      10224      10124       5057          0      10191 
      4312       5078      10224      10124       5057          0      10191 
      4310       5078      10224      10124       5057          0      10191 
      4310       5081      10224      10124       5057          0      10191 


throughput with memory operand: sar , 4 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12644      14858      10224      40124      11628          1       7254 
      8569      10068      10224      40124       5875          1       6253 
     11977      14093      10224      40124      11568          1       7259 
      8543      10066      10224      40124       5876          1       6253 
     12068      14235      10224      40124      11596          1       7247 
      8505      10029      10224      40124       5877          1       6255 
     12008      14136      10224      40124      11630          1       7256 
      8531      10030      10224      40124       5877          1       6255 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12884      14684      10224      40124       7696      13719          1 
      8820      10067      10224      40124       7503      10000          1 
     12420      14188      10224      40124       7706      13635          1 
      8782      10032      10224      40124       7504      10001          1 
     12391      14138      10224      40124       7713      13579          1 
      8802      10031      10224      40124       7504      10001          1 
     12565      14299      10224      40124       7714      13757          1 
      8810      10033      10224      40124       7504      10001          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9829      10486      10224      40124       4298       6245      30165 
     13175      14081      10224      40124      10616       5087      30196 
      9416      10065      10224      40124       4224       6253      30146 
     13402      14305      10224      40124      10569       5070      30187 
      9415      10033      10224      40124       4225       6254      30148 
     13308      14168      10224      40124      10581       5052      30157 
      9411      10030      10224      40124       4225       6254      30148 
     13277      14170      10224      40124      10527       5028      30145 


Latency: sar , 4 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8916      10180      10224      10154      10124       5001          0 
      8741       9990      10224      10157      10124       5002          0 
      8745       9989      10224      10159      10124       5001          0 
      8757       9990      10224      10162      10124       5004          0 
      8765       9991      10224      10130      10124       5004          0 
      8775       9989      10224      10130      10124       5004          0 
      8778       9988      10224      10130      10124       5004          0 
      8768       9990      10224      10130      10124       5004          0 


Throughput: sar , 4 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4506       5301      10224      10124       5055          1          0 
      4342       5115      10224      10124       5053          1          0 
      4338       5110      10224      10124       5053          1          0 
      4332       5110      10224      10124       5055          1          0 
      4308       5083      10224      10124       5057          1          0 
      4306       5080      10224      10124       5057          1          0 
      4308       5078      10224      10124       5057          1          0 
      4312       5081      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4647       5302      10224      10124          0          0          1 
      4484       5112      10224      10124          0          0          1 
      4486       5111      10224      10124          0          0          1 
      4461       5081      10224      10124          0          0          1 
      4459       5078      10224      10124          0          0          1 
      4467       5080      10224      10124          0          0          1 
      4467       5082      10224      10124          0          0          1 
      4463       5080      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4532       5333      10224      10124       5073          0      10233 
      4344       5109      10224      10124       5067          0      10260 
      4348       5115      10224      10124       5067          0      10255 
      4322       5080      10224      10124       5057          0      10191 
      4326       5079      10224      10124       5057          0      10191 
      4330       5079      10224      10124       5057          0      10191 
      4330       5082      10224      10124       5057          0      10191 
      4320       5079      10224      10124       5057          0      10191 


throughput with memory operand: sar , 4 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9218      10490      10224      40124       5936          1       6262 
      9292      10576      10224      40124       9833          1       7040 
      8830      10066      10224      40124       5876          1       6253 
     12391      14142      10224      40124      11621          1       7273 
      8775      10029      10224      40124       5877          1       6255 
     12392      14152      10224      40124      11589          1       7256 
      8794      10031      10224      40124       5877          1       6255 
     12511      14249      10224      40124      11651          1       7247 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13065      14867      10224      40124       7726      13850          1 
      8836      10068      10224      40124       7503      10000          1 
     12583      14357      10224      40124       7738      13779          1 
      8781      10030      10224      40124       7504      10001          1 
     12551      14335      10224      40124       7721      13751          1 
      8794      10032      10224      40124       7504      10001          1 
     12678      14444      10224      40124       7728      13879          1 
      8814      10030      10224      40124       7504      10001          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     15477      17618      10224      40207       8127       5745      30526 
     15132      17281      10224      40224       8402       5710      30521 
     14395      16433      10224      40178       7803       6139      30338 
     16143      18421      10224      40132       6739       6246      30154 
     14979      17054      10224      40169       7926       5930      30264 
     18131      20664      10224      40333       7425       6192      30918 
     17386      19829      10224      40329       7916       5866      30939 
     13572      15501      10224      40130       8246       5830      30180 


Latency: sar , cl regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18256      20170      10224      30202      30124      14979          0 
     18088      19989      10224      30176      30124      14981          0 
     18122      19991      10224      30139      30124      14979          0 
     18147      19990      10224      30139      30124      14979          0 
     18110      19990      10224      30139      30124      14979          0 
     18076      19990      10224      30139      30124      14979          0 
     18104      19991      10224      30139      30124      14979          0 
     18142      19991      10224      30139      30124      14979          0 


Throughput: sar , cl regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17700      20185      10224      30124      14968          1          0 
     17495      19992      10224      30124      14950          1          0 
     17519      19992      10224      30124      14965          1          0 
     17553      19993      10224      30124      14957          1          0 
     17551      19991      10224      30124      14964          1          0 
     17517      19991      10224      30124      14964          1          0 
     17500      19992      10224      30124      14964          1          0 
     17529      19991      10224      30124      14964          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17686      20171      10224      30124          0          0          1 
     17563      19992      10224      30124          0          0          1 
     17537      19991      10224      30124          0          0          1 
     17504      19992      10224      30124          0          0          1 
     17507      19990      10224      30124          0          0          1 
     17542      19992      10224      30124          0          0          1 
     17558      19992      10224      30124          0          0          1 
     17529      19995      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17669      20154      10224      30124      15169          0      30178 
     17495      19991      10224      30124      15130          0      30171 
     17521      19991      10224      30124      15151          0      30161 
     17560      19992      10224      30124      15118          0      30174 
     17550      19991      10224      30124      15110          0      30133 
     17515      19992      10224      30124      15110          0      30133 
     17501      19992      10224      30124      15110          0      30133 
     17533      19991      10224      30124      15110          0      30133 


throughput with memory operand: sar , cl regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     34783      40949      10224      60188      15020         15      10003 
     34149      40166      10224      60124      15001          1       9999 
     34182      40291      10224      60124      15020          1       9995 
     34136      40130      10224      60124      15001          1      10001 
     34055      40129      10224      60124      15001          1      10001 
     34241      40297      10224      60156      15008          8      10003 
     34108      40128      10224      60124      15003          1      10001 
     34614      40801      10224      60252      15029         29      10012 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35442      40363      10224      60124      10004      10015          1 
     35179      40168      10224      60124      10002      10000          1 
     35252      40166      10224      60124      10004      10000          1 
     35216      40165      10224      60124      10002      10000          1 
     35168      40128      10224      60124      10002      10000          1 
     35228      40128      10224      60124      10002      10000          1 
     35133      40127      10224      60124      10002      10000          1 
     35232      40128      10224      60124      10002      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35351      40358      10224      60124      15111          0      50139 
     35244      40168      10224      60124      15102          0      50137 
     35230      40166      10224      60124      15102          0      50137 
     35187      40167      10224      60124      15102          0      50137 
     35272      40167      10224      60124      15102          0      50137 
     35139      40131      10224      60124      15100          0      50133 
     35231      40128      10224      60124      15100          0      50133 
     35165      40128      10224      60124      15100          0      50133 


Latency: sar , cl regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17678      20176      10224      30165      30124      14973          0 
     17501      19992      10224      30171      30124      14991          0 
     17534      19991      10224      30169      30124      15001          0 
     17562      19991      10224      30135      30124      15020          0 
     17535      19989      10224      30135      30124      15020          0 
     17501      19991      10224      30135      30124      15020          0 
     17511      19991      10224      30135      30124      15020          0 
     17547      19991      10224      30135      30124      15020          0 


Throughput: sar , cl regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17325      20391      10224      30124      14941          1          0 
     17014      19992      10224      30124      14966          1          0 
     16986      19993      10224      30124      14966          1          0 
     16958      19990      10224      30124      14993          1          0 
     16958      19991      10224      30124      14966          1          0 
     16990      19990      10224      30124      14966          1          0 
     51582      22347      10224      30491      15032         64          1 
     17518      19991      10224      30124      14962          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17674      20186      10224      30124          0          0          1 
     17507      19992      10224      30124          0          0          1 
     17542      19992      10224      30124          0          0          1 
     17560      19990      10224      30124          0          0          1 
     17527      19990      10224      30124          0          0          1 
     17495      19990      10224      30124          0          0          1 
     17521      19990      10224      30124          0          0          1 
     17555      19990      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18312      20192      10224      30124      15160          0      30169 
     18143      19992      10224      30124      15129          0      30170 
     18108      19990      10224      30124      15151          0      30167 
     18080      19992      10224      30124      15152          0      30136 
     18114      19993      10224      30124      15152          0      30136 
     18294      20156      10224      30156      15205          0      30279 
     18126      19992      10224      30124      15152          0      30136 
     18092      19995      10224      30124      15152          0      30136 


throughput with memory operand: sar , cl regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35455      40488      10224      60124      15004          1       9998 
     35264      40168      10224      60124      15001          1      10001 
     35196      40167      10224      60124      15001          1       9999 
     35186      40128      10224      60124      15001          1      10001 
     35216      40128      10224      60124      15001          1      10001 
     35147      40130      10224      60124      15001          1      10001 
     35236      40128      10224      60124      15001          1      10001 
     35143      40128      10224      60124      15001          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35512      40550      10224      60124      10002      10010          1 
     35262      40168      10224      60124      10004      10000          1 
     35207      40166      10224      60124      10002      10000          1 
     35171      40128      10224      60124      10002      10000          1 
     35226      40128      10224      60124      10002      10000          1 
     35143      40130      10224      60124      10002      10000          1 
     35239      40128      10224      60124      10002      10000          1 
     35151      40128      10224      60124      10002      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35343      40355      10224      60124      15109          0      50137 
     35270      40166      10224      60124      15102          0      50137 
     35175      40166      10224      60124      15102          0      50137 
     35256      40168      10224      60124      15102          0      50137 
     35183      40128      10224      60124      15100          0      50133 
     35169      40128      10224      60124      15100          0      50133 
     35233      40130      10224      60124      15100          0      50133 
     35139      40129      10224      60124      15100          0      50133 


Latency: sar , cl regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18112      19992      10224      30184      30124      14974          0 
     18081      19992      10224      30172      30124      14952          0 
     18103      19992      10224      30169      30124      15001          0 
     18143      19992      10224      30135      30124      15020          0 
     18134      19992      10224      30135      30124      15020          0 
     18094      19992      10224      30135      30124      15020          0 
     18086      19992      10224      30135      30124      15020          0 
     18120      19991      10224      30135      30124      15020          0 


Throughput: sar , cl regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17884      20384      10224      30124      14915          1          0 
     17503      19992      10224      30124      14943          1          0 
     17511      19991      10224      30124      14956          1          0 
     17543      19989      10224      30124      14968          1          0 
     17561      19989      10224      30124      14965          1          0 
     17525      19990      10224      30124      14965          1          0 
     17496      19989      10224      30124      14965          1          0 
     17519      19990      10224      30124      14965          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17639      20706      10224      30140          2          1         22 
     18603      21198      10224      30210          2          0         32 
     17487      19945      10224      30124          2          0         15 
     17502      19946      10224      30124          2          0         15 
     17537      19946      10224      30124          2          0         15 
     17543      19946      10224      30124          2          0         15 
     17509      19945      10224      30124          2          0         15 
     17483      19945      10224      30124          2          0         15 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18278      20185      10224      30124      15132          0      30168 
     18141      19992      10224      30124      15173          0      30174 
     18126      19991      10224      30124      15137          0      30159 
     18094      19994      10224      30124      15145          0      30164 
     18084      19991      10224      30124      15138          0      30139 
     18125      19991      10224      30124      15138          0      30139 
     18143      19990      10224      30124      15138          0      30139 
     18108      19991      10224      30124      15138          0      30139 


throughput with memory operand: sar , cl regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35387      40325      10224      60124      15018          1       9999 
     35217      40168      10224      60124      15001          1      10001 
     35197      40166      10224      60124      15001          1       9999 
     35264      40166      10224      60124      15001          1      10001 
     35140      40128      10224      60124      15001          1      10001 
     35234      40131      10224      60124      15001          1      10001 
     35154      40128      10224      60124      15001          1      10001 
     35196      40128      10224      60124      15001          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35325      40326      10224      60124      10004      10004          1 
     35268      40166      10224      60124      10002      10000          1 
     35174      40166      10224      60124      10004      10000          1 
     35226      40128      10224      60124      10002      10000          1 
     35172      40131      10224      60124      10002      10000          1 
     35178      40128      10224      60124      10002      10000          1 
     35218      40128      10224      60124      10002      10000          1 
     35139      40130      10224      60124      10002      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35399      40323      10224      60124      15109          0      50137 
     35206      40165      10224      60124      15102          0      50137 
     35214      40166      10224      60124      15102          0      50137 
     35221      40130      10224      60124      15100          0      50133 
     35141      40127      10224      60124      15100          0      50133 
     35240      40127      10224      60124      15100          0      50133 
     35147      40129      10224      60124      15100          0      50133 
     35208      40127      10224      60124      15100          0      50133 


Latency: sar , cl regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17012      19993      10224      30191      30124      15019          0 
     17003      19992      10224      30165      30124      15000          0 
     16966      19990      10224      30171      30124      15007          0 
     16953      19992      10224      30134      30124      14996          0 
     16984      19994      10224      30134      30124      14996          0 
     17013      19992      10224      30134      30124      14996          0 
     16992      19992      10224      30134      30124      14996          0 
     16964      19994      10224      30134      30124      14996          0 


Throughput: sar , cl regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17151      20156      10224      30124      14977          1          0 
     16990      19994      10224      30124      14956          1          0 
     16954      19992      10224      30124      14950          1          0 
     16958      19992      10224      30124      14950          1          0 
     16993      19992      10224      30124      14950          1          0 
     17014      19994      10224      30124      14950          1          0 
     16980      19992      10224      30124      14950          1          0 
     16952      19992      10224      30124      14950          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18268      20842      10224      30124          0          0          1 
     17561      19992      10224      30124          0          0          1 
     17541      19992      10224      30124          0          0          1 
     17506      19992      10224      30124          0          0          1 
     17505      19992      10224      30124          0          0          1 
     17540      19994      10224      30124          0          0          1 
     17560      19992      10224      30124          0          0          1 
     17527      19992      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17751      20241      10224      30124      15161          0      30179 
     17566      19993      10224      30124      15126          0      30158 
     17534      19990      10224      30124      15137          0      30161 
     17501      19990      10224      30124      15137          0      30137 
     17508      19991      10224      30124      15137          0      30137 
     17547      19991      10224      30124      15137          0      30137 
     17557      19991      10224      30124      15137          0      30137 
     17523      19990      10224      30124      15137          0      30137 


throughput with memory operand: sar , cl regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35393      40374      10224      60124      15004          1      10001 
     35256      40166      10224      60124      15001          1       9999 
     35141      40128      10224      60124      15001          1      10001 
     35242      40131      10224      60124      15001          1      10001 
     35147      40128      10224      60124      15001          1      10001 
     35209      40128      10224      60124      15001          1      10001 
     35197      40129      10224      60124      15001          1      10001 
     35157      40131      10224      60124      15001          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35452      40374      10224      60124      10002      10009          1 
     35170      40166      10224      60124      10004      10000          1 
     35269      40166      10224      60124      10002      10000          1 
     35160      40127      10224      60124      10002      10000          1 
     35191      40130      10224      60124      10002      10000          1 
     35215      40127      10224      60124      10002      10000          1 
     35147      40128      10224      60124      10002      10000          1 
     35241      40130      10224      60124      10002      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35268      40285      10224      60124      15105          0      50137 
     35434      40354      10224      60124      15100          0      50133 
     35139      40128      10224      60124      15100          0      50133 
     35231      40130      10224      60124      15100          0      50133 
     35171      40128      10224      60124      15100          0      50133 
     35183      40128      10224      60124      15100          0      50133 
     35223      40130      10224      60124      15100          0      50133 
     35143      40128      10224      60124      15100          0      50133 


Latency: rol , 1 regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9363      10662      10224      20185      20124      10021          0 
      9306      10593      10224      20192      20124      10022          0 
      9169      10451      10224      20217      20124      10012          0 
      9264      10568      10224      20189      20124      10026          0 
      9274      10590      10224      20180      20124      10029          0 
      9270      10594      10224      20180      20124      10029          0 
      9278      10590      10224      20180      20124      10029          0 
      9288      10591      10224      20180      20124      10029          0 


Throughput: rol , 1 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16046      17150      10224      20126      13075          6          0 
     15838      16879      10224      20124      13549         15          0 
     15973      17049      10224      20124      13803          6          1 
     16696      17929      10224      20124      13603          7          0 
     16785      17984      10224      20124      12997          5          2 
     17002      18190      10224      20124      13141          3          1 
     12997      13870      10224      20126      11667          7          0 
     12559      13394      10224      20126      11760         -8          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     20104      20697      10224      20124          1          0          3 
     19788      20366      10224      20124          4          0         -2 
     19707      20332      10224      20124          1          0          9 
     19693      20332      10224      20124          1          0         -1 
     19773      20372      10224      20124          1          0          3 
     19606      20176      10224      20124          2          0         10 
     19640      20248      10224      20124          1          0          4 
     19480      20103      10224      20126          3          0          5 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8961      10555      10224      20124      10047          0      20190 
      8803      10356      10224      20124      10056          0      20205 
      8753      10286      10224      20124      10063          0      20163 
      8749      10278      10224      20124      10078          0      20222 
      8812      10367      10224      20124      10052          0      20189 
      8782      10342      10224      20124      10046          0      20190 
      8774      10345      10224      20124      10046          0      20190 
      8764      10343      10224      20124      10046          0      20190 


throughput with memory operand: rol , 1 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     11125      12682      10224      50124      11243          1       7342 
     10856      12393      10224      50124      11079          1       7352 
     10776      12317      10224      50124      11092          1       7343 
     10683      12198      10224      50124      11025          1       7321 
     10679      12177      10224      50124      11097          1       7343 
     10680      12160      10224      50124      10917          1       7331 
     10761      12246      10224      50124      11049          1       7352 
     10743      12238      10224      50124      11079          1       7340 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     14842      16955      10224      50132       7398      11729         -2 
     13833      15758      10224      50128       7490      11700          4 
     14772      16818      10224      50132       7548      11971         -3 
     14472      16494      10224      50134       7528      11925          7 
     15776      18042      10224      50128       6821      11756         -1 
     13546      15477      10224      50134       7604      11624          6 
     14283      16272      10224      50128       7465      11668          2 
     14556      16594      10224      50134       7570      11928          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10551      12055      10224      50124      10411       4925      40220 
     10123      11564      10224      50124      10393       4963      40195 
     10453      11921      10224      50124      10470       4967      40259 
     10027      11426      10224      50124      10354       5052      40204 
     10394      11828      10224      50124      10444       4915      40176 
     10216      11640      10224      50124      10408       5024      40148 
     10097      11516      10224      50124      10385       4950      40184 
     10079      11511      10224      50124      10360       5022      40204 


Latency: rol , 1 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9448      10796      10224      20190      20124      10027          0 
      9268      10595      10224      20192      20124      10022          0 
      9276      10587      10224      20190      20124      10026          0 
      9290      10591      10224      20180      20124      10029          0 
      9302      10593      10224      20180      20124      10029          0 
      9304      10590      10224      20180      20124      10029          0 
      9296      10590      10224      20180      20124      10029          0 
      9282      10590      10224      20180      20124      10029          0 


Throughput: rol , 1 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9216      10497      10224      20124      10066          1          0 
      8991      10258      10224      20124      10055          1          0 
      8949      10221      10224      20124      10038          1          0 
      8988      10278      10224      20124      10063          1          0 
      8975      10253      10224      20124      10071          1          0 
      8987      10256      10224      20124      10071          1          0 
      8997      10254      10224      20124      10071          1          0 
      9007      10255      10224      20124      10071          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9392      10684      10224      20124          0          0          1 
      9016      10266      10224      20124          0          0          1 
      9025      10288      10224      20124          0          0          1 
      8993      10262      10224      20124          0          0          1 
      8982      10262      10224      20124          0          0          1 
      8982      10261      10224      20124          0          0          1 
      8994      10261      10224      20124          0          0          1 
      9002      10262      10224      20124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9217      10502      10224      20124      10053          0      20190 
      8991      10258      10224      20124      10063          0      20201 
      9001      10281      10224      20124      10051          0      20186 
      8971      10256      10224      20124      10041          0      20191 
      8981      10254      10224      20124      10041          0      20191 
      8989      10253      10224      20124      10041          0      20191 
      9001      10253      10224      20124      10041          0      20191 
      9012      10256      10224      20124      10041          0      20191 


throughput with memory operand: rol , 1 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     11051      12608      10224      50124      11146          1       7360 
     10724      12248      10224      50124      11089          1       7330 
     10718      12242      10224      50124      11133          1       7354 
     10645      12138      10224      50124      10987          1       7331 
     10809      12314      10224      50124      11192          1       7336 
     10666      12135      10224      50124      10931          1       7336 
     10613      12087      10224      50124      10915          1       7338 
     10633      12124      10224      50124      11031          1       7337 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11160      12738      10224      50124       7769      10586          1 
     10169      11592      10224      50124       7762      10519          1 
     10335      11766      10224      50124       7736      10614          1 
      9851      11212      10224      50124       7756      10353          1 
     10218      11644      10224      50124       7731      10550          1 
     10285      11731      10224      50124       7739      10620          1 
     10188      11638      10224      50124       7728      10587          1 
     10107      11546      10224      50124       7643      10537          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10971      12522      10224      50124      10594       4956      40224 
     10846      12361      10224      50124      10587       4911      40192 
     10695      12176      10224      50124      10530       4982      40196 
     10615      12080      10224      50124      10486       4953      40180 
     10563      12039      10224      50124      10499       4993      40200 
     10699      12209      10224      50124      10575       4983      40196 
     10578      12082      10224      50124      10479       4966      40188 
     10657      12169      10224      50124      10518       5007      40152 


Latency: rol , 1 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9425      10768      10224      20197      20124      10020          0 
      9191      10506      10224      20198      20124      10021          0 
      9228      10541      10224      20176      20124      10018          0 
      9224      10525      10224      20146      20124      10016          0 
      9234      10524      10224      20146      20124      10016          0 
      9248      10526      10224      20146      20124      10016          0 
      9238      10523      10224      20146      20124      10016          0 
      9232      10526      10224      20146      20124      10016          0 


Throughput: rol , 1 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9021      10276      10224      20124      10062          1          0 
      9004      10243      10224      20124      10038          1          0 
      9025      10278      10224      20124      10062          1          0 
      8993      10254      10224      20124      10071          1          0 
      8989      10256      10224      20124      10071          1          0 
      8973      10254      10224      20124      10071          1          0 
      8977      10253      10224      20124      10071          1          0 
      8987      10253      10224      20124      10071          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9179      10483      10224      20124          0          0          1 
      8994      10256      10224      20124          0          0          1 
      9020      10278      10224      20124          0          0          1 
      9009      10253      10224      20124          0          0          1 
      9015      10256      10224      20124          0          0          1 
      9004      10254      10224      20124          0          0          1 
      8996      10255      10224      20124          0          0          1 
      8982      10253      10224      20124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9664      11369      10224      20124      10044          0      20189 
      8727      10256      10224      20124      10052          0      20152 
      8731      10258      10224      20124      10063          0      20201 
      8737      10280      10224      20124      10051          0      20186 
      8705      10256      10224      20124      10041          0      20191 
      8694      10254      10224      20124      10041          0      20191 
      8691      10255      10224      20124      10041          0      20191 
      8701      10253      10224      20124      10041          0      20191 


throughput with memory operand: rol , 1 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10660      12144      10224      50124      10885          1       7323 
     10408      11877      10224      50124      10876          1       7313 
     10564      12065      10224      50124      10964          2       7326 
     10253      11718      10224      50124      10800          1       7322 
     10456      11938      10224      50124      10985          1       7310 
      9933      11324      10224      50124      10603          1       7283 
     10368      11808      10224      50124      10828          1       7321 
     10094      11491      10224      50124      10672          1       7312 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11024      12974      10224      50124       7788      10759          1 
     10067      11831      10224      50124       7736      10680          1 
     10196      11983      10224      50124       7750      10757          1 
     10048      11821      10224      50124       7761      10734          1 
     10055      11849      10224      50124       7775      10713          1 
      9841      11610      10224      50124       7710      10603          1 
     10057      11857      10224      50124       7765      10719          1 
      9911      11674      10224      50124       7672      10627          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10169      11974      10224      50124      10419       4966      40253 
      9969      11729      10224      50124      10518       5006      40195 
     10010      11760      10224      50124      10481       4936      40204 
      9612      11291      10224      50124      10298       5024      40208 
     10130      11916      10224      50124      10534       4988      40180 
      9909      11672      10224      50124      10463       5005      40208 
      9935      11715      10224      50124      10491       4962      40208 
      9808      11566      10224      50124      10432       5028      40204 


Latency: rol , 1 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9204      10845      10224      20188      20124      10030          0 
      8819      10398      10224      20216      20124      10013          0 
      8993      10613      10224      20193      20124      10025          0 
      9003      10612      10224      20190      20124      10031          0 
      9015      10615      10224      20190      20124      10031          0 
      9023      10613      10224      20190      20124      10031          0 
      9036      10614      10224      20190      20124      10031          0 
      9024      10612      10224      20190      20124      10031          0 


Throughput: rol , 1 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9224      10543      10224      20124      10058          1          0 
      9072      10356      10224      20124      10061          1          0 
      9096      10370      10224      20124      10061          1          0 
      9080      10344      10224      20124      10065          1          0 
      9082      10344      10224      20124      10065          1          0 
      9072      10343      10224      20124      10065          1          0 
      9065      10345      10224      20124      10065          1          0 
      9056      10346      10224      20124      10065          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     57271      14418      10225      20343          4          4         53 
     12997      14949      10224      20186          3          0        -13 
      9320      10666      10224      20166          0          0          8 
      9014      10260      10224      20124          0          0          1 
     51490      12660      10224      20497          5          8         95 
      8725      10283      10224      20124          0          0          1 
      8711      10258      10224      20124          0          0          1 
      8721      10259      10224      20124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9550      10544      10224      20124      10044          0      20148 
      9363      10349      10224      20124      10057          0      20203 
      9353      10346      10224      20124      10061          0      20210 
      9363      10344      10224      20124      10046          0      20190 
      9373      10343      10224      20124      10046          0      20190 
      9338      10294      10224      20124      10074          0      20216 
      9389      10343      10224      20124      10046          0      20190 
      9407      10370      10224      20124      10051          0      20187 


throughput with memory operand: rol , 1 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10955      12466      10224      50124      11105          1       7337 
     10745      12238      10224      50124      10998          1       7351 
     10757      12267      10224      50124      11079          1       7340 
     10560      12062      10224      50124      10866          1       7328 
     10818      12361      10224      50124      11175          1       7360 
     10636      12136      10224      50124      10931          1       7336 
     10610      12089      10224      50124      10915          1       7338 
     10654      12125      10224      50124      11031          1       7337 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11001      12563      10224      50124       7732      10875          1 
     10741      12251      10224      50124       7678      10828          1 
     10834      12341      10224      50124       7761      10866          1 
     10834      12331      10224      50124       7741      10858          1 
     10846      12359      10224      50124       7759      10866          1 
     10658      12158      10224      50124       7713      10763          1 
     10582      12087      10224      50124       7713      10730          1 
     10594      12105      10224      50124       7763      10747          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10598      12484      10224      50124      10624       4953      40238 
     10561      12424      10224      50124      10605       4965      40228 
     10410      12231      10224      50124      10607       4962      40164 
     10483      12318      10224      50124      10622       4970      40192 
     10341      12162      10224      50124      10566       4950      40196 
     10315      12152      10224      50124      10543       4936      40151 
     10309      12161      10224      50124      10566       4950      40196 
     10311      12154      10224      50124      10570       4939      40203 


Latency: rol , 4 regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8910      10180      10224      10165      10124       4997          0 
      8751       9988      10224      10156      10124       4997          0 
      8757       9989      10224      10158      10124       5001          0 
      8769       9988      10224      10155      10124       4994          0 
      8780       9988      10224      10134      10124       4994          0 
      8778       9987      10224      10134      10124       4994          0 
      8766       9989      10224      10134      10124       4994          0 
      8757       9991      10224      10134      10124       4994          0 


Throughput: rol , 4 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4654       5318      10224      10124       5054          1          0 
      4477       5111      10224      10124       5054          1          0 
      4476       5111      10224      10124       5053          1          0 
      4454       5084      10224      10124       5057          1          0 
      4452       5080      10224      10124       5057          1          0 
      4454       5078      10224      10124       5057          1          0 
      4464       5081      10224      10124       5057          1          0 
      4462       5080      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4982       5312      10224      10124          0          0          1 
      4797       5112      10224      10124          0          0          1 
      4797       5109      10224      10124          0          0          1 
      4804       5116      10224      10124          0          0          1 
      4796       5108      10224      10124          0          0          1 
      4765       5079      10224      10124          0          0          1 
      4764       5080      10224      10124          0          0          1 
      4760       5078      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4682       5326      10224      10124       5072          0      10233 
      4486       5110      10224      10124       5069          0      10264 
      4482       5110      10224      10124       5067          0      10262 
      4485       5114      10224      10124       5066          0      10261 
      4453       5079      10224      10124       5057          0      10191 
      4447       5078      10224      10124       5057          0      10191 
      4447       5080      10224      10124       5057          0      10191 
      4445       5082      10224      10124       5057          0      10191 


throughput with memory operand: rol , 4 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     11136      12707      10224      50124      11085          1       7341 
     10626      12109      10224      50124      10939          1       7333 
     10866      12362      10224      50124      11201          1       7335 
     10725      12206      10224      50124      10961          1       7352 
     10618      12103      10224      50124      10948          1       7339 
     10700      12209      10224      50124      11019          1       7340 
     10567      12073      10224      50124      10954          1       7314 
     10660      12169      10224      50124      11008          1       7324 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     14456      12221      10224      50124       7765      10719          1 
     13838      11687      10224      50124       7675      10633          1 
     14310      12100      10224      50124       7787      10828          1 
     13273      11238      10224      50124       7727      10416          1 
     13913      11795      10224      50124       7769      10677          1 
     13840      11715      10224      50124       7721      10656          1 
     13721      11594      10224      50124       7695      10568          1 
     14338      12111      10224      50124       7712      10864          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10487      12325      10224      50124      10549       4928      40217 
      9837      11577      10224      50124      10398       4990      40248 
      9967      11745      10224      50124      10435       4950      40173 
      9857      11630      10224      50124      10360       5023      40247 
     10045      11846      10224      50124      10489       4978      40176 
      9768      11508      10224      50124      10360       5022      40204 
      9999      11763      10224      50124      10404       5018      40192 
      9924      11662      10224      50124      10412       4975      40184 


Latency: rol , 4 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8905      10176      10224      10160      10124       4997          0 
      8745       9989      10224      10157      10124       4997          0 
      8757       9988      10224      10159      10124       4998          0 
      8771       9990      10224      10156      10124       4994          0 
      8777       9990      10224      10134      10124       4994          0 
      8778       9988      10224      10134      10124       4994          0 
      8766       9989      10224      10128      10124       4995          0 
      8760       9991      10224      10128      10124       4995          0 


Throughput: rol , 4 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4802       5307      10224      10124       5053          1          0 
      4625       5113      10224      10124       5055          1          0 
      4625       5117      10224      10124       5054          1          0 
      4617       5109      10224      10124       5054          1          0 
      4595       5078      10224      10124       5057          1          0 
      4593       5079      10224      10124       5057          1          0 
      4601       5079      10224      10124       5057          1          0 
      4602       5078      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4667       5325      10224      10124          0          0          1 
      4479       5111      10224      10124          0          0          1 
      4480       5116      10224      10124          0          0          1 
      4441       5078      10224      10124          0          0          1 
      4451       5079      10224      10124          0          0          1 
      4451       5082      10224      10124          0          0          1 
      4449       5078      10224      10124          0          0          1 
      4455       5079      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4509       5310      10224      10124       5067          0      10210 
      4337       5110      10224      10124       5067          0      10263 
      4331       5110      10224      10124       5068          0      10262 
      4307       5082      10224      10124       5057          0      10191 
      4307       5082      10224      10124       5057          0      10191 
      4309       5080      10224      10124       5057          0      10191 
      4309       5080      10224      10124       5057          0      10191 
      4317       5082      10224      10124       5057          0      10191 


throughput with memory operand: rol , 4 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10870      12791      10224      50124      11043          1       7355 
     10451      12315      10224      50124      11087          1       7355 
     10382      12245      10224      50124      10982          1       7324 
     10257      12086      10224      50124      10982          1       7323 
     10293      12119      10224      50124      10924          1       7333 
     10417      12244      10224      50124      11049          1       7352 
     10317      12119      10224      50124      10924          1       7333 
     10412      12244      10224      50124      11049          1       7352 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10685      12596      10224      50124       7780      10938          1 
     10349      12187      10224      50124       7794      10795          1 
     10287      12099      10224      50124       7756      10765          1 
     10416      12237      10224      50124       7759      10802          1 
     10338      12150      10224      50124       7691      10770          1 
     10285      12104      10224      50124       7746      10736          1 
     10338      12179      10224      50124       7742      10773          1 
     10309      12161      10224      50124       7762      10816          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10303      12142      10224      50124      10483       4926      40273 
      9956      11716      10224      50124      10404       5001      40196 
     10213      12008      10224      50124      10510       4944      40245 
      9740      11446      10224      50124      10400       4975      40204 
      9893      11639      10224      50124      10419       4982      40196 
      9874      11629      10224      50124      10424       5017      40192 
      9724      11466      10224      50124      10369       4969      40172 
      9787      11546      10224      50124      10383       5085      40204 


Latency: rol , 4 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9209      10182      10224      10169      10124       4994          0 
      9048       9987      10224      10154      10124       4997          0 
      9056       9988      10224      10152      10124       4994          0 
      9068       9989      10224      10134      10124       4994          0 
      9068       9987      10224      10134      10124       4994          0 
      9060       9987      10224      10134      10124       4994          0 
      9050       9990      10224      10128      10124       4995          0 
      9044       9990      10224      10134      10124       4994          0 


Throughput: rol , 4 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4492       5279      10224      10124       5055          1          0 
      4352       5115      10224      10124       5054          1          0 
      4345       5109      10224      10124       5054          1          0 
      4314       5079      10224      10124       5057          1          0 
      4313       5081      10224      10124       5057          1          0 
      4306       5079      10224      10124       5057          1          0 
      4304       5079      10224      10124       5057          1          0 
      4310       5082      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4680       5324      10224      10124          0          0          1 
      4493       5112      10224      10124          0          0          1 
      4494       5118      10224      10124          0          0          1 
      4486       5111      10224      10124          0          0          1 
      4456       5078      10224      10124          0          0          1 
      4454       5082      10224      10124          0          0          1 
      4452       5078      10224      10124          0          0          1 
      4448       5078      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4522       5332      10224      10124       5071          0      10229 
      4334       5111      10224      10124       5069          0      10265 
      4334       5116      10224      10124       5068          0      10255 
      4334       5111      10224      10124       5068          0      10263 
      4312       5078      10224      10124       5057          0      10191 
      4314       5081      10224      10124       5057          0      10191 
      4318       5079      10224      10124       5057          0      10191 
      4318       5078      10224      10124       5057          0      10191 


throughput with memory operand: rol , 4 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     11246      12823      10224      50124      11109          1       7345 
     10761      12287      10224      50124      11070          1       7317 
     10703      12233      10224      50124      10982          1       7340 
     10725      12246      10224      50124      11081          1       7316 
     10662      12157      10224      50124      10978          1       7348 
     10601      12075      10224      50124      10954          1       7314 
     10688      12169      10224      50124      11008          1       7324 
     10721      12221      10224      50124      11092          1       7336 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10783      12680      10224      50124       7726      10968          1 
     10424      12278      10224      50124       7762      10851          1 
     10474      12350      10224      50124       7738      10933          1 
     10426      12295      10224      50124       7737      10859          1 
     10396      12244      10224      50124       7743      10847          1 
     10326      12145      10224      50124       7771      10767          1 
     10440      12262      10224      50124       7740      10869          1 
     10345      12160      10224      50124       7715      10801          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     11379      12556      10224      50124      10573       4916      40242 
     11212      12361      10224      50124      10600       4940      40216 
     10999      12114      10224      50124      10525       4988      40184 
     10918      12039      10224      50124      10483       4956      40180 
     10947      12081      10224      50124      10479       4966      40188 
     10939      12095      10224      50124      10501       4949      40192 
     10922      12074      10224      50124      10481       4975      40176 
     11024      12169      10224      50124      10518       5007      40152 


Latency: rol , 4 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8908      10179      10224      10148      10124       4992          0 
      8759       9990      10224      10153      10124       4999          0 
      8765       9991      10224      10155      10124       4994          0 
      8778       9989      10224      10134      10124       4994          0 
      8780       9990      10224      10128      10124       4995          0 
      8772       9992      10224      10128      10124       4995          0 
      8759       9989      10224      10134      10124       4994          0 
      8751       9989      10224      10134      10124       4994          0 


Throughput: rol , 4 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4486       5292      10224      10124       5055          1          0 
      4335       5114      10224      10124       5055          1          0 
      4332       5111      10224      10124       5055          1          0 
      4334       5108      10224      10124       5054          1          0 
      4312       5082      10224      10124       5057          1          0 
      4312       5077      10224      10124       5056          1          0 
      4314       5078      10224      10124       5057          1          0 
      4314       5076      10224      10124       5056          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4538       5331      10224      10124          0          0          1 
      4354       5115      10224      10124          0          0          1 
      4344       5110      10224      10124          0          0          1 
      4314       5078      10224      10124          0          0          1 
      4310       5080      10224      10124          0          0          1 
      4313       5080      10224      10124          0          0          1 
      4304       5079      10224      10124          0          0          1 
      4306       5078      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4649       5291      10224      10124       5062          0      10202 
      4481       5098      10224      10124       5062          0      10234 
      4459       5079      10224      10124       5057          0      10191 
      4457       5081      10224      10124       5057          0      10191 
      4453       5078      10224      10124       5057          0      10191 
      4451       5078      10224      10124       5057          0      10191 
      4453       5081      10224      10124       5057          0      10191 
      4443       5078      10224      10124       5057          0      10191 


throughput with memory operand: rol , 4 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10217      12377      10224      50124      10939          1       7321 
      9646      11702      10224      50124      10724          1       7313 
      9871      11992      10224      50124      10943          1       7316 
      9605      11681      10224      50124      10706          1       7277 
      9893      12036      10224      50124      11005          1       7328 
      9445      11476      10224      50124      10690          1       7317 
      9506      11531      10224      50124      10681          1       7308 
      9427      11425      10224      50124      10627          1       7287 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11917      12693      10224      50124       7814      10965          1 
     11494      12264      10224      50124       7731      10832          1 
     11435      12216      10224      50124       7768      10818          1 
     11417      12210      10224      50124       7678      10785          1 
     11389      12162      10224      50124       7762      10816          1 
     11423      12178      10224      50124       7742      10773          1 
     11421      12161      10224      50124       7762      10816          1 
     11403      12150      10224      50124       7687      10765          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     11125      12683      10224      50124      10531       4924      40182 
     10679      12154      10224      50124      10531       4919      40236 
     10723      12215      10224      50124      10503       4982      40235 
     10753      12259      10224      50124      10565       4962      40148 
     10640      12151      10224      50124      10508       4982      40148 
     10616      12135      10224      50124      10525       4912      40184 
     10757      12281      10224      50124      10554       4940      40180 
     10648      12135      10224      50124      10525       4912      40184 


Latency: rol , cl regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17501      19991      10224      30200      30124      14976          0 
     17501      19992      10224      30166      30124      14992          0 
     17537      19990      10224      30148      30124      14980          0 
     17558      19992      10224      30139      30124      14979          0 
     17525      19991      10224      30139      30124      14979          0 
     50777      22383      10224      30739      30492      15092          0 
     17000      19990      10224      30135      30124      15020          0 
     16969      19992      10224      30135      30124      15020          0 


Throughput: rol , cl regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18621      21217      10224      30124      14945          1          0 
     17511      19992      10224      30124      14965          1          0 
     17497      19992      10224      30124      14966          1          0 
     17533      19992      10224      30124      14964          1          0 
     17559      19991      10224      30124      14964          1          0 
     17531      19991      10224      30124      14964          1          0 
     17498      19993      10224      30124      14964          1          0 
     17505      19991      10224      30124      14964          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17672      20190      10224      30124          0          0          1 
     17519      19990      10224      30124          0          0          1 
     17557      19989      10224      30124          0          0          1 
     17551      19991      10224      30124          0          0          1 
     17513      19990      10224      30124          0          0          1 
     17501      19990      10224      30124          0          0          1 
     17533      19992      10224      30124          0          0          1 
     17563      19990      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17145      20149      10224      30124      15146          0      30163 
     16978      19992      10224      30124      15130          0      30171 
     16945      19990      10224      30124      15118          0      30162 
     16966      19990      10224      30124      15130          0      30159 
     17002      19991      10224      30124      15118          0      30168 
     17004      19993      10224      30124      15144          0      30133 
     16970      19990      10224      30124      15110          0      30133 
     16948      19990      10224      30124      15110          0      30133 


throughput with memory operand: rol , cl regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35344      40354      10224      60124      19969          1       5002 
     35268      40168      10224      60124      20001          1      10001 
     35139      40129      10224      60124      20001          1       5001 
     35223      40128      10224      60124      20001          1      10001 
     35175      40128      10224      60124      20001          1       5001 
     35175      40131      10224      60124      20001          1      10001 
     35224      40128      10224      60124      20001          1       5001 
     35139      40128      10224      60124      20001          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35370      40355      10224      60124      10000      10013          1 
     35210      40166      10224      60124       5001      10000          1 
     35255      40166      10224      60124      10001      10000          1 
     35171      40165      10224      60124       5001      10000          1 
     35234      40130      10224      60124      10001      10000          1 
     35145      40128      10224      60124       5001      10000          1 
     35203      40128      10224      60124      10001      10000          1 
     35193      40127      10224      60124       5001      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     34253      40353      10224      60124      10112       5000      50139 
     34120      40166      10224      60124      10102       5001      50137 
     34150      40166      10224      60124      10102       5001      50137 
     34043      40128      10224      60124      10100       5001      50133 
     34134      40128      10224      60124      10100       5001      50133 
     34054      40128      10224      60124      10100       5001      50133 
     34100      40130      10224      60124      10100       5001      50133 
     34110      40129      10224      60124      10100       5001      50133 


Latency: rol , cl regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17852      20390      10224      30178      30124      14998          0 
     17513      19991      10224      30165      30124      15012          0 
     17549      19991      10224      30167      30124      14985          0 
     17557      19991      10224      30139      30124      14979          0 
     17523      19992      10224      30139      30124      14979          0 
     17495      19993      10224      30139      30124      14979          0 
     17525      19991      10224      30139      30124      14979          0 
     17560      19991      10224      30139      30124      14979          0 


Throughput: rol , cl regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17186      20195      10224      30124      14935          1          0 
     16984      19990      10224      30124      14985          1          0 
     16952      19992      10224      30124      14991          1          0 
     16962      19991      10224      30124      14958          1          0 
     16993      19990      10224      30124      14991          1          0 
     17012      19992      10224      30124      14991          1          0 
     16978      19990      10224      30124      14991          1          0 
     16950      19990      10224      30124      14991          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17697      20187      10224      30124          0          0          1 
     17563      19992      10224      30124          0          0          1 
     17541      19992      10224      30124          0          0          1 
     17503      19991      10224      30124          0          0          1 
     17505      19990      10224      30124          0          0          1 
     17539      19991      10224      30124          0          0          1 
     17558      19991      10224      30124          0          0          1 
     17529      19992      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17674      20186      10224      30124      15141          0      30181 
     17506      19990      10224      30124      15130          0      30169 
     17541      19991      10224      30124      15154          0      30165 
     17563      19992      10224      30124      15152          0      30136 
     17527      19995      10224      30124      15152          0      30136 
     17496      19992      10224      30124      15152          0      30136 
     17519      19992      10224      30124      15152          0      30136 
     17550      19992      10224      30124      15152          0      30136 


throughput with memory operand: rol , cl regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     34272      40380      10224      60124      19965          1       5047 
     34166      40169      10224      60124      20001          1      10001 
     34039      40129      10224      60124      20001          1       5001 
     34120      40128      10224      60124      20001          1      10001 
     34082      40128      10224      60124      20001          1       5001 
     34067      40130      10224      60124      20001          1      10001 
     34134      40128      10224      60124      20001          1       5001 
     34039      40128      10224      60124      20001          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     34227      40345      10224      60124       5001      10004          1 
     34168      40166      10224      60124      10001      10000          1 
     34084      40166      10224      60124       5001      10000          1 
     34098      40128      10224      60124      10001      10000          1 
     34108      40128      10224      60124       5001      10000          1 
     75151      42424      10225      60413       9259      10039         66 
     34071      40167      10224      60124      10001      10001          1 
     34125      40130      10224      60124       5001      10001          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35406      40326      10224      60124      10194       5001      50137 
     35173      40166      10224      60124      10102       5001      50137 
     35266      40165      10224      60124      10102       5001      50137 
     35197      40168      10224      60124      10102       5001      50137 
     35187      40128      10224      60124      10100       5001      50133 
     35214      40128      10224      60124      10100       5001      50133 
     35149      40130      10224      60124      10100       5001      50133 
     35235      40129      10224      60124      10100       5001      50133 


Latency: rol , cl regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17155      20191      10224      30170      30124      14984          0 
     17016      19992      10224      30169      30124      15030          0 
     16993      19993      10224      30168      30124      14973          0 
     16961      19990      10224      30165      30124      14997          0 
     16959      19991      10224      30140      30124      15015          0 
     16990      19990      10224      30140      30124      15015          0 
     17017      19992      10224      30140      30124      15015          0 
     16985      19991      10224      30140      30124      15015          0 


Throughput: rol , cl regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17711      20207      10224      30124      14946          1          0 
     17499      19991      10224      30124      14971          1          0 
     17527      19990      10224      30124      14970          1          0 
     17561      19992      10224      30124      14965          1          0 
     17541      19990      10224      30124      14965          1          0 
     17506      19990      10224      30124      14965          1          0 
     17503      19992      10224      30124      14965          1          0 
     17540      19990      10224      30124      14965          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17733      20186      10224      30124          0          0          1 
     17539      19992      10224      30124          0          0          1 
     17503      19992      10224      30124          0          0          1 
     17513      19993      10224      30124          0          0          1 
     17545      19992      10224      30124          0          0          1 
     17563      19994      10224      30124          0          0          1 
     17525      19992      10224      30124          0          0          1 
     17497      19992      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17701      20196      10224      30124      15144          0      30176 
     17495      19990      10224      30124      15164          0      30171 
     17523      19991      10224      30124      15151          0      30159 
     17559      19989      10224      30124      15137          0      30161 
     17547      19990      10224      30124      15137          0      30137 
     17510      19990      10224      30124      15137          0      30137 
     17499      19991      10224      30124      15137          0      30137 
     17536      19989      10224      30124      15137          0      30137 


throughput with memory operand: rol , cl regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     37833      40339      10224      60124      19968          1       5003 
     37611      40169      10224      60124      20001          1      10001 
     37692      40166      10224      60124      20001          1       5001 
     37563      40128      10224      60124      20001          1      10001 
     37663      40130      10224      60124      20001          1       5001 
     37569      40129      10224      60124      20001          1      10001 
     37645      40128      10224      60124      20001          1       5001 
     37593      40128      10224      60124      20001          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     34332      40358      10224      60124      10000      10015          1 
     34079      40165      10224      60124       5001      10000          1 
     34140      40167      10224      60124      10001      10000          1 
     34134      40165      10224      60124       5001      10000          1 
     34052      40127      10224      60124      10001      10000          1 
     34136      40127      10224      60124       5001      10000          1 
     34046      40130      10224      60124      10001      10000          1 
     34112      40127      10224      60124       5001      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     34338      40364      10224      60124      10155       5001      50139 
     34073      40167      10224      60124      10102       5001      50137 
     34157      40169      10224      60124      10102       5001      50137 
     34081      40129      10224      60124      10100       5001      50133 
     34063      40129      10224      60124      10100       5001      50133 
     34169      40170      10224      60124      10102       5001      50137 
     34043      40130      10224      60124      10100       5001      50133 
     34160      40167      10224      60124      10102       5001      50137 


Latency: rol , cl regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17674      20182      10224      30184      30124      14977          0 
     17497      19990      10224      30167      30124      15000          0 
     17533      19991      10224      30174      30124      14980          0 
     17559      19989      10224      30139      30124      14981          0 
     17531      19989      10224      30139      30124      14981          0 
     17492      19991      10224      30139      30124      14996          0 
     17509      19991      10224      30139      30124      14996          0 
     17545      19992      10224      30139      30124      14981          0 


Throughput: rol , cl regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18231      20156      10224      30124      14984          1          0 
     18110      19992      10224      30124      14994          1          0 
     18145      19992      10224      30124      14947          1          0 
     18126      19993      10224      30124      14950          1          0 
     18088      19992      10224      30124      14950          1          0 
     18094      19992      10224      30124      14950          1          0 
     18134      19995      10224      30124      14950          1          0 
     18145      19992      10224      30124      14950          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17697      20180      10224      30124          0          0          1 
     17501      19991      10224      30124          0          0          1 
     17511      19991      10224      30124          0          0          1 
     17543      19991      10224      30124          0          0          1 
     17553      19990      10224      30124          0          0          1 
     17525      19991      10224      30124          0          0          1 
     17493      19990      10224      30124          0          0          1 
     17521      19990      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18298      20175      10224      30124      15163          0      30170 
     18144      19990      10224      30124      15146          0      30165 
     18107      19992      10224      30124      15149          0      30168 
     18080      19992      10224      30124      15139          0      30141 
     18113      19992      10224      30124      15139          0      30141 
     18145      19991      10224      30124      15139          0      30141 
     18126      19991      10224      30124      15139          0      30141 
     18092      19993      10224      30124      15139          0      30141 


throughput with memory operand: rol , cl regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     36586      40364      10224      60124      19926          1       5003 
     36364      40167      10224      60124      20001          1      10001 
     36442      40167      10224      60124      20001          1       5001 
     36313      40129      10224      60124      20001          1      10001 
     36410      40130      10224      60124      20001          1       5001 
     36320      40129      10224      60124      20001          1      10001 
     36386      40129      10224      60124      20001          1       5001 
     36363      40130      10224      60124      20001          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     36535      40371      10224      60124      10001      10002          1 
     36432      40166      10224      60124       5001      10000          1 
     36376      40166      10224      60124      10001      10000          1 
     36390      40168      10224      60124       5001      10000          1 
     36388      40128      10224      60124      10001      10000          1 
     36320      40128      10224      60124       5001      10000          1 
     36410      40128      10224      60124      10001      10000          1 
     36315      40130      10224      60124       5001      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     36499      40338      10224      60124      10195       5001      50139 
     36436      40169      10224      60124      10102       5001      50137 
     36370      40166      10224      60124      10102       5001      50137 
     36362      40128      10224      60124      10100       5001      50133 
     36384      40130      10224      60124      10100       5001      50133 
     36318      40128      10224      60124      10100       5001      50133 
     36402      40127      10224      60124      10100       5001      50133 
     36309      40127      10224      60124      10100       5001      50133 


Latency: ror , 1 regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9760      10770      10224      20196      20124      10024          0 
      9520      10519      10224      20198      20124      10016          0 
      9531      10542      10224      20177      20124      10018          0 
      9517      10524      10224      20146      20124      10016          0 
      9531      10522      10224      20146      20124      10016          0 
      9542      10526      10224      20146      20124      10016          0 
      9551      10524      10224      20146      20124      10016          0 
      9551      10525      10224      20146      20124      10016          0 


Throughput: ror , 1 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9183      10451      10224      20124      10068          1          0 
      9026      10283      10224      20124      10055          1          0 
      8997      10262      10224      20124      10070          1          0 
      8985      10263      10224      20124      10070          1          0 
      8975      10261      10224      20124      10070          1          0 
      8979      10262      10224      20124      10070          1          0 
      8990      10262      10224      20124      10070          1          0 
      8998      10262      10224      20124      10070          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9190      10490      10224      20124          0          0          1 
      9012      10299      10224      20124          0          0          1 
      8985      10263      10224      20124          0          0          1 
      9032      10307      10224      20124          0          0          1 
      9024      10288      10224      20124          0          0          1 
      9036      10288      10224      20124          0          0          1 
      9038      10287      10224      20124          0          0          1 
      9028      10289      10224      20124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9210      10501      10224      20124      10050          0      20194 
      9030      10282      10224      20124      10058          0      20200 
      9036      10283      10224      20124      10055          0      20185 
      9009      10259      10224      20124      10045          0      20185 
      8997      10256      10224      20124      10045          0      20185 
      8989      10259      10224      20124      10045          0      20185 
      8977      10257      10224      20124      10045          0      20185 
      8981      10257      10224      20124      10045          0      20185 


throughput with memory operand: ror , 1 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10996      12115      10224      50124      10924          1       7334 
     10884      11994      10224      50124      10956          1       7307 
     11032      12175      10224      50124      11113          1       7332 
     10130      11194      10224      50124      10492          1       7270 
     10541      11660      10224      50124      10776          1       7310 
     10685      11807      10224      50124      10951          1       7303 
     10714      11825      10224      50124      10790          1       7327 
     10602      11684      10224      50124      10782          1       7324 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11393      12563      10224      50124       7771      10902          1 
     11209      12341      10224      50124       7757      10888          1 
     11058      12183      10224      50124       7731      10776          1 
     11066      12210      10224      50124       7756      10800          1 
     11030      12186      10224      50124       7765      10781          1 
     11003      12163      10224      50124       7715      10801          1 
     11037      12184      10224      50124       7723      10831          1 
     11028      12163      10224      50124       7715      10801          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     11373      12554      10224      50124      10598       4913      40217 
     11034      12196      10224      50124      10537       4913      40197 
     11061      12233      10224      50124      10589       4937      40242 
     11066      12217      10224      50124      10545       4896      40206 
     10951      12082      10224      50124      10479       4966      40188 
     11048      12169      10224      50124      10518       5007      40152 
     10921      12037      10224      50124      10499       4993      40200 
     11060      12207      10224      50124      10575       4983      40196 


Latency: ror , 1 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9817      10829      10224      20187      20124      10026          0 
      9624      10633      10224      20196      20124      10026          0 
      9597      10616      10224      20188      20124      10033          0 
      9603      10615      10224      20188      20124      10033          0 
      9613      10617      10224      20188      20124      10033          0 
      9623      10614      10224      20188      20124      10033          0 
      9639      10615      10224      20188      20124      10033          0 
      9633      10615      10224      20188      20124      10033          0 


Throughput: ror , 1 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8949      10517      10224      20124      10056          1          0 
      8755      10301      10224      20124      10057          1          0 
      8718      10272      10224      20124      10047          1          0 
      8707      10265      10224      20124      10037          1          0 
      8733      10304      10224      20124      10057          1          0 
      8729      10290      10224      20124      10065          1          0 
      8735      10288      10224      20124      10065          1          0 
      8747      10290      10224      20124      10065          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9353      10678      10224      20124          0          0          1 
      8979      10261      10224      20124          0          0          1 
      9009      10288      10224      20124          0          0          1 
      8998      10263      10224      20124          0          0          1 
      9008      10263      10224      20124          0          0          1 
      9018      10262      10224      20124          0          0          1 
      9011      10262      10224      20124          0          0          1 
      9002      10262      10224      20124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9399      10741      10224      20124      10047          0      20190 
      9072      10359      10224      20124      10056          0      20205 
      9020      10285      10224      20124      10063          0      20163 
      9103      10368      10224      20124      10051          0      20187 
      9090      10343      10224      20124      10046          0      20190 
      9082      10343      10224      20124      10046          0      20190 
      9075      10347      10224      20124      10046          0      20190 
      9062      10344      10224      20124      10046          0      20190 


throughput with memory operand: ror , 1 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10698      12570      10224      50124      11023          1       7352 
     10405      12226      10224      50124      10939          1       7344 
     10385      12217      10224      50124      10987          1       7345 
     10425      12282      10224      50124      11048          1       7345 
     10358      12212      10224      50124      11086          1       7335 
     10215      12042      10224      50124      10902          1       7330 
     10328      12159      10224      50124      10970          1       7322 
     10334      12150      10224      50124      10973          1       7323 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11479      12219      10224      50124       7791      10786          1 
     10898      11613      10224      50124       7773      10597          1 
     11275      12036      10224      50124       7753      10778          1 
     10767      11505      10224      50124       7672      10607          1 
     11193      11956      10224      50124       7713      10755          1 
     10628      11340      10224      50124       7744      10447          1 
     11204      11933      10224      50124       7722      10708          1 
     10563      11244      10224      50124       7720      10398          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     11085      12638      10224      50124      10623       4923      40229 
     10889      12395      10224      50124      10648       4955      40253 
     10841      12337      10224      50124      10583       4923      40242 
     10934      12458      10224      50124      10679       4941      40221 
     10816      12345      10224      50124      10628       4917      40152 
     10750      12280      10224      50124      10605       4939      40192 
     10709      12230      10224      50124      10642       4984      40188 
     10754      12262      10224      50124      10638       4955      40196 


Latency: ror , 1 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9419      10739      10224      20196      20124      10024          0 
      9225      10508      10224      20198      20124      10021          0 
      9264      10544      10224      20176      20124      10018          0 
      9238      10525      10224      20146      20124      10016          0 
      9223      10525      10224      20146      20124      10016          0 
      9215      10524      10224      20146      20124      10016          0 
      9205      10525      10224      20146      20124      10016          0 
      9217      10525      10224      20146      20124      10016          0 


Throughput: ror , 1 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9020      10290      10224      20124      10069          1          0 
      9000      10256      10224      20124      10055          1          0 
      9013      10260      10224      20124      10051          1          0 
      8989      10240      10224      20124      10038          1          0 
      9012      10280      10224      20124      10062          1          0 
      8976      10254      10224      20124      10071          1          0 
      8970      10254      10224      20124      10071          1          0 
      8976      10253      10224      20124      10071          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9246      10542      10224      20124          0          0          1 
      9092      10353      10224      20124          0          0          1 
      9086      10341      10224      20124          0          0          1 
      9102      10367      10224      20124          0          0          1 
      9070      10342      10224      20124          0          0          1 
      9060      10343      10224      20124          0          0          1 
      9048      10341      10224      20124          0          0          1 
      9056      10342      10224      20124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8903      10488      10224      20124      10047          0      20187 
      8735      10279      10224      20124      10058          0      20200 
      8721      10251      10224      20124      10059          0      20158 
      8749      10282      10224      20124      10056          0      20187 
      8721      10259      10224      20124      10045          0      20185 
      8711      10258      10224      20124      10045          0      20185 
      8700      10260      10224      20124      10045          0      20185 
      8693      10259      10224      20124      10045          0      20185 


throughput with memory operand: ror , 1 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10805      11549      10224      50124      10549          1       7315 
     10903      11635      10224      50124      10702          1       7296 
     10850      11562      10224      50124      10675          1       7325 
     11113      11833      10224      50124      10912          1       7316 
     10761      11474      10224      50124      10637          1       7285 
     10903      11638      10224      50124      10728          1       7325 
     10915      11665      10224      50124      10820          1       7305 
     11046      11805      10224      50124      10880          1       7298 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11088      12648      10224      50124       7729      10989          1 
     10739      12267      10224      50124       7764      10827          1 
     10610      12117      10224      50124       7744      10731          1 
     10743      12256      10224      50124       7716      10853          1 
     10606      12087      10224      50124       7714      10730          1 
     10656      12127      10224      50124       7714      10751          1 
     10835      12338      10224      50124       7722      10893          1 
     10495      11967      10224      50124       7729      10692          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10551      12427      10224      50124      10557       4932      40248 
      9813      11571      10224      50124      10441       5033      40249 
     10063      11868      10224      50124      10483       4958      40235 
      9603      11313      10224      50124      10355       5010      40208 
     10018      11790      10224      50124      10470       4937      40156 
      9603      11282      10224      50124      10262       5060      40172 
     10044      11804      10224      50124      10424       5063      40172 
      9706      11419      10224      50124      10383       4991      40204 


Latency: ror , 1 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9216      10839      10224      20189      20124      10026          0 
      8898      10458      10224      20218      20124      10011          0 
      9052      10635      10224      20196      20124      10026          0 
      9030      10616      10224      20188      20124      10033          0 
      9018      10614      10224      20188      20124      10033          0 
      9010      10616      10224      20188      20124      10033          0 
      8994      10613      10224      20188      20124      10033          0 
      9004      10615      10224      20188      20124      10033          0 


Throughput: ror , 1 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9210      10485      10224      20124      10059          1          0 
      9002      10259      10224      20124      10051          1          0 
      9011      10280      10224      20124      10063          1          0 
      8979      10253      10224      20124      10071          1          0 
      8969      10254      10224      20124      10071          1          0 
      8985      10257      10224      20124      10071          1          0 
      8991      10254      10224      20124      10071          1          0 
      9007      10255      10224      20124      10071          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8903      10480      10224      20124          0          0          1 
      8729      10281      10224      20124          0          0          1 
      8699      10261      10224      20124          0          0          1 
      8699      10261      10224      20124          0          0          1 
      8709      10261      10224      20124          0          0          1 
      8721      10262      10224      20124          0          0          1 
      8727      10262      10224      20124          0          0          1 
      8737      10262      10224      20124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8970      10558      10224      20124      10044          0      20148 
      8820      10370      10224      20124      10051          0      20187 
      8804      10347      10224      20124      10046          0      20190 
      8794      10343      10224      20124      10046          0      20190 
      8788      10345      10224      20124      10046          0      20190 
      8774      10342      10224      20124      10046          0      20190 
      8769      10344      10224      20124      10046          0      20190 
      8769      10343      10224      20124      10046          0      20190 


throughput with memory operand: ror , 1 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10630      12134      10224      50124      10916          2       7331 
     10019      11452      10224      50124      10642          1       7289 
     10370      11844      10224      50124      10882          1       7326 
     10216      11655      10224      50124      10797          1       7319 
     10341      11783      10224      50124      10842          1       7332 
     10115      11512      10224      50124      10672          1       7304 
     10365      11805      10224      50124      10880          1       7298 
     10230      11666      10224      50124      10820          1       7305 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10713      12222      10224      50124       7768      10762          1 
     10259      11717      10224      50124       7748      10602          1 
     10386      11871      10224      50124       7760      10640          1 
     10192      11638      10224      50124       7727      10537          1 
     10242      11676      10224      50124       7752      10571          1 
     10234      11653      10224      50124       7763      10600          1 
     10117      11516      10224      50124       7767      10521          1 
     10101      11509      10224      50124       7708      10496          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10485      11948      10224      50124      10424       5037      40217 
     10329      11756      10224      50124      10430       4914      40243 
     10291      11714      10224      50124      10404       5034      40240 
     10199      11622      10224      50124      10394       5040      40192 
     10146      11578      10224      50124      10425       5025      40208 
     10229      11687      10224      50124      10393       4959      40180 
     10207      11659      10224      50124      10424       4958      40192 
     10098      11522      10224      50124      10386       4950      40184 


Latency: ror , 4 regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8959      10208      10224      10163      10124       4992          0 
      8772       9992      10224      10162      10124       4996          0 
      8782       9989      10224      10158      10124       4996          0 
      8776       9989      10224      10142      10124       4996          0 
      8765       9990      10224      10134      10124       4995          0 
      8753       9990      10224      10134      10124       4995          0 
      8741       9990      10224      10134      10124       4995          0 
      8747       9990      10224      10134      10124       4995          0 


Throughput: ror , 4 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4460       5098      10224      10124       5055          1          0 
      4476       5116      10224      10124       5056          1          0 
      4477       5116      10224      10124       5055          1          0 
      4449       5078      10224      10124       5057          1          0 
      4451       5078      10224      10124       5057          1          0 
      4457       5082      10224      10124       5057          1          0 
      4457       5079      10224      10124       5057          1          0 
      4461       5078      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5319       5878      10224      10124          0          0          1 
      4633       5113      10224      10124          0          0          1 
      4635       5114      10224      10124          0          0          1 
      4635       5112      10224      10124          0          0          1 
      4611       5078      10224      10124          0          0          1 
      4611       5079      10224      10124          0          0          1 
      4617       5081      10224      10124          0          0          1 
      4613       5078      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4665       5314      10224      10124       5068          0      10210 
      4492       5118      10224      10124       5069          0      10261 
      4459       5078      10224      10124       5057          0      10191 
      4459       5078      10224      10124       5057          0      10191 
      4455       5081      10224      10124       5057          0      10191 
      4449       5079      10224      10124       5057          0      10191 
      4447       5078      10224      10124       5057          0      10191 
      4443       5078      10224      10124       5057          0      10191 


throughput with memory operand: ror , 4 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10872      12390      10224      50124      11105          1       7350 
     10870      12404      10224      50124      11180          1       7343 
     10767      12304      10224      50124      11052          1       7326 
     10775      12305      10224      50124      11033          1       7338 
     10615      12103      10224      50124      10937          1       7330 
     10689      12177      10224      50124      11019          1       7303 
     10689      12162      10224      50124      10970          1       7322 
     10665      12150      10224      50124      11013          1       7326 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10761      12667      10224      50124       7701      10917          1 
     10408      12236      10224      50124       7751      10807          1 
     10364      12176      10224      50124       7779      10779          1 
     10360      12188      10224      50124       7712      10832          1 
     10412      12261      10224      50124       7740      10869          1 
     10311      12158      10224      50124       7715      10801          1 
     10327      12180      10224      50124       7765      10781          1 
     10382      12230      10224      50124       7729      10795          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     11671      12876      10224      50124      10617       4935      40251 
     11078      12207      10224      50124      10539       4926      40212 
     11155      12288      10224      50124      10588       4938      40252 
     10965      12097      10224      50124      10509       4968      40212 
     11101      12264      10224      50124      10566       4915      40224 
     10954      12121      10224      50124      10548       4936      40196 
     11080      12244      10224      50124      10573       4937      40196 
     11006      12144      10224      50124      10475       4903      40152 


Latency: ror , 4 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8927      10178      10224      10158      10124       4995          0 
      8757       9989      10224      10162      10124       4996          0 
      8743       9989      10224      10158      10124       4997          0 
      8739       9989      10224      10134      10124       4995          0 
      8749       9989      10224      10134      10124       4995          0 
      8759       9992      10224      10134      10124       4995          0 
      8770       9989      10224      10134      10124       4995          0 
      8780       9989      10224      10134      10124       4995          0 


Throughput: ror , 4 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4656       5299      10224      10124       5055          1          0 
      4492       5112      10224      10124       5055          1          0 
      4484       5111      10224      10124       5054          1          0 
      4490       5118      10224      10124       5055          1          0 
      4449       5079      10224      10124       5057          1          0 
      4449       5079      10224      10124       5057          1          0 
      4447       5080      10224      10124       5057          1          0 
      4448       5080      10224      10124       5058          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4628       5274      10224      10124          0          0          1 
      4491       5113      10224      10124          0          0          1 
      4496       5115      10224      10124          0          0          1 
      4490       5110      10224      10124          0          0          1 
      4489       5110      10224      10124          0          0          1 
      4459       5082      10224      10124          0          0          1 
      4453       5078      10224      10124          0          0          1 
      4453       5079      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4522       5332      10224      10124       5074          0      10234 
      4346       5115      10224      10124       5069          0      10266 
      4349       5115      10224      10124       5068          0      10263 
      4344       5109      10224      10124       5068          0      10263 
      4324       5081      10224      10124       5057          0      10191 
      4324       5079      10224      10124       5057          0      10191 
      4326       5078      10224      10124       5057          0      10191 
      4324       5078      10224      10124       5057          0      10191 


throughput with memory operand: ror , 4 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     14583      17205      10224      50157      13204         15       7230 
     14618      17256      10224      50165      12964         11       7289 
     10227      12058      10224      50166      10674          8       7329 
      9973      11725      10224      50124      10815          1       7309 
      9948      11685      10224      50124      10809          1       7314 
     10600      12460      10224      50145      10918         -1       7381 
     15023      17666      10224      50142      13554         18       7362 
     15180      17881      10224      50220      12930         17       7368 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10486      12361      10224      50124       7776      10768          1 
     10351      12211      10224      50124       7699      10821          1 
     10506      12378      10224      50124       7755      10914          1 
     10307      12129      10224      50124       7712      10800          1 
     10392      12211      10224      50124       7745      10847          1 
     10333      12144      10224      50124       7771      10767          1 
     10352      12179      10224      50124       7765      10781          1 
     10428      12283      10224      50124       7705      10880          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10642      12511      10224      50124      10536       4994      40273 
     10720      12623      10224      50124      10665       4918      40209 
     10428      12292      10224      50124      10562       4998      40225 
     10386      12247      10224      50124      10566       4957      40200 
     10386      12236      10224      50124      10537       4928      40184 
     10378      12210      10224      50124      10581       4964      40196 
     10335      12143      10224      50124      10475       4903      40152 
     10436      12261      10224      50124      10544       4942      40164 


Latency: ror , 4 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8884      10153      10224      10159      10124       4997          0 
      8749       9989      10224      10160      10124       4997          0 
      8757       9991      10224      10158      10124       4996          0 
      8771       9991      10224      10156      10124       4996          0 
      8778       9990      10224      10156      10124       4998          0 
      8776       9991      10224      10133      10124       4996          0 
      8766       9991      10224      10130      10124       4996          0 
      8757       9991      10224      10130      10124       4996          0 


Throughput: ror , 4 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4502       5314      10224      10124       5054          1          0 
      4334       5116      10224      10124       5054          1          0 
      4340       5117      10224      10124       5055          1          0 
      4312       5079      10224      10124       5057          1          0 
      4314       5078      10224      10124       5057          1          0 
      4320       5083      10224      10124       5057          1          0 
      4320       5079      10224      10124       5057          1          0 
      4322       5078      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4657       5313      10224      10124          0          0          1 
      4481       5113      10224      10124          0          0          1 
      4483       5117      10224      10124          0          0          1 
      4459       5078      10224      10124          0          0          1 
      4461       5078      10224      10124          0          0          1 
      4465       5082      10224      10124          0          0          1 
      4465       5079      10224      10124          0          0          1 
      4468       5080      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4647       5306      10224      10124       5066          0      10210 
      4476       5114      10224      10124       5069          0      10267 
      4472       5113      10224      10124       5069          0      10265 
      4471       5114      10224      10124       5068          0      10257 
      4475       5112      10224      10124       5069          0      10261 
      4449       5078      10224      10124       5057          0      10191 
      4451       5079      10224      10124       5057          0      10191 
      4453       5081      10224      10124       5057          0      10191 


throughput with memory operand: ror , 4 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10057      11663      10224      50124      10701          1       7295 
     10310      11770      10224      50124      10797          1       7317 
     10297      11771      10224      50124      10853          1       7310 
     10111      11548      10224      50124      10713          1       7302 
     10244      11683      10224      50124      10824          1       7318 
     10285      11715      10224      50124      10736          1       7314 
     10178      11582      10224      50124      10765          1       7337 
     10229      11651      10224      50124      10748          1       7300 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10573      12431      10224      50124       7793      10786          1 
     10428      12252      10224      50124       7769      10805          1 
     10390      12225      10224      50124       7725      10817          1 
     10402      12256      10224      50124       7774      10845          1 
     10375      12233      10224      50124       7779      10778          1 
     10311      12160      10224      50124       7762      10816          1 
     10315      12149      10224      50124       7688      10765          1 
     10379      12211      10224      50124       7750      10825          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10435      11909      10224      50124      10347       5010      40228 
     10420      11906      10224      50124      10484       4941      40253 
     10204      11653      10224      50124      10442       5043      40239 
     10176      11607      10224      50124      10389       4975      40164 
     10106      11511      10224      50124      10412       5083      40184 
     10336      11763      10224      50124      10475       4991      40192 
     10106      11509      10224      50124      10360       5022      40204 
     10103      11516      10224      50124      10385       4950      40184 


Latency: ror , 4 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8925      10194      10224      10165      10124       4999          0 
      8748       9991      10224      10155      10124       4998          0 
      8754       9989      10224      10150      10124       4998          0 
      8762       9989      10224      10157      10124       4997          0 
      8774       9990      10224      10134      10124       4995          0 
      8781       9992      10224      10134      10124       4995          0 
      8771       9990      10224      10134      10124       4995          0 
      8762       9990      10224      10134      10124       4995          0 


Throughput: ror , 4 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4522       5327      10224      10124       5054          1          0 
      4340       5109      10224      10124       5053          1          0 
      4344       5109      10224      10124       5053          1          0 
      4350       5116      10224      10124       5055          1          0 
      4320       5079      10224      10124       5057          1          0 
      4326       5079      10224      10124       5057          1          0 
      4323       5080      10224      10124       5057          1          0 
      4318       5079      10224      10124       5057          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4658       5307      10224      10124          0          0          1 
      4483       5114      10224      10124          0          0          1 
      4482       5115      10224      10124          0          0          1 
      4476       5113      10224      10124          0          0          1 
      4472       5110      10224      10124          0          0          1 
      4449       5080      10224      10124          0          0          1 
      4456       5083      10224      10124          0          0          1 
      4456       5079      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4694       5342      10224      10124       5071          0      10229 
      4492       5110      10224      10124       5067          0      10255 
      4459       5080      10224      10124       5057          0      10191 
      4463       5083      10224      10124       5058          0      10195 
      4455       5079      10224      10124       5057          0      10191 
      4453       5079      10224      10124       5057          0      10191 
      4453       5083      10224      10124       5057          0      10191 
      4447       5080      10224      10124       5057          0      10191 


throughput with memory operand: ror , 4 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10948      12481      10224      50124      11083          1       7348 
     10779      12309      10224      50124      11062          1       7362 
     10755      12294      10224      50124      11137          1       7337 
     10694      12213      10224      50124      10907          1       7330 
     10654      12153      10224      50124      10986          1       7308 
     10882      12395      10224      50124      11188          1       7340 
     10676      12154      10224      50124      10969          1       7331 
     10874      12395      10224      50124      11188          1       7340 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11110      12645      10224      50124       7747      10809          1 
     10769      12267      10224      50124       7731      10875          1 
     10727      12236      10224      50124       7745      10814          1 
     10810      12346      10224      50124       7708      10896          1 
     10565      12079      10224      50124       7757      10732          1 
     10646      12151      10224      50124       7721      10786          1 
     10643      12136      10224      50124       7780      10807          1 
     10788      12283      10224      50124       7753      10822          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10876      12391      10224      50124      10579       4956      40218 
     10807      12299      10224      50124      10613       4919      40196 
     10686      12175      10224      50124      10547       5020      40192 
     10773      12290      10224      50124      10599       4984      40180 
     10571      12074      10224      50124      10481       4975      40176 
     10582      12094      10224      50124      10501       4949      40192 
     10709      12221      10224      50124      10515       5029      40200 
     10625      12110      10224      50124      10489       5022      40176 


Latency: ror , cl regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17178      20188      10224      30191      30124      15019          0 
     16986      19992      10224      30165      30124      15000          0 
     16956      19991      10224      30163      30124      14984          0 
     16954      19991      10224      30180      30124      14999          0 
     16994      19994      10224      30134      30124      14996          0 
     17014      19992      10224      30134      30124      14996          0 
     16982      19992      10224      30134      30124      14996          0 
     50180      22185      10225      30757      30418      15568          0 


Throughput: ror , cl regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17678      20186      10224      30124      14987          1          0 
     17547      19990      10224      30124      14957          1          0 
     17563      19992      10224      30124      14979          1          0 
     17531      19992      10224      30124      14962          1          0 
     17496      19991      10224      30124      14966          1          0 
     17519      19990      10224      30124      14966          1          0 
     17555      19992      10224      30124      14966          1          0 
     17555      19991      10224      30124      14966          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17174      20190      10224      30124          0          0          1 
     16972      19992      10224      30124          0          0          1 
     16954      19994      10224      30124          0          0          1 
     16980      19992      10224      30124          0          0          1 
     17009      19992      10224      30124          0          0          1 
     16996      19992      10224      30124          0          0          1 
     16966      19994      10224      30124          0          0          1 
     16954      19992      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16783      20398      10224      30124      15157          0      30156 
     16435      19991      10224      30124      15153          0      30165 
     16463      19993      10224      30124      15152          0      30136 
     16496      19993      10224      30124      15152          0      30136 
     16478      19994      10224      30124      15152          0      30136 
     16450      19993      10224      30124      15152          0      30136 
     16435      19993      10224      30124      15152          0      30136 
     16468      19994      10224      30124      15152          0      30136 


throughput with memory operand: ror , cl regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35351      40311      10224      60124      20004          1       5001 
     35246      40167      10224      60124      20001          1      10001 
     35184      40170      10224      60124      20001          1       5001 
     35238      40129      10224      60124      20001          1      10001 
     35143      40129      10224      60124      20001          1       5001 
     35222      40131      10224      60124      20001          1      10001 
     35186      40130      10224      60124      20001          1       5001 
     35165      40129      10224      60124      20001          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35389      40335      10224      60124       9997      10022          1 
     35234      40166      10224      60124       5001      10000          1 
     35186      40168      10224      60124      10001      10000          1 
     35266      40166      10224      60124       5001      10000          1 
     35171      40166      10224      60124      10001      10000          1 
     35228      40130      10224      60124       5001      10000          1 
     35169      40128      10224      60124      10001      10000          1 
     46007      42056      10225      60373       6523      10035         70 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     34318      40356      10224      60124      10152       5001      50137 
     34107      40166      10224      60124      10102       5001      50137 
     34099      40166      10224      60124      10102       5001      50137 
     34132      40130      10224      60124      10100       5001      50133 
     34037      40129      10224      60124      10100       5001      50133 
     34130      40128      10224      60124      10100       5001      50133 
     34069      40128      10224      60124      10100       5001      50133 
     34075      40131      10224      60124      10100       5001      50133 


Latency: ror , cl regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17164      20191      10224      30177      30124      14984          0 
     17014      19993      10224      30165      30124      15000          0 
     16982      19992      10224      30163      30124      14984          0 
     16954      19993      10224      30171      30124      15007          0 
     16966      19994      10224      30134      30124      14996          0 
     17000      19993      10224      30134      30124      14996          0 
     17012      19993      10224      30134      30124      14996          0 
     16978      19993      10224      30134      30124      14996          0 


Throughput: ror , cl regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17801      20263      10224      30124      14962          1          0 
     17538      19992      10224      30124      14973          1          0 
     17501      19991      10224      30124      14964          1          0 
     17508      19990      10224      30124      14965          1          0 
     17547      19991      10224      30124      14965          1          0 
     17561      19989      10224      30124      14965          1          0 
     17523      19989      10224      30124      14965          1          0 
     17495      19989      10224      30124      14965          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17679      20177      10224      30124          0          0          1 
     17501      19993      10224      30124          0          0          1 
     17537      19995      10224      30124          0          0          1 
     17561      19993      10224      30124          0          0          1 
     17539      19993      10224      30124          0          0          1 
     17505      19993      10224      30124          0          0          1 
     17511      19993      10224      30124          0          0          1 
     17545      19993      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17256      20351      10224      30124      15157          0      30156 
     16973      19990      10224      30124      15130          0      30169 
     17007      19992      10224      30124      15161          0      30174 
     17001      19993      10224      30124      15152          0      30136 
     16968      19992      10224      30124      15152          0      30136 
     16949      19992      10224      30124      15152          0      30136 
     16981      19995      10224      30124      15152          0      30136 
     17013      19992      10224      30124      15152          0      30136 


throughput with memory operand: ror , cl regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     37788      40349      10224      60124      19969          1       5002 
     37663      40166      10224      60124      20001          1      10001 
     37649      40167      10224      60124      20001          1       5001 
     37629      40167      10224      60124      20001          1      10001 
     37649      40128      10224      60124      20001          1       5001 
     37569      40128      10224      60124      20001          1      10001 
     37665      40130      10224      60124      20001          1       5001 
     37565      40128      10224      60124      20001          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35487      40642      10224      60126       6452      10036         10 
     35727      40746      10224      60142       6304      10015          6 
     35875      40987      10224      60180       6449      10024         22 
     35902      40968      10224      60176       6297      10015         22 
     35685      40722      10224      60134       6169      10015          7 
     35513      40587      10224      60132       6616      10021          8 
     35614      40589      10224      60124       6389      10016          3 
     35860      41004      10224      60164       6302      10028         26 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     34241      40362      10224      60124      10153       5001      50137 
     34142      40166      10224      60124      10108       5001      50137 
     34128      40170      10224      60124      10102       5001      50137 
     34090      40167      10224      60124      10102       5001      50137 
     34136      40129      10224      60124      10100       5001      50133 
     34042      40131      10224      60124      10100       5001      50133 
     34118      40129      10224      60124      10100       5001      50133 
     35177      41418      10224      60214      11003       5210      50281 


Latency: ror , cl regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17121      20186      10224      30173      30124      15010          0 
     16962      19991      10224      30165      30124      14983          0 
     16994      19991      10224      30169      30124      15003          0 
     17012      19992      10224      30171      30124      15007          0 
     16978      19992      10224      30134      30124      14996          0 
     16952      19995      10224      30134      30124      14996          0 
     16969      19992      10224      30134      30124      14996          0 
     17006      19992      10224      30134      30124      14996          0 


Throughput: ror , cl regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17147      20185      10224      30124      14959          1          0 
     17015      19992      10224      30124      14979          1          0 
     16996      19992      10224      30124      14948          1          0 
     16964      19993      10224      30124      14950          1          0 
     16954      19992      10224      30124      14950          1          0 
     16993      19992      10224      30124      14950          1          0 
     17014      19992      10224      30124      14950          1          0 
     16988      19993      10224      30124      14950          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16641      20160      10224      30124          0          0          1 
     16479      19991      10224      30124          0          0          1 
     16448      19992      10224      30124          0          0          1 
     16441      19991      10224      30124          0          0          1 
     16474      19990      10224      30124          0          0          1 
     16500      19995      10224      30124          0          0          1 
     16476      19992      10224      30124          0          0          1 
     16447      19992      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17148      20155      10224      30124      15166          0      30165 
     17005      19992      10224      30124      15161          0      30163 
     16975      19992      10224      30124      15130          0      30169 
     16953      19992      10224      30124      15149          0      30164 
     16982      19992      10224      30124      15152          0      30136 
     17015      19994      10224      30124      15152          0      30136 
     16995      19992      10224      30124      15152          0      30136 
     16963      19992      10224      30124      15152          0      30136 


throughput with memory operand: ror , cl regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     33272      40365      10224      60124      19957          1      10001 
     33099      40167      10224      60124      20001          1       5001 
     33047      40165      10224      60124      20001          1      10001 
     33103      40127      10224      60124      20001          1       5001 
     33016      40127      10224      60124      20001          1      10001 
     33064      40128      10224      60124      20001          1       5001 
     44168      42232      10225      60412      19618         69       5417 
     33039      40127      10224      60124      20001          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35197      40171      10224      60124       5001      10002          1 
     35228      40172      10224      60124      10001      10000          1 
     35252      40174      10224      60124       5001      10000          1 
     35151      40134      10224      60124      10001      10000          1 
     35243      40134      10224      60124       5001      10000          1 
     35151      40136      10224      60124      10001      10000          1 
     35225      40135      10224      60124       5001      10000          1 
     35187      40134      10224      60124      10001      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35429      40361      10224      60124      10150       5001      50137 
     35175      40166      10224      60124      10102       5001      50137 
     35272      40166      10224      60124      10102       5001      50137 
     35185      40167      10224      60124      10102       5001      50137 
     35246      40168      10224      60124      10102       5001      50137 
     35195      40128      10224      60124      10100       5001      50133 
     35157      40127      10224      60124      10100       5001      50133 
     35233      40129      10224      60124      10100       5001      50133 


Latency: ror , cl regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17725      20180      10224      30187      30124      15010          0 
     17543      19991      10224      30169      30124      14997          0 
     17509      19992      10224      30167      30124      14985          0 
     17494      19991      10224      30139      30124      14979          0 
     17531      19991      10224      30139      30124      14979          0 
     17559      19990      10224      30139      30124      14979          0 
     17533      19991      10224      30139      30124      14979          0 
     17499      19991      10224      30139      30124      14979          0 


Throughput: ror , cl regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17703      20186      10224      30124      14968          1          0 
     17497      19992      10224      30124      14950          1          0 
     17517      19992      10224      30124      14970          1          0 
     17553      19993      10224      30124      14957          1          0 
     17555      19991      10224      30124      14964          1          0 
     17517      19991      10224      30124      14964          1          0 
     17501      19992      10224      30124      14964          1          0 
     17529      19992      10224      30124      14964          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17737      20211      10224      30124          0          0          1 
     17511      19991      10224      30124          0          0          1 
     17503      19990      10224      30124          0          0          1 
     17541      19991      10224      30124          0          0          1 
     17563      19992      10224      30124          0          0          1 
     17531      19991      10224      30124          0          0          1 
     17499      19991      10224      30124          0          0          1 
     17517      19992      10224      30124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17111      20185      10224      30124      15124          0      30171 
     16972      19991      10224      30124      15110          0      30165 
     17003      19990      10224      30124      15146          0      30176 
     17007      19994      10224      30124      15152          0      30136 
     16970      19992      10224      30124      15152          0      30136 
     16952      19992      10224      30124      15152          0      30136 
     16980      19992      10224      30124      15152          0      30136 
     17011      19992      10224      30124      15152          0      30136 


throughput with memory operand: ror , cl regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35425      40358      10224      60124      20005          1       5001 
     35210      40172      10224      60124      20002          1      10001 
     35210      40172      10224      60124      20002          1       5001 
     35225      40134      10224      60124      20002          1      10001 
     35145      40135      10224      60124      20002          1       5001 
     35239      40134      10224      60124      20002          1      10001 
     35155      40134      10224      60124      20002          1       5001 
     35211      40136      10224      60124      20002          1      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     34295      40389      10224      60124       5047      10009          1 
     34158      40172      10224      60124      10001      10000          1 
     34075      40172      10224      60124       5001      10000          1 
     34168      40172      10224      60124      10001      10000          1 
     34063      40134      10224      60124       5001      10000          1 
     34089      40134      10224      60124      10001      10000          1 
     34122      40136      10224      60124       5001      10000          1 
     34041      40134      10224      60124      10001      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35470      40503      10224      60124      10132       5001      50137 
     35272      40172      10224      60124      10103       5001      50137 
     35207      40173      10224      60124      10103       5001      50137 
     35223      40174      10224      60124      10103       5001      50137 
     35254      40173      10224      60124      10103       5001      50137 
     35149      40135      10224      60124      10101       5001      50133 
     35244      40136      10224      60124      10101       5001      50133 
     35148      40134      10224      60124      10101       5001      50133 


Latency: rcl , 1 regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17164      20169      10224      30185      30124       9994          0 
     16986      19999      10224      30166      30124       9990          0 
     17767      20976      10224      30331      30180      10681          0 
     20986      24794      10224      30219      30159      10508          0 
     18899      22300      10224      30528      30239      10471          0 
     17307      20672      10224      30230      30169      10739          0 
     18066      21359      10224      30300      30184      10580          0 
     18389      21743      10224      30381      30195      12064          0 


Throughput: rcl , 1 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17151      20166      10224      30124       9994       4981          0 
     17007      20000      10224      30124       9998       4976          0 
     16976      20002      10224      30124       9995       4981          0 
     16953      20001      10224      30124       9993       4985          0 
     16979      20000      10224      30124       9993       4985          0 
     17017      20003      10224      30124       9993       4985          0 
     17001      20001      10224      30124       9993       4985          0 
     16968      20001      10224      30124       9993       4985          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17664      20164      10224      30124          0          0       5012 
     17558      20002      10224      30124          0          0       5018 
     17568      19999      10224      30124          0          0       5015 
     17535      19996      10224      30124          0          0       5015 
     17505      19997      10224      30124          0          0       5015 
     17531      19996      10224      30124          0          0       5015 
     17563      19994      10224      30124          0          0       5015 
     50499      22396      10224      30492          5          8       5110 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17186      20193      10224      30124      10109          0      30170 
     16990      19993      10224      30124      10108          0      30157 
     16960      20000      10224      30124      10109          0      30163 
     16964      19996      10224      30124      10107          0      30161 
     16996      19994      10224      30124      10100          0      30132 
     17016      19994      10224      30124      10100          0      30132 
     16985      19998      10224      30124      10100          0      30132 
     16952      19994      10224      30124      10100          0      30132 


throughput with memory operand: rcl , 1 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     25712      30222      10224      60124      10074       5061       7968 
     25460      29999      10224      60124      10092       4994       7977 
     25461      30000      10224      60124      10074       5004       7966 
     25525      30000      10224      60124      10072       5071       7938 
     25475      30000      10224      60124      10067       5064       7923 
     25441      29999      10224      60124      10062       4979       7965 
     25512      29999      10224      60124      10067       5064       7923 
     25497      29999      10224      60124      10062       4979       7965 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     25624      30206      10224      60124       8223      10001       5000 
     25479      30000      10224      60124       8181      10000       4989 
     25529      29999      10224      60124       8178      10000       4897 
     25467      29999      10224      60124       8259      10000       4975 
     25458      30000      10224      60124       8214      10000       4999 
     25522      29999      10224      60124       8170      10000       4997 
     25483      30000      10224      60124       8231      10000       4997 
     25445      29999      10224      60124       8170      10000       4997 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     26444      30196      10224      60124      10030       3918      40179 
     26347      30001      10224      60124      10015       3881      40158 
     26310      30003      10224      60124      10034       3868      40171 
     26268      30002      10224      60124      10021       3868      40165 
     26337      30002      10224      60124      10016       3828      40134 
     26325      30001      10224      60124      10011       3843      40132 
     26264      30001      10224      60124      10016       3828      40134 
     26325      30001      10224      60124      10011       3843      40132 


Latency: rcl , 1 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17134      20200      10224      30160      30124       9998          0 
     16994      19998      10224      30163      30124       9994          0 
     17017      20000      10224      30168      30124       9991          0 
     16994      20000      10224      30134      30124       9993          0 
     16958      19998      10224      30134      30124       9993          0 
     16968      19998      10224      30134      30124       9993          0 
     17002      19999      10224      30134      30124       9993          0 
     17015      20000      10224      30134      30124       9993          0 


Throughput: rcl , 1 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18267      20154      10224      30124       9992       4989          0 
     18092      20001      10224      30124       9998       4983          0 
     18104      20003      10224      30124       9991       4982          0 
     18138      19999      10224      30124       9993       4986          0 
     18149      19999      10224      30124       9993       4986          0 
     18108      19998      10224      30124       9993       4986          0 
     18084      20000      10224      30124       9993       4986          0 
     18118      19999      10224      30124       9993       4986          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17123      20193      10224      30124          0          0       5012 
     16996      20001      10224      30124          0          0       5016 
     17027      20007      10224      30124          0          0       5019 
     16994      19998      10224      30124          0          0       5018 
     16958      19999      10224      30124          0          0       5015 
     16972      20000      10224      30124          0          0       5015 
     28046      20699      10225      30327          4          2       5058 
     18241      21490      10224      30212          0          0       4958 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17705      20191      10224      30124      10113          0      30183 
     17499      19995      10224      30124      10107          0      30161 
     17523      19997      10224      30124      10100          0      30133 
     17555      19993      10224      30124      10100          0      30133 
     17551      19993      10224      30124      10100          0      30133 
     17521      19996      10224      30124      10100          0      30132 
     17499      19994      10224      30124      10100          0      30133 
     17531      19993      10224      30124      10100          0      30133 


throughput with memory operand: rcl , 1 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     26466      30225      10224      60124      10088       5033       8013 
     26345      29999      10224      60124      10128       4993       7953 
     26307      29999      10224      60124      10064       5039       8020 
     26265      29999      10224      60124      10057       5046       8049 
     26333      29999      10224      60124      10057       5046       8008 
     26323      29999      10224      60124      10057       5046       8049 
     26265      30000      10224      60124      10057       5046       8008 
     26325      29999      10224      60124      10057       5046       8049 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     26446      30193      10224      60124       8179      10000       5006 
     26287      30001      10224      60124       8148      10000       4876 
     26349      29999      10224      60124       8200      10000       4979 
     26289      29998      10224      60124       8164      10000       4927 
     26273      29999      10224      60124       8228      10000       4927 
     26343      29999      10224      60124       8223      10000       4970 
     26305      30001      10224      60124       8204      10000       4970 
     26263      29999      10224      60124       8223      10000       4970 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     25709      30235      10224      60124      10040       3904      40164 
     25514      30002      10224      60124      10009       3908      40163 
     25449      30001      10224      60124      10032       3837      40136 
     25495      30002      10224      60124      10008       3875      40132 
     25529      30002      10224      60124      10008       3880      40132 
     25463      30002      10224      60124      10008       3875      40132 
     25475      30002      10224      60124      10008       3888      40132 
     25532      30003      10224      60124      10008       3881      40132 


Latency: rcl , 1 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17751      20218      10224      30174      30124       9995          0 
     17525      20001      10224      30169      30124       9996          0 
     17508      20002      10224      30162      30124       9997          0 
     17541      20002      10224      30165      30124       9995          0 
     17571      20001      10224      30140      30124       9993          0 
     17547      20002      10224      30140      30124       9993          0 
     17515      20003      10224      30140      30124       9993          0 
     17517      20001      10224      30140      30124       9993          0 


Throughput: rcl , 1 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17678      20196      10224      30124      10000       4984          0 
     17520      20006      10224      30124       9992       4990          0 
     17550      19998      10224      30124       9993       4986          0 
     17563      20001      10224      30124       9997       4990          0 
     17533      20002      10224      30124       9997       4990          0 
     17502      20002      10224      30124       9997       4990          0 
     17526      19999      10224      30124       9995       4984          0 
     17559      19999      10224      30124       9995       4984          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17125      20196      10224      30124          0          0       5017 
     16986      20001      10224      30124          0          0       5009 
     17019      19999      10224      30124          0          0       5014 
     17007      19998      10224      30124          0          0       5015 
     16974      19995      10224      30124          0          0       5015 
     16958      19997      10224      30124          0          0       5015 
     16988      19997      10224      30124          0          0       5015 
     17021      19997      10224      30124          0          0       5015 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17717      20172      10224      30124      10114          0      30172 
     17559      20001      10224      30124      10110          0      30160 
     17521      19996      10224      30124      10112          0      30169 
     17509      20001      10224      30124      10111          0      30167 
     17539      19995      10224      30124      10101          0      30134 
     17567      19995      10224      30124      10101          0      30134 
     17541      19995      10224      30124      10101          0      30133 
     17503      19997      10224      30124      10101          0      30134 


throughput with memory operand: rcl , 1 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     26466      30221      10224      60124      10102       4944       8043 
     26293      30000      10224      60124      10111       4965       8014 
     26349      29999      10224      60124      10064       5039       8023 
     26287      30000      10224      60124      10057       5046       8049 
     26279      30000      10224      60124      10057       5046       8008 
     26351      30000      10224      60124      10057       5046       8049 
     26299      30000      10224      60124      10057       5046       8008 
     26267      30000      10224      60124      10057       5046       8049 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     25705      30222      10224      60124       8108      10002       5025 
     25493      29999      10224      60124       8127      10000       4933 
     25441      30000      10224      60124       8059      10000       5006 
     25494      29999      10224      60124       8160      10000       4960 
     25518      29999      10224      60124       8144      10000       4955 
     25443      29999      10224      60124       8138      10000       4955 
     25477      29999      10224      60124       8144      10000       4955 
     25526      30001      10224      60124       8138      10000       4955 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     26472      30220      10224      60124      10038       3889      40181 
     26289      29999      10224      60124      10031       3861      40163 
     26349      29998      10224      60124      10041       3903      40161 
     26291      29999      10224      60124      10032       3875      40132 
     26277      29999      10224      60124      10032       3869      40132 
     26347      29999      10224      60124      10032       3873      40132 
     26305      29999      10224      60124      10032       3869      40132 
     26268      30000      10224      60124      10032       3874      40132 


Latency: rcl , 1 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17124      20197      10224      30183      30124       9993          0 
     16971      19997      10224      30167      30124       9994          0 
     17005      20001      10224      30165      30124       9995          0 
     17019      20002      10224      30140      30124       9993          0 
     16988      20000      10224      30140      30124       9993          0 
     16953      20000      10224      30140      30124       9993          0 
     16979      20001      10224      30140      30124       9993          0 
     17011      20000      10224      30140      30124       9993          0 


Throughput: rcl , 1 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17745      20203      10224      30124       9995       4989          0 
     17549      20002      10224      30124       9991       4982          0 
     17517      20002      10224      30124       9997       4983          0 
     17511      20002      10224      30124       9995       4981          0 
     17545      20001      10224      30124       9993       4985          0 
     17572      20002      10224      30124       9993       4985          0 
     17538      20003      10224      30124       9993       4985          0 
     17505      20001      10224      30124       9993       4985          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17179      20198      10224      30124          0          0       5014 
     17017      20002      10224      30124          0          0       5018 
     16981      20001      10224      30124          0          0       5016 
     16955      20002      10224      30124          0          0       5016 
     16986      20003      10224      30124          0          0       5016 
     17017      20001      10224      30124          0          0       5016 
     17007      20001      10224      30124          0          0       5016 
     16977      20002      10224      30124          0          0       5016 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18260      20185      10224      30124      10110          0      30166 
     18102      20000      10224      30124      10110          0      30160 
     18137      19996      10224      30124      10111          0      30164 
     18147      19995      10224      30124      10101          0      30133 
     18108      19994      10224      30124      10101          0      30134 
     18082      19994      10224      30124      10101          0      30134 
     18116      19994      10224      30124      10101          0      30133 
     18149      19996      10224      30124      10101          0      30134 


throughput with memory operand: rcl , 1 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     26541      30221      10224      60124      10075       4993       7875 
     26297      29999      10224      60124      10073       5116       7956 
     26270      29999      10224      60124      10094       5069       7879 
     26341      29998      10224      60124      10095       5081       7984 
     26307      30000      10224      60124      10090       5074       7927 
     26262      29998      10224      60124      10090       5074       7997 
     26331      29999      10224      60124      10090       5074       7927 
     26323      29999      10224      60124      10090       5074       7997 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     27519      30376      10224      60124       8102      10002       5057 
     27146      30000      10224      60124       8143      10000       5048 
     27221      29999      10224      60124       8135      10000       4948 
     27182      30001      10224      60124       8138      10000       4955 
     27144      29999      10224      60124       8144      10000       4955 
     27219      29999      10224      60124       8138      10000       4955 
     27186      29999      10224      60124       8144      10000       4955 
     27140      29999      10224      60124       8138      10000       4955 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     26884      30656      10224      60124       8609       6127      40158 
     26843      30615      10224      60124       8730       5847      40158 
     26724      30542      10224      60124       8535       5474      40159 
     26521      30245      10224      60124       9040       4402      40134 
     27366      31206      10224      60140       8343       4636      40148 
     27677      31613      10224      60222       9193       4534      40475 
     26573      30282      10224      60134       9187       5127      40143 
     26985      30723      10224      60148       9608       4803      40155 


Latency: rcl , 4 regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     60666      71410      10224      80160      80124      16421          0 
     60437      71196      10224      80160      80124      16426          0 
     60491      71192      10224      80148      80124      16450          0 
     60529      71215      10224      80134      80124      16461          0 
     60461      71213      10224      80134      80124      16461          0 
     60477      71215      10224      80134      80124      16461          0 
     60536      71214      10224      80134      80124      16461          0 
     60490      71214      10224      80134      80124      16461          0 


Throughput: rcl , 4 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     93719      72893      10224      80492      16453      24240          2 
     59755      70346      10224      80124      16417      24149          0 
     59687      70324      10224      80124      16411      24129          0 
     59777      70352      10224      80124      16413      24133          0 
     59793      70363      10224      80124      16406      24167          0 
     59734      70373      10224      80124      16406      24178          0 
     59772      70372      10224      80124      16406      24178          0 
     59815      70373      10224      80124      16406      24178          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     62606      71386      10224      80124          0          0      13698 
     62413      71223      10224      80124          0          0      13684 
     62461      71226      10224      80124          0          0      13658 
     62498      71227      10224      80124          0          0      13658 
     62451      71228      10224      80124          0          0      13658 
     62421      71228      10224      80124          0          0      13658 
     62476      71228      10224      80124          0          0      13658 
     94921      73836      10224      80491          5          8      13793 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     60681      71383      10224      80124      25723          0      80162 
     60463      71184      10224      80124      25721          0      80152 
     60439      71194      10224      80124      25732          0      80161 
     60520      71215      10224      80124      25725          0      80158 
     60518      71210      10224      80124      25698          0      80150 
     60453      71211      10224      80124      25702          0      80134 
     60489      71214      10224      80124      25702          0      80134 
     60537      71215      10224      80124      25702          0      80134 


throughput with memory operand: rcl , 4 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     65436      77059      10224     110124      24749      26251       9220 
     65339      76926      10224     110124      24601      26915       9088 
     67532      79522      10224     110160      25223      26932       9144 
     66971      78806      10224     110160      24758      26843       9098 
     66507      78244      10224     110124      24940      27047       9252 
     67314      79285      10224     110160      25053      27033       9050 
     67530      79552      10224     110124      25235      27073       8907 
     67199      79112      10224     110124      25037      27051       9008 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     63910      75608      10224     110197      10231      10052      10934 
     64362      75840      10224     110195      10122      10062      10447 
     64105      75451      10224     110193      10311      10067      10863 
     64151      75555      10224     110195      10252      10062      10592 
     66793      78730      10224     110124      11115      10149       9230 
     67429      79678      10224     110124      10435      10147       9102 
     66082      77800      10224     110124      10579      10114       9275 
     64545      75954      10224     110160      10653      10099       9514 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     58837      71478      10224     110124      25708          0     110146 
     58562      71082      10224     110124      25730          0     110155 
     58594      71087      10224     110124      25718          0     110141 
     58476      71033      10224     110124      25704          0     110146 
     58513      71042      10224     110124      25709          0     110148 
     58563      71040      10224     110124      25701          0     110147 
     58487      71034      10224     110124      25704          0     110146 
     58488      71034      10224     110124      25704          0     110146 


Latency: rcl , 4 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     59948      70525      10224      80152      80124      16394          0 
     59704      70325      10224      80164      80124      16411          0 
     59763      70363      10224      80155      80124      16406          0 
     59827      70374      10224      80135      80124      16406          0 
     59769      70374      10224      80135      80124      16406          0 
     59749      70375      10224      80135      80124      16406          0 
     59818      70374      10224      80135      80124      16406          0 
     59797      70373      10224      80135      80124      16406          0 


Throughput: rcl , 4 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     61796      70524      10224      80124      16412      24145          0 
     61714      70369      10224      80124      16400      24145          0 
     61741      70366      10224      80124      16403      24169          0 
     61686      70373      10224      80124      16406      24178          0 
     61678      70373      10224      80124      16406      24178          0 
     61741      70373      10224      80124      16406      24178          0 
     61726      70372      10224      80124      16406      24178          0 
     61670      70375      10224      80124      16406      24178          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     59906      70532      10224      80124          0          0      13779 
     59807      70353      10224      80124          0          0      13786 
     59751      70361      10224      80124          0          0      13777 
     59745      70371      10224      80124          0          0      13762 
     72110      72601      10225      80411          3          2      13672 
     59819      70373      10224      80124          0          0      13762 
     59753      70372      10224      80124          0          0      13762 
     59757      70372      10224      80124          0          0      13762 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     58834      71372      10224      80124      25696          0      80155 
     58639      71201      10224      80124      25711          0      80154 
     58637      71232      10224      80124      25690          0      80148 
     58707      71223      10224      80124      25692          0      80131 
     58672      71224      10224      80124      25692          0      80131 
     58622      71223      10224      80124      25693          0      80131 
     58691      71225      10224      80124      25692          0      80131 
     58689      71223      10224      80124      25692          0      80131 


throughput with memory operand: rcl , 4 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     62557      71294      10224     110124      16648      24623       9001 
     62312      71069      10224     110124      16621      24616       9017 
     94361      73929      10224     110491      16696      24685       8982 
     60299      71041      10224     110124      16604      24632       9011 
     60344      71048      10224     110124      16612      24629       9064 
     60380      71041      10224     110124      16604      24632       9011 
     60317      71041      10224     110124      16604      24632       9046 
     60310      71042      10224     110124      16604      24632       9011 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     60623      71373      10224     110124      11019      10000      13186 
     60332      71068      10224     110124      10985      10000      13156 
     60383      71050      10224     110124      10983      10001      13162 
     60371      71041      10224     110124      10955      10000      13171 
     60308      71041      10224     110124      10990      10001      13171 
     60347      71041      10224     110124      10955      10001      13171 
     60391      71042      10224     110124      10990      10000      13171 
     60330      71041      10224     110124      10955      10001      13171 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     58696      71307      10224     110124      25705          0     110157 
     58537      71036      10224     110124      25716          0     110156 
     58531      71025      10224     110124      25728          0     110162 
     58473      71041      10224     110124      25703          0     110153 
     58528      71042      10224     110124      25697          0     110129 
     58558      71041      10224     110124      25697          0     110129 
     58479      71041      10224     110124      25697          0     110129 
     58511      71041      10224     110124      25697          0     110129 


Latency: rcl , 4 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     60583      71369      10224      80158      80124      16418          0 
     59772      70347      10224      80159      80124      16428          0 
     59800      70360      10224      80160      80124      16406          0 
     59721      70349      10224      80152      80124      16413          0 
     59758      70361      10224      80155      80124      16411          0 
     59820      70374      10224      80135      80124      16406          0 
     59761      70373      10224      80135      80124      16406          0 
     59747      70373      10224      80135      80124      16406          0 


Throughput: rcl , 4 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     61843      70516      10224      80124      16412      24145          0 
     61660      70365      10224      80124      16406      24167          0 
     61710      70372      10224      80124      16406      24178          0 
     61752      70374      10224      80124      16406      24178          0 
     61696      70373      10224      80124      16406      24178          0 
     61676      70373      10224      80124      16406      24178          0 
     61740      70373      10224      80124      16406      24178          0 
     61736      70373      10224      80124      16406      24178          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     59874      70526      10224      80124          0          0      13764 
     59749      70345      10224      80124          0          0      13771 
     59819      70368      10224      80124          0          0      13785 
     59757      70366      10224      80124          0          0      13773 
     59751      70375      10224      80124          0          0      13762 
     59821      70374      10224      80124          0          0      13762 
     59789      70374      10224      80124          0          0      13762 
     59738      70372      10224      80124          0          0      13762 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     56994      71306      10224      80124      25694          0      80152 
     57008      71250      10224      80124      25698          0      80157 
     56879      71177      10224      80124      25711          0      80156 
     56934      71232      10224      80124      25690          0      80148 
     56988      71224      10224      80124      25693          0      80131 
     56915      71223      10224      80124      25692          0      80131 
     56926      71224      10224      80124      25692          0      80131 
     56988      71223      10224      80124      25692          0      80131 


throughput with memory operand: rcl , 4 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     60518      71290      10224     110124      16626      24605       9046 
     60342      71036      10224     110124      16623      24603       9116 
     60413      71068      10224     110124      16621      24616       8947 
     60330      71045      10224     110124      16606      24628       9048 
     60322      71045      10224     110124      16606      24628       9015 
     60386      71042      10224     110124      16604      24632       9046 
     60356      71041      10224     110124      16604      24632       9011 
     60306      71041      10224     110124      16604      24632       9046 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     58179      70600      10224     110124      10196      10073      13126 
     57910      70356      10224     110124      10387      10084      13126 
     57969      70359      10224     110124      10263      10061      13131 
     58000      70371      10224     110124      10365      10073      13141 
     57900      70340      10224     110124      10255      10078      13169 
     57931      70324      10224     110124      10357      10088      13116 
     58015      70383      10224     110124      10303      10070      13131 
     57918      70358      10224     110124      10400      10071      13126 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     60624      71318      10224     110124      25695          0     110160 
     60336      71049      10224     110124      25706          0     110162 
     60322      71041      10224     110124      25697          0     110129 
     60387      71041      10224     110124      25697          0     110129 
     60358      71041      10224     110124      25697          0     110129 
     60306      71041      10224     110124      25697          0     110129 
     60362      71041      10224     110124      25697          0     110129 
     60386      71041      10224     110124      25697          0     110129 


Latency: rcl , 4 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     66922      71388      10224      80152      80124      16455          0 
    100367      74062      10225      80889      80491      17341          0 
     65978      70373      10224      80135      80124      16406          0 
     65994      70362      10224      80156      80124      16406          0 
     65966      70373      10224      80135      80124      16406          0 
     65931      70373      10224      80135      80124      16406          0 
     65958      70373      10224      80135      80124      16406          0 
     65998      70373      10224      80135      80124      16406          0 


Throughput: rcl , 4 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     61859      70540      10224      80124      16412      24147          0 
     61655      70364      10224      80124      16406      24167          0 
     61716      70373      10224      80124      16406      24178          0 
     61746      70374      10224      80124      16406      24178          0 
     61689      70375      10224      80124      16406      24178          0 
     61676      70373      10224      80124      16406      24178          0 
     61737      70373      10224      80124      16406      24178          0 
     61728      70372      10224      80124      16406      24178          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     59917      70526      10224      80124          0          0      13764 
     59726      70356      10224      80124          0          0      13764 
     59798      70368      10224      80124          0          0      13785 
     59800      70362      10224      80124          0          0      13777 
     59741      70374      10224      80124          0          0      13762 
     59778      70373      10224      80124          0          0      13762 
     59824      70373      10224      80124          0          0      13762 
     59761      70372      10224      80124          0          0      13762 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     58087      70546      10224      80124      25764          0      80146 
     57983      70339      10224      80124      25773          0      80157 
     57947      70360      10224      80124      25764          0      80155 
     57933      70373      10224      80124      25759          0      80135 
     58009      70373      10224      80124      25759          0      80135 
     57967      70373      10224      80124      25759          0      80135 
     57929      70373      10224      80124      25759          0      80135 
     58007      70373      10224      80124      25760          0      80135 


throughput with memory operand: rcl , 4 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     60608      71295      10224     110124      16636      24611       8953 
     60338      71054      10224     110124      16625      24598       9117 
     60320      71043      10224     110124      16611      24632       8963 
     60391      71042      10224     110124      16604      24632       9046 
     60358      71042      10224     110124      16604      24632       9011 
     93007      73908      10224     110491      16699      24695       9020 
     58502      71073      10224     110124      16635      24614       9059 
     58514      71041      10224     110124      16604      24632       9011 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     60497      71265      10224     110124      11034      10000      13167 
     60358      71068      10224     110124      10985      10000      13156 
     60394      71049      10224     110124      10983      10000      13162 
     60330      71041      10224     110124      10955      10001      13171 
     60307      71041      10224     110124      10990      10001      13171 
     60383      71042      10224     110124      10955      10000      13171 
     60362      71041      10224     110124      10990      10001      13171 
     60301      71041      10224     110124      10955      10000      13171 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     58171      70606      10224     110124      25741          0     110174 
     57898      70345      10224     110124      25738          0     110181 
     57948      70324      10224     110124      25734          0     110138 
     57976      70348      10224     110124      25735          0     110135 
     57912      70355      10224     110124      25725          0     110146 
     57959      70346      10224     110124      25726          0     110139 
     57975      70338      10224     110124      25715          0     110140 
     57916      70358      10224     110124      25745          0     110150 


Latency: rcl , cl regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     60601      71390      10224      80149      80124      16447          0 
     60445      71140      10224      80155      80124      16453          0 
     60496      71173      10224      80153      80124      16444          0 
     60466      71223      10224      80148      80124      16454          0 
     60488      71226      10224      80131      80124      16448          0 
     60545      71226      10224      80131      80124      16448          0 
     60505      71229      10224      80131      80124      16448          0 
     60466      71227      10224      80131      80124      16448          0 


Throughput: rcl , cl regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     62668      71428      10224      80124      16416      24289          0 
     62485      71241      10224      80124      16445      24303          0 
     62404      71208      10224      80124      16453      24268          0 
     62430      71208      10224      80124      16464      24249          0 
     62481      71209      10224      80124      16467      24264          0 
     62443      71207      10224      80124      16467      24264          0 
     62407      71218      10224      80124      16464      24294          0 
     62449      71209      10224      80124      16467      24264          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     60585      71370      10224      80124          0          0      13696 
     60466      71149      10224      80124          0          0      13684 
     61063      71859      10224      80214          0          0      13687 
     59739      70375      10224      80124          0          0      13762 
     59771      70369      10224      80124          0          0      13785 
     59812      70365      10224      80124          0          0      13774 
     59752      70375      10224      80124          0          0      13762 
     59751      70375      10224      80124          0          0      13762 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     60667      71468      10224      80124      25684          0      80157 
     60497      71191      10224      80124      25703          0      80155 
     60487      71177      10224      80124      25716          0      80151 
     92125      72612      10225      80416      25884          1      80711 
     59736      70358      10224      80124      25766          0      80151 
     59756      70375      10224      80124      25759          0      80135 
     59819      70375      10224      80124      25759          0      80135 
     59775      70375      10224      80124      25759          0      80135 


throughput with memory operand: rcl , cl regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     59992      70578      10224     110124      16771      24485       9773 
     59761      70337      10224     110124      16772      24494       9577 
     59725      70358      10224     110124      16763      24479       9765 
     59781      70354      10224     110124      16770      24473       9600 
     59787      70343      10224     110124      16769      24485       9785 
     59744      70373      10224     110124      16755      24497       9661 
     59767      70366      10224     110124      16755      24499       9696 
     59813      70359      10224     110124      16790      24465       9674 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     62583      71360      10224     110124      10930      10000      13175 
     62250      71037      10224     110124      10886      10000      13169 
     62309      71058      10224     110124      10993      10000      13161 
     62336      71042      10224     110124      10955      10000      13171 
     62291      71044      10224     110124      10990      10001      13171 
     62255      71042      10224     110124      10955      10000      13171 
     62310      71042      10224     110124      10990      10001      13171 
     62326      71042      10224     110124      10955      10001      13171 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     93494      73900      10225     110422      25726          1     110744 
     60342      71065      10224     110124      25697          0     110152 
     60336      71055      10224     110124      25726          0     110156 
     60407      71059      10224     110124      25703          0     110157 
     60352      71043      10224     110124      25698          0     110130 
     60305      71043      10224     110124      25698          0     110130 
     60372      71043      10224     110124      25698          0     110130 
     60382      71042      10224     110124      25698          0     110130 


Latency: rcl , cl regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     58853      71426      10224      80149      80124      16425          0 
     58659      71177      10224      80152      80124      16478          0 
     58586      71180      10224      80128      80124      16477          0 
     58633      71180      10224      80128      80124      16477          0 
     58671      71180      10224      80128      80124      16477          0 
     58595      71180      10224      80128      80124      16477          0 
     58616      71180      10224      80128      80124      16477          0 
     58675      71181      10224      80128      80124      16477          0 


Throughput: rcl , cl regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     60770      71562      10224      80124      16394      24133          0 
     59813      70365      10224      80124      16406      24167          0 
     59779      70375      10224      80124      16406      24178          0 
     59738      70375      10224      80124      16406      24178          0 
     59805      70375      10224      80124      16406      24178          0 
     59805      70377      10224      80124      16406      24178          0 
     59740      70375      10224      80124      16406      24178          0 
     59780      70375      10224      80124      16406      24178          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     58340      70817      10224      80124          0          0      13781 
     57894      70336      10224      80124          0          0      13767 
     57989      70365      10224      80124          0          0      13774 
     57987      70375      10224      80124          0          0      13762 
     57923      70375      10224      80124          0          0      13762 
     57987      70375      10224      80124          0          0      13762 
     57997      70377      10224      80124          0          0      13762 
     57923      70375      10224      80124          0          0      13762 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     59910      70522      10224      80124      25790          0      80150 
     59795      70347      10224      80124      25782          0      80159 
     59729      70353      10224      80124      25783          0      80152 
     59751      70362      10224      80124      25767          0      80156 
     59822      70376      10224      80124      25759          0      80135 
     59773      70375      10224      80124      25759          0      80135 
     59739      70375      10224      80124      25759          0      80135 
     59809      70375      10224      80124      25759          0      80135 


throughput with memory operand: rcl , cl regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     60780      71499      10224     110124      16622      24619       8996 
     60344      71045      10224     110124      16626      24598       9064 
     60320      71054      10224     110124      16625      24598       8956 
     60390      71058      10224     110124      16611      24632       9054 
     60370      71042      10224     110124      16604      24632       9011 
     60310      71043      10224     110124      16604      24632       9046 
     60348      71042      10224     110124      16604      24632       9011 
     62226      73241      10224     110242      19585      25203       9483 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     62479      71279      10224     110124      11021      10001      13182 
     62267      71043      10224     110124      10971      10000      13167 
     94809      73413      10224     110491      10995      10010      13220 
     60358      71050      10224     110124      10985      10000      13163 
     60378      71043      10224     110124      10955      10001      13171 
     60313      71043      10224     110124      10990      10000      13171 
     60322      71043      10224     110124      10955      10000      13171 
     60386      71043      10224     110124      10990      10001      13171 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     58328      70792      10224     110124      25729          0     110166 
     57987      70355      10224     110124      25705          0     110161 
     57906      70348      10224     110124      25732          0     110163 
     57947      70342      10224     110124      25709          0     110135 
     57997      70360      10224     110124      25727          0     110135 
     57908      70344      10224     110124      25716          0     110140 
     57943      70351      10224     110124      25720          0     110139 
     58005      70367      10224     110124      25718          0     110141 


Latency: rcl , cl regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     58102      70528      10224      80150      80124      16412          0 
     57989      70352      10224      80152      80124      16413          0 
     57923      70367      10224      80155      80124      16406          0 
     57965      70374      10224      80135      80124      16406          0 
     58009      70376      10224      80135      80124      16406          0 
     57935      70375      10224      80135      80124      16406          0 
     57954      70375      10224      80135      80124      16406          0 
     58011      70375      10224      80135      80124      16406          0 


Throughput: rcl , cl regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     61986      70738      10224      80124      16391      24158          0 
     61676      70327      10224      80124      16411      24129          0 
     61728      70352      10224      80124      16413      24133          0 
     61683      70366      10224      80124      16406      24167          0 
     61682      70376      10224      80124      16406      24178          0 
     61739      70377      10224      80124      16406      24178          0 
     61734      70376      10224      80124      16406      24178          0 
     61674      70376      10224      80124      16406      24178          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     63330      74573      10224      80353         -2          1      13288 
     60607      71333      10224      80134          0          0      13589 
     60611      71478      10224      80132         -1          1      13476 
     60405      71190      10224      80126          1          1      13543 
     60429      71162      10224      80128         -2          0      13383 
     60322      71111      10224      80132         -2          0      13404 
     60414      71228      10224      80130         -1          0      13475 
     60487      71255      10224      80126          0          0      13470 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     60695      71415      10224      80124      25708          0      80145 
     60495      71194      10224      80124      25702          0      80153 
     60396      71151      10224      80124      25700          0      80154 
     60478      71195      10224      80124      25707          0      80153 
     60503      71180      10224      80124      25704          0      80128 
     60440      71181      10224      80124      25704          0      80128 
     60434      71180      10224      80124      25704          0      80128 
     60501      71180      10224      80124      25704          0      80128 


throughput with memory operand: rcl , cl regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     64753      71497      10224     110124      16643      24599       9060 
     64388      71047      10224     110124      16643      24596       9065 
     98447      73439      10224     110491      16704      24692       9011 
     62325      71042      10224     110124      16604      24632       9046 
     62301      71046      10224     110124      16618      24617       8979 
     62257      71050      10224     110124      16612      24629       9064 
     62287      71043      10224     110124      16604      24632       9011 
     62330      71043      10224     110124      16604      24632       9046 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     60621      71339      10224     110124      10985      10001      13152 
     60303      71036      10224     110124      10886      10000      13169 
     60345      71044      10224     110124      11040      10001      13163 
     60390      71042      10224     110124      10955      10001      13171 
     60332      71044      10224     110124      10990      10000      13171 
     60311      71042      10224     110124      10955      10001      13171 
     60382      71042      10224     110124      10990      10000      13171 
     60362      71042      10224     110124      10955      10000      13171 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     62511      71331      10224     110124      25705          0     110145 
     62267      71032      10224     110124      25709          0     110156 
     62368      71085      10224     110124      25730          0     110155 
     62304      71044      10224     110124      25707          0     110163 
     62253      71042      10224     110124      25698          0     110130 
     62295      71044      10224     110124      25698          0     110130 
     62335      71042      10224     110124      25698          0     110130 
     62285      71042      10224     110124      25698          0     110130 


Latency: rcl , cl regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     58116      70550      10224      80152      80124      16397          0 
     57967      70328      10224      80164      80124      16411          0 
     57910      70352      10224      80152      80124      16413          0 
     57953      70367      10224      80155      80124      16406          0 
     58013      70375      10224      80135      80124      16406          0 
     57936      70376      10224      80135      80124      16406          0 
     57955      70376      10224      80135      80124      16406          0 
     58011      70376      10224      80135      80124      16406          0 


Throughput: rcl , cl regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     60011      70699      10224      80124      16426      24150          0 
     59756      70327      10224      80124      16411      24129          0 
     59781      70334      10224      80124      16410      24139          0 
     59736      70365      10224      80124      16406      24167          0 
     59769      70375      10224      80124      16406      24178          0 
     59827      70374      10224      80124      16406      24178          0 
     59768      70376      10224      80124      16406      24178          0 
     59746      70375      10224      80124      16406      24178          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     61857      70527      10224      80124          0          0      13764 
     61663      70370      10224      80124          0          0      13785 
     61696      70364      10224      80124          0          0      13777 
     61751      70377      10224      80124          0          0      13762 
     61696      70375      10224      80124          0          0      13762 
     61668      70375      10224      80124          0          0      13762 
     61731      70374      10224      80124          0          0      13762 
     61740      70376      10224      80124          0          0      13762 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     63853      70510      10224      80124      25788          0      80152 
     63746      70337      10224      80124      25790          0      80152 
     63760      70326      10224      80124      25772          0      80164 
     63750      70369      10224      80124      25760          0      80151 
     63720      70364      10224      80124      25767          0      80156 
     63781      70376      10224      80124      25759          0      80135 
     63803      70375      10224      80124      25759          0      80135 
     63750      70375      10224      80124      25759          0      80135 


throughput with memory operand: rcl , cl regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     62560      71300      10224     110124      16618      24625       9017 
     62329      71070      10224     110124      16621      24616       9017 
     62261      71050      10224     110124      16611      24632       9019 
     62294      71042      10224     110124      16604      24632       9046 
     62336      71043      10224     110124      16604      24632       9011 
     62286      71043      10224     110124      16604      24632       9046 
     62255      71043      10224     110124      16604      24632       9011 
     62313      71043      10224     110124      16604      24632       9046 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     60555      71299      10224     110124      11026      10000      13129 
     60292      71016      10224     110124      11016      10000      13161 
     60388      71051      10224     110124      10983      10000      13162 
     60371      71044      10224     110124      10955      10001      13171 
     60309      71043      10224     110124      10990      10000      13171 
     60353      71043      10224     110124      10955      10001      13171 
     60391      71043      10224     110124      10990      10001      13171 
     60327      71042      10224     110124      10955      10000      13171 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     62557      71299      10224     110124      25701          0     110160 
     62321      71093      10224     110124      25721          0     110153 
     62311      71098      10224     110124      25731          0     110159 
     62328      71047      10224     110124      25712          0     110155 
     62316      71042      10224     110124      25698          0     110130 
     62255      71043      10224     110124      25698          0     110130 
     62285      71043      10224     110124      25698          0     110130 
     62338      71043      10224     110124      25698          0     110130 


Latency: rcr , 1 regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17154      20195      10224      30170      30124       9999          0 
     16956      19995      10224      30159      30124       9999          0 
     16966      19993      10224      30157      30124       9999          0 
     17005      20000      10224      30163      30124       9999          0 
     17013      19996      10224      30161      30124       9999          0 
     16978      19994      10224      30132      30124      10000          0 
     16951      19994      10224      30132      30124      10000          0 
     16980      19998      10224      30132      30124      10000          0 


Throughput: rcr , 1 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17167      20196      10224      30124       9999       4884          0 
     16964      19998      10224      30124       9999       4897          0 
     16960      19996      10224      30124       9999       4888          0 
     16990      19994      10224      30124      10000       4884          0 
     17014      19994      10224      30124      10000       4884          0 
     16990      19996      10224      30124      10000       4884          0 
     16956      19994      10224      30124      10000       4884          0 
     16968      19994      10224      30124      10000       4884          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17180      20186      10224      30124          0          0       5115 
     16986      19997      10224      30124          0          0       5110 
     16955      19995      10224      30124          0          0       5117 
     16970      19994      10224      30124          0          0       5117 
     17164      20192      10224      30145          0          0       5118 
     17718      20867      10224      30165         -2          0       4981 
     21237      25079      10224      30167          0          1       4814 
     18502      22120      10224      30237          1          0       5007 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17809      20324      10224      30126      10106          0      30149 
     17499      20000      10224      30124      10111          0      30175 
     17533      19998      10224      30124      10109          0      30170 
     17565      19996      10224      30124      10107          0      30161 
     17543      19997      10224      30124      10100          0      30132 
     17503      19994      10224      30124      10100          0      30133 
     17507      19995      10224      30124      10100          0      30132 
     17542      19995      10224      30124      10100          0      30132 


throughput with memory operand: rcr , 1 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     26482      30208      10224      60124      10087       5056       7934 
     26266      29999      10224      60124      10090       5006       7921 
     26339      29999      10224      60124      10077       4976       8014 
     26312      29999      10224      60124      10083       5031       7960 
     26260      29999      10224      60124      10090       5074       7997 
     26331      30001      10224      60124      10083       5031       7960 
     26327      29999      10224      60124      10083       5031       7950 
     26260      29999      10224      60124      10083       5031       7960 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     25702      30209      10224      60124       8192      10001       4961 
     25484      30005      10224      60124       8205      10000       5013 
     25453      30007      10224      60124       8121      10000       5046 
     25517      30006      10224      60124       8141      10000       4932 
     25505      30005      10224      60124       8182      10000       4939 
     25445      30005      10224      60124       8236      10000       4939 
     25498      30005      10224      60124       8182      10000       4939 
     25524      30007      10224      60124       8236      10000       4939 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     26484      30216      10224      60124      10046       3824      40163 
     26353      30000      10224      60124      10043       3842      40156 
     26290      30001      10224      60124      10060       3850      40143 
     26284      30000      10224      60124      10060       3834      40143 
     26351      30000      10224      60124      10045       3850      40133 
     59611      32389      10224      60491      10160       3863      40691 
     25519      30000      10224      60124      10045       3850      40133 
     25471      30000      10224      60124      10019       3866      40164 


Latency: rcr , 1 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17185      20192      10224      30168      30124       9992          0 
     17005      20001      10224      30168      30124       9999          0 
     16975      20004      10224      30166      30124       9992          0 
     16957      19997      10224      30164      30124       9996          0 
     16996      20002      10224      30139      30124       9997          0 
     17023      20003      10224      30139      30124       9997          0 
     16999      20002      10224      30139      30124       9997          0 
     16967      20000      10224      30141      30124       9995          0 


Throughput: rcr , 1 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17731      20188      10224      30124       9999       4897          0 
     17531      19999      10224      30124       9999       4883          0 
     17501      19999      10224      30124       9998       4909          0 
     17525      20000      10224      30124       9998       4901          0 
     17559      19998      10224      30124       9999       4891          0 
     17549      19995      10224      30124      10000       4884          0 
     17519      19996      10224      30124      10000       4884          0 
     17501      19995      10224      30124      10000       4884          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17676      20195      10224      30124          0          0       5011 
     17541      20003      10224      30124          0          0       5016 
     17565      19997      10224      30124          0          0       5018 
     17539      19995      10224      30124          0          0       5015 
     17505      19997      10224      30124          0          0       5015 
     17513      19995      10224      30124          0          0       5015 
     17547      19995      10224      30124          0          0       5015 
     17565      19995      10224      30124          0          0       5015 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18054      20571      10224      30124      10110          0      30166 
     17511      19994      10224      30124      10107          0      30157 
     17507      20000      10224      30124      10110          0      30166 
     17541      19997      10224      30124      10107          0      30164 
     17563      19994      10224      30124      10100          0      30132 
     17535      19995      10224      30124      10100          0      30133 
     17503      19994      10224      30124      10100          0      30132 
     17515      19994      10224      30124      10100          0      30132 


throughput with memory operand: rcr , 1 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     25701      30207      10224      60124      10076       5058       8066 
     25474      29999      10224      60124      10064       5066       8034 
     25443      29999      10224      60124      10077       5038       8039 
     25517      29999      10224      60124      10111       4965       8009 
     25493      29999      10224      60124      10066       5051       8019 
     25441      30000      10224      60124      10057       5046       8049 
     25495      29999      10224      60124      10057       5046       8008 
     25516      29999      10224      60124      10057       5046       8049 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     27276      31109      10224      60124       8188      10002       4961 
     26272      29998      10224      60124       8243      10000       4944 
     26345      29998      10224      60124       8187      10000       4944 
     26313      29998      10224      60124       8237      10000       4942 
     26266      29997      10224      60124       8144      10000       4932 
     26333      29999      10224      60124       8204      10000       4970 
     26329      29998      10224      60124       8173      10000       4927 
     26264      29999      10224      60124       8204      10000       4970 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     25718      30231      10224      60124      10043       3880      40166 
     25498      29998      10224      60124      10043       3887      40153 
     25445      29998      10224      60124      10040       3867      40163 
     25501      30000      10224      60124      10031       3869      40132 
     25517      29998      10224      60124      10038       3845      40136 
     25447      29999      10224      60124      10031       3869      40132 
     25479      29998      10224      60124      10038       3845      40136 
     25528      29999      10224      60124      10031       3869      40132 


Latency: rcr , 1 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17551      19997      10224      30182      30124       9999          0 
     17565      19996      10224      30160      30124       9998          0 
     17533      19995      10224      30161      30124       9999          0 
     17504      19996      10224      30132      30124      10000          0 
     17525      19995      10224      30132      30124      10000          0 
     17559      19994      10224      30132      30124      10000          0 
     17555      19994      10224      30132      30124      10000          0 
     17523      19997      10224      30132      30124      10000          0 


Throughput: rcr , 1 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18244      20156      10224      30124       9999       4884          0 
     18086      19996      10224      30124       9999       4894          0 
     18128      19999      10224      30124       9998       4896          0 
     18151      19997      10224      30124       9999       4892          0 
     18118      19995      10224      30124       9999       4888          0 
     18084      19996      10224      30124      10000       4884          0 
     18102      19994      10224      30124      10000       4884          0 
     18142      19995      10224      30124      10000       4884          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17673      20191      10224      30124          0          0       5115 
     17533      20001      10224      30124          0          0       5103 
     17565      19996      10224      30124          0          0       5090 
     17551      19999      10224      30124          0          0       5098 
     17513      19997      10224      30124          0          0       5110 
     17507      19994      10224      30124          0          0       5117 
     17542      19993      10224      30124          0          0       5117 
     17564      19993      10224      30124          0          0       5117 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17162      20174      10224      30124      10110          0      30170 
     17003      19999      10224      30124      10110          0      30166 
     16970      19998      10224      30124      10107          0      30166 
     16951      19995      10224      30124      10100          0      30132 
     16982      19996      10224      30124      10100          0      30132 
     17017      19995      10224      30124      10100          0      30132 
     16995      19994      10224      30124      10100          0      30133 
     16964      19996      10224      30124      10100          0      30133 


throughput with memory operand: rcr , 1 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     25665      30237      10224      60124      10102       4944       8043 
     25458      29999      10224      60124      10064       5039       8023 
     25524      29999      10224      60124      10057       5046       8003 
     25484      30002      10224      60124      10057       5046       8049 
     25447      30000      10224      60124      10057       5046       8008 
     25512      30000      10224      60124      10057       5046       8049 
     25506      29999      10224      60124      10057       5046       8008 
     25445      30001      10224      60124      10057       5046       8049 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     26613      31319      10224      60124       8161      10002       5000 
     25524      29999      10224      60124       8160      10000       4960 
     25453      29999      10224      60124       8144      10000       4955 
     25474      29999      10224      60124       8138      10000       4955 
     25532      29999      10224      60124       8144      10000       4955 
     25473      30001      10224      60124       8138      10000       4955 
     25455      29999      10224      60124       8144      10000       4955 
     25524      29999      10224      60124       8138      10000       4955 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     26516      30201      10224      60124      10036       3817      40162 
     26315      29999      10224      60124      10072       3838      40156 
     26260      29999      10224      60124      10042       3861      40163 
     26329      30000      10224      60124      10045       3814      40133 
     26331      30002      10224      60124      10045       3850      40133 
     26262      30000      10224      60124      10045       3815      40133 
     26317      30000      10224      60124      10045       3850      40133 
     26341      29999      10224      60124      10045       3815      40133 


Latency: rcr , 1 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18863      20161      10224      30166      30124       9999          0 
     18748      19996      10224      30157      30124       9999          0 
     18779      19998      10224      30160      30124       9998          0 
     18752      19999      10224      30166      30124       9998          0 
     18711      19995      10224      30161      30124       9999          0 
     18733      19998      10224      30132      30124      10000          0 
     18770      19994      10224      30132      30124      10000          0 
     18762      19994      10224      30132      30124      10000          0 


Throughput: rcr , 1 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17703      20157      10224      30124       9997       4987          0 
     17565      20003      10224      30124       9998       4983          0 
     17527      20000      10224      30124       9991       4981          0 
     17507      19998      10224      30124       9993       4986          0 
     17535      19997      10224      30124       9993       4986          0 
     17572      20002      10224      30124       9993       4986          0 
     17546      19998      10224      30124       9993       4986          0 
     17513      19998      10224      30124       9993       4986          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18292      20187      10224      30124          0          0       5012 
     18155      20002      10224      30124          0          0       5015 
     18126      20001      10224      30124          0          0       5016 
     18092      20002      10224      30124          0          0       5018 
     18102      20002      10224      30124          0          0       5016 
     18143      20001      10224      30124          0          0       5016 
     18146      20001      10224      30124          0          0       5016 
     18111      20002      10224      30124          0          0       5016 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17192      20198      10224      30124      10109          0      30170 
     16995      19997      10224      30124      10106          0      30159 
     16962      19996      10224      30124      10108          0      30160 
     16966      20002      10224      30124      10110          0      30166 
     16996      19997      10224      30124      10107          0      30164 
     17013      19993      10224      30124      10100          0      30133 
     16988      19995      10224      30124      10100          0      30133 
     16952      19994      10224      30124      10100          0      30133 


throughput with memory operand: rcr , 1 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     26533      30250      10224      60124      10102       4944       8043 
     26265      29999      10224      60124      10064       5066       8021 
     26335      29999      10224      60124      10111       4965       8012 
     26323      30000      10224      60124      10066       5051       8015 
     26267      30002      10224      60124      10057       5046       8008 
     26323      30000      10224      60124      10057       5046       8049 
     26339      30000      10224      60124      10057       5046       8008 
     26265      29999      10224      60124      10057       5046       8049 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     25703      30216      10224      60124       8128      10002       5068 
     25447      29999      10224      60124       8127      10000       4933 
     25473      30000      10224      60124       8120      10000       4960 
     25526      29999      10224      60124       8138      10000       4955 
     25463      29999      10224      60124       8144      10000       4955 
     25455      29999      10224      60124       8138      10000       4955 
     25519      29999      10224      60124       8144      10000       4955 
     25483      29999      10224      60124       8138      10000       4955 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     25693      30206      10224      60124      10040       3888      40175 
     25491      29999      10224      60124      10041       3832      40167 
     25443      29999      10224      60124      10045       3850      40133 
     25503      29999      10224      60124      10045       3815      40133 
     25516      30001      10224      60124      10045       3850      40133 
     25443      30000      10224      60124      10045       3815      40133 
     25486      30000      10224      60124      10045       3850      40133 
     25524      29999      10224      60124      10045       3815      40133 


Latency: rcr , 4 regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     53346      60810      10224      80175      80124      16464          0 
     53219      60672      10224      80162      80124      16459          0 
     53104      60609      10224      80164      80124      16467          0 
     53209      60627      10224      80136      80124      16465          0 
     53138      60626      10224      80136      80124      16465          0 
     53146      60627      10224      80136      80124      16465          0 
     53209      60628      10224      80136      80124      16465          0 
     53143      60656      10224      80133      80124      16471          0 


Throughput: rcr , 4 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     51601      60701      10224      80124      15788      24250          0 
     51553      60744      10224      80124      15818      24258          0 
     51640      60738      10224      80124      15802      24278          0 
     51586      60752      10224      80124      15811      24304          0 
     51592      60751      10224      80124      15811      24304          0 
     51650      60753      10224      80124      15811      24304          0 
     86840      62777      10225      80420      16111      24156          3 
     51191      60316      10224      80124      15729      23887          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     53469      60924      10224      80124          0          0      15013 
     53219      60740      10224      80124          0          0      15025 
     53275      60739      10224      80124          0          0      15056 
     53299      60750      10224      80124          0          0      15021 
     53227      60753      10224      80124          0          0      15021 
     53313      60752      10224      80124          0          0      15021 
     53263      60751      10224      80124          0          0      15021 
     53243      60751      10224      80124          0          0      15021 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     52997      60475      10224      80124      24955          0      80163 
     52900      60333      10224      80124      24952          0      80163 
     52912      60300      10224      80124      24967          0      80158 
     52839      60311      10224      80124      24965          0      80160 
     52928      60317      10224      80124      24965          0      80136 
     52888      60315      10224      80124      24965          0      80136 
     52854      60317      10224      80124      24965          0      80136 
     52940      60316      10224      80124      24965          0      80136 


throughput with memory operand: rcr , 4 regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     52933      60378      10224     110124      16822      26600      10001 
     52803      60171      10224     110124      16807      26628      10001 
     52714      60170      10224     110124      16814      26629      10001 
     52755      60128      10224     110124      16806      26628      10001 
     52728      60130      10224     110124      16806      26628      10001 
     52688      60128      10224     110124      16806      26628      10001 
     52770      60128      10224     110124      16806      26628      10001 
     52688      60130      10224     110124      16806      26628      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     51247      60372      10224     110124      10001      10000       6861 
     51162      60170      10224     110124      10001      10000       6685 
     51033      60128      10224     110124      10001      10000       6687 
     51097      60128      10224     110124      10001      10000       6687 
     51090      60132      10224     110124      10001      10000       6687 
     51038      60128      10224     110124      10001      10000       6687 
     51123      60128      10224     110124      10001      10000       6687 
     51033      60130      10224     110124      10001      10000       6687 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     51357      60396      10224     110124      29889          0     110152 
     51076      60172      10224     110124      29986          0     110141 
     51127      60169      10224     110124      29982          0     110140 
     51096      60128      10224     110124      29983          0     110135 
     51038      60130      10224     110124      29983          0     110135 
     84873      64199      10225     110401      29257          2     110552 
     51127      60128      10224     110124      29983          0     110135 
     51035      60127      10224     110124      29983          0     110135 


Latency: rcr , 4 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     51903      61067      10224      80137      80124      16384          0 
     51827      61070      10224      80163      80124      16388          0 
     51924      61069      10224      80138      80124      16391          0 
     51851      61070      10224      80138      80124      16391          0 
     51865      61069      10224      80138      80124      16391          0 
     51914      61070      10224      80138      80124      16391          0 
     84086      64010      10224      80722      80500      16470          0 
     50166      60970      10224      80160      80124      16382          0 


Throughput: rcr , 4 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     51336      60480      10224      80124      15736      23887          0 
     51255      60320      10224      80124      15752      23830          0 
     51254      60310      10224      80124      15740      23872          0 
     51195      60316      10224      80124      15729      23887          0 
     51288      60316      10224      80124      15729      23887          0 
     51197      60316      10224      80124      15729      23887          0 
     51249      60315      10224      80124      15729      23887          0 
     51257      60317      10224      80124      15729      23887          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     51397      60523      10224      80124          0          0      15533 
     51263      60300      10224      80124          0          0      15519 
     51179      60309      10224      80124          0          0      15536 
     51278      60317      10224      80124          0          0      15522 
     51223      60315      10224      80124          0          0      15522 
     51217      60316      10224      80124          0          0      15522 
     51278      60317      10224      80124          0          0      15522 
     51185      60316      10224      80124          0          0      15522 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     49838      60555      10224      80124      24952          0      80177 
     49756      60337      10224      80124      24951          0      80158 
     49633      60307      10224      80124      24961          0      80159 
     49714      60317      10224      80124      24965          0      80136 
     49685      60315      10224      80124      24965          0      80136 
     49654      60316      10224      80124      24965          0      80136 
     49730      60314      10224      80124      24965          0      80136 
     49633      60316      10224      80124      24965          0      80136 


throughput with memory operand: rcr , 4 regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     52953      60366      10224     110124      16838      26615      10001 
     84770      62561      10224     110491      16873      26704      10008 
     51127      60172      10224     110124      16807      26628      10001 
     51064      60171      10224     110124      16810      26628      10001 
     51159      60174      10224     110124      16814      26629      10001 
     51032      60130      10224     110124      16806      26628      10001 
     51090      60129      10224     110124      16806      26628      10001 
     51090      60130      10224     110124      16806      26628      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     54755      60374      10224     110124      10001      10000       6897 
     54510      60173      10224     110124      10001      10000       6685 
     54492      60170      10224     110124      10001      10000       6685 
     54569      60169      10224     110124      10001      10000       6685 
     54446      60128      10224     110124      10001      10000       6687 
     54480      60129      10224     110124      10001      10000       6687 
     54522      60128      10224     110124      10001      10000       6687 
     54438      60128      10224     110124      10001      10000       6687 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     52985      60375      10224     110124      29906          0     110142 
     52733      60190      10224     110124      29980          0     110145 
     52791      60169      10224     110124      29982          0     110140 
     52738      60130      10224     110124      29983          0     110135 
     52686      60128      10224     110124      29983          0     110135 
     52773      60128      10224     110124      29983          0     110135 
     52695      60130      10224     110124      29983          0     110135 
     52721      60128      10224     110124      29983          0     110135 


Latency: rcr , 4 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     53406      60854      10224      80165      80124      16452          0 
     53164      60637      10224      80159      80124      16469          0 
     53142      60642      10224      80159      80124      16445          0 
     53220      60639      10224      80136      80124      16444          0 
     53132      60640      10224      80136      80124      16444          0 
     53180      60639      10224      80136      80124      16444          0 
     53203      60639      10224      80136      80124      16444          0 
     53126      60639      10224      80136      80124      16444          0 


Throughput: rcr , 4 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     53428      60913      10224      80124      15797      24251          0 
     53244      60765      10224      80124      15803      24258          0 
     53329      60760      10224      80124      15809      24272          0 
     53257      60761      10224      80124      15809      24272          0 
     53265      60759      10224      80124      15809      24272          0 
     53327      60760      10224      80124      15809      24272          0 
     53238      60761      10224      80124      15809      24272          0 
     53303      60760      10224      80124      15809      24272          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     53411      60939      10224      80124          0          0      15026 
     53267      60759      10224      80124          0          0      15045 
     53318      60755      10224      80124          0          0      15044 
     53235      60762      10224      80124          0          0      15013 
     53308      60761      10224      80124          0          0      15013 
     86395      63097      10224      80491          5          8      15153 
     51633      60774      10224      80124          0          0      15043 
     51567      60756      10224      80124          0          0      15003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     51821      60949      10224      80124      25028          0      80157 
     51558      60710      10224      80124      24993          0      80162 
     51595      60756      10224      80124      25019          0      80151 
     51659      60761      10224      80124      25011          0      80138 
     51569      60762      10224      80124      25011          0      80138 
     51651      60761      10224      80124      25011          0      80138 
     51611      60762      10224      80124      25011          0      80138 
     51587      60760      10224      80124      25011          0      80138 


throughput with memory operand: rcr , 4 regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     56628      60365      10224     110124      16804      26606      10001 
     56340      60128      10224     110124      16806      26628      10001 
     56333      60130      10224     110124      16806      26628      10001 
     56405      60127      10224     110124      16853      26513      10001 
     56340      60128      10224     110124      16806      26628      10001 
     56337      60128      10224     110124      19511      25206      10001 
     56407      60131      10224     110124      16806      26628      10001 
     56336      60127      10224     110124      17568      26228      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     77375      82561      10224     110126      11072      10256       5924 
     76039      81148      10224     110205      11000      10373       5677 
     77201      82401      10224     110130      11070      10261       6035 
     77238      82412      10224     110124      11080      10269       5831 
     75723      80793      10224     110191      10928      10292       5745 
     77962      83178      10224     110176      11151      10257       6047 
     77328      82494      10224     110124      11127      10256       5959 
     75924      80977      10224     110159      10981      10321       5721 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     74784      79802      10224     110157      22025          1     110196 
     75460      80531      10224     110180      22055          2     110252 
     77223      82405      10224     110126      21508          2     110144 
     77230      82408      10224     110124      21529          1     110133 
     75531      80590      10224     110211      21968          0     110298 
     77145      82291      10224     110126      21553          2     110135 
     77197      82353      10224     110128      21648          1     110140 
     75514      80544      10224     110159      22050          1     110204 


Latency: rcr , 4 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     50399      61209      10224      80156      80124      16370          0 
     50272      60988      10224      80162      80124      16374          0 
     50244      61060      10224      80160      80124      16398          0 
     50349      61069      10224      80138      80124      16391          0 
     50275      61069      10224      80138      80124      16391          0 
     50302      61069      10224      80138      80124      16391          0 
     50334      61071      10224      80138      80124      16391          0 
     50258      61071      10224      80138      80124      16391          0 


Throughput: rcr , 4 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     51624      60739      10224      80124      15770      24281          0 
     51589      60724      10224      80124      15821      24257          0 
     51560      60739      10224      80124      15802      24278          0 
     51616      60703      10224      80124      15804      24303          0 
     51567      60752      10224      80124      15811      24304          0 
     51625      60755      10224      80124      15811      24304          0 
     51625      60752      10224      80124      15811      24304          0 
     51567      60753      10224      80124      15811      24304          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     53390      60871      10224      80124          0          0      15097 
     53309      60762      10224      80124          0          0      15023 
     53356      60903      10224      80156          0          0      15057 
     53301      60740      10224      80124          0          0      15059 
     53259      60752      10224      80124          0          0      15021 
     53199      60702      10224      80124          0          0      14992 
     53320      60751      10224      80124          0          0      15021 
     53229      60750      10224      80124          0          0      15021 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     53463      60919      10224      80124      24985          0      80165 
     86541      63514      10224      80491      25134          2      80712 
     51566      60751      10224      80124      24969          0      80140 
     51566      60715      10224      80124      25000          0      80158 
     51627      60743      10224      80124      24977          0      80161 
     51556      60753      10224      80124      24969          0      80140 
     51647      60753      10224      80124      24969          0      80140 
     51579      60751      10224      80124      24969          0      80140 


throughput with memory operand: rcr , 4 regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     49756      60365      10224     110124      16818      26600      10001 
     49558      60173      10224     110124      16807      26628      10001 
     49541      60171      10224     110124      16814      26628      10001 
     49604      60168      10224     110124      16810      26628      10001 
     49477      60130      10224     110124      16806      26628      10001 
     49579      60128      10224     110124      16806      26628      10001 
     49496      60127      10224     110124      16806      26628      10001 
     49536      60127      10224     110124      16806      26628      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     49900      60543      10224     110124      10001      10000      12069 
     49519      60170      10224     110124      10001      10000       6685 
     49580      60128      10224     110124      10001      10000       6687 
     49487      60128      10224     110124      10001      10000       6687 
     49557      60130      10224     110124      10001      10000       6687 
     49531      60128      10224     110124      10001      10000       6687 
     49498      60128      10224     110124      10001      10000       6687 
     49575      60128      10224     110124      10001      10000       6687 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     83194      63254      10224     110491      30044          2     110625 
     49528      60173      10224     110124      29986          0     110143 
     49561      60171      10224     110124      29986          0     110141 
     49583      60170      10224     110124      29982          0     110142 
     49516      60172      10224     110124      29979          0     110142 
     49572      60128      10224     110124      29983          0     110135 
     49479      60128      10224     110124      29983          0     110135 
     49554      60129      10224     110124      29983          0     110135 


Latency: rcr , cl regsize 8 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     50366      61166      10224      80150      80124      16406          0 
     50280      60990      10224      80162      80124      16374          0 
     50227      61033      10224      80157      80124      16402          0 
     50341      61055      10224      80165      80124      16396          0 
     50280      61070      10224      80138      80124      16391          0 
     50304      61072      10224      80138      80124      16391          0 
     50340      61070      10224      80138      80124      16391          0 
     50260      61071      10224      80138      80124      16391          0 


Throughput: rcr , cl regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     51354      60504      10224      80124      15751      23847          0 
     51286      60318      10224      80124      15733      23890          0 
     83132      62682      10224      80491      15803      23936          1 
     49629      60317      10224      80124      15742      23854          0 
     49702      60310      10224      80124      15730      23881          0 
     49674      60317      10224      80124      15729      23887          0 
     49653      60317      10224      80124      15729      23887          0 
     49718      60317      10224      80124      15729      23887          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     51316      60458      10224      80124          0          0      15534 
     51286      60317      10224      80124          0          0      15535 
     51214      60337      10224      80124          0          0      15559 
     51235      60301      10224      80124          0          0      15544 
     51251      60313      10224      80124          0          0      15544 
     51195      60319      10224      80124          0          0      15522 
     51287      60317      10224      80124          0          0      15522 
     51201      60318      10224      80124          0          0      15522 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     51353      60502      10224      80124      24955          0      80162 
     51292      60321      10224      80124      24974          0      80160 
     51190      60310      10224      80124      24966          0      80162 
     51419      60522      10224      80145      24996          0      80249 
     53021      62422      10224      80234      23848          0      80535 
     52552      61938      10224      80223      23845          0      80455 
     84522      64743      10224      80570      24331          4      81004 
     53885      65415      10224      80443      23500          0      81371 


throughput with memory operand: rcr , cl regsize 8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     51455      60527      10224     110124      17999      24039      10001 
     51102      60171      10224     110124      16807      26628      10001 
     84004      63097      10224     110497      16897      26701      10006 
     49548      60171      10224     110124      16807      26628      10001 
     49599      60172      10224     110124      16814      26629      10001 
     49478      60130      10224     110124      16806      26628      10001 
     49577      60132      10224     110124      16806      26628      10001 
     49486      60130      10224     110124      16806      26628      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     51431      60557      10224     110124       9989      10000       6959 
     51156      60171      10224     110124      10001      10000       6685 
     51029      60131      10224     110124      10001      10000       6687 
     51121      60129      10224     110124      10001      10000       6687 
     51060      60128      10224     110124      10001      10000       6687 
     51064      60128      10224     110124      10001      10000       6687 
     51123      60131      10224     110124      10001      10000       6687 
     51027      60128      10224     110124      10001      10000       6687 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     50081      60796      10224     110124      29900          0     110139 
     49589      60171      10224     110124      29986          0     110141 
     49518      60171      10224     110124      29979          0     110142 
     49581      60131      10224     110124      29983          0     110135 
     49484      60128      10224     110124      29983          0     110135 
     49558      60128      10224     110124      29983          0     110135 
     49524      60128      10224     110124      29983          0     110135 
     49509      60131      10224     110124      29983          0     110135 


Latency: rcr , cl regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     50474      61233      10224      80153      80124      16387          0 
     50212      61011      10224      80158      80124      16368          0 
     50324      61034      10224      80157      80124      16402          0 
     50256      61057      10224      80165      80124      16396          0 
     50320      61071      10224      80138      80124      16391          0 
     50325      61072      10224      80138      80124      16391          0 
     50269      61073      10224      80138      80124      16391          0 
     50357      61071      10224      80138      80124      16391          0 


Throughput: rcr , cl regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     53836      61359      10224      80124      15760      23874          0 
     52838      60317      10224      80124      15733      23890          0 
     52924      60313      10224      80124      15727      23878          0 
     52883      60317      10224      80124      15729      23887          0 
     52856      60317      10224      80124      15729      23887          0 
     52939      60316      10224      80124      15729      23887          0 
     52846      60317      10224      80124      15729      23887          0 
     52900      60319      10224      80124      15729      23887          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     51434      60491      10224      80124          0          0      15527 
     51186      60301      10224      80124          0          0      15519 
     51248      60312      10224      80124          0          0      15536 
     51260      60317      10224      80124          0          0      15522 
     51192      60318      10224      80124          0          0      15522 
     51285      60318      10224      80124          0          0      15522 
     51202      60318      10224      80124          0          0      15522 
     51249      60317      10224      80124          0          0      15522 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     51425      60482      10224      80124      24955          0      80162 
     51195      60321      10224      80124      24974          0      80160 
     51243      60302      10224      80124      24965          0      80159 
     51245      60313      10224      80124      24965          0      80160 
     51197      60317      10224      80124      24965          0      80136 
     51287      60317      10224      80124      24965          0      80136 
     51197      60316      10224      80124      24965          0      80136 
     51252      60318      10224      80124      24965          0      80136 


throughput with memory operand: rcr , cl regsize 16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     52938      60387      10224     110124      16822      26600      10001 
     52737      60174      10224     110124      16808      26628      10001 
     52813      60175      10224     110124      16815      26628      10001 
     52722      60175      10224     110124      16814      26626      10001 
     85571      63000      10224     110491      16892      26704      10008 
     51101      60137      10224     110124      16807      26628      10001 
     51086      60135      10224     110124      16807      26628      10001 
     51040      60135      10224     110124      16807      26628      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     52883      60356      10224     110124      10001      10000       6897 
     52806      60173      10224     110124      10001      10000       6685 
     52725      60172      10224     110124      10001      10000       6685 
     52758      60171      10224     110124      10001      10000       6685 
     52798      60175      10224     110124      10001      10000       6685 
     52677      60129      10224     110124      10001      10000       6687 
     52758      60129      10224     110124      10001      10000       6687 
     52717      60129      10224     110124      10001      10000       6687 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     51225      60328      10224     110124      29930          0     110139 
     51160      60170      10224     110124      29979          0     110142 
     51029      60130      10224     110124      29983          0     110135 
     51115      60130      10224     110124      29983          0     110135 
     51070      60129      10224     110124      29983          0     110135 
     51056      60129      10224     110124      29983          0     110135 
     51123      60131      10224     110124      29983          0     110135 
     51027      60128      10224     110124      29983          0     110135 


Latency: rcr , cl regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     55416      61211      10224      80156      80124      16370          0 
     55301      61012      10224      80158      80124      16368          0 
     55325      61035      10224      80157      80124      16402          0 
     55273      61056      10224      80165      80124      16396          0 
     55364      61072      10224      80138      80124      16391          0 
     55346      61072      10224      80138      80124      16391          0 
     55291      61072      10224      80138      80124      16391          0 
     55378      61072      10224      80138      80124      16391          0 


Throughput: rcr , cl regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     51326      60477      10224      80124      15736      23887          0 
     51243      60300      10224      80124      15754      23877          0 
     51239      60310      10224      80124      15740      23872          0 
     51197      60316      10224      80124      15729      23887          0 
     51283      60317      10224      80124      15729      23887          0 
     51193      60319      10224      80124      15729      23887          0 
     51257      60317      10224      80124      15729      23887          0 
     51247      60318      10224      80124      15729      23887          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     51762      60941      10224      80124          0          0      15077 
     51599      60703      10224      80124          0          0      15018 
     51562      60757      10224      80124          0          0      15045 
     51653      60763      10224      80124          0          0      15013 
     51595      60761      10224      80124          0          0      15013 
     51597      60763      10224      80124          0          0      15013 
     51659      60762      10224      80124          0          0      15013 
     51565      60762      10224      80124          0          0      15013 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     51612      60723      10224      80124      24943          0      80149 
     51210      60344      10224      80124      24954          0      80165 
     51277      60312      10224      80124      24965          0      80161 
     51208      60317      10224      80124      24965          0      80136 
     51232      60318      10224      80124      24965          0      80136 
     51273      60318      10224      80124      24965          0      80136 
     51190      60318      10224      80124      24965          0      80136 
     51280      60317      10224      80124      24965          0      80136 


throughput with memory operand: rcr , cl regsize 32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     49780      60384      10224     110124      16794      26608      10001 
     49514      60169      10224     110124      16810      26628      10001 
     49579      60132      10224     110124      16806      26628      10001 
     49500      60130      10224     110124      16806      26628      10001 
     49536      60130      10224     110124      16806      26628      10001 
     49552      60131      10224     110124      16806      26628      10001 
     49489      60129      10224     110124      16806      26628      10001 
     49582      60130      10224     110124      16806      26628      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     51269      60361      10224     110124      10001      10000       6849 
     62466      63955      10225     110420      10104      10013       6830 
     51041      60130      10224     110124      10001      10000       7838 
     51126      60172      10224     110124      10001      10000       6687 
     83252      62568      10224     110491      10014      10010       6778 
     49565      60171      10224     110124      10001      10000       6685 
     49492      60130      10224     110124      10001      10000       6687 
     49573      60131      10224     110124      10001      10000       6687 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     53046      60545      10224     110124      29903          0     110154 
    151138      63072      10226     110529      26413          5     110621 
     54877      62565      10224     110144      23481         -1     110165 
     54841      62603      10224     110144      25068          0     110153 
     55985      63906      10224     110158      23366         -1     110161 
     57115      65128      10224     110274      25028          0     110456 
     57245      65389      10224     110207      22140          0     110321 
     56775      64768      10224     110146      21360          4     110154 


Latency: rcr , cl regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     53372      60815      10224      80154      80124      16472          0 
     53122      60613      10224      80164      80124      16467          0 
     53183      60661      10224      80132      80124      16471          0 
     53203      60629      10224      80136      80124      16465          0 
     53114      60629      10224      80136      80124      16465          0 
     53219      60660      10224      80132      80124      16471          0 
     53172      60629      10224      80136      80124      16465          0 
     53148      60660      10224      80132      80124      16471          0 


Throughput: rcr , cl regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     53439      60913      10224      80124      15795      24262          0 
     53302      60773      10224      80124      15800      24246          0 
     53237      60758      10224      80124      15825      24275          0 
     53314      60744      10224      80124      15823      24252          0 
     53249      60757      10224      80124      15825      24275          0 
     53268      60760      10224      80124      15825      24275          0 
     53358      60801      10224      80124      15794      24258          0 
     53231      60759      10224      80124      15825      24275          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     53348      60892      10224      80124          0          0      15097 
     53290      60726      10224      80124          0          0      15046 
     53211      60717      10224      80124          0          0      15053 
     53247      60741      10224      80124          0          0      15056 
     53313      60753      10224      80124          0          0      15021 
     53223      60754      10224      80124          0          0      15021 
     53291      60752      10224      80124          0          0      15021 
     53285      60754      10224      80124          0          0      15021 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     53233      60732      10224      80124      24985          0      80159 
     53268      60770      10224      80124      24994          0      80167 
     53284      60714      10224      80124      24998          0      80157 
     53203      60726      10224      80124      24998          0      80134 
     53269      60727      10224      80124      24999          0      80135 
     53271      60725      10224      80124      24998          0      80134 
     53202      60725      10224      80124      24998          0      80134 
     53291      60725      10224      80124      24998          0      80134 


throughput with memory operand: rcr , cl regsize 64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     51240      60361      10224     110124      16823      26610      10001 
     51118      60171      10224     110124      16807      26628      10001 
     51144      60174      10224     110124      16814      26628      10001 
     51064      60170      10224     110124      16810      26628      10001 
     51128      60129      10224     110124      16806      26628      10001 
     51044      60129      10224     110124      16806      26628      10001 
     51084      60129      10224     110124      16806      26628      10001 
     51104      60129      10224     110124      16806      26628      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     52978      60362      10224     110124      10001      10000       6719 
     52727      60169      10224     110124      10001      10000       6685 
     52728      60130      10224     110124      10001      10000       6687 
     52759      60128      10224     110124      10001      10000       6687 
     52680      60128      10224     110124      10001      10000       6687 
     52765      60130      10224     110124      10001      10000       6687 
     52721      60128      10224     110124      10001      10000       6687 
     52697      60128      10224     110124      10001      10000       6687 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     52874      60320      10224     110124      29923          0     110139 
     52747      60173      10224     110124      29986          0     110141 
     52806      60170      10224     110124      29979          0     110143 
     52715      60167      10224     110124      29979          0     110140 
     52793      60173      10224     110124      29979          0     110142 
     85210      62583      10224     110492      30117          2     110631 
     51078      60129      10224     110124      29983          0     110135 
     51037      60129      10224     110124      29983          0     110135 




Latency: shld , 1 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25694      30270      10224      10140      10124          0          0 
     25521      29989      10224      10137      10124          0          0 
     36379      31851      10225      10674      10416         68          0 
     25469      29989      10224      10158      10124          0          0 
     25519      29989      10224      10125      10124          0          0 
     25461      29989      10224      10125      10124          0          0 
     25449      29989      10224      10125      10124          0          0 
     25515      29991      10224      10125      10124          0          0 


Throughput: shld , 1 regsize 16 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9104      10378      10224      10124          0      10001          0 
      8774       9993      10224      10124          0      10001          0 
      8780       9993      10224      10124          0      10001          0 
      8773       9992      10224      10124          0      10001          0 
      8761       9991      10224      10124          0      10001          0 
      8755       9991      10224      10124          0      10001          0 
      8743       9992      10224      10124          0      10001          0 
      8747       9993      10224      10124          0      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9112      10408      10224      10124          0          0          1 
      8760       9994      10224      10124          0          0          1 
      8768       9993      10224      10124          0          0          1 
      8774       9992      10224      10124          0          0          1 
      8781       9992      10224      10124          0          0          1 
      8771       9992      10224      10124          0          0          1 
      8761       9991      10224      10124          0          0          1 
      8751       9991      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8787      10357      10224      10124        105          0      10137 
      8487       9997      10224      10124        109          0      10153 
      8495       9991      10224      10124        100          0      10129 
      8505       9993      10224      10124        100          0      10129 
      8503       9995      10224      10124        100          0      10129 
      8491       9991      10224      10124        100          0      10129 
      8482       9991      10224      10124        100          0      10129 
      8475       9993      10224      10124        100          0      10129 


Throughput with memory operand: shld , 1 regsize 16 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     15937      18203      10224      50124       2907      16412       7058 
     15590      17795      10224      50124       2922      16476       7064 
     15681      17867      10224      50124       2898      16552       7078 
     15682      17849      10224      50124       2910      16573       7068 
     15731      17935      10224      50124       2903      16648       7089 
     15523      17728      10224      50124       2922      16387       7074 
     15543      17752      10224      50124       2907      16440       7067 
     15801      18008      10224      50124       2917      16819       7071 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     15416      18163      10224      50124       7692      12850       3252 
     15072      17781      10224      50124       7687      12514       3233 
     15017      17690      10224      50124       7705      12381       3249 
     15174      17847      10224      50124       7692      12693       3240 
     15242      17913      10224      50124       7671      12801       3245 
     15101      17777      10224      50124       7703      12566       3231 
     15170      17893      10224      50124       7688      12714       3236 
     15084      17780      10224      50124       7676      12449       3229 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     15858      18057      10224      50124       3947       5272      30149 
     15629      17807      10224      50124       3982       5275      30161 
     15667      17884      10224      50124       3978       5275      30160 
     15703      17950      10224      50124       3957       5239      30138 
     15614      17818      10224      50124       3975       5243      30134 
     15592      17759      10224      50124       3951       5277      30134 
     15734      17925      10224      50124       3969       5261      30137 
     15647      17857      10224      50124       3975       5267      30139 


Latency: shld , 1 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26493      30246      10224      10141      10124          0          0 
     26331      29985      10224      10137      10124          0          0 
     26285      29984      10224      10134      10124          0          0 
     26258      29988      10224      10142      10124          0          0 
     26329      29985      10224      10141      10124          0          0 
     26298      29986      10224      10124      10124          0          0 
     26250      29985      10224      10124      10124          0          0 
     26319      29986      10224      10124      10124          0          0 


Throughput: shld , 1 regsize 32 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9268      10918      10224      10124          0      10001          0 
      8470       9990      10224      10124          0      10001          0 
      8471       9990      10224      10124          0      10001          0 
      8483       9990      10224      10124          0      10001          0 
      8491       9989      10224      10124          0      10001          0 
      8497       9990      10224      10124          0      10001          0 
      8507       9989      10224      10124          0      10001          0 
      8497       9989      10224      10124          0      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9573      10909      10224      10124          0          0          1 
      8757       9990      10224      10124          0          0          1 
      8747       9989      10224      10124          0          0          1 
      8744       9991      10224      10124          0          0          1 
      8748       9991      10224      10124          0          0          1 
      8760       9991      10224      10124          0          0          1 
      8770       9991      10224      10124          0          0          1 
      8779       9991      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9133      10389      10224      10124        109          0      10153 
      8776       9988      10224      10124        109          0      10154 
      8768       9990      10224      10124         99          0      10133 
      8758       9992      10224      10124        101          0      10134 
      8748       9989      10224      10124        101          0      10134 
      8740       9989      10224      10124        101          0      10134 
      8750       9989      10224      10124         99          0      10133 
      8762       9991      10224      10124        101          0      10134 


Throughput with memory operand: shld , 1 regsize 32 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     15749      17933      10224      50124       2909      16333       7048 
     15644      17846      10224      50124       2900      16592       7072 
     15602      17829      10224      50124       2911      16521       7049 
     15610      17816      10224      50124       2921      16492       7067 
     15610      17782      10224      50124       2916      16430       7070 
     15844      18035      10224      50124       2889      16864       7065 
     15923      18158      10224      50124       2898      17054       7056 
     15580      17800      10224      50124       2896      16511       7067 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     15351      18042      10224      50124       7678      12687       3271 
     15124      17778      10224      50124       7696      12505       3241 
     15102      17784      10224      50124       7659      12741       3242 
     15126      17839      10224      50124       7723      12662       3266 
     15149      17848      10224      50124       7679      12711       3227 
     15173      17845      10224      50124       7698      12595       3247 
     15217      17881      10224      50124       7689      12783       3272 
     15126      17806      10224      50124       7674      12634       3237 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     15535      18309      10224      50124       3982       5262      30150 
     15122      17791      10224      50124       3958       5248      30167 
     15247      17914      10224      50124       3953       5250      30166 
     15148      17816      10224      50124       3969       5251      30137 
     15039      17721      10224      50124       3937       5240      30136 
     15297      18038      10224      50124       3987       5239      30133 
     15138      17821      10224      50124       3949       5264      30134 
     15104      17750      10224      50124       3924       5249      30133 


Latency: shld , 1 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     27452      30250      10224      10140      10124          0          0 
     27170      29987      10224      10142      10124          0          0 
     27134      29985      10224      10141      10124          0          0 
     27209      29986      10224      10124      10124          0          0 
     27174      29985      10224      10124      10124          0          0 
     27130      29986      10224      10124      10124          0          0 
     27207      29985      10224      10124      10124          0          0 
     27178      29985      10224      10124      10124          0          0 


Throughput: shld , 1 regsize 64 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9113      10382      10224      10124          0      10001          0 
      8780       9991      10224      10124          0      10001          0 
      8774       9991      10224      10124          0      10001          0 
      8768       9992      10224      10124          0      10001          0 
      8754       9989      10224      10124          0      10001          0 
      8745       9989      10224      10124          0      10001          0 
      8742       9989      10224      10124          0      10001          0 
      8750       9990      10224      10124          0      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9807      11200      10224      10124          0          0          1 
      8743       9992      10224      10124          0          0          1 
      8751       9991      10224      10124          0          0          1 
      8761       9993      10224      10124          0          0          1 
      8773       9992      10224      10124          0          0          1 
      8782       9992      10224      10124          0          0          1 
      8778       9992      10224      10124          0          0          1 
      8767       9992      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8829      10370      10224      10124        102          0      10138 
      8494       9990      10224      10124        110          0      10156 
      8483       9989      10224      10124        110          0      10158 
      8478       9990      10224      10124        110          0      10157 
      8472       9991      10224      10124         99          0      10131 
      8476       9989      10224      10124         99          0      10131 
      8490       9989      10224      10124         99          0      10131 
      8494       9989      10224      10124        101          0      10132 


Throughput with memory operand: shld , 1 regsize 64 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16227      18473      10224      50124       2896      16727       7058 
     15681      17877      10224      50128       2922      16550       7071 
     15713      17946      10224      50128       2893      16625       7053 
     15693      17922      10224      50128       2924      16575       7051 
     15777      17991      10224      50128       2928      16632       7060 
     15846      18037      10224      50128       2914      16610       7079 
     15775      17978      10224      50128       2926      16655       7066 
     15826      18072      10224      50128       2926      16729       7062 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     15931      18780      10224      50124       7688      12458       3249 
     15225      17950      10224      50128       7668      12383       3204 
     15280      17978      10224      50128       7702      12541       3246 
     15257      17923      10224      50128       7698      12415       3246 
     15299      17997      10224      50128       7685      12600       3239 
     15273      18000      10224      50128       7684      12694       3223 
     15277      18016      10224      50128       7666      12700       3225 
     15327      18042      10224      50128       7728      12892       3243 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16072      18349      10224      50124       3947       5236      30147 
     15737      17931      10224      50128       3965       5262      30170 
     15838      18025      10224      50128       3964       5283      30165 
     15816      18029      10224      50128       3965       5236      30139 
     15771      18011      10224      50128       3950       5249      30147 
     15797      18040      10224      50128       3965       5239      30139 
     15786      17991      10224      50128       3946       5245      30139 
     15749      17924      10224      50128       3945       5238      30135 


Latency: shld , 6 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26500      30252      10224      10129      10124          0          0 
     26639      30431      10224      10309      10178          7          0 
     26373      30083      10224      10152      10150         -3          0 
     28168      32196      10224      10579      10258         21          0 
     27320      31202      10224      10407      10228         31          0 
     26337      29991      10224      10138      10124          0          0 
     26286      29990      10224      10129      10124          0          0 
     26266      29990      10224      10129      10124          0          0 


Throughput: shld , 6 regsize 16 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8813      10394      10224      10124          0      10001          0 
      8486       9994      10224      10124          0      10001          0 
     19247      10740      10225      10330         58      10076          4 
      9809      11566      10224      10212         17      10052          0 
      8490       9992      10224      10124          0      10001          0 
      8482       9993      10224      10124          0      10001          0 
      8477       9992      10224      10124          0      10001          0 
      8470       9994      10224      10124          0      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9414      10401      10224      10124          0          0          1 
      9038       9992      10224      10124          0          0          1 
      9032       9990      10224      10124          0          0          1 
      9044       9992      10224      10124          0          0          1 
      9058       9991      10224      10124          0          0          1 
      9064       9990      10224      10124          0          0          1 
      9068       9990      10224      10124          0          0          1 
      9062       9992      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9076      10367      10224      10124        103          0      10140 
      8745       9994      10224      10124        109          0      10159 
      8752       9992      10224      10124        100          0      10133 
      8758       9993      10224      10124        100          0      10133 
      8774       9994      10224      10124        100          0      10133 
      8783       9992      10224      10124        100          0      10133 
      8780       9992      10224      10124        100          0      10133 
      8766       9994      10224      10124        100          0      10133 


Throughput with memory operand: shld , 6 regsize 16 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     15289      17993      10224      50124       2926      16496       7081 
     15265      17998      10224      50124       2913      16744       7056 
     15105      17807      10224      50124       2893      16464       7094 
     15075      17742      10224      50124       2915      16421       7065 
     15126      17771      10224      50124       2909      16426       7074 
     15300      17993      10224      50124       2898      16721       7067 
     15085      17775      10224      50124       2917      16442       7092 
     15170      17894      10224      50124       2912      16650       7077 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     15778      17978      10224      50124       7659      12358       3249 
     15755      17987      10224      50124       7693      13076       3260 
     15587      17807      10224      50124       7675      12665       3222 
     15663      17862      10224      50124       7680      12745       3251 
     15592      17749      10224      50124       7693      12484       3248 
     15563      17729      10224      50124       7698      12348       3242 
     15751      17975      10224      50124       7676      13082       3221 
     15559      17774      10224      50124       7724      12450       3270 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     15364      18052      10224      50124       3970       5294      30159 
     15432      18165      10224      50124       4000       5300      30160 
     15131      17841      10224      50124       3954       5236      30163 
     15063      17760      10224      50124       3946       5256      30159 
     15066      17738      10224      50124       3964       5264      30137 
     15184      17846      10224      50124       3961       5249      30137 
     15281      17971      10224      50124       3972       5246      30135 
     15148      17845      10224      50124       3949       5247      30139 


Latency: shld , 6 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25653      30207      10224      10137      10124          0          0 
     25435      29988      10224      10151      10124          0          0 
     25504      29987      10224      10125      10124          0          0 
     25484      29987      10224      10125      10124          0          0 
     25431      29988      10224      10125      10124          0          0 
     25488      29987      10224      10125      10124          0          0 
     25506      29987      10224      10125      10124          0          0 
     25435      29986      10224      10125      10124          0          0 


Throughput: shld , 6 regsize 32 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9204      10145      10224      10124          0      10001          0 
      9074       9992      10224      10124          0      10001          0 
      9060       9989      10224      10124          0      10001          0 
      9052       9990      10224      10124          0      10001          0 
      9040       9989      10224      10124          0      10001          0 
      9030       9990      10224      10124          0      10001          0 
      9038       9989      10224      10124          0      10001          0 
      9050       9989      10224      10124          0      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9096      10385      10224      10124          0          0          1 
      8747       9992      10224      10124          0          0          1 
      8747       9991      10224      10124          0          0          1 
      8755       9990      10224      10124          0          0          1 
      8766       9990      10224      10124          0          0          1 
      8776       9991      10224      10124          0          0          1 
      8776       9990      10224      10124          0          0          1 
      8767       9990      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9129      10421      10224      10124        104          0      10143 
      8739       9989      10224      10124        110          0      10152 
      8749       9990      10224      10124        109          0      10153 
      8757       9990      10224      10124        111          0      10155 
      8770       9994      10224      10124         99          0      10133 
      8778       9992      10224      10124         99          0      10133 
      8778       9992      10224      10124         99          0      10133 
      8771       9994      10224      10124         99          0      10133 


Throughput with memory operand: shld , 6 regsize 32 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16286      19209      10224      50124       2933      16404       7043 
     15122      17815      10224      50124       2880      16519       7068 
     15186      17857      10224      50124       2930      16566       7098 
     15190      17853      10224      50124       2908      16586       7063 
     15349      18070      10224      50124       2917      16935       7081 
     15123      17832      10224      50124       2914      16511       7081 
     15194      17910      10224      50124       2922      16644       7073 
     15164      17841      10224      50124       2900      16503       7072 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     15887      18117      10224      50124       7682      12841       3249 
     15761      17943      10224      50124       7685      12766       3231 
     15624      17795      10224      50124       7638      12541       3248 
     15643      17851      10224      50124       7683      12613       3233 
     15667      17902      10224      50124       7701      12879       3254 
     15809      18038      10224      50124       7676      13228       3249 
     15608      17773      10224      50124       7679      12461       3230 
     15678      17850      10224      50124       7685      12675       3237 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     15743      17957      10224      50124       3957       5261      30153 
     15578      17801      10224      50124       3961       5251      30164 
     15705      17937      10224      50124       3950       5245      30159 
     15616      17800      10224      50124       3954       5254      30163 
     15701      17877      10224      50124       3960       5253      30133 
     15606      17796      10224      50124       3934       5237      30137 
     15820      18068      10224      50124       3973       5229      30129 
     15678      17912      10224      50124       3950       5274      30132 


Latency: shld , 6 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     27392      30201      10224      10127      10124          0          0 
     27195      29987      10224      10142      10124          0          0 
     27130      29987      10224      10125      10124          0          0 
     27194      29987      10224      10125      10124          0          0 
     27203      29987      10224      10125      10124          0          0 
     27130      29989      10224      10125      10124          0          0 
     27188      29987      10224      10125      10124          0          0 
     27203      29987      10224      10125      10124          0          0 


Throughput: shld , 6 regsize 64 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9083      10364      10224      10124          0      10001          0 
      8743       9988      10224      10124          0      10001          0 
      8743       9988      10224      10124          0      10001          0 
      8756       9990      10224      10124          0      10001          0 
      8763       9990      10224      10124          0      10001          0 
      8773       9990      10224      10124          0      10001          0 
      8785       9993      10224      10124          0      10001          0 
      8774       9990      10224      10124          0      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8786      10320      10224      10124          0          0          1 
      8496       9989      10224      10124          0          0          1 
      8489       9989      10224      10124          0          0          1 
      8477       9990      10224      10124          0          0          1 
      8471       9992      10224      10124          0          0          1 
      8471       9989      10224      10124          0          0          1 
      8483       9989      10224      10124          0          0          1 
      8491       9989      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8802      10386      10224      10124        103          0      10138 
      8477       9990      10224      10124        110          0      10157 
      8487       9989      10224      10124         99          0      10131 
      8495       9989      10224      10124        101          0      10132 
      8505       9990      10224      10124         99          0      10131 
      8503       9989      10224      10124         99          0      10131 
      8493       9989      10224      10124         99          0      10131 
      8483       9991      10224      10124         99          0      10131 


Throughput with memory operand: shld , 6 regsize 64 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16289      18550      10224      50124       2901      16718       7062 
     15761      17984      10224      50128       2896      16671       7075 
     15759      18009      10224      50128       2898      16719       7063 
     15725      17946      10224      50128       2914      16583       7059 
     15923      18135      10224      50128       2893      16907       7070 
     15953      18161      10224      50128       2892      16933       7036 
     15789      18012      10224      50128       2928      16669       7074 
     15711      17951      10224      50128       2914      16625       7044 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     15827      18030      10224      50124       7669      12582       3233 
     15671      17832      10224      50128       7683      12657       3249 
     15710      17910      10224      50128       7694      12793       3254 
     15585      17800      10224      50128       7681      12624       3245 
     15550      17756      10224      50128       7667      12476       3236 
     15786      17988      10224      50128       7695      13045       3241 
     15758      17929      10224      50128       7683      13143       3245 
     15672      17859      10224      50128       7676      12746       3250 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17119      18234      10224      50124       3992       5256      30142 
     16956      18064      10224      50128       3959       5221      30170 
     16831      17971      10224      50128       3992       5246      30170 
     16861      18022      10224      50128       3951       5257      30139 
     16904      18032      10224      50128       3977       5205      30139 
     16857      17951      10224      50128       3961       5231      30143 
     16789      17894      10224      50128       3937       5252      30139 
     16944      18097      10224      50128       3946       5225      30143 


Latency: shld , cl regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25810      30380      10224      40159      40124       9996          0 
     25435      29990      10224      40160      40124       9997          0 
     25496      29989      10224      40163      40124       9995          0 
     25495      29988      10224      40139      40124       9994          0 
     25431      29988      10224      40136      40124       9994          0 
     25480      29991      10224      40136      40124       9994          0 
     25516      29989      10224      40136      40124       9994          0 
     25445      29990      10224      40136      40124       9994          0 


Throughput: shld , cl regsize 16 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17324      20393      10224      40124       9999      11557          0 
     17015      19990      10224      40124      10000      11550          0 
     16997      19992      10224      40124       9999      11537          0 
     16960      19990      10224      40124       9999      11536          0 
     16954      19990      10224      40124       9999      11569          0 
     16988      19991      10224      40124       9999      11569          0 
     17013      19990      10224      40124       9999      11569          0 
     16990      19992      10224      40124       9999      11569          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17679      20176      10224      40124          0          0       8455 
     17553      19992      10224      40124          0          0       8450 
     17554      19991      10224      40124          0          0       8441 
     17519      19991      10224      40124          0          0       8457 
     17497      19991      10224      40124          0          0       8420 
     17529      19991      10224      40124          0          0       8420 
     17561      19993      10224      40124          0          0       8420 
     17541      19991      10224      40124          0          0       8420 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17283      20381      10224      40124      10107          0      40171 
     16966      19991      10224      40124      10105          0      40166 
     17000      19992      10224      40124      10106          0      40169 
     17012      19992      10224      40124      10106          0      40171 
     16982      19990      10224      40124      10101          0      40137 
     16950      19992      10224      40124      10101          0      40137 
     16970      19991      10224      40124      10101          0      40137 
     17006      19992      10224      40124      10101          0      40137 


Throughput with memory operand: shld , cl regsize 16 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     34108      40149      10224      70124       9795      10020       6700 
     34094      40174      10224      70124       9809      10001       6651 
     34138      40134      10224      70124       9801      10001       6700 
     45738      42340      10225      70419      10333      10252       6611 
     34134      40127      10224      70124       9800      10001       6700 
     34047      40129      10224      70124       9799      10002       6651 
     34103      40127      10224      70124       9800      10001       6700 
     34101      40127      10224      70124       9800      10001       6651 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     38218      40779      10224      70124       6700      10003      10000 
     37635      40166      10224      70124       6651      10000      10000 
     37675      40169      10224      70124       6700      10000      10000 
     37606      40166      10224      70124       6651      10000      10000 
     37661      40128      10224      70124       6700      10000      10002 
     37563      40129      10224      70124       6651      10000      10002 
     37661      40130      10224      70124       6700      10000      10002 
     37569      40128      10224      70124       6651      10000      10002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     34268      40323      10224      70124      10311       6651      50135 
     34133      40166      10224      70124      10303       6651      50137 
     34079      40167      10224      70124      10295       6651      50137 
     34169      40169      10224      70124      10312       6651      50137 
     34044      40128      10224      70124      10301       6651      50133 
     34111      40128      10224      70124      10301       6651      50133 
     34093      40128      10224      70124      10301       6651      50133 
     34057      40131      10224      70124      10301       6651      50133 


Latency: shld , cl regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     24849      30191      10224      40169      40124       9998          0 
     24686      29991      10224      40162      40124       9999          0 
     24747      29990      10224      40161      40124       9999          0 
     24707      29992      10224      40132      40124       9999          0 
     24670      29992      10224      40132      40124       9999          0 
     24729      29990      10224      40132      40124       9999          0 
     24734      29992      10224      40132      40124       9999          0 
     24670      29993      10224      40132      40124       9999          0 


Throughput: shld , cl regsize 32 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16646      20192      10224      40124       9999      11561          0 
     16505      19990      10224      40124       9999      11555          0 
     16477      19991      10224      40124      10000      11548          0 
     16446      19992      10224      40124       9999      11552          0 
     16450      19991      10224      40124       9999      11586          0 
     16485      19992      10224      40124       9999      11586          0 
     16505      19991      10224      40124       9999      11586          0 
     16474      19991      10224      40124       9999      11586          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18315      20172      10224      40124          0          0       8480 
     18114      19993      10224      40124          0          0       8453 
     18084      19994      10224      40124          0          0       8455 
     18112      19993      10224      40124          0          0       8420 
     18147      19993      10224      40124          0          0       8420 
     18132      19993      10224      40124          0          0       8420 
     18098      19993      10224      40124          0          0       8420 
     18090      19993      10224      40124          0          0       8420 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17697      20147      10224      40124      10106          0      40175 
     17527      19992      10224      40124      10105          0      40170 
     17497      19992      10224      40124      10106          0      40167 
     17521      19991      10224      40124      10100          0      40136 
     17555      19991      10224      40124      10100          0      40136 
     17549      19991      10224      40124      10100          0      40136 
     17515      19993      10224      40124      10100          0      40136 
     17501      19991      10224      40124      10100          0      40136 


Throughput with memory operand: shld , cl regsize 32 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35619      40576      10224      70140      10511      10164       6526 
     35633      40653      10224      70140      10633      10178       6457 
     35833      40869      10224      70150      10949      10229       6448 
     35843      40900      10224      70162      11701      10408       6185 
     35769      40865      10224      70154      11358      10365       6335 
     35833      40881      10224      70154      12022      10554       6332 
     35746      40876      10224      70182      13054      10913       6009 
     35831      40877      10224      70172      12063      10576       6161 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35512      40540      10224      70124       6701      10017      10001 
     35266      40168      10224      70124       6651      10000      10000 
     35171      40166      10224      70124       6700      10000      10000 
     35260      40165      10224      70124       6651      10000      10000 
     35163      40129      10224      70124       6700      10000      10002 
     35182      40129      10224      70124       6651      10000      10002 
     35214      40128      10224      70124       6700      10000      10002 
     35141      40128      10224      70124       6651      10000      10002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35513      40545      10224      70124      10311       6651      50135 
     35269      40165      10224      70124      10303       6651      50137 
     35178      40167      10224      70124      10303       6651      50137 
     35223      40130      10224      70124      10301       6651      50133 
     35182      40128      10224      70124      10301       6651      50133 
     35169      40128      10224      70124      10301       6651      50133 
     35227      40127      10224      70124      10301       6651      50133 
     35136      40128      10224      70124      10301       6651      50133 


Latency: shld , cl regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26504      30177      10224      40149      40124       9998          0 
     26288      29991      10224      40162      40124       9999          0 
     26266      29991      10224      40154      40124       9998          0 
     26340      29990      10224      40159      40124       9999          0 
     26305      29993      10224      40161      40124       9999          0 
     26257      29991      10224      40132      40124       9999          0 
     26328      29991      10224      40132      40124       9999          0 
     26313      29990      10224      40132      40124       9999          0 


Throughput: shld , cl regsize 64 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17156      20193      10224      40124       9999      11561          0 
     17018      19993      10224      40124      10000      11556          0 
     16994      19994      10224      40124       9999      11549          0 
     16962      19992      10224      40124       9999      11586          0 
     16959      19992      10224      40124       9999      11586          0 
     16996      19994      10224      40124       9999      11586          0 
     17017      19993      10224      40124       9999      11586          0 
     16987      19993      10224      40124       9999      11586          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17733      20443      10224      40124          0          0       8459 
     17559      19992      10224      40124          0          0       8453 
     17521      19992      10224      40124          0          0       8469 
     17499      19992      10224      40124          0          0       8437 
     17531      19991      10224      40124          0          0       8434 
     17565      19991      10224      40124          0          0       8434 
     17548      19993      10224      40124          0          0       8434 
     17509      19991      10224      40124          0          0       8434 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17675      20181      10224      40124      10109          0      40188 
     17506      19993      10224      40124      10109          0      40189 
     17541      19990      10224      40124      10107          0      40169 
     17565      19990      10224      40124      10100          0      40136 
     17533      19992      10224      40124      10100          0      40136 
     17498      19992      10224      40124      10100          0      40136 
     17517      19991      10224      40124      10100          0      40136 
     17554      19990      10224      40124      10100          0      40136 


Throughput with memory operand: shld , cl regsize 64 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     38907      41480      10224      70128      13606      11443       5829 
     38794      41420      10224      70126      13776      11361       5762 
     38926      41501      10224      70126      13707      11299       5800 
     39354      42016      10224      70164      13839      11319       5915 
     38989      41586      10224      70124      13749      11230       5777 
     38655      41247      10224      70128      14119      11369       5674 
     38936      41585      10224      70124      13910      11478       5784 
     38787      41330      10224      70126      13884      11441       5736 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     38912      41559      10224      70124       6489      10204       8264 
     75695      42659      10225      70351       6565      10241       8457 
     39531      42098      10224      70194       6610      10115       8554 
     38906      41545      10224      70124       6510      10202       8354 
     38993      41574      10224      70124       6516      10221       8402 
     39347      42001      10224      70124       6518      10189       7826 
     39347      41943      10224      70124       6549      10188       7748 
     39273      41919      10224      70124       6546      10196       7904 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35537      40545      10224      70124      10295       6650      50135 
     35214      40165      10224      70124      10303       6651      50137 
     35252      40167      10224      70124      10295       6651      50137 
     35175      40166      10224      70124      10304       6651      50137 
     35235      40127      10224      70124      10301       6651      50133 
     35145      40127      10224      70124      10301       6651      50133 
     35213      40130      10224      70124      10301       6651      50133 
     35191      40127      10224      70124      10301       6651      50133 


Latency: shrd , 1 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26613      30340      10224      10128      10124          0          0 
     26329      29990      10224      10140      10124          0          0 
     26258      29991      10224      10143      10124          0          0 
     26293      29990      10224      10141      10124          0          0 
     26337      29990      10224      10125      10124          0          0 
     26269      29991      10224      10125      10124          0          0 
     26279      29991      10224      10125      10124          0          0 
     26335      29990      10224      10125      10124          0          0 


Throughput: shrd , 1 regsize 16 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9098      10377      10224      10124          0      10001          0 
      8772       9992      10224      10124          0      10001          0 
      8777       9992      10224      10124          0      10001          0 
      8771       9993      10224      10124          0      10001          0 
      8766       9992      10224      10124          0      10001          0 
      8750       9991      10224      10124          0      10001          0 
      8747       9992      10224      10124          0      10001          0 
      8745       9991      10224      10124          0      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8811      10384      10224      10124          0          0          1 
      8485       9993      10224      10124          0          0          1 
      8499       9993      10224      10124          0          0          1 
      8501       9991      10224      10124          0          0          1 
      8499       9991      10224      10124          0          0          1 
      8491       9993      10224      10124          0          0          1 
      8479       9993      10224      10124          0          0          1 
      8469       9991      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9312      10967      10224      10124        101          0      10133 
      8497       9994      10224      10124        109          0      10157 
      8504       9993      10224      10124        107          0      10154 
      8503       9993      10224      10124        108          0      10158 
      8490       9992      10224      10124        100          0      10135 
      8481       9992      10224      10124        100          0      10135 
      8473       9993      10224      10124         99          0      10134 
      8469       9993      10224      10124        100          0      10135 


Throughput with memory operand: shrd , 1 regsize 16 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16979      19951      10224      50124       7332      17181       7231 
     16887      19883      10224      50124       7495      17556       7223 
     16785      19803      10224      50124       7238      17289       7217 
     16821      19826      10224      50124       7484      17382       7219 
     16849      19819      10224      50124       7376      17415       7194 
     16859      19819      10224      50124       7552      17558       7227 
     17045      20074      10224      50124       7808      18230       7235 
     16801      19819      10224      50124       7552      17558       7227 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17433      20506      10224      50124       7752      10000       7995 
     16996      19975      10224      50124       7785      10000       7852 
     16829      19814      10224      50124       7820      10000       7558 
     16907      19942      10224      50124       7809      10000       7819 
     16834      19832      10224      50124       7831      10000       7607 
     16966      19943      10224      50124       7809      10000       7819 
     16875      19833      10224      50124       7831      10000       7607 
     16932      19942      10224      50124       7809      10000       7819 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17285      20347      10224      50124       8801       4969      30150 
     17154      20154      10224      50124       8547       4967      30160 
     17176      20210      10224      50124       8420       4977      30171 
     17155      20229      10224      50124       8562       4984      30173 
     17042      20091      10224      50124       8301       4985      30140 
     17026      20032      10224      50124       8056       4973      30128 
     17301      20329      10224      50124       8642       4971      30132 
     17180      20223      10224      50124       8403       4969      30136 


Latency: shrd , 1 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26534      30257      10224      10137      10124          0          0 
     26335      29986      10224      10134      10124          0          0 
     26267      29990      10224      10145      10124          0          0 
     26283      29987      10224      10124      10124          0          0 
     26337      29989      10224      10124      10124          0          0 
     26274      29986      10224      10124      10124          0          0 
     26272      29988      10224      10124      10124          0          0 
     26337      29987      10224      10124      10124          0          0 


Throughput: shrd , 1 regsize 32 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8644      10183      10224      10124          0      10001          0 
      8489       9990      10224      10124          0      10001          0 
      8493       9988      10224      10124          0      10001          0 
      8507       9989      10224      10124          0      10001          0 
      8505       9989      10224      10124          0      10001          0 
      8499       9991      10224      10124          0      10001          0 
      8489       9994      10224      10124          0      10001          0 
      8476       9991      10224      10124          0      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9296      10938      10224      10124          0          0          1 
      8499       9991      10224      10124          0          0          1 
      8501       9989      10224      10124          0          0          1 
      8493       9989      10224      10124          0          0          1 
      8485       9989      10224      10124          0          0          1 
      8477       9989      10224      10124          0          0          1 
      8467       9991      10224      10124          0          0          1 
      8471       9989      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8755      10309      10224      10124        106          0      10146 
      8491       9987      10224      10124        111          0      10158 
      8501       9990      10224      10124         99          0      10132 
      8503       9989      10224      10124         99          0      10132 
      8491       9989      10224      10124         99          0      10132 
      8489       9989      10224      10124        101          0      10133 
      8477       9989      10224      10124         99          0      10132 
      8469       9989      10224      10124         99          0      10132 


Throughput with memory operand: shrd , 1 regsize 32 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17118      20119      10224      50124       7578      17720       7219 
     17079      20088      10224      50124       7812      18109       7231 
     16958      19988      10224      50124       7790      17887       7226 
     17041      20099      10224      50124       7924      18204       7257 
     16907      19902      10224      50124       7646      17692       7203 
     16890      19845      10224      50124       7370      17410       7193 
     17011      20020      10224      50124       7908      18202       7186 
     17067      20120      10224      50124       7933      18198       7255 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16702      20290      10224      50124       7769      10000       7936 
     16512      20081      10224      50124       7796      10000       8097 
     16569      20116      10224      50124       7837      10000       8101 
     16583      20098      10224      50124       7845      10000       7896 
     16615      20148      10224      50124       7837      10000       8096 
     16492      20035      10224      50124       7822      10000       7836 
     16588      20174      10224      50124       7799      10000       8072 
     16506      20035      10224      50124       7822      10000       7836 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17934      19817      10224      50124       8660       5031      30157 
     18080      19939      10224      50124       8388       4994      30164 
     17985      19814      10224      50124       8188       5002      30165 
     17965      19833      10224      50124       8075       4980      30173 
     17899      19794      10224      50124       8027       4982      30141 
     17975      19847      10224      50124       8056       4977      30133 
     18096      19939      10224      50124       8008       4976      30133 
     17981      19824      10224      50124       7762       4955      30137 


Latency: shrd , 1 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     27352      30232      10224      10130      10124          0          0 
     27213      29989      10224      10139      10124          0          0 
     27179      29987      10224      10124      10124          0          0 
     27131      29987      10224      10124      10124          0          0 
     27201      29986      10224      10124      10124          0          0 
     27183      29988      10224      10124      10124          0          0 
     27128      29987      10224      10124      10124          0          0 
     27199      29987      10224      10124      10124          0          0 


Throughput: shrd , 1 regsize 64 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8810      10375      10224      10124          0      10001          0 
      8492       9989      10224      10124          0      10001          0 
      8505       9992      10224      10124          0      10001          0 
      8498       9989      10224      10124          0      10001          0 
      8489       9990      10224      10124          0      10001          0 
      8481       9992      10224      10124          0      10001          0 
      8472       9989      10224      10124          0      10001          0 
      8467       9989      10224      10124          0      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9061      10311      10224      10124          0          0          1 
      8778       9992      10224      10124          0          0          1 
      8763       9989      10224      10124          0          0          1 
      8757       9990      10224      10124          0          0          1 
      8745       9991      10224      10124          0          0          1 
      8739       9989      10224      10124          0          0          1 
      8751       9989      10224      10124          0          0          1 
      8759       9989      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8570      10390      10224      10124        102          0      10138 
      8229       9991      10224      10124        110          0      10156 
      8224       9991      10224      10124        109          0      10155 
      8214       9990      10224      10124        110          0      10157 
      8213       9989      10224      10124        101          0      10132 
      8226       9990      10224      10124         99          0      10131 
      8230       9989      10224      10124         99          0      10131 
      8239       9989      10224      10124         99          0      10131 


Throughput with memory operand: shrd , 1 regsize 64 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18576      20525      10224      50124       7700      17917       7222 
     17927      19815      10224      50128       7428      17460       7203 
     18040      19894      10224      50128       7553      17784       7214 
     17979      19804      10224      50128       7544      17606       7230 
     17987      19851      10224      50128       7586      17582       7231 
     17969      19869      10224      50128       7570      17641       7203 
     18094      19981      10224      50128       7707      17878       7227 
     18072      19914      10224      50128       7756      17761       7235 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18695      20641      10224      50124       7812      10000       8352 
     17936      19832      10224      50128       7822      10000       8020 
     18157      20042      10224      50128       7795      10000       8050 
     18286      20144      10224      50128       7814      10000       8040 
     18271      20150      10224      50128       7837      10000       8096 
     18126      20036      10224      50128       7822      10000       7836 
     18260      20174      10224      50128       7799      10000       8072 
     18245      20117      10224      50128       7808      10000       7834 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     19327      21310      10224      50124       8895       4993      30141 
     18293      20160      10224      50128       8390       5001      30177 
     18230      20130      10224      50128       8218       4966      30169 
     18174      20097      10224      50128       8125       4940      30136 
     18254      20148      10224      50128       8249       4966      30144 
     18183      20035      10224      50128       8196       4980      30140 
     18284      20174      10224      50128       8193       4977      30136 
     18201      20119      10224      50128       8107       4970      30132 


Latency: shrd , 6 regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26199      30890      10224      10129      10124          0          0 
     25467      29991      10224      10136      10124          0          0 
     25516      29991      10224      10139      10124          0          0 
     25453      29991      10224      10140      10124          0          0 
     25450      29992      10224      10125      10124          0          0 
     25516      29991      10224      10125      10124          0          0 
     25471      29991      10224      10125      10124          0          0 
     25435      29991      10224      10125      10124          0          0 


Throughput: shrd , 6 regsize 16 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9341      10333      10224      10124          0      10001          0 
      9046       9994      10224      10124          0      10001          0 
      9052       9992      10224      10124          0      10001          0 
      9062       9992      10224      10124          0      10001          0 
      9074       9993      10224      10124          0      10001          0 
      9068       9992      10224      10124          0      10001          0 
      9058       9992      10224      10124          0      10001          0 
      9046       9992      10224      10124          0      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9377      10357      10224      10124          0          0          1 
      9060       9996      10224      10124          0          0          1 
      9071       9993      10224      10124          0          0          1 
      9070       9993      10224      10124          0          0          1 
      9058       9993      10224      10124          0          0          1 
      9048       9992      10224      10124          0          0          1 
      9036       9991      10224      10124          0          0          1 
      9033       9992      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     42397      12749      10224      10491        231          2      10668 
      8471       9993      10224      10124        109          0      10152 
      8477       9993      10224      10124        110          0      10157 
      8487       9991      10224      10124        100          0      10133 
      8495       9991      10224      10124        100          0      10133 
      8499       9993      10224      10124        100          0      10133 
      8491       9992      10224      10124        100          0      10133 
      8481       9991      10224      10124        100          0      10133 


Throughput with memory operand: shrd , 6 regsize 16 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17081      20131      10224      50124       7985      17860       7239 
     17176      20253      10224      50124       7982      18314       7236 
     17093      20117      10224      50124       7702      18009       7206 
     17119      20118      10224      50124       7484      17811       7222 
     17192      20236      10224      50124       7985      18256       7210 
     17148      20221      10224      50124       7785      18226       7206 
     17170      20237      10224      50124       7985      18257       7210 
     17188      20221      10224      50124       7785      18226       7206 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18433      20373      10224      50124       7801      10000       8011 
     18233      20137      10224      50124       7794      10000       8047 
     18201      20059      10224      50124       7818      10000       7990 
     18363      20236      10224      50124       7810      10000       8171 
     18312      20221      10224      50124       7829      10000       8227 
     18300      20236      10224      50124       7810      10000       8171 
     18330      20222      10224      50124       7829      10000       8227 
     18226      20076      10224      50124       7798      10000       7803 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17712      20194      10224      50124       8423       5016      30164 
     17385      19855      10224      50124       7881       4985      30162 
     17588      20073      10224      50124       8181       4976      30156 
     17518      19952      10224      50124       8147       4933      30161 
     17623      20064      10224      50124       8544       5014      30165 
     17355      19797      10224      50124       8117       4971      30125 
     17349      19819      10224      50124       7995       4991      30137 
     17478      19935      10224      50124       8037       4983      30138 


Latency: shrd , 6 regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26478      30247      10224      10130      10124          0          0 
     26325      29988      10224      10131      10124          0          0 
     26304      29988      10224      10133      10124          0          0 
     26250      29990      10224      10139      10124          0          0 
     26315      29988      10224      10124      10124          0          0 
     26317      29988      10224      10124      10124          0          0 
     26252      29988      10224      10124      10124          0          0 
     26302      29988      10224      10124      10124          0          0 


Throughput: shrd , 6 regsize 32 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9401      10354      10224      10124          0      10001          0 
      9062       9989      10224      10124          0      10001          0 
      9050       9988      10224      10124          0      10001          0 
      9044       9989      10224      10124          0      10001          0 
      9034       9988      10224      10124          0      10001          0 
      9034       9988      10224      10124          0      10001          0 
      9044       9988      10224      10124          0      10001          0 
      9056       9990      10224      10124          0      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9333      10295      10224      10124          0          0          1 
      9070       9990      10224      10124          0          0          1 
      9074       9992      10224      10124          0          0          1 
      9060       9989      10224      10124          0          0          1 
      9056       9990      10224      10124          0          0          1 
      9048       9990      10224      10124          0          0          1 
      9034       9989      10224      10124          0          0          1 
      9044       9990      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9379      10357      10224      10124         99          0      10129 
      9038       9989      10224      10124        110          0      10151 
      9035       9991      10224      10124        109          0      10151 
      9044       9991      10224      10124        109          0      10159 
      9046       9989      10224      10124        110          0      10155 
      9060       9990      10224      10124        100          0      10133 
      9070       9990      10224      10124        100          0      10133 
      9067       9991      10224      10124        100          0      10133 


Throughput with memory operand: shrd , 6 regsize 32 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18104      20014      10224      50124       7655      17647       7241 
     18031      19917      10224      50124       7673      17688       7229 
     18229      20092      10224      50124       7839      18079       7228 
     17983      19822      10224      50124       7344      17401       7189 
     17943      19818      10224      50124       7552      17558       7227 
     17969      19865      10224      50124       7496      17682       7223 
     17961      19819      10224      50124       7552      17558       7227 
     18037      19866      10224      50124       7496      17682       7223 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17158      20162      10224      50124       7819      10000       8153 
     16875      19858      10224      50124       7796      10000       7980 
     16873      19896      10224      50124       7817      10000       7856 
     16847      19856      10224      50124       7796      10000       8049 
     16934      19919      10224      50124       7795      10000       7959 
     16984      19955      10224      50124       7836      10000       8069 
     16919      19916      10224      50124       7795      10000       7959 
     16946      19985      10224      50124       7790      10000       7985 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17471      19916      10224      50124       8575       5023      30151 
     17572      19998      10224      50124       8485       4981      30170 
     17305      19730      10224      50124       8005       4989      30165 
     17527      20021      10224      50124       8457       5002      30137 
     17628      20120      10224      50124       8460       4969      30129 
     17574      20020      10224      50124       8457       5002      30137 
     17671      20120      10224      50124       8460       4969      30129 
     17545      20020      10224      50124       8457       5002      30137 


Latency: shrd , 6 regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26530      30232      10224      10148      10124          0          0 
     26326      29987      10224      10134      10124          0          0 
     58669      32405      10224      10673      10497         58          0 
     25501      29988      10224      10150      10124          0          0 
     25429      29988      10224      10125      10124          0          0 
     25469      29988      10224      10125      10124          0          0 
     25512      29990      10224      10125      10124          0          0 
     25443      29988      10224      10125      10124          0          0 


Throughput: shrd , 6 regsize 64 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9369      10330      10224      10124          0      10001          0 
      9052       9989      10224      10124          0      10001          0 
      9040       9990      10224      10124          0      10001          0 
      9038       9991      10224      10124          0      10001          0 
      9040       9990      10224      10124          0      10001          0 
      9048       9990      10224      10124          0      10001          0 
      9060       9990      10224      10124          0      10001          0 
      9070       9991      10224      10124          0      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9109      10366      10224      10124          0          0          1 
      8771       9989      10224      10124          0          0          1 
      8759       9990      10224      10124          0          0          1 
      8755       9989      10224      10124          0          0          1 
      8745       9991      10224      10124          0          0          1 
      8747       9989      10224      10124          0          0          1 
      8755       9989      10224      10124          0          0          1 
      8763       9989      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8779       9990      10224      10124        102          0      10138 
      8772       9991      10224      10124        110          0      10158 
      8762       9989      10224      10124         99          0      10131 
      8749       9989      10224      10124         99          0      10131 
      8740       9989      10224      10124         99          0      10131 
      8744       9989      10224      10124         99          0      10131 
      8754       9989      10224      10124         99          0      10131 
      8762       9989      10224      10124        101          0      10132 


Throughput with memory operand: shrd , 6 regsize 64 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     19277      20563      10224      50124       7795      18027       7236 
     18556      19837      10224      50128       7526      17562       7208 
     53044      22219      10224      50492       7572      17541       7262 
     18183      20092      10224      50124       7758      17998       7217 
     18216      20149      10224      50124       7716      18032       7203 
     18152      20036      10224      50124       7524      17789       7202 
     18306      20177      10224      50124       7653      18049       7229 
     18223      20116      10224      50124       7484      17811       7222 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18316      20195      10224      50124       7807      10000       8183 
     18248      20108      10224      50128       7796      10000       8073 
     18378      20298      10224      50128       7826      10000       8219 
     18215      20146      10224      50128       7814      10000       8040 
     18260      20149      10224      50128       7837      10000       8096 
     18187      20035      10224      50128       7822      10000       7836 
     18289      20174      10224      50128       7799      10000       8072 
     18193      20117      10224      50128       7808      10000       7834 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17630      20143      10224      50124       8112       4985      30158 
     17447      19897      10224      50128       8242       5000      30161 
     17400      19805      10224      50128       8120       4971      30173 
     17478      19915      10224      50128       8098       4981      30169 
     17414      19879      10224      50128       8035       4982      30137 
     17351      19818      10224      50128       8022       5015      30137 
     17531      19982      10224      50128       8125       4987      30137 
     17499      19915      10224      50128       8113       4972      30137 


Latency: shrd , cl regsize 16 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35874      40968      10224      40162      40124      10365          0 
     35661      40610      10224      40152      40124      10359          0 
     35563      40601      10224      40159      40124      10369          0 
     35625      40607      10224      40128      40124      10374          0 
     35615      40604      10224      40130      40124      10374          0 
     35580      40607      10224      40128      40124      10374          0 
     35651      40606      10224      40128      40124      10374          0 
     35559      40606      10224      40128      40124      10374          0 


Throughput: shrd , cl regsize 16 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     19004      20936      10224      40124      10000      11549          0 
     18112      19992      10224      40124      10000      11549          0 
     18078      19992      10224      40124      10000      11583          0 
     18108      19992      10224      40124      10000      11583          0 
     18151      19993      10224      40124      10000      11583          0 
     18132      19991      10224      40124      10000      11583          0 
     18096      19993      10224      40124      10000      11583          0 
     18092      19992      10224      40124      10000      11583          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17868      20379      10224      40124          0          0       8470 
     17563      19990      10224      40124          0          0       8463 
     17543      19990      10224      40124          0          0       8458 
     17509      19992      10224      40124          0          0       8424 
     17501      19989      10224      40124          0          0       8424 
     17539      19989      10224      40124          0          0       8424 
     17563      19989      10224      40124          0          0       8424 
     17529      19991      10224      40124          0          0       8424 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18492      20372      10224      40124      10103          0      40156 
     18115      19991      10224      40124      10105          0      40163 
     18082      19991      10224      40124      10105          0      40169 
     18104      19991      10224      40124      10099          0      40140 
     18143      19990      10224      40124      10099          0      40140 
     18138      19991      10224      40124      10099          0      40140 
     18096      19990      10224      40124      10099          0      40140 
     18086      19990      10224      40124      10099          0      40140 


Throughput with memory operand: shrd , cl regsize 16 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     36596      40337      10224      70124      10000      10004       5001 
     36353      40166      10224      70124      10000      10001      10001 
     36416      40166      10224      70124      10000      10001       5001 
     36396      40169      10224      70124      10000      10001      10001 
     36372      40166      10224      70124      10000      10001       5001 
     36396      40128      10224      70124      10000      10001      10001 
     36309      40127      10224      70124      10000      10001       5001 
     36406      40130      10224      70124      10000      10001      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     34225      40346      10224      70124       9997      10000       9915 
     34165      40166      10224      70124       5001      10000       9901 
     34094      40166      10224      70124      10001      10000       9901 
     34114      40169      10224      70124       5001      10000       9901 
     34120      40128      10224      70124      10001      10000       9901 
     34039      40128      10224      70124       5001      10000       9901 
     34132      40129      10224      70124      10001      10000       9901 
     34057      40129      10224      70124       5001      10000       9901 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35417      40334      10224      70124      10206       5001      50137 
     35183      40174      10224      70124      10201       5001      50137 
     35256      40171      10224      70124      10201       5001      50137 
     35189      40133      10224      70124      10201       5001      50133 
     35165      40133      10224      70124      10201       5001      50133 
     35238      40137      10224      70124      10201       5001      50133 
     35139      40133      10224      70124      10201       5001      50133 
     35234      40133      10224      70124      10201       5001      50133 


Latency: shrd , cl regsize 32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36683      41851      10224      40178      40124      10348          0 
     35625      40635      10224      40158      40124      10370          0 
     35635      40605      10224      40155      40124      10366          0 
     35564      40609      10224      40128      40124      10374          0 
     35657      40608      10224      40128      40124      10374          0 
     35565      40609      10224      40128      40124      10374          0 
     35640      40611      10224      40128      40124      10374          0 
     35602      40609      10224      40128      40124      10374          0 


Throughput: shrd , cl regsize 32 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18234      20127      10224      40124      10000      11551          0 
     18149      19993      10224      40124      10000      11539          0 
     18132      19994      10224      40124      10000      11544          0 
     18094      19993      10224      40124      10000      11582          0 
     18098      19993      10224      40124      10000      11582          0 
     18132      19994      10224      40124      10000      11582          0 
     52246      22376      10224      40492      10071      11694          2 
     17513      19993      10224      40124      10000      11576          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18750      19993      10224      40124          0          0       8446 
     18710      19991      10224      40124          0          0       8457 
     18721      19994      10224      40124          0          0       8422 
     18762      19993      10224      40124          0          0       8422 
     18768      19994      10224      40124          0          0       8422 
     18724      19993      10224      40124          0          0       8422 
     18710      19993      10224      40124          0          0       8422 
     18746      19993      10224      40124          0          0       8422 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17732      20187      10224      40124      10106          0      40167 
     17527      19991      10224      40124      10105          0      40168 
     17497      19991      10224      40124      10105          0      40171 
     17523      19992      10224      40124      10100          0      40138 
     17555      19991      10224      40124      10100          0      40138 
     17553      19992      10224      40124      10100          0      40138 
     17519      19991      10224      40124      10100          0      40138 
     17497      19991      10224      40124      10100          0      40138 


Throughput with memory operand: shrd , cl regsize 32 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     37290      41146      10224      70124      10000      10013       9954 
     36372      40129      10224      70124      10000      10001       5001 
     36365      40166      10224      70124      10000      10001      10001 
     36406      40131      10224      70124      10000      10001       5001 
     36312      40129      10224      70124      10000      10001      10001 
     36411      40129      10224      70124      10000      10001       5001 
     36323      40128      10224      70124      10000      10001      10001 
     36382      40130      10224      70124      10000      10001       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35913      40913      10224      70124       9997      10000       9917 
     35201      40165      10224      70124       5001      10000       9901 
     35213      40166      10224      70124      10001      10000       9901 
     35254      40168      10224      70124       5001      10000       9901 
     35141      40128      10224      70124      10001      10000       9901 
     35236      40128      10224      70124       5001      10000       9901 
     35151      40131      10224      70124      10001      10000       9901 
     35210      40128      10224      70124       5001      10000       9901 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     34479      40610      10224      70124      10206       5001      50137 
     34159      40170      10224      70124      10200       5001      50137 
     34067      40165      10224      70124      10200       5001      50137 
     34162      40167      10224      70124      10200       5001      50137 
     34064      40130      10224      70124      10200       5001      50133 
     46221      41203      10225      70335      10185       5131      50385 
     35117      41364      10224      70189      10217       5052      50245 
     34066      40128      10224      70124      10200       5001      50133 


Latency: shrd , cl regsize 64 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34683      40859      10224      40155      40124      10361          0 
     34525      40595      10224      40157      40124      10366          0 
     34477      40641      10224      40163      40124      10360          0 
     34564      40640      10224      40128      40124      10376          0 
     34503      40640      10224      40129      40124      10376          0 
     34469      40587      10224      40132      40124      10347          0 
     34555      40639      10224      40129      40124      10376          0 
     34430      40587      10224      40132      40124      10347          0 


Throughput: shrd , cl regsize 64 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18286      20181      10224      40124       9999      11534          0 
     18148      19993      10224      40124      10000      11557          0 
     18126      19994      10224      40124      10000      11547          0 
     18088      19993      10224      40124      10000      11583          0 
     18092      19993      10224      40124      10000      11583          0 
     18133      19993      10224      40124      10000      11583          0 
     18144      19993      10224      40124      10000      11583          0 
     18108      19993      10224      40124      10000      11583          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17687      20183      10224      40124          0          0       8446 
     17553      19992      10224      40124          0          0       8447 
     17553      19992      10224      40124          0          0       8457 
     17520      19994      10224      40124          0          0       8422 
     17497      19993      10224      40124          0          0       8422 
     17532      19994      10224      40124          0          0       8422 
     17562      19993      10224      40124          0          0       8422 
     17539      19994      10224      40124          0          0       8422 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17707      20185      10224      40124      10108          0      40184 
     17501      19990      10224      40124      10105          0      40168 
     17517      19991      10224      40124      10105          0      40164 
     17554      19989      10224      40124      10105          0      40175 
     17560      19991      10224      40124      10105          0      40175 
     17523      19993      10224      40124      10099          0      40136 
     17497      19989      10224      40124      10100          0      40141 
     17531      19991      10224      40124      10100          0      40141 


Throughput with memory operand: shrd , cl regsize 64 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35573      40550      10224      70124       9999      10023       5044 
     35227      40166      10224      70124      10000      10001      10001 
     35191      40165      10224      70124      10000      10001       5001 
     35268      40168      10224      70124      10000      10001      10001 
     35138      40127      10224      70124      10000      10001       5001 
     35230      40127      10224      70124      10000      10001      10001 
     35163      40128      10224      70124      10000      10001       5001 
     35185      40128      10224      70124      10000      10001      10001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35518      40557      10224      70124       9997      10000       9917 
     35264      40167      10224      70124       5001      10000       9901 
     35204      40165      10224      70124      10001      10000       9901 
     35180      40127      10224      70124       5001      10000       9901 
     35220      40128      10224      70124      10001      10000       9901 
     35143      40128      10224      70124       5001      10000       9901 
     35236      40127      10224      70124      10001      10000       9901 
     67675      42511      10224      70491       7808      10014       9979 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35530      40548      10224      70124      10206       5002      50135 
     35264      40166      10224      70124      10200       5001      50137 
     35171      40165      10224      70124      10200       5001      50137 
     35233      40127      10224      70124      10200       5001      50133 
     35163      40129      10224      70124      10200       5001      50133 
     35191      40127      10224      70124      10200       5001      50133 
     35213      40127      10224      70124      10200       5001      50133 
     35147      40128      10224      70124      10200       5001      50133 




Latency: bt r16, 5 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4819       5834      10224      10190      10124       5005          0 
      4259       5158      10224      10258      10124       5046          0 
      4254       5159      10224      10258      10124       5046          0 
      4254       5161      10224      10255      10124       5045          0 
      4222       5127      10224      10191      10124       5049          0 
      4219       5127      10224      10191      10124       5049          0 
      4218       5127      10224      10191      10124       5049          0 
      4220       5129      10224      10191      10124       5049          0 


Latency: bt r32, 5 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4750       5429      10224      10192      10124       5037          0 
      4516       5160      10224      10244      10124       5046          0 
      4524       5168      10224      10244      10124       5047          0 
      4522       5161      10224      10247      10124       5047          0 
      4526       5162      10224      10252      10124       5049          0 
      4500       5131      10224      10187      10124       5050          0 
      4502       5131      10224      10191      10124       5049          0 
      4507       5128      10224      10187      10124       5050          0 


Latency: bt r64, 5 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5055       5764      10224      10193      10124       5021          0 
      4530       5163      10224      10263      10124       5048          0 
      4532       5158      10224      10258      10124       5047          0 
      4508       5134      10224      10195      10124       5051          0 
      4510       5130      10224      10195      10124       5051          0 
      4510       5130      10224      10195      10124       5051          0 
      4504       5130      10224      10195      10124       5051          0 
      4501       5132      10224      10195      10124       5051          0 


Latency: bt r32, ecx 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4911       5413      10224      10195      10124       5039          0 
      4681       5165      10224      10265      10124       5049          0 
      4680       5164      10224      10258      10124       5048          0 
      4670       5161      10224      10257      10124       5047          0 
      4641       5131      10224      10195      10124       5051          0 
      4645       5133      10224      10195      10124       5051          0 
      4640       5128      10224      10187      10124       5049          0 
      4637       5131      10224      10195      10124       5051          0 


Throughput: bt r16, cx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4659       5483      10224      10124       5028          1          0 
      4401       5182      10224      10124       5046          1          0 
      4381       5164      10224      10124       5049          1          0 
      4350       5128      10224      10124       5050          1          0 
      4350       5129      10224      10124       5050          1          0 
      4359       5131      10224      10124       5049          1          0 
      4358       5130      10224      10124       5049          1          0 
      4362       5128      10224      10124       5050          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4887       5400      10224      10124          0          0          1 
      4673       5167      10224      10124          0          0          1 
      4679       5168      10224      10124          0          0          1 
      4647       5129      10224      10124          0          0          1 
      4647       5129      10224      10124          0          0          1 
      4655       5133      10224      10124          0          0          1 
      4651       5128      10224      10124          0          0          1 
      4657       5129      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4623       5441      10224      10124       5076          0      10192 
      4392       5164      10224      10124       5077          0      10253 
      4396       5166      10224      10124       5077          0      10248 
      4395       5159      10224      10124       5075          0      10250 
      4368       5128      10224      10124       5064          0      10187 
      4366       5130      10224      10124       5066          0      10195 
      4366       5133      10224      10124       5064          0      10187 
      4360       5130      10224      10124       5066          0      10195 


Throughput: bt r32, ecx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4760       5425      10224      10124       5043          1          0 
      4538       5167      10224      10124       5047          1          0 
      4532       5161      10224      10124       5047          1          0 
      4510       5131      10224      10124       5051          1          0 
      4510       5133      10224      10124       5051          1          0 
      4508       5132      10224      10124       5051          1          0 
      4502       5131      10224      10124       5051          1          0 
      4496       5130      10224      10124       5051          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4966       5654      10224      10124          0          0          1 
      4536       5163      10224      10124          0          0          1 
      4504       5131      10224      10124          0          0          1 
      4502       5129      10224      10124          0          0          1 
      4493       5129      10224      10124          0          0          1 
      4496       5132      10224      10124          0          0          1 
      4492       5129      10224      10124          0          0          1 
      4485       5129      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4599       5418      10224      10124       5075          0      10197 
      4393       5182      10224      10124       5078          0      10257 
      4379       5162      10224      10124       5075          0      10257 
      4358       5136      10224      10124       5066          0      10195 
      4360       5133      10224      10124       5066          0      10195 
      4360       5132      10224      10124       5066          0      10195 
      4367       5133      10224      10124       5066          0      10195 
      4369       5133      10224      10124       5066          0      10195 


Throughput: bt r64, rcx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5180       5915      10224      10124       5037          1          0 
      4522       5160      10224      10124       5047          1          0 
      4496       5127      10224      10124       5049          1          0 
      4501       5131      10224      10124       5049          1          0 
      4502       5127      10224      10124       5049          1          0 
      4506       5127      10224      10124       5049          1          0 
      4508       5127      10224      10124       5049          1          0 
      4516       5129      10224      10124       5049          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4617       5428      10224      10124          0          0          1 
      4402       5178      10224      10124          0          0          1 
      4380       5161      10224      10124          0          0          1 
      4386       5165      10224      10124          0          0          1 
      4352       5131      10224      10124          0          0          1 
      4351       5130      10224      10124          0          0          1 
      4355       5129      10224      10124          0          0          1 
      4363       5134      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4781       5462      10224      10124       5084          0      10199 
      4540       5181      10224      10124       5082          0      10277 
      4528       5165      10224      10124       5077          0      10252 
      4530       5164      10224      10124       5077          0      10251 
      4500       5131      10224      10124       5066          0      10195 
      4505       5132      10224      10124       5066          0      10195 
      4510       5133      10224      10124       5066          0      10195 
      4512       5131      10224      10124       5066          0      10195 


With memory operand: bt m32, ecx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44129      50378      10224     100124      19707      24278       5000 
     44034      50166      10224     100124      19698      24278       5000 
     43952      50168      10224     100124      19694      24279       5000 
     43995      50128      10224     100124      19698      24278       5000 
     43927      50130      10224     100124      19698      24278       5000 
     43987      50128      10224     100124      19698      24278       5000 
     43935      50130      10224     100124      19698      24278       5000 
     43975      50129      10224     100124      19698      24278       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     42847      50378      10224     100124       5000          0      19977 
     42566      50168      10224     100124       5000          0      19977 
     42667      50165      10224     100124       5000          0      19979 
     82294      53070      10225     100438       5008          3      19853 
     42569      50170      10224     100124       5000          0      19983 
     42635      50130      10224     100124       5000          0      19983 
     42534      50127      10224     100124       5000          0      19978 
     42636      50129      10224     100124       5000          0      19978 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44169      50349      10224     100124      26162          0     100142 
     43977      50167      10224     100124      26159          0     100142 
     43996      50168      10224     100124      26155          0     100144 
     76009      52520      10224     100491      26308          2     100617 
     42573      50170      10224     100124      26155          0     100142 
     42615      50130      10224     100124      26155          0     100138 
     42544      50131      10224     100124      26155          0     100138 
     42613      50130      10224     100124      26155          0     100138 


With memory operand: bt m32, 4  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5166       6075      10224      20124       5357          1       5006 
      4603       5410      10224      20124       5307          1       5006 
      4607       5411      10224      20124       5307          1       5006 
      4599       5411      10224      20124       5307          1       5006 
      4566       5375      10224      20124       5307          1       5006 
      4568       5378      10224      20124       5307          1       5006 
      4565       5377      10224      20124       5307          1       5006 
      4562       5378      10224      20124       5307          1       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5263       6001      10224      20124       5006          0          1 
      4750       5412      10224      20124       5006          0          1 
      4726       5380      10224      20124       5006          0          1 
      4724       5377      10224      20124       5006          0          1 
      4725       5377      10224      20124       5006          0          1 
      4724       5377      10224      20124       5006          0          1 
      4720       5377      10224      20124       5006          0          1 
      4717       5378      10224      20124       5006          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5101       6196      10224      20124       4769          0      20154 
      4433       5377      10224      20124       4794          0      20152 
      4463       5414      10224      20124       4796          0      20158 
      4466       5414      10224      20124       4796          0      20157 
      4463       5412      10224      20124       4796          0      20157 
      4432       5378      10224      20124       4794          0      20152 
      4431       5377      10224      20124       4794          0      20152 
      4427       5379      10224      20124       4794          0      20152 


Latency: btr r16, 5 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     11191      12338      10224      10139      10124       4989          0 
      9048       9986      10224      10156      10124       4995          0 
      9038       9987      10224      10135      10124       4996          0 
      9032       9987      10224      10135      10124       4996          0 
      9040       9987      10224      10135      10124       4996          0 
      9054       9988      10224      10135      10124       4996          0 
      9062       9987      10224      10135      10124       4996          0 
      9072       9987      10224      10135      10124       4996          0 


Latency: btr r32, 5 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8687      10224      10224      10143      10124       4999          0 
      8477       9990      10224      10168      10124       4995          0 
      8469       9990      10224      10136      10124       4998          0 
      8471       9988      10224      10136      10124       4997          0 
      8481       9992      10224      10136      10124       4997          0 
      8489       9988      10224      10136      10124       4997          0 
      8499       9989      10224      10136      10124       4997          0 
      8505       9991      10224      10136      10124       4997          0 


Latency: btr r64, 5 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8840      10399      10224      10135      10124       4996          0 
      8497       9988      10224      10161      10124       4999          0 
      8499       9988      10224      10135      10124       4996          0 
      8489       9988      10224      10135      10124       4996          0 
      8481       9988      10224      10135      10124       4996          0 
      8469       9988      10224      10135      10124       4996          0 
      8465       9988      10224      10135      10124       4996          0 
      8475       9988      10224      10135      10124       4996          0 


Latency: btr r32, ecx 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8665      10183      10224      10139      10124       4998          0 
      8489       9989      10224      10158      10124       4998          0 
      8475       9989      10224      10156      10124       4999          0 
      8471       9989      10224      10136      10124       4999          0 
      8467       9990      10224      10136      10124       4999          0 
      8476       9989      10224      10136      10124       4999          0 
      8487       9989      10224      10136      10124       4999          0 
      8491       9989      10224      10136      10124       4999          0 


Throughput: btr r16, cx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5141       5871      10224      10124       5008          1          0 
      4521       5160      10224      10124       5045          1          0 
      4525       5160      10224      10124       5045          1          0 
      4529       5163      10224      10124       5046          1          0 
      4529       5161      10224      10124       5047          1          0 
      4503       5127      10224      10124       5048          1          0 
      4507       5127      10224      10124       5048          1          0 
      4511       5131      10224      10124       5048          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4609       5410      10224      10124          0          0          1 
      4380       5145      10224      10124          0          0          1 
      4394       5163      10224      10124          0          0          1 
      4386       5159      10224      10124          0          0          1 
      4358       5129      10224      10124          0          0          1 
      4353       5130      10224      10124          0          0          1 
      4353       5130      10224      10124          0          0          1 
      4349       5129      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4785       5444      10224      10124       5077          0      10194 
      4533       5161      10224      10124       5076          0      10243 
      4531       5161      10224      10124       5076          0      10242 
      4499       5128      10224      10124       5064          0      10187 
      4498       5130      10224      10124       5064          0      10187 
      4493       5127      10224      10124       5064          0      10187 
      4491       5127      10224      10124       5064          0      10187 
      4487       5130      10224      10124       5064          0      10187 


Throughput: btr r32, ecx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4681       5511      10224      10124       5029          1          0 
      4379       5164      10224      10124       5047          1          0 
      4379       5162      10224      10124       5047          1          0 
      4349       5129      10224      10124       5049          1          0 
      4354       5131      10224      10124       5049          1          0 
      4354       5130      10224      10124       5049          1          0 
      4360       5129      10224      10124       5049          1          0 
      4361       5129      10224      10124       5049          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5571       6558      10224      10124          0          0          1 
      4382       5161      10224      10124          0          0          1 
      4378       5159      10224      10124          0          0          1 
      4376       5161      10224      10124          0          0          1 
      4352       5130      10224      10124          0          0          1 
      4355       5132      10224      10124          0          0          1 
      4359       5130      10224      10124          0          0          1 
      4363       5135      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4600       5421      10224      10124       5076          0      10191 
      4381       5161      10224      10124       5077          0      10261 
      4387       5164      10224      10124       5078          0      10264 
      4391       5163      10224      10124       5076          0      10256 
      4367       5132      10224      10124       5064          0      10187 
      4361       5129      10224      10124       5064          0      10187 
      4369       5129      10224      10124       5064          0      10187 
      4365       5130      10224      10124       5064          0      10187 


Throughput: btr r64, rcx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4917       5419      10224      10124       5038          1          0 
      4689       5164      10224      10124       5048          1          0 
      4696       5168      10224      10124       5048          1          0 
      4658       5131      10224      10124       5049          1          0 
      4657       5131      10224      10124       5049          1          0 
      4653       5131      10224      10124       5049          1          0 
      4653       5132      10224      10124       5049          1          0 
      4645       5130      10224      10124       5049          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5163       6086      10224      10124          0          0          1 
      4382       5163      10224      10124          0          0          1 
      4384       5162      10224      10124          0          0          1 
      4386       5160      10224      10124          0          0          1 
      4366       5131      10224      10124          0          0          1 
      4368       5128      10224      10124          0          0          1 
      4366       5129      10224      10124          0          0          1 
      4361       5129      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5077       5427      10224      10124       5077          0      10197 
      4831       5164      10224      10124       5075          0      10250 
      4833       5163      10224      10124       5077          0      10256 
      4808       5131      10224      10124       5065          0      10191 
      4810       5132      10224      10124       5065          0      10191 
      4815       5134      10224      10124       5065          0      10191 
      4813       5131      10224      10124       5065          0      10191 
      4819       5131      10224      10124       5065          0      10191 


With memory operand: btr m32, ecx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     42763      50370      10224     110124      16172      21597      14911 
     42637      50167      10224     110124      16455      21458       5000 
     42591      50165      10224     110124      16825      21161      15000 
     42635      50165      10224     110124      18126      20121       5000 
     42563      50129      10224     110124      18257      20045      15000 
     42605      50128      10224     110124      18257      20045       5000 
     42565      50130      10224     110124      18257      20045      15000 
     42599      50128      10224     110124      18257      20045       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44096      50342      10224     110124       5094      10014      18416 
     44032      50169      10224     110124      15000      10000      19918 
     43950      50165      10224     110124       5000      10000      19908 
     43989      50129      10224     110124      15000      10000      19961 
     43929      50129      10224     110124       5000      10000      19961 
     43983      50129      10224     110124      15000      10000      19961 
     43937      50131      10224     110124       5000      10000      19961 
     43967      50128      10224     110124      15000      10000      19961 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44356      50566      10224     110124      23868          0     100140 
     43965      50168      10224     110124      21941          0     100142 
     44018      50166      10224     110124      23339          0     100142 
     43955      50166      10224     110124      21977          0     100142 
     43995      50129      10224     110124      21845          0     100138 
     43914      50129      10224     110124      21845          0     100138 
     44001      50128      10224     110124      21845          0     100138 
     43906      50128      10224     110124      21845          0     100138 


With memory operand: btr m32, 4  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12412      14593      10224      40124      11607          1       7261 
     12099      14248      10224      40124      11605          1       7260 
      8540      10065      10224      40124       5876          1       6253 
     12077      14248      10224      40124      11656          1       7265 
      8517      10030      10224      40124       5877          1       6255 
     12046      14175      10224      40124      11558          1       7255 
      8538      10031      10224      40124       5877          1       6255 
     12107      14223      10224      40124      11646          1       7249 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12812      14631      10224      40124       7712      13688          1 
      8784      10036      10224      40124       7504      10001          1 
     12578      14353      10224      40124       7719      13793          1 
      8808      10038      10224      40124       7504      10001          1 
     12472      14195      10224      40124       7703      13585          1 
      8816      10038      10224      40124       7504      10001          1 
     12511      14269      10224      40124       7703      13670          1 
      8792      10038      10224      40124       7504      10001          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12506      14264      10224      40124      10629       5079      30190 
     12500      14236      10224      40124      10668       5048      30165 
      8848      10068      10224      40124       4226       6253      30147 
     12379      14103      10224      40124      10519       5055      30176 
      8828      10067      10224      40124       4224       6253      30146 
     12390      14151      10224      40124      10517       5037      30161 
      8782      10031      10224      40124       4225       6254      30148 
     12426      14179      10224      40124      10564       5034      30142 


Latency: bts r16, 5 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9131      10392      10224      10139      10124       4990          0 
      8778       9987      10224      10159      10124       4998          0 
      8768       9989      10224      10157      10124       4994          0 
      8758       9987      10224      10153      10124       4997          0 
      8750       9987      10224      10152      10124       4997          0 
      8746       9989      10224      10136      10124       4997          0 
      8746       9988      10224      10136      10124       4997          0 
      8758       9988      10224      10136      10124       4997          0 


Latency: bts r32, 5 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8939      10215      10224      10152      10124       4999          0 
      8750       9989      10224      10170      10124       5005          0 
      8760       9990      10224      10136      10124       5003          0 
      8772       9990      10224      10136      10124       5003          0 
      8777       9989      10224      10136      10124       5003          0 
      8773       9989      10224      10136      10124       5003          0 
      8764       9989      10224      10136      10124       5003          0 
      8754       9989      10224      10136      10124       5003          0 


Latency: bts r64, 5 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9262      10581      10224      10140      10124       5000          0 
      8738       9987      10224      10155      10124       4999          0 
      8751       9987      10224      10153      10124       5003          0 
      8762       9989      10224      10136      10124       5003          0 
      8770       9987      10224      10136      10124       5003          0 
      8776       9987      10224      10136      10124       5003          0 
      8769       9987      10224      10136      10124       5003          0 
     18957      11663      10225      10436      10334       5311          0 


Latency: bts r32, ecx 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8780      10010      10224      10138      10124       4995          0 
      8771       9988      10224      10157      10124       5000          0 
      8777       9989      10224      10160      10124       5000          0 
      8774       9990      10224      10135      10124       4997          0 
      8766       9992      10224      10135      10124       5001          0 
      8754       9991      10224      10135      10124       5001          0 
      8746       9990      10224      10135      10124       5001          0 
      8744       9989      10224      10137      10124       5001          0 


Throughput: bts r16, cx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4667       5489      10224      10124       5029          1          0 
      4395       5164      10224      10124       5046          1          0 
      4395       5161      10224      10124       5048          1          0 
      4367       5130      10224      10124       5049          1          0 
      4367       5133      10224      10124       5049          1          0 
      4360       5131      10224      10124       5049          1          0 
      4360       5130      10224      10124       5049          1          0 
      4356       5130      10224      10124       5049          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5101       5434      10224      10124          0          0          1 
      4863       5174      10224      10124          0          0          1 
      4867       5185      10224      10124          0          0          1 
      4811       5132      10224      10124          0          0          1 
      4811       5130      10224      10124          0          0          1 
      4806       5130      10224      10124          0          0          1 
      4804       5131      10224      10124          0          0          1 
      4797       5130      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5162       5896      10224      10124       5084          0      10233 
      4518       5161      10224      10124       5075          0      10247 
      4514       5161      10224      10124       5076          0      10244 
      4492       5129      10224      10124       5065          0      10191 
      4494       5131      10224      10124       5065          0      10191 
      4497       5129      10224      10124       5065          0      10191 
      4496       5129      10224      10124       5065          0      10191 
      4504       5132      10224      10124       5065          0      10191 


Throughput: bts r32, ecx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4899       5579      10224      10124       5015          1          0 
      4538       5162      10224      10124       5047          1          0 
      4508       5132      10224      10124       5049          1          0 
      4506       5130      10224      10124       5049          1          0 
      4502       5131      10224      10124       5049          1          0 
      4501       5133      10224      10124       5049          1          0 
      4496       5132      10224      10124       5049          1          0 
      4494       5130      10224      10124       5049          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4592       5399      10224      10124          0          0          1 
      4387       5161      10224      10124          0          0          1 
      4389       5164      10224      10124          0          0          1 
      4382       5163      10224      10124          0          0          1 
      4352       5130      10224      10124          0          0          1 
      4351       5130      10224      10124          0          0          1 
      4350       5134      10224      10124          0          0          1 
      4346       5130      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4494       5458      10224      10124       5079          0      10192 
      4253       5165      10224      10124       5076          0      10261 
      4254       5160      10224      10124       5075          0      10255 
      4233       5130      10224      10124       5065          0      10191 
      4231       5129      10224      10124       5065          0      10191 
      4235       5132      10224      10124       5065          0      10191 
      4238       5130      10224      10124       5065          0      10191 
      4233       5130      10224      10124       5065          0      10191 


Throughput: bts r64, rcx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4510       5488      10224      10124       5031          1          0 
      4246       5164      10224      10124       5047          1          0 
      4249       5167      10224      10124       5048          1          0 
      4222       5130      10224      10124       5049          1          0 
      4225       5129      10224      10124       5049          1          0 
      4225       5130      10224      10124       5049          1          0 
      4228       5132      10224      10124       5049          1          0 
      4235       5130      10224      10124       5049          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6632       7563      10224      10124         -2          0         13 
      5980       6819      10224      10124          0          0          7 
      6152       7000      10224      10124          3          0          9 
      6174       7019      10224      10124         -1          0         12 
      5966       6810      10224      10124         -2          0         10 
      6027       6873      10224      10126         -1          0         12 
      5982       6843      10224      10124          0          0          5 
      5925       6781      10224      10126          0          0         20 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4840       5522      10224      10124       5089          0      10193 
      4529       5160      10224      10124       5075          0      10250 
      4539       5167      10224      10124       5077          0      10257 
      4506       5130      10224      10124       5065          0      10191 
      4509       5129      10224      10124       5065          0      10191 
      4515       5133      10224      10124       5065          0      10191 
      4511       5132      10224      10124       5065          0      10191 
      4505       5130      10224      10124       5065          0      10191 


With memory operand: bts m32, ecx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44217      50378      10224     110124      16291      21598      14906 
     43943      50167      10224     110124      16216      21601       5000 
     44038      50169      10224     110124      18075      20099      15000 
     43909      50129      10224     110124      18257      20045       5000 
     44007      50129      10224     110124      16285      21629      15000 
     43904      50128      10224     110124      16285      21629       5000 
     44005      50129      10224     110124      16285      21629      15000 
     43904      50128      10224     110124      16285      21629       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44330      50542      10224     110124      14906      10018      18382 
     43976      50167      10224     110124       5000      10002      18486 
     44018      50167      10224     110124      15000      10002      18849 
     43963      50166      10224     110124       5000      10000      19908 
     43997      50128      10224     110124      15000      10000      18380 
     43918      50127      10224     110124       5000      10000      18380 
     43999      50128      10224     110124      15000      10000      18380 
     43914      50127      10224     110124       5000      10002      18380 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44136      50355      10224     110124      23883          0     100142 
     44017      50165      10224     110124      22022          0     100142 
     43930      50129      10224     110124      21845          0     100138 
     43989      50129      10224     110124      21845          0     100138 
     43917      50128      10224     110124      21845          0     100138 
     43999      50128      10224     110124      21845          0     100138 
     43913      50128      10224     110124      21845          0     100138 
     44006      50129      10224     110124      21845          0     100138 


With memory operand: bts m32, 4  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12409      14622      10224      40124      11524          1       7251 
      8558      10067      10224      40124       5876          1       6253 
     12136      14261      10224      40124      11632          1       7249 
      8540      10032      10224      40124       5877          1       6255 
     12080      14214      10224      40124      11514          1       7226 
      8514      10031      10224      40124       5877          1       6255 
     12029      14191      10224      40124      11519          1       7282 
      8508      10034      10224      40124       5877          1       6255 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     23962      20302      10224      40124       6308      13539          5 
     23977      20316      10224      40124       6343      13097         20 
     23819      20123      10224      40126       6460      13358         18 
     24005      20325      10224      40126       6268      13510         12 
     24031      20366      10224      40124       6334      13335          2 
     23815      20168      10224      40128       6432      13751         -3 
     23924      20246      10224      40124       6254      13246          1 
     24029      20382      10224      40124       6357      13648          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12452      14666      10224      40124      10600       5053      30175 
     12049      14173      10224      40124      10552       5049      30146 
      8538      10029      10224      40124       4225       6254      30148 
     12103      14219      10224      40124      10647       5064      30213 
      8559      10067      10224      40124       4224       6253      30146 
     12108      14260      10224      40124      10595       5055      30190 
      8507      10031      10224      40124       4225       6254      30148 
     12029      14181      10224      40124      10639       5039      30138 


Latency: btc r16, 5 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9139      10427      10224      10139      10124       4998          0 
      8743       9987      10224      10155      10124       4995          0 
      8745       9987      10224      10136      10124       4998          0 
      8757       9988      10224      10136      10124       4998          0 
      8763       9987      10224      10136      10124       4998          0 
      8774       9987      10224      10136      10124       4998          0 
      8780       9988      10224      10136      10124       4998          0 
      8770       9987      10224      10136      10124       4998          0 


Latency: btc r32, 5 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8971      10216      10224      10142      10124       4995          0 
      8781       9988      10224      10157      10124       4995          0 
     18495      12206      10225      10609      10415       5237          0 
      8753       9988      10224      10136      10124       4999          0 
      8745       9989      10224      10155      10124       4998          0 
      8745       9988      10224      10136      10124       4998          0 
      8757       9989      10224      10136      10124       4998          0 
      8767       9990      10224      10136      10124       4998          0 


Latency: btc r64, 5 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9363      11008      10224      10136      10124       4996          0 
      8501       9989      10224      10154      10124       5001          0 
      8491       9988      10224      10153      10124       4997          0 
      8481       9987      10224      10152      10124       4997          0 
      8471       9987      10224      10136      10124       4997          0 
      8467       9988      10224      10136      10124       4997          0 
      8471       9988      10224      10136      10124       4997          0 
      8479       9988      10224      10136      10124       4997          0 


Latency: btc r32, ecx 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8672      10229      10224      10151      10124       4996          0 
      8479       9989      10224      10155      10124       4997          0 
      8489       9989      10224      10158      10124       4999          0 
      8497       9989      10224      10136      10124       4999          0 
      8507       9989      10224      10136      10124       4999          0 
      8495       9989      10224      10136      10124       4999          0 
      8491       9990      10224      10136      10124       4999          0 
      8479       9989      10224      10136      10124       4999          0 


Throughput: btc r16, cx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4758       5414      10224      10124       5040          1          0 
      4540       5162      10224      10124       5045          1          0 
      4538       5164      10224      10124       5046          1          0 
      4530       5163      10224      10124       5046          1          0 
      4496       5127      10224      10124       5048          1          0 
      4498       5128      10224      10124       5048          1          0 
      4499       5132      10224      10124       5049          1          0 
      4488       5127      10224      10124       5048          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4859       5552      10224      10124          0          0          1 
      4518       5162      10224      10124          0          0          1 
      4524       5164      10224      10124          0          0          1 
      4494       5129      10224      10124          0          0          1 
      4500       5129      10224      10124          0          0          1 
      4502       5130      10224      10124          0          0          1 
      4506       5129      10224      10124          0          0          1 
      4508       5129      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4642       5469      10224      10124       5081          0      10198 
      4381       5158      10224      10124       5075          0      10244 
      4379       5160      10224      10124       5075          0      10243 
      4379       5163      10224      10124       5075          0      10248 
      4349       5130      10224      10124       5065          0      10191 
      4348       5129      10224      10124       5065          0      10191 
      4352       5129      10224      10124       5065          0      10191 
      4358       5131      10224      10124       5065          0      10191 


Throughput: btc r32, ecx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4651       5467      10224      10124       5033          1          0 
      4387       5162      10224      10124       5046          1          0 
      4387       5162      10224      10124       5047          1          0 
      4389       5169      10224      10124       5048          1          0 
      4379       5160      10224      10124       5047          1          0 
      4351       5130      10224      10124       5049          1          0 
      4350       5133      10224      10124       5049          1          0 
      4348       5131      10224      10124       5049          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4758       5423      10224      10124          0          0          1 
      4536       5162      10224      10124          0          0          1 
      4536       5165      10224      10124          0          0          1 
      4534       5157      10224      10124          0          0          1 
      4504       5129      10224      10124          0          0          1 
      4506       5130      10224      10124          0          0          1 
      4498       5128      10224      10124          0          0          1 
      4497       5129      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4607       5424      10224      10124       5083          0      10206 
      4407       5184      10224      10124       5081          0      10296 
      4391       5166      10224      10124       5077          0      10253 
      4367       5128      10224      10124       5064          0      10187 
      4369       5128      10224      10124       5064          0      10187 
      4371       5129      10224      10124       5064          0      10187 
      4365       5128      10224      10124       5064          0      10187 
      4362       5128      10224      10124       5064          0      10187 


Throughput: btc r64, rcx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5194       5915      10224      10124       5034          1          0 
      4536       5159      10224      10124       5045          1          0 
      4538       5165      10224      10124       5046          1          0 
      4532       5162      10224      10124       5047          1          0 
      4502       5130      10224      10124       5049          1          0 
      4499       5131      10224      10124       5049          1          0 
      4498       5133      10224      10124       5049          1          0 
      4490       5129      10224      10124       5049          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5014       5543      10224      10124          0          0          1 
      4671       5160      10224      10124          0          0          1 
      4691       5176      10224      10124          0          0          1 
      4683       5164      10224      10124          0          0          1 
      4652       5131      10224      10124          0          0          1 
      4686       5161      10224      10124          0          0          1 
      4661       5130      10224      10124          0          0          1 
      4661       5132      10224      10124          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4467       5464      10224      10124       5082          0      10232 
      4392       5165      10224      10124       5076          0      10249 
      4386       5163      10224      10124       5078          0      10247 
      4380       5159      10224      10124       5076          0      10247 
      4358       5132      10224      10124       5064          0      10187 
      4351       5129      10224      10124       5064          0      10187 
      4345       5129      10224      10124       5064          0      10187 
      4348       5129      10224      10124       5064          0      10187 


With memory operand: btc m32, ecx  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     42758      50378      10224     110124      18210      20066      14995 
     42646      50167      10224     110124      18081      20100       5000 
     42549      50128      10224     110124      18257      20045      15000 
     42611      50129      10224     110124      18257      20045       5000 
     42549      50129      10224     110124      18257      20045      15000 
     42615      50129      10224     110124      18257      20045       5000 
     42549      50128      10224     110124      18257      20045      15000 
     42609      50128      10224     110124      18257      20045       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44122      50372      10224     110124      14906      10008      18430 
     44034      50165      10224     110124       5000      10000      18425 
     43946      50165      10224     110124      15000      10000      19918 
     44030      50167      10224     110124       5000      10000      19908 
     43917      50127      10224     110124      15000      10000      19961 
     43988      50129      10224     110124       5000      10000      19961 
     43931      50127      10224     110124      15000      10000      19961 
     43977      50129      10224     110124       5000      10000      19961 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     42813      50383      10224     110124      21962          0     100144 
     42605      50168      10224     110124      23804          0     100142 
     42623      50165      10224     110124      23646          0     100142 
     42607      50167      10224     110124      22022          0     100142 
     42591      50128      10224     110124      21845          0     100138 
     42575      50128      10224     110124      23814          0     100138 
     42587      50130      10224     110124      21845          0     100138 
     42578      50128      10224     110124      21845          0     100138 


With memory operand: btc m32, 4  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12776      14568      10224      40124      11669          1       7236 
      8841      10067      10224      40124       5875          1       6253 
     12431      14147      10224      40124      11532          1       7245 
      8837      10065      10224      40124       5876          1       6253 
     12475      14222      10224      40124      11646          1       7249 
      8783      10028      10224      40124       5877          1       6255 
     12439      14208      10224      40124      11591          1       7263 
      8790      10029      10224      40124       5877          1       6255 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13429      14841      10224      40124       7720      13702          1 
      9103      10068      10224      40124       7503      10000          1 
     12526      13837      10224      40124       7643      13299          1 
      9095      10034      10224      40124       7504      10001          1 
     12898      14209      10224      40124       7699      13648          1 
      9102      10030      10224      40124       7504      10001          1 
     12860      14188      10224      40124       7716      13666          1 
      9080      10035      10224      40124       7504      10001          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12801      14573      10224      40124      10549       5043      30157 
     12446      14194      10224      40124      10543       5051      30188 
      8782      10029      10224      40124       4225       6254      30148 
     12444      14220      10224      40124      10614       5049      30151 
      8784      10030      10224      40124       4225       6254      30148 
     12404      14147      10224      40124      10571       5044      30145 
      8803      10029      10224      40124       4225       6254      30148 
     12537      14270      10224      40124      10602       5038      30165 


