Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Oct 23 18:23:24 2021
| Host         : DESKTOP-18I9AUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.108       -0.130                      3                 1228        0.125        0.000                      0                 1228        3.750        0.000                       0                   212  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.108       -0.130                      3                 1228        0.125        0.000                      0                 1228        3.750        0.000                       0                   212  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -0.108ns,  Total Violation       -0.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/central_processing_unit_0/program_counter_0/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 3.448ns (34.072%)  route 6.672ns (65.928%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.637     5.240    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.419     5.659 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          1.177     6.836    k0/system_0/state[2]
    SLICE_X11Y66         LUT5 (Prop_lut5_I1_O)        0.325     7.161 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.147     8.308    k0/program_memory/memory_reg_0_255_7_7/A0
    SLICE_X8Y67          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.446     8.754 r  k0/program_memory/memory_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.754    k0/program_memory/memory_reg_0_255_7_7/OA
    SLICE_X8Y67          MUXF7 (Prop_muxf7_I1_O)      0.214     8.968 r  k0/program_memory/memory_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.968    k0/program_memory/memory_reg_0_255_7_7/O1
    SLICE_X8Y67          MUXF8 (Prop_muxf8_I1_O)      0.088     9.056 r  k0/program_memory/memory_reg_0_255_7_7/F8/O
                         net (fo=8, routed)           1.166    10.221    k0/central_processing_unit_0/register_file_0/data_rd[2]
    SLICE_X6Y76          MUXF7 (Prop_muxf7_S_O)       0.487    10.708 r  k0/central_processing_unit_0/register_file_0/memory_reg_0_255_3_3_i_1/O
                         net (fo=12, routed)          0.819    11.528    k0/central_processing_unit_0/register_file_0/r_3_reg[3]_1
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.297    11.825 f  k0/central_processing_unit_0/register_file_0/lt_carry_i_9/O
                         net (fo=3, routed)           0.432    12.257    k0/central_processing_unit_0/register_file_0/lt_carry_i_9_n_0
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.124    12.381 r  k0/central_processing_unit_0/register_file_0/lt_carry_i_7/O
                         net (fo=1, routed)           0.000    12.381    k0/central_processing_unit_0/arithmetic_logic_unit_0/S[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.931 r  k0/central_processing_unit_0/arithmetic_logic_unit_0/lt_carry/CO[3]
                         net (fo=16, routed)          1.383    14.314    k0/central_processing_unit_0/register_file_0/CO[0]
    SLICE_X8Y72          LUT5 (Prop_lut5_I0_O)        0.150    14.464 r  k0/central_processing_unit_0/register_file_0/pc[6]_i_4/O
                         net (fo=1, routed)           0.547    15.011    k0/central_processing_unit_0/register_file_0/pc[6]_i_4_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I4_O)        0.348    15.359 r  k0/central_processing_unit_0/register_file_0/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    15.359    k0/central_processing_unit_0/program_counter_0/D[5]
    SLICE_X8Y72          FDRE                                         r  k0/central_processing_unit_0/program_counter_0/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.510    14.933    k0/central_processing_unit_0/program_counter_0/clk_100mhz_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  k0/central_processing_unit_0/program_counter_0/pc_reg[6]/C
                         clock pessimism              0.277    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.077    15.251    k0/central_processing_unit_0/program_counter_0/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -15.359    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/central_processing_unit_0/register_file_0/r_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 2.872ns (29.066%)  route 7.009ns (70.934%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.637     5.240    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.419     5.659 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          1.177     6.836    k0/system_0/state[2]
    SLICE_X11Y66         LUT5 (Prop_lut5_I1_O)        0.325     7.161 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.119     8.279    k0/program_memory/memory_reg_0_255_8_8/A0
    SLICE_X8Y65          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.477     8.757 r  k0/program_memory/memory_reg_0_255_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.757    k0/program_memory/memory_reg_0_255_8_8/OA
    SLICE_X8Y65          MUXF7 (Prop_muxf7_I1_O)      0.214     8.971 r  k0/program_memory/memory_reg_0_255_8_8/F7.A/O
                         net (fo=1, routed)           0.000     8.971    k0/program_memory/memory_reg_0_255_8_8/O1
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.088     9.059 r  k0/program_memory/memory_reg_0_255_8_8/F8/O
                         net (fo=18, routed)          1.091    10.149    k0/central_processing_unit_0/register_file_0/data_rd[3]
    SLICE_X4Y76          LUT5 (Prop_lut5_I3_O)        0.319    10.468 r  k0/central_processing_unit_0/register_file_0/memory_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.463    10.931    k0/central_processing_unit_0/register_file_0/memory_reg_0_255_0_0_i_28_n_0
    SLICE_X5Y74          LUT3 (Prop_lut3_I2_O)        0.124    11.055 r  k0/central_processing_unit_0/register_file_0/memory_reg_0_255_0_0_i_10/O
                         net (fo=47, routed)          1.260    12.315    k0/data_memory/memory_reg_0_255_6_6/A0
    SLICE_X6Y72          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    12.439 r  k0/data_memory/memory_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.439    k0/data_memory/memory_reg_0_255_6_6/OD
    SLICE_X6Y72          MUXF7 (Prop_muxf7_I0_O)      0.241    12.680 r  k0/data_memory/memory_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000    12.680    k0/data_memory/memory_reg_0_255_6_6/O0
    SLICE_X6Y72          MUXF8 (Prop_muxf8_I0_O)      0.098    12.778 r  k0/data_memory/memory_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.678    13.456    k0/program_memory/r_7_reg[7]_0[5]
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.319    13.775 r  k0/program_memory/r_1[6]_i_5/O
                         net (fo=1, routed)           0.653    14.428    k0/program_memory/r_1[6]_i_5_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.124    14.552 r  k0/program_memory/r_1[6]_i_1/O
                         net (fo=7, routed)           0.569    15.121    k0/central_processing_unit_0/register_file_0/r_7_reg[7]_1[6]
    SLICE_X8Y75          FDRE                                         r  k0/central_processing_unit_0/register_file_0/r_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.507    14.930    k0/central_processing_unit_0/register_file_0/clk_100mhz_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  k0/central_processing_unit_0/register_file_0/r_2_reg[6]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)       -0.045    15.108    k0/central_processing_unit_0/register_file_0/r_2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -15.121    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/central_processing_unit_0/program_counter_0/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.974ns  (logic 3.431ns (34.398%)  route 6.543ns (65.602%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.637     5.240    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.419     5.659 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          1.177     6.836    k0/system_0/state[2]
    SLICE_X11Y66         LUT5 (Prop_lut5_I1_O)        0.325     7.161 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.147     8.308    k0/program_memory/memory_reg_0_255_7_7/A0
    SLICE_X8Y67          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.446     8.754 r  k0/program_memory/memory_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.754    k0/program_memory/memory_reg_0_255_7_7/OA
    SLICE_X8Y67          MUXF7 (Prop_muxf7_I1_O)      0.214     8.968 r  k0/program_memory/memory_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.968    k0/program_memory/memory_reg_0_255_7_7/O1
    SLICE_X8Y67          MUXF8 (Prop_muxf8_I1_O)      0.088     9.056 r  k0/program_memory/memory_reg_0_255_7_7/F8/O
                         net (fo=8, routed)           1.166    10.221    k0/central_processing_unit_0/register_file_0/data_rd[2]
    SLICE_X6Y76          MUXF7 (Prop_muxf7_S_O)       0.487    10.708 r  k0/central_processing_unit_0/register_file_0/memory_reg_0_255_3_3_i_1/O
                         net (fo=12, routed)          0.819    11.528    k0/central_processing_unit_0/register_file_0/r_3_reg[3]_1
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.297    11.825 f  k0/central_processing_unit_0/register_file_0/lt_carry_i_9/O
                         net (fo=3, routed)           0.432    12.257    k0/central_processing_unit_0/register_file_0/lt_carry_i_9_n_0
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.124    12.381 r  k0/central_processing_unit_0/register_file_0/lt_carry_i_7/O
                         net (fo=1, routed)           0.000    12.381    k0/central_processing_unit_0/arithmetic_logic_unit_0/S[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.931 r  k0/central_processing_unit_0/arithmetic_logic_unit_0/lt_carry/CO[3]
                         net (fo=16, routed)          1.349    14.280    k0/central_processing_unit_0/register_file_0/CO[0]
    SLICE_X11Y73         LUT5 (Prop_lut5_I0_O)        0.149    14.429 r  k0/central_processing_unit_0/register_file_0/pc[5]_i_4/O
                         net (fo=1, routed)           0.453    14.882    k0/central_processing_unit_0/register_file_0/pc[5]_i_4_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I4_O)        0.332    15.214 r  k0/central_processing_unit_0/register_file_0/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    15.214    k0/central_processing_unit_0/program_counter_0/D[4]
    SLICE_X9Y72          FDRE                                         r  k0/central_processing_unit_0/program_counter_0/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.510    14.933    k0/central_processing_unit_0/program_counter_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  k0/central_processing_unit_0/program_counter_0/pc_reg[5]/C
                         clock pessimism              0.277    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.031    15.205    k0/central_processing_unit_0/program_counter_0/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -15.214    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/central_processing_unit_0/program_counter_0/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 3.448ns (34.680%)  route 6.494ns (65.320%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.637     5.240    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.419     5.659 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          1.177     6.836    k0/system_0/state[2]
    SLICE_X11Y66         LUT5 (Prop_lut5_I1_O)        0.325     7.161 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.147     8.308    k0/program_memory/memory_reg_0_255_7_7/A0
    SLICE_X8Y67          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.446     8.754 r  k0/program_memory/memory_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.754    k0/program_memory/memory_reg_0_255_7_7/OA
    SLICE_X8Y67          MUXF7 (Prop_muxf7_I1_O)      0.214     8.968 r  k0/program_memory/memory_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.968    k0/program_memory/memory_reg_0_255_7_7/O1
    SLICE_X8Y67          MUXF8 (Prop_muxf8_I1_O)      0.088     9.056 r  k0/program_memory/memory_reg_0_255_7_7/F8/O
                         net (fo=8, routed)           1.166    10.221    k0/central_processing_unit_0/register_file_0/data_rd[2]
    SLICE_X6Y76          MUXF7 (Prop_muxf7_S_O)       0.487    10.708 r  k0/central_processing_unit_0/register_file_0/memory_reg_0_255_3_3_i_1/O
                         net (fo=12, routed)          0.819    11.528    k0/central_processing_unit_0/register_file_0/r_3_reg[3]_1
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.297    11.825 f  k0/central_processing_unit_0/register_file_0/lt_carry_i_9/O
                         net (fo=3, routed)           0.432    12.257    k0/central_processing_unit_0/register_file_0/lt_carry_i_9_n_0
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.124    12.381 r  k0/central_processing_unit_0/register_file_0/lt_carry_i_7/O
                         net (fo=1, routed)           0.000    12.381    k0/central_processing_unit_0/arithmetic_logic_unit_0/S[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.931 r  k0/central_processing_unit_0/arithmetic_logic_unit_0/lt_carry/CO[3]
                         net (fo=16, routed)          1.346    14.277    k0/central_processing_unit_0/register_file_0/CO[0]
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.150    14.427 r  k0/central_processing_unit_0/register_file_0/pc[3]_i_4/O
                         net (fo=1, routed)           0.407    14.834    k0/central_processing_unit_0/register_file_0/pc[3]_i_4_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I4_O)        0.348    15.182 r  k0/central_processing_unit_0/register_file_0/pc[3]_i_1/O
                         net (fo=1, routed)           0.000    15.182    k0/central_processing_unit_0/program_counter_0/D[2]
    SLICE_X11Y71         FDRE                                         r  k0/central_processing_unit_0/program_counter_0/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.515    14.938    k0/central_processing_unit_0/program_counter_0/clk_100mhz_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  k0/central_processing_unit_0/program_counter_0/pc_reg[3]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.032    15.193    k0/central_processing_unit_0/program_counter_0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -15.182    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/central_processing_unit_0/register_file_0/r_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.844ns  (logic 2.872ns (29.175%)  route 6.972ns (70.825%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.637     5.240    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.419     5.659 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          1.177     6.836    k0/system_0/state[2]
    SLICE_X11Y66         LUT5 (Prop_lut5_I1_O)        0.325     7.161 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.119     8.279    k0/program_memory/memory_reg_0_255_8_8/A0
    SLICE_X8Y65          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.477     8.757 r  k0/program_memory/memory_reg_0_255_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.757    k0/program_memory/memory_reg_0_255_8_8/OA
    SLICE_X8Y65          MUXF7 (Prop_muxf7_I1_O)      0.214     8.971 r  k0/program_memory/memory_reg_0_255_8_8/F7.A/O
                         net (fo=1, routed)           0.000     8.971    k0/program_memory/memory_reg_0_255_8_8/O1
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.088     9.059 r  k0/program_memory/memory_reg_0_255_8_8/F8/O
                         net (fo=18, routed)          1.091    10.149    k0/central_processing_unit_0/register_file_0/data_rd[3]
    SLICE_X4Y76          LUT5 (Prop_lut5_I3_O)        0.319    10.468 r  k0/central_processing_unit_0/register_file_0/memory_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.463    10.931    k0/central_processing_unit_0/register_file_0/memory_reg_0_255_0_0_i_28_n_0
    SLICE_X5Y74          LUT3 (Prop_lut3_I2_O)        0.124    11.055 r  k0/central_processing_unit_0/register_file_0/memory_reg_0_255_0_0_i_10/O
                         net (fo=47, routed)          1.260    12.315    k0/data_memory/memory_reg_0_255_6_6/A0
    SLICE_X6Y72          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    12.439 r  k0/data_memory/memory_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.439    k0/data_memory/memory_reg_0_255_6_6/OD
    SLICE_X6Y72          MUXF7 (Prop_muxf7_I0_O)      0.241    12.680 r  k0/data_memory/memory_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000    12.680    k0/data_memory/memory_reg_0_255_6_6/O0
    SLICE_X6Y72          MUXF8 (Prop_muxf8_I0_O)      0.098    12.778 r  k0/data_memory/memory_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.678    13.456    k0/program_memory/r_7_reg[7]_0[5]
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.319    13.775 r  k0/program_memory/r_1[6]_i_5/O
                         net (fo=1, routed)           0.653    14.428    k0/program_memory/r_1[6]_i_5_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.124    14.552 r  k0/program_memory/r_1[6]_i_1/O
                         net (fo=7, routed)           0.532    15.084    k0/central_processing_unit_0/register_file_0/r_7_reg[7]_1[6]
    SLICE_X8Y76          FDRE                                         r  k0/central_processing_unit_0/register_file_0/r_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.509    14.932    k0/central_processing_unit_0/register_file_0/clk_100mhz_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  k0/central_processing_unit_0/register_file_0/r_1_reg[6]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y76          FDRE (Setup_fdre_C_D)       -0.045    15.110    k0/central_processing_unit_0/register_file_0/r_1_reg[6]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -15.084    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/central_processing_unit_0/register_file_0/r_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.844ns  (logic 2.872ns (29.176%)  route 6.972ns (70.824%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.637     5.240    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.419     5.659 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          1.177     6.836    k0/system_0/state[2]
    SLICE_X11Y66         LUT5 (Prop_lut5_I1_O)        0.325     7.161 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.119     8.279    k0/program_memory/memory_reg_0_255_8_8/A0
    SLICE_X8Y65          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.477     8.757 r  k0/program_memory/memory_reg_0_255_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.757    k0/program_memory/memory_reg_0_255_8_8/OA
    SLICE_X8Y65          MUXF7 (Prop_muxf7_I1_O)      0.214     8.971 r  k0/program_memory/memory_reg_0_255_8_8/F7.A/O
                         net (fo=1, routed)           0.000     8.971    k0/program_memory/memory_reg_0_255_8_8/O1
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.088     9.059 r  k0/program_memory/memory_reg_0_255_8_8/F8/O
                         net (fo=18, routed)          1.091    10.149    k0/central_processing_unit_0/register_file_0/data_rd[3]
    SLICE_X4Y76          LUT5 (Prop_lut5_I3_O)        0.319    10.468 r  k0/central_processing_unit_0/register_file_0/memory_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.463    10.931    k0/central_processing_unit_0/register_file_0/memory_reg_0_255_0_0_i_28_n_0
    SLICE_X5Y74          LUT3 (Prop_lut3_I2_O)        0.124    11.055 r  k0/central_processing_unit_0/register_file_0/memory_reg_0_255_0_0_i_10/O
                         net (fo=47, routed)          1.260    12.315    k0/data_memory/memory_reg_0_255_6_6/A0
    SLICE_X6Y72          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    12.439 r  k0/data_memory/memory_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.439    k0/data_memory/memory_reg_0_255_6_6/OD
    SLICE_X6Y72          MUXF7 (Prop_muxf7_I0_O)      0.241    12.680 r  k0/data_memory/memory_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000    12.680    k0/data_memory/memory_reg_0_255_6_6/O0
    SLICE_X6Y72          MUXF8 (Prop_muxf8_I0_O)      0.098    12.778 r  k0/data_memory/memory_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.678    13.456    k0/program_memory/r_7_reg[7]_0[5]
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.319    13.775 r  k0/program_memory/r_1[6]_i_5/O
                         net (fo=1, routed)           0.653    14.428    k0/program_memory/r_1[6]_i_5_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I5_O)        0.124    14.552 r  k0/program_memory/r_1[6]_i_1/O
                         net (fo=7, routed)           0.532    15.084    k0/central_processing_unit_0/register_file_0/r_7_reg[7]_1[6]
    SLICE_X8Y77          FDRE                                         r  k0/central_processing_unit_0/register_file_0/r_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.510    14.933    k0/central_processing_unit_0/register_file_0/clk_100mhz_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  k0/central_processing_unit_0/register_file_0/r_3_reg[6]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X8Y77          FDRE (Setup_fdre_C_D)       -0.031    15.125    k0/central_processing_unit_0/register_file_0/r_3_reg[6]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -15.084    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/central_processing_unit_0/program_counter_0/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.933ns  (logic 3.448ns (34.713%)  route 6.485ns (65.287%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.637     5.240    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.419     5.659 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          1.177     6.836    k0/system_0/state[2]
    SLICE_X11Y66         LUT5 (Prop_lut5_I1_O)        0.325     7.161 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.147     8.308    k0/program_memory/memory_reg_0_255_7_7/A0
    SLICE_X8Y67          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.446     8.754 r  k0/program_memory/memory_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.754    k0/program_memory/memory_reg_0_255_7_7/OA
    SLICE_X8Y67          MUXF7 (Prop_muxf7_I1_O)      0.214     8.968 r  k0/program_memory/memory_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.968    k0/program_memory/memory_reg_0_255_7_7/O1
    SLICE_X8Y67          MUXF8 (Prop_muxf8_I1_O)      0.088     9.056 r  k0/program_memory/memory_reg_0_255_7_7/F8/O
                         net (fo=8, routed)           1.166    10.221    k0/central_processing_unit_0/register_file_0/data_rd[2]
    SLICE_X6Y76          MUXF7 (Prop_muxf7_S_O)       0.487    10.708 r  k0/central_processing_unit_0/register_file_0/memory_reg_0_255_3_3_i_1/O
                         net (fo=12, routed)          0.819    11.528    k0/central_processing_unit_0/register_file_0/r_3_reg[3]_1
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.297    11.825 f  k0/central_processing_unit_0/register_file_0/lt_carry_i_9/O
                         net (fo=3, routed)           0.432    12.257    k0/central_processing_unit_0/register_file_0/lt_carry_i_9_n_0
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.124    12.381 r  k0/central_processing_unit_0/register_file_0/lt_carry_i_7/O
                         net (fo=1, routed)           0.000    12.381    k0/central_processing_unit_0/arithmetic_logic_unit_0/S[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.931 r  k0/central_processing_unit_0/arithmetic_logic_unit_0/lt_carry/CO[3]
                         net (fo=16, routed)          1.243    14.174    k0/central_processing_unit_0/register_file_0/CO[0]
    SLICE_X8Y73          LUT5 (Prop_lut5_I0_O)        0.150    14.324 r  k0/central_processing_unit_0/register_file_0/pc[7]_i_9/O
                         net (fo=1, routed)           0.500    14.825    k0/central_processing_unit_0/register_file_0/pc[7]_i_9_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.348    15.173 r  k0/central_processing_unit_0/register_file_0/pc[7]_i_3/O
                         net (fo=1, routed)           0.000    15.173    k0/central_processing_unit_0/program_counter_0/D[6]
    SLICE_X8Y73          FDRE                                         r  k0/central_processing_unit_0/program_counter_0/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.509    14.932    k0/central_processing_unit_0/program_counter_0/clk_100mhz_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  k0/central_processing_unit_0/program_counter_0/pc_reg[7]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.077    15.250    k0/central_processing_unit_0/program_counter_0/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/central_processing_unit_0/program_counter_0/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 3.198ns (32.512%)  route 6.638ns (67.488%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.637     5.240    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.419     5.659 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          1.177     6.836    k0/system_0/state[2]
    SLICE_X11Y66         LUT5 (Prop_lut5_I1_O)        0.325     7.161 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.147     8.308    k0/program_memory/memory_reg_0_255_7_7/A0
    SLICE_X8Y67          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.446     8.754 r  k0/program_memory/memory_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.754    k0/program_memory/memory_reg_0_255_7_7/OA
    SLICE_X8Y67          MUXF7 (Prop_muxf7_I1_O)      0.214     8.968 r  k0/program_memory/memory_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.968    k0/program_memory/memory_reg_0_255_7_7/O1
    SLICE_X8Y67          MUXF8 (Prop_muxf8_I1_O)      0.088     9.056 r  k0/program_memory/memory_reg_0_255_7_7/F8/O
                         net (fo=8, routed)           1.166    10.221    k0/central_processing_unit_0/register_file_0/data_rd[2]
    SLICE_X6Y76          MUXF7 (Prop_muxf7_S_O)       0.487    10.708 r  k0/central_processing_unit_0/register_file_0/memory_reg_0_255_3_3_i_1/O
                         net (fo=12, routed)          0.819    11.528    k0/central_processing_unit_0/register_file_0/r_3_reg[3]_1
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.297    11.825 f  k0/central_processing_unit_0/register_file_0/lt_carry_i_9/O
                         net (fo=3, routed)           0.432    12.257    k0/central_processing_unit_0/register_file_0/lt_carry_i_9_n_0
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.124    12.381 r  k0/central_processing_unit_0/register_file_0/lt_carry_i_7/O
                         net (fo=1, routed)           0.000    12.381    k0/central_processing_unit_0/arithmetic_logic_unit_0/S[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.931 r  k0/central_processing_unit_0/arithmetic_logic_unit_0/lt_carry/CO[3]
                         net (fo=16, routed)          1.487    14.418    k0/central_processing_unit_0/program_counter_0/CO[0]
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.124    14.542 r  k0/central_processing_unit_0/program_counter_0/pc[1]_i_3/O
                         net (fo=1, routed)           0.410    14.952    k0/central_processing_unit_0/program_counter_0/data6[1]
    SLICE_X11Y70         LUT5 (Prop_lut5_I1_O)        0.124    15.076 r  k0/central_processing_unit_0/program_counter_0/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    15.076    k0/central_processing_unit_0/program_counter_0/pc[1]
    SLICE_X11Y70         FDRE                                         r  k0/central_processing_unit_0/program_counter_0/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.516    14.939    k0/central_processing_unit_0/program_counter_0/clk_100mhz_IBUF_BUFG
    SLICE_X11Y70         FDRE                                         r  k0/central_processing_unit_0/program_counter_0/pc_reg[1]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X11Y70         FDRE (Setup_fdre_C_D)        0.029    15.191    k0/central_processing_unit_0/program_counter_0/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -15.076    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/central_processing_unit_0/program_counter_0/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 3.432ns (34.926%)  route 6.394ns (65.074%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.637     5.240    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.419     5.659 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          1.177     6.836    k0/system_0/state[2]
    SLICE_X11Y66         LUT5 (Prop_lut5_I1_O)        0.325     7.161 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.147     8.308    k0/program_memory/memory_reg_0_255_7_7/A0
    SLICE_X8Y67          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.446     8.754 r  k0/program_memory/memory_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.754    k0/program_memory/memory_reg_0_255_7_7/OA
    SLICE_X8Y67          MUXF7 (Prop_muxf7_I1_O)      0.214     8.968 r  k0/program_memory/memory_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000     8.968    k0/program_memory/memory_reg_0_255_7_7/O1
    SLICE_X8Y67          MUXF8 (Prop_muxf8_I1_O)      0.088     9.056 r  k0/program_memory/memory_reg_0_255_7_7/F8/O
                         net (fo=8, routed)           1.166    10.221    k0/central_processing_unit_0/register_file_0/data_rd[2]
    SLICE_X6Y76          MUXF7 (Prop_muxf7_S_O)       0.487    10.708 r  k0/central_processing_unit_0/register_file_0/memory_reg_0_255_3_3_i_1/O
                         net (fo=12, routed)          0.819    11.528    k0/central_processing_unit_0/register_file_0/r_3_reg[3]_1
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.297    11.825 f  k0/central_processing_unit_0/register_file_0/lt_carry_i_9/O
                         net (fo=3, routed)           0.432    12.257    k0/central_processing_unit_0/register_file_0/lt_carry_i_9_n_0
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.124    12.381 r  k0/central_processing_unit_0/register_file_0/lt_carry_i_7/O
                         net (fo=1, routed)           0.000    12.381    k0/central_processing_unit_0/arithmetic_logic_unit_0/S[1]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.931 r  k0/central_processing_unit_0/arithmetic_logic_unit_0/lt_carry/CO[3]
                         net (fo=16, routed)          1.225    14.156    k0/central_processing_unit_0/register_file_0/CO[0]
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.150    14.306 r  k0/central_processing_unit_0/register_file_0/pc[0]_i_4/O
                         net (fo=1, routed)           0.428    14.734    k0/central_processing_unit_0/register_file_0/pc[0]_i_4_n_0
    SLICE_X11Y72         LUT5 (Prop_lut5_I4_O)        0.332    15.066 r  k0/central_processing_unit_0/register_file_0/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    15.066    k0/central_processing_unit_0/program_counter_0/D[0]
    SLICE_X11Y72         FDRE                                         r  k0/central_processing_unit_0/program_counter_0/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.513    14.936    k0/central_processing_unit_0/program_counter_0/clk_100mhz_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  k0/central_processing_unit_0/program_counter_0/pc_reg[0]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.032    15.191    k0/central_processing_unit_0/program_counter_0/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -15.066    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/central_processing_unit_0/register_file_0/r_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.741ns  (logic 2.781ns (28.552%)  route 6.960ns (71.448%))
  Logic Levels:           10  (LUT5=2 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.637     5.240    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  k0/system_0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.419     5.659 r  k0/system_0/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          1.177     6.836    k0/system_0/state[2]
    SLICE_X11Y66         LUT5 (Prop_lut5_I1_O)        0.325     7.161 r  k0/system_0/memory_reg_0_255_0_0_i_9/O
                         net (fo=64, routed)          1.139     8.300    k0/program_memory/memory_reg_0_255_6_6/A0
    SLICE_X10Y68         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.501     8.801 r  k0/program_memory/memory_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.801    k0/program_memory/memory_reg_0_255_6_6/OA
    SLICE_X10Y68         MUXF7 (Prop_muxf7_I1_O)      0.214     9.015 r  k0/program_memory/memory_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     9.015    k0/program_memory/memory_reg_0_255_6_6/O1
    SLICE_X10Y68         MUXF8 (Prop_muxf8_I1_O)      0.088     9.103 r  k0/program_memory/memory_reg_0_255_6_6/F8/O
                         net (fo=20, routed)          0.918    10.021    k0/central_processing_unit_0/register_file_0/data_rd[1]
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.319    10.340 f  k0/central_processing_unit_0/register_file_0/memory_reg_0_255_4_4_i_3/O
                         net (fo=1, routed)           0.000    10.340    k0/central_processing_unit_0/register_file_0/memory_reg_0_255_4_4_i_3_n_0
    SLICE_X7Y72          MUXF7 (Prop_muxf7_I1_O)      0.245    10.585 f  k0/central_processing_unit_0/register_file_0/memory_reg_0_255_4_4_i_1/O
                         net (fo=14, routed)          1.096    11.682    k0/central_processing_unit_0/register_file_0/r_3_reg[4]_1
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.298    11.980 r  k0/central_processing_unit_0/register_file_0/r_1[7]_i_13/O
                         net (fo=16, routed)          1.008    12.988    k0/central_processing_unit_0/register_file_0/r_1[7]_i_13_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I0_O)        0.124    13.112 r  k0/central_processing_unit_0/register_file_0/r_1[1]_i_7/O
                         net (fo=1, routed)           0.430    13.541    k0/central_processing_unit_0/register_file_0/r_1[1]_i_7_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.124    13.665 r  k0/central_processing_unit_0/register_file_0/r_1[1]_i_4/O
                         net (fo=1, routed)           0.569    14.235    k0/program_memory/r_7_reg[1]
    SLICE_X7Y77          LUT6 (Prop_lut6_I3_O)        0.124    14.359 r  k0/program_memory/r_1[1]_i_1/O
                         net (fo=7, routed)           0.622    14.981    k0/central_processing_unit_0/register_file_0/r_7_reg[7]_1[1]
    SLICE_X8Y75          FDRE                                         r  k0/central_processing_unit_0/register_file_0/r_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.507    14.930    k0/central_processing_unit_0/register_file_0/clk_100mhz_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  k0/central_processing_unit_0/register_file_0/r_2_reg[1]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)       -0.031    15.122    k0/central_processing_unit_0/register_file_0/r_2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -14.981    
  -------------------------------------------------------------------
                         slack                                  0.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.639%)  route 0.244ns (63.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.569     1.488    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X11Y67         FDRE                                         r  k0/system_0/rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  k0/system_0/rom_addr_reg[0]/Q
                         net (fo=12, routed)          0.244     1.873    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y26         RAMB18E1                                     r  k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.879     2.044    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.565    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.748    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.017%)  route 0.262ns (64.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.569     1.488    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X11Y67         FDRE                                         r  k0/system_0/rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  k0/system_0/rom_addr_reg[0]/Q
                         net (fo=12, routed)          0.262     1.891    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y26         RAMB18E1                                     r  k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.881     2.046    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.567    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.750    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.001%)  route 0.240ns (62.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.571     1.490    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  k0/system_0/rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  k0/system_0/rom_addr_reg[7]/Q
                         net (fo=5, routed)           0.240     1.871    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y26         RAMB18E1                                     r  k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.881     2.046    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.729    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.850%)  route 0.242ns (63.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.571     1.490    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  k0/system_0/rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  k0/system_0/rom_addr_reg[7]/Q
                         net (fo=5, routed)           0.242     1.873    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y26         RAMB18E1                                     r  k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.879     2.044    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.544    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.727    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/system_0/rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.463%)  route 0.149ns (44.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.571     1.490    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  k0/system_0/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  k0/system_0/rom_addr_reg[1]/Q
                         net (fo=11, routed)          0.149     1.781    k0/system_0/Q[1]
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.826 r  k0/system_0/rom_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.826    k0/system_0/p_0_in__0[5]
    SLICE_X10Y65         FDRE                                         r  k0/system_0/rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.840     2.005    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  k0/system_0/rom_addr_reg[5]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X10Y65         FDRE (Hold_fdre_C_D)         0.121     1.646    k0/system_0/rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.403%)  route 0.308ns (68.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.570     1.489    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  k0/system_0/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  k0/system_0/rom_addr_reg[2]/Q
                         net (fo=10, routed)          0.308     1.938    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y26         RAMB18E1                                     r  k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.881     2.046    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.729    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/system_0/rom_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.227ns (59.764%)  route 0.153ns (40.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.570     1.489    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  k0/system_0/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.128     1.617 r  k0/system_0/rom_addr_reg[3]/Q
                         net (fo=9, routed)           0.153     1.770    k0/system_0/Q[3]
    SLICE_X10Y65         LUT6 (Prop_lut6_I3_O)        0.099     1.869 r  k0/system_0/rom_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.869    k0/system_0/p_0_in__0[6]
    SLICE_X10Y65         FDRE                                         r  k0/system_0/rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.840     2.005    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  k0/system_0/rom_addr_reg[6]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X10Y65         FDRE (Hold_fdre_C_D)         0.121     1.646    k0/system_0/rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/system_0/rom_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.199%)  route 0.144ns (40.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.571     1.490    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  k0/system_0/rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  k0/system_0/rom_addr_reg[6]/Q
                         net (fo=6, routed)           0.144     1.798    k0/system_0/Q[6]
    SLICE_X9Y65          LUT3 (Prop_lut3_I1_O)        0.045     1.843 r  k0/system_0/rom_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.843    k0/system_0/p_0_in__0[7]
    SLICE_X9Y65          FDRE                                         r  k0/system_0/rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.840     2.005    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  k0/system_0/rom_addr_reg[7]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X9Y65          FDRE (Hold_fdre_C_D)         0.092     1.617    k0/system_0/rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.265%)  route 0.325ns (69.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.571     1.490    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  k0/system_0/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  k0/system_0/rom_addr_reg[1]/Q
                         net (fo=11, routed)          0.325     1.956    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y26         RAMB18E1                                     r  k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.879     2.044    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.544    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.727    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.484%)  route 0.326ns (66.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.571     1.490    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  k0/system_0/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  k0/system_0/rom_addr_reg[5]/Q
                         net (fo=7, routed)           0.326     1.980    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y26         RAMB18E1                                     r  k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.881     2.046    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.567    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.750    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y75    debouncer_0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y77    debouncer_0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y76    debouncer_0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y77    debouncer_0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y78    debouncer_0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y78    debouncer_0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y78    debouncer_0/count_reg[15]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y73     k0/data_memory/memory_reg_0_255_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y73     k0/data_memory/memory_reg_0_255_5_5/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y73     k0/data_memory/memory_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y73     k0/data_memory/memory_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y73     k0/data_memory/memory_reg_0_255_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y73     k0/data_memory/memory_reg_0_255_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y72     k0/data_memory/memory_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y72     k0/data_memory/memory_reg_0_255_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y72     k0/data_memory/memory_reg_0_255_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y72     k0/data_memory/memory_reg_0_255_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y66     k0/program_memory/memory_reg_0_255_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y66     k0/program_memory/memory_reg_0_255_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y67    k0/program_memory/memory_reg_0_255_9_9/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y67    k0/program_memory/memory_reg_0_255_9_9/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y65     k0/program_memory/memory_reg_0_255_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y65     k0/program_memory/memory_reg_0_255_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y65     k0/program_memory/memory_reg_0_255_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y65     k0/program_memory/memory_reg_0_255_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y66     k0/program_memory/memory_reg_0_255_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y66     k0/program_memory/memory_reg_0_255_4_4/RAMS64E_B/CLK



