// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module crc24a_crc24a_Pipeline_loop2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p,
        crc_V_address0,
        crc_V_ce0,
        crc_V_q0,
        crc_V_1_address0,
        crc_V_1_ce0,
        crc_V_1_q0,
        crc_V_2_address0,
        crc_V_2_ce0,
        crc_V_2_q0,
        crc_V_3_address0,
        crc_V_3_ce0,
        crc_V_3_q0,
        crc_V_4_address0,
        crc_V_4_ce0,
        crc_V_4_q0,
        crc_V_5_address0,
        crc_V_5_ce0,
        crc_V_5_q0,
        crc_V_6_address0,
        crc_V_6_ce0,
        crc_V_6_q0,
        crc_V_7_address0,
        crc_V_7_ce0,
        crc_V_7_q0,
        crc_V_8_address0,
        crc_V_8_ce0,
        crc_V_8_q0,
        crc_V_9_address0,
        crc_V_9_ce0,
        crc_V_9_q0,
        crc_V_10_address0,
        crc_V_10_ce0,
        crc_V_10_q0,
        crc_V_11_address0,
        crc_V_11_ce0,
        crc_V_11_q0,
        crc_V_12_address0,
        crc_V_12_ce0,
        crc_V_12_q0,
        crc_V_13_address0,
        crc_V_13_ce0,
        crc_V_13_q0,
        crc_V_14_address0,
        crc_V_14_ce0,
        crc_V_14_q0,
        crc_V_15_address0,
        crc_V_15_ce0,
        crc_V_15_q0,
        crc_V_16_address0,
        crc_V_16_ce0,
        crc_V_16_q0,
        crc_V_17_address0,
        crc_V_17_ce0,
        crc_V_17_q0,
        crc_V_18_address0,
        crc_V_18_ce0,
        crc_V_18_q0,
        crc_V_19_address0,
        crc_V_19_ce0,
        crc_V_19_q0,
        crc_V_20_address0,
        crc_V_20_ce0,
        crc_V_20_q0,
        crc_V_21_address0,
        crc_V_21_ce0,
        crc_V_21_q0,
        crc_V_22_address0,
        crc_V_22_ce0,
        crc_V_22_q0,
        crc_V_23_address0,
        crc_V_23_ce0,
        crc_V_23_q0,
        crc_V_24_address0,
        crc_V_24_ce0,
        crc_V_24_q0,
        temp_V_address0,
        temp_V_ce0,
        temp_V_we0,
        temp_V_d0,
        temp_V_1_address0,
        temp_V_1_ce0,
        temp_V_1_we0,
        temp_V_1_d0,
        temp_V_2_address0,
        temp_V_2_ce0,
        temp_V_2_we0,
        temp_V_2_d0,
        temp_V_3_address0,
        temp_V_3_ce0,
        temp_V_3_we0,
        temp_V_3_d0,
        temp_V_4_address0,
        temp_V_4_ce0,
        temp_V_4_we0,
        temp_V_4_d0,
        temp_V_5_address0,
        temp_V_5_ce0,
        temp_V_5_we0,
        temp_V_5_d0,
        temp_V_6_address0,
        temp_V_6_ce0,
        temp_V_6_we0,
        temp_V_6_d0,
        temp_V_7_address0,
        temp_V_7_ce0,
        temp_V_7_we0,
        temp_V_7_d0,
        temp_V_8_address0,
        temp_V_8_ce0,
        temp_V_8_we0,
        temp_V_8_d0,
        temp_V_9_address0,
        temp_V_9_ce0,
        temp_V_9_we0,
        temp_V_9_d0,
        temp_V_10_address0,
        temp_V_10_ce0,
        temp_V_10_we0,
        temp_V_10_d0,
        temp_V_11_address0,
        temp_V_11_ce0,
        temp_V_11_we0,
        temp_V_11_d0,
        temp_V_12_address0,
        temp_V_12_ce0,
        temp_V_12_we0,
        temp_V_12_d0,
        temp_V_13_address0,
        temp_V_13_ce0,
        temp_V_13_we0,
        temp_V_13_d0,
        temp_V_14_address0,
        temp_V_14_ce0,
        temp_V_14_we0,
        temp_V_14_d0,
        temp_V_15_address0,
        temp_V_15_ce0,
        temp_V_15_we0,
        temp_V_15_d0,
        temp_V_16_address0,
        temp_V_16_ce0,
        temp_V_16_we0,
        temp_V_16_d0,
        temp_V_17_address0,
        temp_V_17_ce0,
        temp_V_17_we0,
        temp_V_17_d0,
        temp_V_18_address0,
        temp_V_18_ce0,
        temp_V_18_we0,
        temp_V_18_d0,
        temp_V_19_address0,
        temp_V_19_ce0,
        temp_V_19_we0,
        temp_V_19_d0,
        temp_V_20_address0,
        temp_V_20_ce0,
        temp_V_20_we0,
        temp_V_20_d0,
        temp_V_21_address0,
        temp_V_21_ce0,
        temp_V_21_we0,
        temp_V_21_d0,
        temp_V_22_address0,
        temp_V_22_ce0,
        temp_V_22_we0,
        temp_V_22_d0,
        temp_V_23_address0,
        temp_V_23_ce0,
        temp_V_23_we0,
        temp_V_23_d0,
        temp_V_24_address0,
        temp_V_24_ce0,
        temp_V_24_we0,
        temp_V_24_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p;
output  [4:0] crc_V_address0;
output   crc_V_ce0;
input  [0:0] crc_V_q0;
output  [4:0] crc_V_1_address0;
output   crc_V_1_ce0;
input  [0:0] crc_V_1_q0;
output  [4:0] crc_V_2_address0;
output   crc_V_2_ce0;
input  [0:0] crc_V_2_q0;
output  [4:0] crc_V_3_address0;
output   crc_V_3_ce0;
input  [0:0] crc_V_3_q0;
output  [4:0] crc_V_4_address0;
output   crc_V_4_ce0;
input  [0:0] crc_V_4_q0;
output  [4:0] crc_V_5_address0;
output   crc_V_5_ce0;
input  [0:0] crc_V_5_q0;
output  [4:0] crc_V_6_address0;
output   crc_V_6_ce0;
input  [0:0] crc_V_6_q0;
output  [4:0] crc_V_7_address0;
output   crc_V_7_ce0;
input  [0:0] crc_V_7_q0;
output  [4:0] crc_V_8_address0;
output   crc_V_8_ce0;
input  [0:0] crc_V_8_q0;
output  [4:0] crc_V_9_address0;
output   crc_V_9_ce0;
input  [0:0] crc_V_9_q0;
output  [4:0] crc_V_10_address0;
output   crc_V_10_ce0;
input  [0:0] crc_V_10_q0;
output  [4:0] crc_V_11_address0;
output   crc_V_11_ce0;
input  [0:0] crc_V_11_q0;
output  [4:0] crc_V_12_address0;
output   crc_V_12_ce0;
input  [0:0] crc_V_12_q0;
output  [4:0] crc_V_13_address0;
output   crc_V_13_ce0;
input  [0:0] crc_V_13_q0;
output  [4:0] crc_V_14_address0;
output   crc_V_14_ce0;
input  [0:0] crc_V_14_q0;
output  [4:0] crc_V_15_address0;
output   crc_V_15_ce0;
input  [0:0] crc_V_15_q0;
output  [4:0] crc_V_16_address0;
output   crc_V_16_ce0;
input  [0:0] crc_V_16_q0;
output  [4:0] crc_V_17_address0;
output   crc_V_17_ce0;
input  [0:0] crc_V_17_q0;
output  [4:0] crc_V_18_address0;
output   crc_V_18_ce0;
input  [0:0] crc_V_18_q0;
output  [4:0] crc_V_19_address0;
output   crc_V_19_ce0;
input  [0:0] crc_V_19_q0;
output  [4:0] crc_V_20_address0;
output   crc_V_20_ce0;
input  [0:0] crc_V_20_q0;
output  [4:0] crc_V_21_address0;
output   crc_V_21_ce0;
input  [0:0] crc_V_21_q0;
output  [4:0] crc_V_22_address0;
output   crc_V_22_ce0;
input  [0:0] crc_V_22_q0;
output  [4:0] crc_V_23_address0;
output   crc_V_23_ce0;
input  [0:0] crc_V_23_q0;
output  [4:0] crc_V_24_address0;
output   crc_V_24_ce0;
input  [0:0] crc_V_24_q0;
output  [4:0] temp_V_address0;
output   temp_V_ce0;
output   temp_V_we0;
output  [0:0] temp_V_d0;
output  [4:0] temp_V_1_address0;
output   temp_V_1_ce0;
output   temp_V_1_we0;
output  [0:0] temp_V_1_d0;
output  [4:0] temp_V_2_address0;
output   temp_V_2_ce0;
output   temp_V_2_we0;
output  [0:0] temp_V_2_d0;
output  [4:0] temp_V_3_address0;
output   temp_V_3_ce0;
output   temp_V_3_we0;
output  [0:0] temp_V_3_d0;
output  [4:0] temp_V_4_address0;
output   temp_V_4_ce0;
output   temp_V_4_we0;
output  [0:0] temp_V_4_d0;
output  [4:0] temp_V_5_address0;
output   temp_V_5_ce0;
output   temp_V_5_we0;
output  [0:0] temp_V_5_d0;
output  [4:0] temp_V_6_address0;
output   temp_V_6_ce0;
output   temp_V_6_we0;
output  [0:0] temp_V_6_d0;
output  [4:0] temp_V_7_address0;
output   temp_V_7_ce0;
output   temp_V_7_we0;
output  [0:0] temp_V_7_d0;
output  [4:0] temp_V_8_address0;
output   temp_V_8_ce0;
output   temp_V_8_we0;
output  [0:0] temp_V_8_d0;
output  [4:0] temp_V_9_address0;
output   temp_V_9_ce0;
output   temp_V_9_we0;
output  [0:0] temp_V_9_d0;
output  [4:0] temp_V_10_address0;
output   temp_V_10_ce0;
output   temp_V_10_we0;
output  [0:0] temp_V_10_d0;
output  [4:0] temp_V_11_address0;
output   temp_V_11_ce0;
output   temp_V_11_we0;
output  [0:0] temp_V_11_d0;
output  [4:0] temp_V_12_address0;
output   temp_V_12_ce0;
output   temp_V_12_we0;
output  [0:0] temp_V_12_d0;
output  [4:0] temp_V_13_address0;
output   temp_V_13_ce0;
output   temp_V_13_we0;
output  [0:0] temp_V_13_d0;
output  [4:0] temp_V_14_address0;
output   temp_V_14_ce0;
output   temp_V_14_we0;
output  [0:0] temp_V_14_d0;
output  [4:0] temp_V_15_address0;
output   temp_V_15_ce0;
output   temp_V_15_we0;
output  [0:0] temp_V_15_d0;
output  [4:0] temp_V_16_address0;
output   temp_V_16_ce0;
output   temp_V_16_we0;
output  [0:0] temp_V_16_d0;
output  [4:0] temp_V_17_address0;
output   temp_V_17_ce0;
output   temp_V_17_we0;
output  [0:0] temp_V_17_d0;
output  [4:0] temp_V_18_address0;
output   temp_V_18_ce0;
output   temp_V_18_we0;
output  [0:0] temp_V_18_d0;
output  [4:0] temp_V_19_address0;
output   temp_V_19_ce0;
output   temp_V_19_we0;
output  [0:0] temp_V_19_d0;
output  [4:0] temp_V_20_address0;
output   temp_V_20_ce0;
output   temp_V_20_we0;
output  [0:0] temp_V_20_d0;
output  [4:0] temp_V_21_address0;
output   temp_V_21_ce0;
output   temp_V_21_we0;
output  [0:0] temp_V_21_d0;
output  [4:0] temp_V_22_address0;
output   temp_V_22_ce0;
output   temp_V_22_we0;
output  [0:0] temp_V_22_d0;
output  [4:0] temp_V_23_address0;
output   temp_V_23_ce0;
output   temp_V_23_we0;
output  [0:0] temp_V_23_d0;
output  [4:0] temp_V_24_address0;
output   temp_V_24_ce0;
output   temp_V_24_we0;
output  [0:0] temp_V_24_d0;

reg ap_idle;
reg crc_V_ce0;
reg crc_V_1_ce0;
reg crc_V_2_ce0;
reg crc_V_3_ce0;
reg crc_V_4_ce0;
reg crc_V_5_ce0;
reg crc_V_6_ce0;
reg crc_V_7_ce0;
reg crc_V_8_ce0;
reg crc_V_9_ce0;
reg crc_V_10_ce0;
reg crc_V_11_ce0;
reg crc_V_12_ce0;
reg crc_V_13_ce0;
reg crc_V_14_ce0;
reg crc_V_15_ce0;
reg crc_V_16_ce0;
reg crc_V_17_ce0;
reg crc_V_18_ce0;
reg crc_V_19_ce0;
reg crc_V_20_ce0;
reg crc_V_21_ce0;
reg crc_V_22_ce0;
reg crc_V_23_ce0;
reg crc_V_24_ce0;
reg temp_V_ce0;
reg temp_V_we0;
reg temp_V_1_ce0;
reg temp_V_1_we0;
reg temp_V_2_ce0;
reg temp_V_2_we0;
reg temp_V_3_ce0;
reg temp_V_3_we0;
reg temp_V_4_ce0;
reg temp_V_4_we0;
reg temp_V_5_ce0;
reg temp_V_5_we0;
reg temp_V_6_ce0;
reg temp_V_6_we0;
reg temp_V_7_ce0;
reg temp_V_7_we0;
reg temp_V_8_ce0;
reg temp_V_8_we0;
reg temp_V_9_ce0;
reg temp_V_9_we0;
reg temp_V_10_ce0;
reg temp_V_10_we0;
reg temp_V_11_ce0;
reg temp_V_11_we0;
reg temp_V_12_ce0;
reg temp_V_12_we0;
reg temp_V_13_ce0;
reg temp_V_13_we0;
reg temp_V_14_ce0;
reg temp_V_14_we0;
reg temp_V_15_ce0;
reg temp_V_15_we0;
reg temp_V_16_ce0;
reg temp_V_16_we0;
reg temp_V_17_ce0;
reg temp_V_17_we0;
reg temp_V_18_ce0;
reg temp_V_18_we0;
reg temp_V_19_ce0;
reg temp_V_19_we0;
reg temp_V_20_ce0;
reg temp_V_20_we0;
reg temp_V_21_ce0;
reg temp_V_21_we0;
reg temp_V_22_ce0;
reg temp_V_22_we0;
reg temp_V_23_ce0;
reg temp_V_23_we0;
reg temp_V_24_ce0;
reg temp_V_24_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln37_fu_879_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln39_fu_909_p1;
reg   [63:0] zext_ln39_reg_1086;
wire   [4:0] trunc_ln39_fu_938_p1;
reg   [4:0] trunc_ln39_reg_1240;
wire    ap_block_pp0_stage0;
reg   [30:0] phi_urem_fu_186;
wire   [30:0] select_ln37_fu_954_p3;
wire    ap_loop_init;
reg   [62:0] phi_mul_fu_190;
wire   [62:0] add_ln39_fu_893_p2;
reg   [30:0] i_fu_194;
wire   [30:0] add_ln37_fu_884_p2;
wire   [0:0] tmp_9_fu_977_p27;
wire   [31:0] i_cast_fu_875_p1;
wire   [26:0] tmp_fu_899_p4;
wire   [30:0] add_ln37_1_fu_942_p2;
wire   [0:0] icmp_ln37_1_fu_948_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

crc24a_mux_255_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 1 ),
    .din18_WIDTH( 1 ),
    .din19_WIDTH( 1 ),
    .din20_WIDTH( 1 ),
    .din21_WIDTH( 1 ),
    .din22_WIDTH( 1 ),
    .din23_WIDTH( 1 ),
    .din24_WIDTH( 1 ),
    .din25_WIDTH( 5 ),
    .dout_WIDTH( 1 ))
mux_255_1_1_1_U47(
    .din0(crc_V_q0),
    .din1(crc_V_1_q0),
    .din2(crc_V_2_q0),
    .din3(crc_V_3_q0),
    .din4(crc_V_4_q0),
    .din5(crc_V_5_q0),
    .din6(crc_V_6_q0),
    .din7(crc_V_7_q0),
    .din8(crc_V_8_q0),
    .din9(crc_V_9_q0),
    .din10(crc_V_10_q0),
    .din11(crc_V_11_q0),
    .din12(crc_V_12_q0),
    .din13(crc_V_13_q0),
    .din14(crc_V_14_q0),
    .din15(crc_V_15_q0),
    .din16(crc_V_16_q0),
    .din17(crc_V_17_q0),
    .din18(crc_V_18_q0),
    .din19(crc_V_19_q0),
    .din20(crc_V_20_q0),
    .din21(crc_V_21_q0),
    .din22(crc_V_22_q0),
    .din23(crc_V_23_q0),
    .din24(crc_V_24_q0),
    .din25(trunc_ln39_reg_1240),
    .dout(tmp_9_fu_977_p27)
);

crc24a_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_194 <= 31'd0;
        end else if (((icmp_ln37_fu_879_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_194 <= add_ln37_fu_884_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            phi_mul_fu_190 <= 63'd0;
        end else if (((icmp_ln37_fu_879_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            phi_mul_fu_190 <= add_ln39_fu_893_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            phi_urem_fu_186 <= 31'd0;
        end else if (((icmp_ln37_fu_879_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            phi_urem_fu_186 <= select_ln37_fu_954_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_fu_879_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln39_reg_1240 <= trunc_ln39_fu_938_p1;
        zext_ln39_reg_1086[26 : 0] <= zext_ln39_fu_909_p1[26 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln37_fu_879_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_10_ce0 = 1'b1;
    end else begin
        crc_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_11_ce0 = 1'b1;
    end else begin
        crc_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_12_ce0 = 1'b1;
    end else begin
        crc_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_13_ce0 = 1'b1;
    end else begin
        crc_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_14_ce0 = 1'b1;
    end else begin
        crc_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_15_ce0 = 1'b1;
    end else begin
        crc_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_16_ce0 = 1'b1;
    end else begin
        crc_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_17_ce0 = 1'b1;
    end else begin
        crc_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_18_ce0 = 1'b1;
    end else begin
        crc_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_19_ce0 = 1'b1;
    end else begin
        crc_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_1_ce0 = 1'b1;
    end else begin
        crc_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_20_ce0 = 1'b1;
    end else begin
        crc_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_21_ce0 = 1'b1;
    end else begin
        crc_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_22_ce0 = 1'b1;
    end else begin
        crc_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_23_ce0 = 1'b1;
    end else begin
        crc_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_24_ce0 = 1'b1;
    end else begin
        crc_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_2_ce0 = 1'b1;
    end else begin
        crc_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_3_ce0 = 1'b1;
    end else begin
        crc_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_4_ce0 = 1'b1;
    end else begin
        crc_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_5_ce0 = 1'b1;
    end else begin
        crc_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_6_ce0 = 1'b1;
    end else begin
        crc_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_7_ce0 = 1'b1;
    end else begin
        crc_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_8_ce0 = 1'b1;
    end else begin
        crc_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_9_ce0 = 1'b1;
    end else begin
        crc_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        crc_V_ce0 = 1'b1;
    end else begin
        crc_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_10_ce0 = 1'b1;
    end else begin
        temp_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_10_we0 = 1'b1;
    end else begin
        temp_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_11_ce0 = 1'b1;
    end else begin
        temp_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_11_we0 = 1'b1;
    end else begin
        temp_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_12_ce0 = 1'b1;
    end else begin
        temp_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_12_we0 = 1'b1;
    end else begin
        temp_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_13_ce0 = 1'b1;
    end else begin
        temp_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_13_we0 = 1'b1;
    end else begin
        temp_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_14_ce0 = 1'b1;
    end else begin
        temp_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_14_we0 = 1'b1;
    end else begin
        temp_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_15_ce0 = 1'b1;
    end else begin
        temp_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_15_we0 = 1'b1;
    end else begin
        temp_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_16_ce0 = 1'b1;
    end else begin
        temp_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_16_we0 = 1'b1;
    end else begin
        temp_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_17_ce0 = 1'b1;
    end else begin
        temp_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_17_we0 = 1'b1;
    end else begin
        temp_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_18_ce0 = 1'b1;
    end else begin
        temp_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_18_we0 = 1'b1;
    end else begin
        temp_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_19_ce0 = 1'b1;
    end else begin
        temp_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_19_we0 = 1'b1;
    end else begin
        temp_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_1_ce0 = 1'b1;
    end else begin
        temp_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_1_we0 = 1'b1;
    end else begin
        temp_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_20_ce0 = 1'b1;
    end else begin
        temp_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_20_we0 = 1'b1;
    end else begin
        temp_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_21_ce0 = 1'b1;
    end else begin
        temp_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_21_we0 = 1'b1;
    end else begin
        temp_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_22_ce0 = 1'b1;
    end else begin
        temp_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_22_we0 = 1'b1;
    end else begin
        temp_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_23_ce0 = 1'b1;
    end else begin
        temp_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_23_we0 = 1'b1;
    end else begin
        temp_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_24_ce0 = 1'b1;
    end else begin
        temp_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((trunc_ln39_reg_1240 == 5'd24) | ((trunc_ln39_reg_1240 == 5'd25) | ((trunc_ln39_reg_1240 == 5'd26) | ((trunc_ln39_reg_1240 == 5'd27) | ((trunc_ln39_reg_1240 == 5'd28) | ((trunc_ln39_reg_1240 == 5'd29) | ((trunc_ln39_reg_1240 == 5'd30) | (trunc_ln39_reg_1240 == 5'd31)))))))))) begin
        temp_V_24_we0 = 1'b1;
    end else begin
        temp_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_2_ce0 = 1'b1;
    end else begin
        temp_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_2_we0 = 1'b1;
    end else begin
        temp_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_3_ce0 = 1'b1;
    end else begin
        temp_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_3_we0 = 1'b1;
    end else begin
        temp_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_4_ce0 = 1'b1;
    end else begin
        temp_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_4_we0 = 1'b1;
    end else begin
        temp_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_5_ce0 = 1'b1;
    end else begin
        temp_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_5_we0 = 1'b1;
    end else begin
        temp_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_6_ce0 = 1'b1;
    end else begin
        temp_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_6_we0 = 1'b1;
    end else begin
        temp_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_7_ce0 = 1'b1;
    end else begin
        temp_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_7_we0 = 1'b1;
    end else begin
        temp_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_8_ce0 = 1'b1;
    end else begin
        temp_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_8_we0 = 1'b1;
    end else begin
        temp_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_9_ce0 = 1'b1;
    end else begin
        temp_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_9_we0 = 1'b1;
    end else begin
        temp_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_ce0 = 1'b1;
    end else begin
        temp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_1240 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        temp_V_we0 = 1'b1;
    end else begin
        temp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln37_1_fu_942_p2 = (phi_urem_fu_186 + 31'd1);

assign add_ln37_fu_884_p2 = (i_fu_194 + 31'd1);

assign add_ln39_fu_893_p2 = (phi_mul_fu_190 + 63'd2748779070);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign crc_V_10_address0 = zext_ln39_fu_909_p1;

assign crc_V_11_address0 = zext_ln39_fu_909_p1;

assign crc_V_12_address0 = zext_ln39_fu_909_p1;

assign crc_V_13_address0 = zext_ln39_fu_909_p1;

assign crc_V_14_address0 = zext_ln39_fu_909_p1;

assign crc_V_15_address0 = zext_ln39_fu_909_p1;

assign crc_V_16_address0 = zext_ln39_fu_909_p1;

assign crc_V_17_address0 = zext_ln39_fu_909_p1;

assign crc_V_18_address0 = zext_ln39_fu_909_p1;

assign crc_V_19_address0 = zext_ln39_fu_909_p1;

assign crc_V_1_address0 = zext_ln39_fu_909_p1;

assign crc_V_20_address0 = zext_ln39_fu_909_p1;

assign crc_V_21_address0 = zext_ln39_fu_909_p1;

assign crc_V_22_address0 = zext_ln39_fu_909_p1;

assign crc_V_23_address0 = zext_ln39_fu_909_p1;

assign crc_V_24_address0 = zext_ln39_fu_909_p1;

assign crc_V_2_address0 = zext_ln39_fu_909_p1;

assign crc_V_3_address0 = zext_ln39_fu_909_p1;

assign crc_V_4_address0 = zext_ln39_fu_909_p1;

assign crc_V_5_address0 = zext_ln39_fu_909_p1;

assign crc_V_6_address0 = zext_ln39_fu_909_p1;

assign crc_V_7_address0 = zext_ln39_fu_909_p1;

assign crc_V_8_address0 = zext_ln39_fu_909_p1;

assign crc_V_9_address0 = zext_ln39_fu_909_p1;

assign crc_V_address0 = zext_ln39_fu_909_p1;

assign i_cast_fu_875_p1 = i_fu_194;

assign icmp_ln37_1_fu_948_p2 = ((add_ln37_1_fu_942_p2 < 31'd25) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_879_p2 = (($signed(i_cast_fu_875_p1) < $signed(p)) ? 1'b1 : 1'b0);

assign select_ln37_fu_954_p3 = ((icmp_ln37_1_fu_948_p2[0:0] == 1'b1) ? add_ln37_1_fu_942_p2 : 31'd0);

assign temp_V_10_address0 = zext_ln39_reg_1086;

assign temp_V_10_d0 = tmp_9_fu_977_p27;

assign temp_V_11_address0 = zext_ln39_reg_1086;

assign temp_V_11_d0 = tmp_9_fu_977_p27;

assign temp_V_12_address0 = zext_ln39_reg_1086;

assign temp_V_12_d0 = tmp_9_fu_977_p27;

assign temp_V_13_address0 = zext_ln39_reg_1086;

assign temp_V_13_d0 = tmp_9_fu_977_p27;

assign temp_V_14_address0 = zext_ln39_reg_1086;

assign temp_V_14_d0 = tmp_9_fu_977_p27;

assign temp_V_15_address0 = zext_ln39_reg_1086;

assign temp_V_15_d0 = tmp_9_fu_977_p27;

assign temp_V_16_address0 = zext_ln39_reg_1086;

assign temp_V_16_d0 = tmp_9_fu_977_p27;

assign temp_V_17_address0 = zext_ln39_reg_1086;

assign temp_V_17_d0 = tmp_9_fu_977_p27;

assign temp_V_18_address0 = zext_ln39_reg_1086;

assign temp_V_18_d0 = tmp_9_fu_977_p27;

assign temp_V_19_address0 = zext_ln39_reg_1086;

assign temp_V_19_d0 = tmp_9_fu_977_p27;

assign temp_V_1_address0 = zext_ln39_reg_1086;

assign temp_V_1_d0 = tmp_9_fu_977_p27;

assign temp_V_20_address0 = zext_ln39_reg_1086;

assign temp_V_20_d0 = tmp_9_fu_977_p27;

assign temp_V_21_address0 = zext_ln39_reg_1086;

assign temp_V_21_d0 = tmp_9_fu_977_p27;

assign temp_V_22_address0 = zext_ln39_reg_1086;

assign temp_V_22_d0 = tmp_9_fu_977_p27;

assign temp_V_23_address0 = zext_ln39_reg_1086;

assign temp_V_23_d0 = tmp_9_fu_977_p27;

assign temp_V_24_address0 = zext_ln39_reg_1086;

assign temp_V_24_d0 = tmp_9_fu_977_p27;

assign temp_V_2_address0 = zext_ln39_reg_1086;

assign temp_V_2_d0 = tmp_9_fu_977_p27;

assign temp_V_3_address0 = zext_ln39_reg_1086;

assign temp_V_3_d0 = tmp_9_fu_977_p27;

assign temp_V_4_address0 = zext_ln39_reg_1086;

assign temp_V_4_d0 = tmp_9_fu_977_p27;

assign temp_V_5_address0 = zext_ln39_reg_1086;

assign temp_V_5_d0 = tmp_9_fu_977_p27;

assign temp_V_6_address0 = zext_ln39_reg_1086;

assign temp_V_6_d0 = tmp_9_fu_977_p27;

assign temp_V_7_address0 = zext_ln39_reg_1086;

assign temp_V_7_d0 = tmp_9_fu_977_p27;

assign temp_V_8_address0 = zext_ln39_reg_1086;

assign temp_V_8_d0 = tmp_9_fu_977_p27;

assign temp_V_9_address0 = zext_ln39_reg_1086;

assign temp_V_9_d0 = tmp_9_fu_977_p27;

assign temp_V_address0 = zext_ln39_reg_1086;

assign temp_V_d0 = tmp_9_fu_977_p27;

assign tmp_fu_899_p4 = {{phi_mul_fu_190[62:36]}};

assign trunc_ln39_fu_938_p1 = phi_urem_fu_186[4:0];

assign zext_ln39_fu_909_p1 = tmp_fu_899_p4;

always @ (posedge ap_clk) begin
    zext_ln39_reg_1086[63:27] <= 37'b0000000000000000000000000000000000000;
end

endmodule //crc24a_crc24a_Pipeline_loop2
