<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >inst|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|theSDF_HLS_component_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|theSDF_HLS_component_B1_start_x</TD>
<TD >11</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1|theiowr</TD>
<TD >73</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|theSDF_HLS_component_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0|thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0|thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0|thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2|theiowr</TD>
<TD >73</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3|theiowr</TD>
<TD >73</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region|thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|thebb_SDF_HLS_component_B0_runOnce_stall_region</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|theSDF_HLS_component_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce|theSDF_HLS_component_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B0_runOnce</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2|thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2|thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1</TD>
<TD >23</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >20</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1|theiord</TD>
<TD >42</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >5</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2|theiowr_nb</TD>
<TD >73</TD>
<TD >4</TD>
<TD >63</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region|theSDF_HLS_component_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|thebb_SDF_HLS_component_B1_start_stall_region</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|theSDF_HLS_component_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start|theSDF_HLS_component_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thebb_SDF_HLS_component_B1_start</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function|thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theSDF_HLS_component_function</TD>
<TD >137</TD>
<TD >0</TD>
<TD >129</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|theihc_1_B1_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|theihc_1_B1_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|theiord</TD>
<TD >42</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >5</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|theihc_1_B0_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_11</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|thebb_ihc_1_B0_stall_region</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|theihc_1_B0_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0|theihc_1_B0_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_12_ihc_14|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_12_ihc_14|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >40</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >40</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_12_ihc_14|theiord</TD>
<TD >73</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >36</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_12_ihc_14|thereg_rsrvd_fix</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_12_ihc_14</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_15_ihc_110|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_15_ihc_110|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_15_ihc_110|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_15_ihc_110|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >40</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >40</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_15_ihc_110|theiord</TD>
<TD >73</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >36</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_15_ihc_110|thereg_rsrvd_fix</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_15_ihc_110</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_14_ihc_18|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_14_ihc_18|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >40</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >40</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_14_ihc_18|theiord</TD>
<TD >73</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >36</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_14_ihc_18|thereg_rsrvd_fix</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_14_ihc_18</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_13_ihc_16|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_13_ihc_16|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >40</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >40</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_13_ihc_16|theiord</TD>
<TD >73</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >36</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_13_ihc_16|thereg_rsrvd_fix</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iord_bl_s2_unnamed_ihc_13_ihc_16</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iowr_bl_s3_unnamed_ihc_16_ihc_112|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iowr_bl_s3_unnamed_ihc_16_ihc_112|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iowr_bl_s3_unnamed_ihc_16_ihc_112|theiowr</TD>
<TD >104</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >36</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_iowr_bl_s3_unnamed_ihc_16_ihc_112</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_12|thei_llvm_fpga_pipeline_keep_going_ihc_11|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_12|thei_llvm_fpga_pipeline_keep_going_ihc_11|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_12|thei_llvm_fpga_pipeline_keep_going_ihc_11</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_12|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_12</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13|thei_llvm_fpga_push_i1_notexitcond_ihc_11</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_13</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11</TD>
<TD >31</TD>
<TD >23</TD>
<TD >0</TD>
<TD >23</TD>
<TD >28</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region|theihc_1_B1_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|thebb_ihc_1_B1_stall_region</TD>
<TD >139</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|theihc_1_B1_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1|theihc_1_B1_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thebb_ihc_1_B1</TD>
<TD >141</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thearbiter_iord_s2</TD>
<TD >43</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|fifo|counter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|fifo|counter</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|fifo</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >6</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo</TD>
<TD >6</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function|thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_1_function</TD>
<TD >232</TD>
<TD >0</TD>
<TD >193</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|theihc_2_B1_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|theihc_2_B1_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|theiord</TD>
<TD >42</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >5</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|theihc_2_B0_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_21|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_21</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|thebb_ihc_2_B0_stall_region</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|theihc_2_B0_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0|theihc_2_B0_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_22_ihc_29|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_22_ihc_29|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_22_ihc_29|theiowr</TD>
<TD >104</TD>
<TD >2</TD>
<TD >63</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_22_ihc_29</TD>
<TD >39</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21</TD>
<TD >39</TD>
<TD >28</TD>
<TD >0</TD>
<TD >28</TD>
<TD >36</TD>
<TD >28</TD>
<TD >28</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22|thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22|thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21</TD>
<TD >39</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >67</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|i_unnamed_ihc_29_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_24_ihc_212|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_24_ihc_212|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_24_ihc_212|theiowr</TD>
<TD >104</TD>
<TD >2</TD>
<TD >63</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_unnamed_ihc_24_ihc_212</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_25_ihc_213|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_25_ihc_213|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_25_ihc_213|theiowr</TD>
<TD >104</TD>
<TD >2</TD>
<TD >63</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_25_ihc_213</TD>
<TD >39</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_23_ihc_210|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_23_ihc_210|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_23_ihc_210|theiowr</TD>
<TD >104</TD>
<TD >2</TD>
<TD >63</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_23_ihc_210</TD>
<TD >39</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iord_bl_s0_or_41_ihc_28|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iord_bl_s0_or_41_ihc_28|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iord_bl_s0_or_41_ihc_28|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iord_bl_s0_or_41_ihc_28|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >40</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >40</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iord_bl_s0_or_41_ihc_28|theiord</TD>
<TD >73</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iord_bl_s0_or_41_ihc_28</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thebubble_out_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thebubble_out_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_19_ihc_220|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_19_ihc_220|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_19_ihc_220|theiowr</TD>
<TD >104</TD>
<TD >2</TD>
<TD >63</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_19_ihc_220</TD>
<TD >39</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_27_ihc_219|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_27_ihc_219|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_27_ihc_219|theiowr</TD>
<TD >104</TD>
<TD >2</TD>
<TD >63</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_or_27_ihc_219</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24|thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24|thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24|thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thebubble_out_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thebubble_out_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_22|thei_llvm_fpga_pipeline_keep_going_ihc_21|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_22|thei_llvm_fpga_pipeline_keep_going_ihc_21|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_22|thei_llvm_fpga_pipeline_keep_going_ihc_21</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_22|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc_22</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23|thei_llvm_fpga_push_i1_notexitcond_ihc_21</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc_23</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|redist1_sync_together13_aunroll_x_in_i_valid_6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21</TD>
<TD >31</TD>
<TD >23</TD>
<TD >0</TD>
<TD >23</TD>
<TD >28</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|theihc_2_B1_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23|thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23|thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23|thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_or_34_ihc_216|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_or_34_ihc_216|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_or_34_ihc_216|theiowr</TD>
<TD >104</TD>
<TD >2</TD>
<TD >63</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s1_or_34_ihc_216</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_26_ihc_215|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_26_ihc_215|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_26_ihc_215|theiowr</TD>
<TD >104</TD>
<TD >2</TD>
<TD >63</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_26_ihc_215</TD>
<TD >39</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_27_ihc_217|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_27_ihc_217|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_27_ihc_217|theiowr</TD>
<TD >104</TD>
<TD >2</TD>
<TD >63</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region|thei_iowr_bl_s2_unnamed_ihc_27_ihc_217</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|thebb_ihc_2_B1_stall_region</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >304</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|theihc_2_B1_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1|theihc_2_B1_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thebb_ihc_2_B1</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >306</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thearbiter_iowr_s1</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thearbiter_iowr_s2</TD>
<TD >201</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|fifo|counter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|fifo|counter</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|fifo</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >6</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo</TD>
<TD >6</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function|thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_2_function</TD>
<TD >297</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.delay_write_interface_of_fifo</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|GEN_RAM_FIFO.full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst|theiord_bl_s0_fifo_inst_internal</TD>
<TD >40</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >34</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiord_bl_s0_fifo_inst</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.delay_write_interface_of_fifo</TD>
<TD >34</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|GEN_RAM_FIFO.full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst|theiowr_s2_fifo_inst_internal</TD>
<TD >40</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >34</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s2_fifo_inst</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|theihc_B1_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|theihc_B1_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|theiord</TD>
<TD >42</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >5</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_iord_bl_call_ihc_unnamed_ihc0_ihc2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|theihc_B0_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_ihc1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|thebb_ihc_B0_stall_region</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|theihc_B0_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0|theihc_B0_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc3_ihc6|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc3_ihc6|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >40</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >40</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc3_ihc6|theiord</TD>
<TD >73</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >36</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc3_ihc6|thereg_rsrvd_fix</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc3_ihc6</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc2|thei_llvm_fpga_pipeline_keep_going_ihc1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc2|thei_llvm_fpga_pipeline_keep_going_ihc1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc2|thei_llvm_fpga_pipeline_keep_going_ihc1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc2|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_ihc2</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3|thei_llvm_fpga_push_i1_notexitcond_ihc1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_ihc3</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1</TD>
<TD >31</TD>
<TD >23</TD>
<TD >0</TD>
<TD >23</TD>
<TD >28</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|theihc_B1_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5|thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5|thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5|thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s3_unnamed_ihc2_ihc3|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s3_unnamed_ihc2_ihc3|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s3_unnamed_ihc2_ihc3|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s3_unnamed_ihc2_ihc3|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >40</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >40</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s3_unnamed_ihc2_ihc3|theiord</TD>
<TD >73</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >36</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s3_unnamed_ihc2_ihc3</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc5_ihc10|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc5_ihc10|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc5_ihc10|theiowr</TD>
<TD >104</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >36</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc5_ihc10</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc4_ihc8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc4_ihc8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc4_ihc8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc4_ihc8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >40</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >40</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc4_ihc8|theiord</TD>
<TD >73</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >36</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc4_ihc8|thereg_rsrvd_fix</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iord_bl_s1_unnamed_ihc4_ihc8</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc6_ihc12|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc6_ihc12|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc6_ihc12|theiowr</TD>
<TD >104</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >36</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region|thei_iowr_bl_s4_unnamed_ihc6_ihc12</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|thebb_ihc_B1_stall_region</TD>
<TD >107</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|theihc_B1_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1|theihc_B1_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thebb_ihc_B1</TD>
<TD >109</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >79</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thearbiter_iord_s1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thearbiter_iowr_s4</TD>
<TD >69</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|fifo|counter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|fifo|counter</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|fifo</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >6</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo</TD>
<TD >6</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function|thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theihc_function</TD>
<TD >329</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.delay_write_interface_of_fifo</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|GEN_RAM_FIFO.full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst|theiowr_bl_s3_fifo_inst_internal</TD>
<TD >40</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >34</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_bl_s3_fifo_inst</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.delay_write_interface_of_fifo</TD>
<TD >34</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|GEN_RAM_FIFO.full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst|theiowr_s1_fifo_inst_internal</TD>
<TD >40</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >34</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s1_fifo_inst</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.delay_write_interface_of_fifo</TD>
<TD >34</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|GEN_RAM_FIFO.full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst|theiowr_s4_fifo_inst_internal</TD>
<TD >40</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >34</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal|theiowr_s4_fifo_inst</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst|SDF_HLS_component_internal</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0|sdf_hls_component_internal_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst|component_0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
