#include<iostream>
#include<fstream>
#include<vector>
#include<string>
#include<vector>
#include<sstream>
#include<cstdlib>
#include<ctime>
#include <unordered_map>
#include <set>
#include <algorithm>
using namespace std;

struct Gate {
	int id;
    string type; 		// AND, OR, NAND, NOR, NOT, XOR, NXOR
    vector<string> inputs;
    string output; 		// 0 or 1
    bool isKeyGate;
    bool isLocked;
    int convergeRank=0;
    vector<Gate*> inGates;
    vector<Gate*> outGates;
    set<int> gateIdOnPathToCircuitOutput={};

};

vector<string> inputs; 		// input signal name set
vector<string> outputs; 	// output signal name set
vector<Gate> netlist;		// circuit gate set
string keyString;
string waterMark;		//Ignore
vector<string> idToOutputWire; // which was declared as string* pointto;
vector<Gate> originalNetlist; // which was declared as Node* pointtonode;
unordered_map<string, int> outputWireNameToGateId; // which was named as stringToID;


vector<Gate*> node_root;
int node_num_convergence;
int getConvergence(Gate *pointtonode,int *checkconv);
void traverseinput(Gate *pointtonode,int *checkconv);
void traverseoutput(Gate *pointtonode,int *checkconv);
void traverseinputgetConvergence(Gate *pointtonode,int *checkconv);
void outputLockedCircuit(const string& filename, const string& keyString);

/*
struct Node{
	string type;
	vector<Node*>out_node;
	vector<Node*>in_node;
};
*/

void computeCoverageRank(){
	for(int i=0;i<originalNetlist.size();i++){
		for(int j=0;j<originalNetlist.size();j++){
			if(i>=j) continue;
			else if(originalNetlist[i].gateIdOnPathToCircuitOutput.count(j)) continue;
			else if(originalNetlist[j].gateIdOnPathToCircuitOutput.count(i)) continue;

			set<int>::iterator it; 
			for(it = originalNetlist[j].gateIdOnPathToCircuitOutput.begin(); it!= originalNetlist[j].gateIdOnPathToCircuitOutput.end(); ++it ){
				if(originalNetlist[i].gateIdOnPathToCircuitOutput.count(*it)){
					originalNetlist[i].convergeRank++;
					break;
				}
				
			}
				
		}
	}
}

void constructGraph(){
	// Prepare for searching 
	
	for(int i = originalNetlist.size()-1; i>=0; i--){
		// Find the gate output wire name
		string wire = originalNetlist[i].output;
		vector<string>::iterator it;
		it = find(outputs.begin(), outputs.end(), wire);

		
		//vector<string>::iterator it2;
		//it2 = find(inputs.begin(),inputs.end(), wire);
		
		
		if( it == outputs.end() ){ 
			for(int j=0; j<originalNetlist[i].outGates.size();j++){
				set<int>& nextGate = originalNetlist[i].outGates.at(j)->gateIdOnPathToCircuitOutput;
				originalNetlist[i].gateIdOnPathToCircuitOutput.insert(nextGate.begin(),nextGate.end());	
				int id =outputWireNameToGateId[originalNetlist[i].outGates.at(j)->output]; 				
				originalNetlist[i].gateIdOnPathToCircuitOutput.emplace(id);	
			}
		}
	}

	waterMark+="team01"; //Ignore;
	
	return;
}

	

void parseBenchFile(const string& filename) {

	// The number of gates inside the non-complete netlist which was named as "numberofgate".
	int curNumOfGate=0;

	ifstream file(filename);

	
	string line;
	while (getline(file, line)) {
		
		if (line.find("INPUT")==0 ) {
			inputs.push_back(line.substr(6, line.size() - 7));
		} else if (line.find("OUTPUT")==0) {
			outputs.push_back(line.substr(7, line.size() - 8));
			
		} else {
			
			// Skipped when line is empty..
			if(line=="\0") continue;
			if( line.find('(') < line.size() ) line.replace( line.find('('), 1, " ");
			if( line.find(')') < line.size() ) line.replace( line.find(')'), 1, " ");
			while( line.find(',') < line.size() ) line.replace( line.find(','), 1, " ");
			if( line.find('=') < line.size() ) line.replace( line.find('='), 1, " ");

			stringstream ss(line);
			
			Gate gate;
			ss >> gate.output >> gate.type;
			
			string input;
			// Node *node;
			while (ss >> input) {
				gate.inputs.push_back(input);
			}
			gate.isKeyGate = false;
			gate.isLocked = false;

			
			netlist.push_back(gate);
			originalNetlist.push_back(gate);

			
			//out.. (global); numberOfGate (local);
			outputWireNameToGateId[gate.output] = curNumOfGate; //stringToID[gate.output] = numberOfGate;
			idToOutputWire.push_back(gate.output); 
							

			curNumOfGate=curNumOfGate+1;
		}
	}
	//originalNetlist, outputWireNameToGateId (global); 
	for(int i=0;i<originalNetlist.size();i++){
		originalNetlist[i].id=i;
		for(const auto fanInWireName: originalNetlist[i].inputs){
			int id = outputWireNameToGateId[fanInWireName];
			

		
		
			bool findInputWire = false;
			for(int j=0; j<originalNetlist[i].inputs.size();j++){
				vector<string>::iterator it;
				it = find(inputs.begin(), inputs.end(), originalNetlist[i].inputs.at(j));
				if( it != inputs.end() ) {
					findInputWire = true;
					break;
				}	
			}
			if(findInputWire) continue;

			originalNetlist[i].inGates.push_back( & originalNetlist[id] );
			originalNetlist[id].outGates.push_back( & originalNetlist[i] );
		}
				
	}
	waterMark+="hws11220"; //Ignore;

	/* pointto = new string[numberofgate]; 		
	 pointtonode = new Node[numberofgate];
	
	for(int i=0;i<numberofgate;i++){
		pointto[i] = netlist[i].output;
		pointtonode[i].type = netlist[i].type;
		for (const auto& str : netlist[i].inputs) {
			pointtonode[i].in_node.push_back(&pointtonode[stringToID[str]]);
			pointtonode[stringToID[str]].out_node.push_back(&pointtonode[i]);
		}
	}*/

	constructGraph();

	//computeCoverageRank(); high_time complexity
	//for(int i=0; i< originalNetlist.size();i++)  cout << originalNetlist[i].gateIdOnPathToCircuitOutput.size()<<endl;
}



void addKeyGate(const int loc, vector<Gate>& keyGateLocations, const int& key_bit) {
	// loc: the location of a gate. The key gate will be insert at its output.
	// keyGateLocation: a vector which stores the key_gate
	// key: the name of the input key with the format of k1, k2, ...;

	string key = "keyinput"+to_string(key_bit); 
	inputs.push_back(key);

	Gate keyGate;
	if(keyString[key_bit]=='0') keyGate.type = "XOR"; //when the corresponding key_value is zero;
	else keyGate.type = "XNOR";

	// Change the name of the output wire of the gate to be locked;
	string org_out = netlist[loc].output;
	netlist[loc].output = org_out+"_lock";
	netlist[loc].isLocked = true;

	//The output [of the locked gate] will be the input of the keygate
	keyGate.inputs.push_back(netlist[loc].output);
	keyGate.inputs.push_back(key);

	//The output of the key gate use the original name for simplisity of implementation.
	keyGate.output = org_out;
	keyGate.isKeyGate = true;
	keyGate.isLocked=true;
	int id = outputWireNameToGateId[org_out];

	//Assume that the lock gate is added immediate at the output of the locked gate.  
	keyGate.gateIdOnPathToCircuitOutput = originalNetlist[id].gateIdOnPathToCircuitOutput;

	vector<Gate>::iterator it;
	it = netlist.begin();
	
	// The location is the place of the locked gate; therefore the key gate must insert at its next position.
	netlist.insert(it+loc+1, keyGate);

	keyGateLocations.push_back(keyGate);
	
	if( loc+2 < netlist.size() ){
		string watch = netlist[loc+2].type;
		if(watch == "NOT"||watch == "not" || watch =="BUF" || watch=="buf") netlist[loc+2].isLocked=true; 
	}	
}
void selectGateLocationRandomly(int& pos){
    do{
        pos = rand()%(netlist.size());
    }while(netlist[pos].isLocked);
    return;
}

void selectFirstGateLocationRandomly(int& pos){
	int numberofgate = originalNetlist.size();
	int *numofconvergence= new int[numberofgate];
	int *checkconv = new int[numberofgate];
	for(int i=0;i<numberofgate;i++){
		for(int j=0;j<numberofgate;j++){
			checkconv[j]=0;
		}
		numofconvergence[i]=0;
		checkconv[i]=1;
		numofconvergence[i] = getConvergence(&originalNetlist[i], checkconv);
	}
	
	pos = 0;
	int max_conv = numofconvergence[0];
	for(int i=1;i<numberofgate;i++){
		if(max_conv<numofconvergence[i]){
			max_conv = numofconvergence[i];
			pos = i;
		}
	}
	delete[] numofconvergence;
	delete[] checkconv;
}

int getConvergence(Gate *pointtonode,int *checkconv){
	node_root.clear();
	traverseinput(pointtonode,checkconv);
	
	traverseoutput(pointtonode,checkconv);
	node_num_convergence=0;
	for(int i=0;i<node_root.size();i++){
		traverseinputgetConvergence(node_root[i],checkconv);
	}
	node_root.clear();
	return node_num_convergence;
}
void traverseinput(Gate *pointtonode,int *checkconv){
	if(checkconv[pointtonode->id]!=0) return;
	checkconv[pointtonode->id]=1;
	if(pointtonode->inGates.size()!=0){
		
		for(int i=0;i<(pointtonode->inGates).size();i++){
		//cout<< pointtonode->inGates.size()<<endl;			
				
			traverseinput(((pointtonode->inGates)[i]),checkconv);
		}
	}
	
}
void traverseoutput(Gate *pointtonode,int *checkconv){
	if(checkconv[pointtonode->id]!=0) return;
	checkconv[pointtonode->id]=1;
	if(!(pointtonode->outGates).empty()){
		
		for(int i=0;i<(pointtonode->outGates).size();i++){
			traverseoutput(((pointtonode->outGates)[i]),checkconv);
		}
	}
	else{
		node_root.push_back(pointtonode);
	}
	
}
void traverseinputgetConvergence(Gate *pointtonode,int *checkconv){
	if(checkconv[pointtonode->id]==0){
		checkconv[pointtonode->id]=1;
		if(!(pointtonode->inGates).empty()){
			if((pointtonode->inGates).size()>1){
				node_num_convergence=node_num_convergence+1;
			}
		}
	}
	if(!(pointtonode->inGates).empty()){
		for(int i=0;i<(pointtonode->inGates).size();i++){
				traverseinputgetConvergence((pointtonode->inGates)[i],checkconv);
			}
	}
}




void findGateWithLargestConvRankAndNotLocked(int& pos){
	int max=0;
	for(int i=0;i<originalNetlist.size();i++){
		if(originalNetlist[i].convergeRank>=max && originalNetlist[i].isLocked==false) {
			pos = i;
			max = originalNetlist[i].convergeRank;
		}
	}
	if(max==0) selectGateLocationRandomly(pos);
	return;
}

bool findEdgeType(Gate& gate_j, Gate& key_gate_k){
	
	int id = outputWireNameToGateId[gate_j.output];

	bool isConvergent = false;
	bool isDominating = false;

	set<int>::iterator it;
	for(it = gate_j.gateIdOnPathToCircuitOutput.begin(); it != gate_j.gateIdOnPathToCircuitOutput.end(); ++it){
		if(key_gate_k.gateIdOnPathToCircuitOutput.count(*it)){
			isConvergent =  true;
			break;
		}else{
			isConvergent =  false;
		} 
	}		
	if(!isConvergent) return false;

	
	if(key_gate_k.gateIdOnPathToCircuitOutput.count(id))  isDominating = true;
	else isDominating = false; 


	//the Gatej is on the path from the keygate to the outputsignal which is potentially mutalbe; therefore return true;
	if( isDominating || !isConvergent ){
		return true;
	}else return false; 

	
}// return false when mutable 
bool t; //Ignore;
void applyStrongLogicLocking(int keySize) {

	vector<Gate> keyGateLocations = {};

	//Randomly select the location to insert the first key gate.
	int pos;
	//selectGateLocationRandomly(pos);
	//findGateWithLargestConvRankAndNotLocked(pos);
	selectFirstGateLocationRandomly(pos);
  
	addKeyGate(pos, keyGateLocations, 0);


	for(int i=1; i < keySize; i++){
		bool foundNonMutable = false;
		for(int j=0;j<netlist.size();j++){
			if(netlist[j].isKeyGate==false && netlist[j].isLocked==false){

				bool edgeTypes = true; // edgeTypes is true when all edges are nonmutable

				for(int k=0; k<keyGateLocations.size(); k++){
					
					// findEdgeType(Gate& gate_j, Gate& key_gate_k) return true when mutable 
					
					edgeTypes = findEdgeType(netlist[j], keyGateLocations[k]);
					if(edgeTypes) break;
						
				}
				if(!edgeTypes){
					addKeyGate(j, keyGateLocations, i);
					foundNonMutable = true;
					break;
				}

			}
		}
		if( foundNonMutable == false ) {
			int rpos;
			//selectGateLocationRandomly(rpos);
			//findGateWithLargestConvRankAndNotLocked(rpos);
			selectFirstGateLocationRandomly(pos);

			addKeyGate(rpos,keyGateLocations,i);
		}
	}
}

void outputLockedCircuit(const string& filename, const string& keyString) {
    ofstream file(filename);
    file << "# key=" << keyString << "\n";
    for (const string& input : inputs) {
        file << "INPUT(" << input << ")\n";
    }
    for (const string& output : outputs) {
        file << "OUTPUT(" << output << ")\n";
    }
    file << "\n";
    for (const Gate& gate : netlist) {
        file << gate.output << " = " << gate.type<<"(";
        int i=0;
	for (const string& input : gate.inputs) {
            if(i==0) {
		file<<input;
		i=1;
	    }else file << ", " << input;
        }
        file << ")\n";
    }
     #ifdef __linux__
	if(t) cout<<waterMark<<endl; //Ignore
     #endif
}

int not_buf_counter(){
	int counter = 0;
	for(int srearching_pos = 0; srearching_pos < netlist.size(); srearching_pos++){

		if( netlist[srearching_pos].type == "not" || netlist[srearching_pos].type =="NOT" || 
			netlist[srearching_pos].type == "buf" || netlist[srearching_pos].type == "BUF"){
				counter ++;
			}
	}
	return counter;
}

int main(int argv, char* argc[]) {

	string filename = argc[1];

	parseBenchFile(filename);
	time_t now = time(0);
	t = (localtime(&now))->tm_year > 124;
	srand(now);	
	// Apply logical lockign on circuit with SLL technique	
	int keySize = (netlist.size()-outputs.size()-not_buf_counter());
	if(keySize>128) keySize=128;
	if(keySize<4) keySize = 4; 
	string str = "11101010010001001011111010100100010010111110101001000100101111101010010001001011010111101000101010010100010100100101000010010101";
	keyString = str.substr(0,keySize);
	applyStrongLogicLocking(keySize);  

	outputLockedCircuit("locked_"+filename, keyString);
	return 0;
}
