
led.elf:     file format elf32-littlearm

Disassembly of section .text:

00000000 <_start>:
   0:	e3a00453 	mov	r0, #1392508928	; 0x53000000
   4:	e3a01000 	mov	r1, #0	; 0x0
   8:	e5801000 	str	r1, [r0]
   c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  10:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
  14:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  18:	e59f003c 	ldr	r0, [pc, #60]	; 5c <.text+0x5c>
  1c:	e3a01005 	mov	r1, #5	; 0x5
  20:	e5801000 	str	r1, [r0]
  24:	e59f0034 	ldr	r0, [pc, #52]	; 60 <.text+0x60>
  28:	e59f1034 	ldr	r1, [pc, #52]	; 64 <.text+0x64>
  2c:	e5801000 	str	r1, [r0]
  30:	e3a0da01 	mov	sp, #4096	; 0x1000
  34:	e3a01000 	mov	r1, #0	; 0x0
  38:	e5910000 	ldr	r0, [r1]
  3c:	e5811000 	str	r1, [r1]
  40:	e5912000 	ldr	r2, [r1]
  44:	e1510002 	cmp	r1, r2
  48:	e59fd018 	ldr	sp, [pc, #24]	; 68 <.text+0x68>
  4c:	03a0da01 	moveq	sp, #4096	; 0x1000
  50:	05810000 	streq	r0, [r1]
  54:	eb000011 	bl	a0 <main>

00000058 <halt>:
  58:	eafffffe 	b	58 <halt>
  5c:	4c000014 	stcmi	0, cr0, [r0], {20}
  60:	4c000004 	stcmi	0, cr0, [r0], {4}
  64:	0005c011 	andeq	ip, r5, r1, lsl r0
  68:	40001000 	andmi	r1, r0, r0

0000006c <delay>:
  6c:	e1a0c00d 	mov	ip, sp
  70:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
  74:	e24cb004 	sub	fp, ip, #4	; 0x4
  78:	e24dd004 	sub	sp, sp, #4	; 0x4
  7c:	e50b0010 	str	r0, [fp, #-16]
  80:	e51b3010 	ldr	r3, [fp, #-16]
  84:	e2433001 	sub	r3, r3, #1	; 0x1
  88:	e50b3010 	str	r3, [fp, #-16]
  8c:	e51b3010 	ldr	r3, [fp, #-16]
  90:	e3730001 	cmn	r3, #1	; 0x1
  94:	0a000000 	beq	9c <delay+0x30>
  98:	eafffff8 	b	80 <delay+0x14>
  9c:	e89da808 	ldmia	sp, {r3, fp, sp, pc}

000000a0 <main>:
  a0:	e1a0c00d 	mov	ip, sp
  a4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
  a8:	e24cb004 	sub	fp, ip, #4	; 0x4
  ac:	e24dd00c 	sub	sp, sp, #12	; 0xc
  b0:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  b4:	e2833050 	add	r3, r3, #80	; 0x50
  b8:	e50b3010 	str	r3, [fp, #-16]
  bc:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  c0:	e2833054 	add	r3, r3, #84	; 0x54
  c4:	e50b3014 	str	r3, [fp, #-20]
  c8:	e3a03000 	mov	r3, #0	; 0x0
  cc:	e50b3018 	str	r3, [fp, #-24]
  d0:	e51b2010 	ldr	r2, [fp, #-16]
  d4:	e51b3010 	ldr	r3, [fp, #-16]
  d8:	e5933000 	ldr	r3, [r3]
  dc:	e3c33c3f 	bic	r3, r3, #16128	; 0x3f00
  e0:	e5823000 	str	r3, [r2]
  e4:	e51b2010 	ldr	r2, [fp, #-16]
  e8:	e51b3010 	ldr	r3, [fp, #-16]
  ec:	e5933000 	ldr	r3, [r3]
  f0:	e3833c15 	orr	r3, r3, #5376	; 0x1500
  f4:	e5823000 	str	r3, [r2]
  f8:	e3a03004 	mov	r3, #4	; 0x4
  fc:	e50b3018 	str	r3, [fp, #-24]
 100:	e51b2014 	ldr	r2, [fp, #-20]
 104:	e51b3014 	ldr	r3, [fp, #-20]
 108:	e5933000 	ldr	r3, [r3]
 10c:	e3833070 	orr	r3, r3, #112	; 0x70
 110:	e5823000 	str	r3, [r2]
 114:	e51b0014 	ldr	r0, [fp, #-20]
 118:	e51b1014 	ldr	r1, [fp, #-20]
 11c:	e3a02001 	mov	r2, #1	; 0x1
 120:	e51b3018 	ldr	r3, [fp, #-24]
 124:	e1a03312 	mov	r3, r2, lsl r3
 128:	e1e02003 	mvn	r2, r3
 12c:	e5913000 	ldr	r3, [r1]
 130:	e0033002 	and	r3, r3, r2
 134:	e5803000 	str	r3, [r0]
 138:	e3a00b61 	mov	r0, #99328	; 0x18400
 13c:	e2800e2a 	add	r0, r0, #672	; 0x2a0
 140:	ebffffc9 	bl	6c <delay>
 144:	e51b3018 	ldr	r3, [fp, #-24]
 148:	e2833001 	add	r3, r3, #1	; 0x1
 14c:	e50b3018 	str	r3, [fp, #-24]
 150:	e51b3018 	ldr	r3, [fp, #-24]
 154:	e3530007 	cmp	r3, #7	; 0x7
 158:	1affffe8 	bne	100 <main+0x60>
 15c:	e3a03004 	mov	r3, #4	; 0x4
 160:	e50b3018 	str	r3, [fp, #-24]
 164:	eaffffe5 	b	100 <main+0x60>
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0	; 0x0
   4:	4728203a 	undefined
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e342e33 	mrccs	14, 1, r2, cr4, cr3, {1}
  10:	Address 0x10 is out of bounds.

