'Revision', 'Part', 'Chapter', 'Section', 'Type', 'Number', 'Sentence'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '1', 'If the LP-Serial port is operating at Baud Rate Class 1 or 2, supports DME training as specified in Section 5.11.2.1, >quote> Long run 10.3125 and 12.5 Gbaud training <quote> or Section 5.11.3.1, <quote> Long run 25.78125 Gbaud training <quote>, and its configuration allows it to use DME training, the port shall transmit the DME training sequence as specified in Section 5.11.2.1, <quote> Long run 10.3125 and 12.5 Gbaud training <quote> or Section 5.11.3.1, <quote> Long run 25.78125 Gbaud training <quote>, and execute the Baud Rate Class 3 long run training state machine as specified in Section 5.19.3.1, <quote> Long run Lane_Training State Machine <quote> until reaching the CW_TRAINING0 or TRAINED state.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '2', 'If the link partner is operating at Baud Rate Class 1 and has asserted link_initialized using IDLE1 or IDLE2 since the last port or device reste, and either does not support DME training, has disabled DME training, or has reached the TRAINED state, the port shall transmit the previously selected idle sequence and complete initialization as defined in Chapter 4, <quote> 8b/10b PCS and PMA layers <quote>.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '3', 'If the LP-Serial port is operating at Baud Rate Class 2, has asserted link_initialized using IDLE2 since the last port or device reset, and either does not support DME training, has disabled DME training, or has reached the TRAINED state, the port shall transmit IDLE2 and complete initialization as defined in Chapter 4, <quote> 8b/10b PCS and PMA layers <quote>.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '4', 'If the LP-Serial port is operating at Baud Rate Class 1 or 2, has not asserted link_initialized since the last port or device reset, supports IDLE3 at Baud Rate Class 1 and 2, is configured to allow IDLE3 use at Baud Rate Class 1 and 2, and either does not support DME training, has disabled DME training, or has reached the CW_TRAINING0 or TRAINED state, shall transmit IDLE3 as defined in Section 5.10, <quote> Idle Sequence <quote>.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '5', 'The LP-Serial port shall continue to execute the long run lane training state machine as specified in Section 5.19.3.1, <quote> Long run Lane_Training State Machine <quote> until reaching the TRAINED state if DME training was performed, or shall start to execute the short run training state machine as defined in Section 5.19.3.1, <quote> Short run Lane_Training state machine <quote> if long run lane training was not performed.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '6', 'The port shall determine the encoding (64b/67b or 8b/10b) being received from the connected port using a lane for which lane_sync is asserted, as defined in Section 4.12.4.2, <quote> Lane Synchronization State Machine <quote> and Section 5.19.5, <quote> Lane Synchronization State Machine <quote>.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '7', 'If the port determines that an 8b/10b encoded stream is being received from the connected port, and the port is oeprating at Baud Rate Class 1, the port shall follow the procedure defined in Section 4.7.5, <quote> Idle Sequence Selection <quote>.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.3 Ports Operating at 25.78125 Gbaud', 'REQUIREMENT', '1', 'Long run ports shall support both long run and short run electrical specifications and ling run training as specified in Section 5.11.3.1 and short run training as specified in Section 5.11.3.2'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.3 Ports Operating at 25.78125 Gbaud', 'OPTIONAL', '2', 'Short run ports may support short run training.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.3.1 Long run 25.78125 Gbaud training', 'REQUIREMENT', '1', 'Long run poers shall support adaptive equalizer training using the training frame structure, DME encoding of the control channel and the protocol specified in Clause 93.7.12.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.3.1 Long run 25.78125 Gbaud training', 'REQUIREMENT', '2', 'Implementations shall implement a timeout on 25G DME transmit emphasis requests.  '
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.3.1 Long run 25.78125 Gbaud training', 'REQUIREMENT', '3', ' The timeout on 25G DME transmit emphasis requests shall be controlled by Port n Link Timers Control CSRs Emphasis Command Timeout field.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.3.2 Short run 25.78125 Gbaud training', 'OPTIONAL', '1', 'Short run training for 25.78125 Gbaud links is optional.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.3.2 Short run 25.78125 Gbaud training', 'REQUIREMENT', '2', 'If short run training is implemented, it shall follow the same mechanisms and prtocols as specified in Section 5.11.2.2.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'REQUIREMENT', '1', 'An EFM processing element shall continue to detect idle sequence errors, control symbol errors, column padding errors, and packet errors as described in Section .613.2.2, <quote> Idle Sequence Errors <quote>, Section 6.13.2.3, <quote> Control Symbol Errors <quote>, and Section 6.13.2.4, <quote> Packet Errors>, with two exceptions.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'REQUIREMENT', '2', 'An EFM processing element shall obey the deadlock prevention rules found in Section 6.12, <quote> Deadlock Avoidance <quote>.'
