{"Source Block": ["hdl/projects/fmcomms7/zc706/system_top.v@408:462@HdlStmProcess", "        dac_ddata_3 <= 64'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_1, adc_enable_0})\n      2'b11: begin\n        adc_dsync <= 1'b1;\n        adc_dwr <= adc_valid_1 & adc_valid_0;\n        adc_ddata[127:112] <= adc_data_1[63:48];\n        adc_ddata[111: 96] <= adc_data_0[63:48];\n        adc_ddata[ 95: 80] <= adc_data_1[47:32];\n        adc_ddata[ 79: 64] <= adc_data_0[47:32];\n        adc_ddata[ 63: 48] <= adc_data_1[31:16];\n        adc_ddata[ 47: 32] <= adc_data_0[31:16];\n        adc_ddata[ 31: 16] <= adc_data_1[15: 0];\n        adc_ddata[ 15:  0] <= adc_data_0[15: 0];\n      end\n      2'b10: begin\n        adc_dsync <= 1'b1;\n        adc_dwr <= adc_valid_1 & ~adc_dwr;\n        adc_ddata[127:112] <= adc_data_1[63:48];\n        adc_ddata[111: 96] <= adc_data_1[47:32];\n        adc_ddata[ 95: 80] <= adc_data_1[31:16];\n        adc_ddata[ 79: 64] <= adc_data_1[15: 0];\n        adc_ddata[ 63: 48] <= adc_ddata[127:112];\n        adc_ddata[ 47: 32] <= adc_ddata[111: 96];\n        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];\n        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];\n      end\n      2'b01: begin\n        adc_dsync <= 1'b1;\n        adc_dwr <= adc_valid_0 & ~adc_dwr;\n        adc_ddata[127:112] <= adc_data_0[63:48];\n        adc_ddata[111: 96] <= adc_data_0[47:32];\n        adc_ddata[ 95: 80] <= adc_data_0[31:16];\n        adc_ddata[ 79: 64] <= adc_data_0[15: 0];\n        adc_ddata[ 63: 48] <= adc_ddata[127:112];\n        adc_ddata[ 47: 32] <= adc_ddata[111: 96];\n        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];\n        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];\n      end\n      default: begin\n        adc_dsync <= 1'b0;\n        adc_dwr <= 1'b0;\n        adc_ddata <= 128'd0;\n      end\n    endcase\n  end\n\n  // spi\n\n  assign spi_csn_adc = spi0_csn[2];\n  assign spi_csn_dac = spi0_csn[1];\n"], "Clone Blocks": [["hdl/projects/daq3/zc706/system_top.v@324:378", "        dac_ddata_1 <= 64'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_1, adc_enable_0})\n      2'b11: begin\n        adc_dsync <= 1'b1;\n        adc_dwr <= adc_valid_1 & adc_valid_0;\n        adc_ddata[127:112] <= adc_data_1[63:48];\n        adc_ddata[111: 96] <= adc_data_0[63:48];\n        adc_ddata[ 95: 80] <= adc_data_1[47:32];\n        adc_ddata[ 79: 64] <= adc_data_0[47:32];\n        adc_ddata[ 63: 48] <= adc_data_1[31:16];\n        adc_ddata[ 47: 32] <= adc_data_0[31:16];\n        adc_ddata[ 31: 16] <= adc_data_1[15: 0];\n        adc_ddata[ 15:  0] <= adc_data_0[15: 0];\n      end\n      2'b10: begin\n        adc_dsync <= 1'b1;\n        adc_dwr <= adc_valid_1 & ~adc_dwr;\n        adc_ddata[127:112] <= adc_data_1[63:48];\n        adc_ddata[111: 96] <= adc_data_1[47:32];\n        adc_ddata[ 95: 80] <= adc_data_1[31:16];\n        adc_ddata[ 79: 64] <= adc_data_1[15: 0];\n        adc_ddata[ 63: 48] <= adc_ddata[127:112];\n        adc_ddata[ 47: 32] <= adc_ddata[111: 96];\n        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];\n        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];\n      end\n      2'b01: begin\n        adc_dsync <= 1'b1;\n        adc_dwr <= adc_valid_0 & ~adc_dwr;\n        adc_ddata[127:112] <= adc_data_0[63:48];\n        adc_ddata[111: 96] <= adc_data_0[47:32];\n        adc_ddata[ 95: 80] <= adc_data_0[31:16];\n        adc_ddata[ 79: 64] <= adc_data_0[15: 0];\n        adc_ddata[ 63: 48] <= adc_ddata[127:112];\n        adc_ddata[ 47: 32] <= adc_ddata[111: 96];\n        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];\n        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];\n      end\n      default: begin\n        adc_dsync <= 1'b0;\n        adc_dwr <= 1'b0;\n        adc_ddata <= 128'd0;\n      end\n    endcase\n  end\n\n  // spi\n\n  assign spi_csn_adc = spi0_csn[2];\n  assign spi_csn_dac = spi0_csn[1];\n"]], "Diff Content": {"Delete": [[413, "  always @(posedge adc_clk) begin\n"], [414, "    case ({adc_enable_1, adc_enable_0})\n"], [415, "      2'b11: begin\n"], [416, "        adc_dsync <= 1'b1;\n"], [417, "        adc_dwr <= adc_valid_1 & adc_valid_0;\n"], [418, "        adc_ddata[127:112] <= adc_data_1[63:48];\n"], [419, "        adc_ddata[111: 96] <= adc_data_0[63:48];\n"], [420, "        adc_ddata[ 95: 80] <= adc_data_1[47:32];\n"], [421, "        adc_ddata[ 79: 64] <= adc_data_0[47:32];\n"], [422, "        adc_ddata[ 63: 48] <= adc_data_1[31:16];\n"], [423, "        adc_ddata[ 47: 32] <= adc_data_0[31:16];\n"], [424, "        adc_ddata[ 31: 16] <= adc_data_1[15: 0];\n"], [425, "        adc_ddata[ 15:  0] <= adc_data_0[15: 0];\n"], [426, "      end\n"], [427, "      2'b10: begin\n"], [428, "        adc_dsync <= 1'b1;\n"], [429, "        adc_dwr <= adc_valid_1 & ~adc_dwr;\n"], [430, "        adc_ddata[127:112] <= adc_data_1[63:48];\n"], [431, "        adc_ddata[111: 96] <= adc_data_1[47:32];\n"], [432, "        adc_ddata[ 95: 80] <= adc_data_1[31:16];\n"], [433, "        adc_ddata[ 79: 64] <= adc_data_1[15: 0];\n"], [434, "        adc_ddata[ 63: 48] <= adc_ddata[127:112];\n"], [435, "        adc_ddata[ 47: 32] <= adc_ddata[111: 96];\n"], [436, "        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];\n"], [437, "        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];\n"], [438, "      end\n"], [439, "      2'b01: begin\n"], [440, "        adc_dsync <= 1'b1;\n"], [441, "        adc_dwr <= adc_valid_0 & ~adc_dwr;\n"], [442, "        adc_ddata[127:112] <= adc_data_0[63:48];\n"], [443, "        adc_ddata[111: 96] <= adc_data_0[47:32];\n"], [444, "        adc_ddata[ 95: 80] <= adc_data_0[31:16];\n"], [445, "        adc_ddata[ 79: 64] <= adc_data_0[15: 0];\n"], [446, "        adc_ddata[ 63: 48] <= adc_ddata[127:112];\n"], [447, "        adc_ddata[ 47: 32] <= adc_ddata[111: 96];\n"], [448, "        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];\n"], [449, "        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];\n"], [450, "      end\n"], [451, "      default: begin\n"], [452, "        adc_dsync <= 1'b0;\n"], [453, "        adc_dwr <= 1'b0;\n"], [454, "        adc_ddata <= 128'd0;\n"], [455, "      end\n"], [456, "    endcase\n"], [457, "  end\n"]], "Add": []}}