Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to build
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "nettest.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "nettest"
Output Format                      : NGC
Target Device                      : xc4vlx25-10-ff668

---- Source Options
Top Module Name                    : nettest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : One-Hot
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : true

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : YES
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
Read Cores                         : YES
cross_clock_analysis               : YES
verilog2001                        : YES
safe_implementation                : Yes
Optimize Instantiated Primitives   : YES
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================

Setting FSM Encoding Algorithm to : ONE


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/jonas/soma/somabackplane/network/vhdl/ipchecksum.vhd" in Library work.
Entity <ipchecksum> compiled.
Entity <ipchecksum> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/boot/vhdl/byteio.vhd" in Library work.
Entity <byteio> compiled.
Entity <byteio> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/vhdl/somabackplane.vhd" in Library work.
Package <somabackplane> compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/network/vhdl/pingipwriter.vhd" in Library work.
Entity <pingipwriter> compiled.
Entity <pingipwriter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/network/vhdl/pingicmpwriter.vhd" in Library work.
Entity <pingicmpwriter> compiled.
Entity <pingicmpwriter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/vhdl/bootserialize.vhd" in Library work.
Entity <bootserialize> compiled.
Entity <bootserialize> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/boot/vhdl/mmcio.vhd" in Library work.
Entity <mmcio> compiled.
Entity <mmcio> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/network/vhdl/networkstack.vhd" in Library work.
Package <networkstack> compiled.
Package body <networkstack> compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/network/vhdl/inputcontrol.vhd" in Library work.
Entity <inputcontrol> compiled.
Entity <inputcontrol> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/network/vhdl/arpresponse.vhd" in Library work.
Entity <arpresponse> compiled.
Entity <arpresponse> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/network/vhdl/pingresponse.vhd" in Library work.
Entity <pingresponse> compiled.
Entity <pingresponse> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/vhdl/rxeventfifo.vhd" in Library work.
Entity <rxeventfifo> compiled.
Entity <rxeventfifo> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/vhdl/ether/ethercontrol.vhd" in Library work.
Entity <ethercontrol> compiled.
Entity <ethercontrol> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/vhdl/ether/nicserialio.vhd" in Library work.
Entity <nicserialio> compiled.
Entity <nicserialio> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/vhdl/bootcontrol.vhd" in Library work.
Entity <bootcontrol> compiled.
Entity <bootcontrol> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/vhdl/mmcfpgaboot.vhd" in Library work.
Entity <mmcfpgaboot> compiled.
Entity <mmcfpgaboot> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/vhdl/core/eventrouter.vhd" in Library work.
Entity <eventrouter> compiled.
Entity <eventrouter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/vhdl/timer.vhd" in Library work.
Entity <timer> compiled.
Entity <timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/vhdl/syscontrol.vhd" in Library work.
Entity <syscontrol> compiled.
Entity <syscontrol> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/vhdl/boot.vhd" in Library work.
Entity <boot> compiled.
Entity <boot> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/deviceio/vhdl/bootdeser.vhd" in Library work.
Entity <bootdeserialize> compiled.
Entity <bootdeserialize> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/jtag/vhdl/jtagesend.vhd" in Library work.
Entity <jtagesend> compiled.
Entity <jtagesend> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/jtag/vhdl/jtagereceive.vhd" in Library work.
Entity <jtagereceive> compiled.
Entity <jtagereceive> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/vhdl/ether/ether.vhd" in Library work.
Entity <ether> compiled.
Entity <ether> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/network/vhdl/network.vhd" in Library work.
Entity <network> compiled.
Entity <network> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/somabackplane/tests/nettest/vhdl/nettest.vhd" in Library work.
Entity <nettest> compiled.
Entity <nettest> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <nettest> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <eventrouter> in library <WORK> (architecture <Behavioral>).

Analyzing hierarchy for entity <timer> in library <WORK> (architecture <Behavioral>).

Analyzing hierarchy for entity <syscontrol> in library <WORK> (architecture <Behavioral>).

Analyzing hierarchy for entity <boot> in library <WORK> (architecture <Behavioral>) with generics.
	DEVICE = "00000010"
	M = 20

Analyzing hierarchy for entity <bootdeserialize> in library <WORK> (architecture <Behavioral>).

Analyzing hierarchy for entity <jtagesend> in library <WORK> (architecture <Behavioral>) with generics.
	JTAG_CHAIN = 1

Analyzing hierarchy for entity <jtagereceive> in library <WORK> (architecture <Behavioral>) with generics.
	JTAG_CHAIN_MASK = 3
	JTAG_CHAIN_OUT = 4

Analyzing hierarchy for entity <ether> in library <WORK> (architecture <Behavioral>) with generics.
	DEVICE = "00000101"

Analyzing hierarchy for entity <network> in library <WORK> (architecture <Behavioral>).
INTERNAL_ERROR:Xst:cmain.c:3097:1.158.10.3 - 

   To resolve this error, please consult the Answers Database and other online resources at http://support.xilinx.com


