(S (ADVP (RB Recently)) (NP (PRP we)) (VP (VBP have) (VP (VBN shown) (SBAR (IN that) (S (NP (NP (DT an) (NN architecture)) (VP (VBN based) (PP (IN on) (NP (JJ resistive) (NN processing) (NN unit) (PRN (-LRB- -LRB-) (NNP RPU) (-RRB- -RRB-)) (NNS devices))))) (VP (VBZ has) (NP (JJ potential) (S (VP (TO to) (VP (VB achieve) (NP (NP (JJ significant) (NN acceleration)) (PP (IN in) (NP (JJ deep) (JJ neural) (NN network) (PRN (-LRB- -LRB-) (NNP DNN) (-RRB- -RRB-)) (NN training)))) (PP (VBN compared) (PP (TO to) (NP (NP (NP (NN today) (POS 's)) (JJ software-based) (NNP DNN) (NNS implementations)) (VP (VBG running) (PP (IN on) (NP (NNP CPU/GPU)))))))))))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (NP (ADJP (RB currently) (JJ available)) (NN device) (NNS candidates)) (VP (VBN based) (PP (IN on) (NP (JJ non-volatile) (NN memory) (NNS technologies))))) (VP (VBP do) (RB not) (VP (VB satisfy) (NP (PDT all) (DT the) (NNS requirements) (S (VP (TO to) (VP (VB realize) (NP (DT the) (NNP RPU) (NN concept)))))))) (. .))
(S (ADVP (RB Here)) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT an) (NN analog) (JJ CMOS-based) (NNP RPU) (NN design)) (PRN (-LRB- -LRB-) (NP (NNP CMOS) (NNP RPU)) (-RRB- -RRB-)) (SBAR (WHNP (WDT which)) (S (VP (VP (MD can) (VP (VB store) (CC and) (VB process) (NP (NNS data)) (ADVP (RB locally)))) (CC and) (VP (MD can) (VP (VB be) (VP (VBN operated) (PP (IN in) (NP (DT a) (ADJP (RB massively) (JJ parallel)) (NN manner))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP analyze) (NP (NP (JJ various) (NNS properties)) (PP (IN of) (NP (DT the) (NNP CMOS) (NNP RPU)))) (S (VP (TO to) (VP (VB evaluate) (NP (NP (DT the) (NN functionality) (CC and) (NN feasibility)) (PP (IN for) (NP (NP (NN acceleration)) (PP (IN of) (NP (NNP DNN) (NN training)))))))))) (. .))
