// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Mon Jun  6 12:44:17 2022
// Host        : anubhav-acer running 64-bit Ubuntu 20.04.4 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_0/design_1_fcc_combined_0_0_sim_netlist.v
// Design      : design_1_fcc_combined_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_fcc_combined_0_0,fcc_combined,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "fcc_combined,Vivado 2020.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_fcc_combined_0_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem:m_axi_gmem2, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [31:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [31:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWADDR" *) output [31:0]m_axi_gmem2_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLEN" *) output [7:0]m_axi_gmem2_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWSIZE" *) output [2:0]m_axi_gmem2_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWBURST" *) output [1:0]m_axi_gmem2_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLOCK" *) output [1:0]m_axi_gmem2_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREGION" *) output [3:0]m_axi_gmem2_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWCACHE" *) output [3:0]m_axi_gmem2_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWPROT" *) output [2:0]m_axi_gmem2_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWQOS" *) output [3:0]m_axi_gmem2_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWVALID" *) output m_axi_gmem2_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREADY" *) input m_axi_gmem2_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WDATA" *) output [31:0]m_axi_gmem2_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WSTRB" *) output [3:0]m_axi_gmem2_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WLAST" *) output m_axi_gmem2_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WVALID" *) output m_axi_gmem2_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WREADY" *) input m_axi_gmem2_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BRESP" *) input [1:0]m_axi_gmem2_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BVALID" *) input m_axi_gmem2_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BREADY" *) output m_axi_gmem2_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARADDR" *) output [31:0]m_axi_gmem2_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLEN" *) output [7:0]m_axi_gmem2_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARSIZE" *) output [2:0]m_axi_gmem2_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARBURST" *) output [1:0]m_axi_gmem2_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLOCK" *) output [1:0]m_axi_gmem2_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREGION" *) output [3:0]m_axi_gmem2_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARCACHE" *) output [3:0]m_axi_gmem2_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARPROT" *) output [2:0]m_axi_gmem2_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARQOS" *) output [3:0]m_axi_gmem2_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARVALID" *) output m_axi_gmem2_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREADY" *) input m_axi_gmem2_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RDATA" *) input [31:0]m_axi_gmem2_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RRESP" *) input [1:0]m_axi_gmem2_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RLAST" *) input m_axi_gmem2_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RVALID" *) input m_axi_gmem2_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem2, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem2_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:2]\^m_axi_gmem2_ARADDR ;
  wire [3:0]\^m_axi_gmem2_ARLEN ;
  wire m_axi_gmem2_ARREADY;
  wire m_axi_gmem2_ARVALID;
  wire [31:2]\^m_axi_gmem2_AWADDR ;
  wire [3:0]\^m_axi_gmem2_AWLEN ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire m_axi_gmem2_BVALID;
  wire [31:0]m_axi_gmem2_RDATA;
  wire m_axi_gmem2_RLAST;
  wire m_axi_gmem2_RREADY;
  wire [1:0]m_axi_gmem2_RRESP;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_m_axi_gmem2_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem2_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem2_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem2_ARADDR[31:2] = \^m_axi_gmem2_ARADDR [31:2];
  assign m_axi_gmem2_ARADDR[1] = \<const0> ;
  assign m_axi_gmem2_ARADDR[0] = \<const0> ;
  assign m_axi_gmem2_ARBURST[1] = \<const0> ;
  assign m_axi_gmem2_ARBURST[0] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem2_ARLEN[7] = \<const0> ;
  assign m_axi_gmem2_ARLEN[6] = \<const0> ;
  assign m_axi_gmem2_ARLEN[5] = \<const0> ;
  assign m_axi_gmem2_ARLEN[4] = \<const0> ;
  assign m_axi_gmem2_ARLEN[3:0] = \^m_axi_gmem2_ARLEN [3:0];
  assign m_axi_gmem2_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem2_ARPROT[2] = \<const0> ;
  assign m_axi_gmem2_ARPROT[1] = \<const0> ;
  assign m_axi_gmem2_ARPROT[0] = \<const0> ;
  assign m_axi_gmem2_ARQOS[3] = \<const0> ;
  assign m_axi_gmem2_ARQOS[2] = \<const0> ;
  assign m_axi_gmem2_ARQOS[1] = \<const0> ;
  assign m_axi_gmem2_ARQOS[0] = \<const0> ;
  assign m_axi_gmem2_ARREGION[3] = \<const0> ;
  assign m_axi_gmem2_ARREGION[2] = \<const0> ;
  assign m_axi_gmem2_ARREGION[1] = \<const0> ;
  assign m_axi_gmem2_ARREGION[0] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem2_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem2_AWADDR[31:2] = \^m_axi_gmem2_AWADDR [31:2];
  assign m_axi_gmem2_AWADDR[1] = \<const0> ;
  assign m_axi_gmem2_AWADDR[0] = \<const0> ;
  assign m_axi_gmem2_AWBURST[1] = \<const0> ;
  assign m_axi_gmem2_AWBURST[0] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem2_AWLEN[7] = \<const0> ;
  assign m_axi_gmem2_AWLEN[6] = \<const0> ;
  assign m_axi_gmem2_AWLEN[5] = \<const0> ;
  assign m_axi_gmem2_AWLEN[4] = \<const0> ;
  assign m_axi_gmem2_AWLEN[3:0] = \^m_axi_gmem2_AWLEN [3:0];
  assign m_axi_gmem2_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem2_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem2_AWPROT[2] = \<const0> ;
  assign m_axi_gmem2_AWPROT[1] = \<const0> ;
  assign m_axi_gmem2_AWPROT[0] = \<const0> ;
  assign m_axi_gmem2_AWQOS[3] = \<const0> ;
  assign m_axi_gmem2_AWQOS[2] = \<const0> ;
  assign m_axi_gmem2_AWQOS[1] = \<const0> ;
  assign m_axi_gmem2_AWQOS[0] = \<const0> ;
  assign m_axi_gmem2_AWREGION[3] = \<const0> ;
  assign m_axi_gmem2_AWREGION[2] = \<const0> ;
  assign m_axi_gmem2_AWREGION[1] = \<const0> ;
  assign m_axi_gmem2_AWREGION[0] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem2_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31:2] = \^m_axi_gmem_AWADDR [31:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM2_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM2_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_pp10_stage0 = "91'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp11_stage0 = "91'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp1_stage0 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_pp2_stage0 = "91'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_pp3_stage0 = "91'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp4_stage0 = "91'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp5_stage0 = "91'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp6_stage0 = "91'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp8_stage0 = "91'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp9_stage0 = "91'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state1 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state103 = "91'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state104 = "91'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state108 = "91'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state109 = "91'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state110 = "91'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state111 = "91'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state112 = "91'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state116 = "91'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state117 = "91'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state118 = "91'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state119 = "91'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state12 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state120 = "91'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state13 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state14 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state15 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state16 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state17 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state18 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state2 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state22 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state23 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state24 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state25 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state26 = "91'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "91'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "91'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "91'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state33 = "91'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "91'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "91'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "91'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "91'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "91'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "91'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "91'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "91'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "91'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "91'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "91'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "91'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state57 = "91'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "91'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "91'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "91'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "91'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "91'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "91'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "91'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "91'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "91'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "91'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "91'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "91'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "91'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "91'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "91'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "91'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "91'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "91'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "91'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "91'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "91'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "91'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state88 = "91'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state89 = "91'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state90 = "91'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state91 = "91'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state92 = "91'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state93 = "91'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state94 = "91'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state95 = "91'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state96 = "91'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  design_1_fcc_combined_0_0_fcc_combined inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem2_ARADDR({\^m_axi_gmem2_ARADDR ,NLW_inst_m_axi_gmem2_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem2_ARBURST(NLW_inst_m_axi_gmem2_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem2_ARCACHE(NLW_inst_m_axi_gmem2_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARID(NLW_inst_m_axi_gmem2_ARID_UNCONNECTED[0]),
        .m_axi_gmem2_ARLEN({NLW_inst_m_axi_gmem2_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem2_ARLEN }),
        .m_axi_gmem2_ARLOCK(NLW_inst_m_axi_gmem2_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem2_ARPROT(NLW_inst_m_axi_gmem2_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem2_ARQOS(NLW_inst_m_axi_gmem2_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
        .m_axi_gmem2_ARREGION(NLW_inst_m_axi_gmem2_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARSIZE(NLW_inst_m_axi_gmem2_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem2_ARUSER(NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem2_ARVALID(m_axi_gmem2_ARVALID),
        .m_axi_gmem2_AWADDR({\^m_axi_gmem2_AWADDR ,NLW_inst_m_axi_gmem2_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem2_AWBURST(NLW_inst_m_axi_gmem2_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem2_AWCACHE(NLW_inst_m_axi_gmem2_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWID(NLW_inst_m_axi_gmem2_AWID_UNCONNECTED[0]),
        .m_axi_gmem2_AWLEN({NLW_inst_m_axi_gmem2_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem2_AWLEN }),
        .m_axi_gmem2_AWLOCK(NLW_inst_m_axi_gmem2_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem2_AWPROT(NLW_inst_m_axi_gmem2_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem2_AWQOS(NLW_inst_m_axi_gmem2_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWREGION(NLW_inst_m_axi_gmem2_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWSIZE(NLW_inst_m_axi_gmem2_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem2_AWUSER(NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BID(1'b0),
        .m_axi_gmem2_BREADY(m_axi_gmem2_BREADY),
        .m_axi_gmem2_BRESP({1'b0,1'b0}),
        .m_axi_gmem2_BUSER(1'b0),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_RDATA(m_axi_gmem2_RDATA),
        .m_axi_gmem2_RID(1'b0),
        .m_axi_gmem2_RLAST(m_axi_gmem2_RLAST),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RRESP(m_axi_gmem2_RRESP),
        .m_axi_gmem2_RUSER(1'b0),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WID(NLW_inst_m_axi_gmem2_WID_UNCONNECTED[0]),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WUSER(NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED[0]),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM2_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) (* C_M_AXI_GMEM2_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_USER_VALUE = "0" *) (* C_M_AXI_GMEM2_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "fcc_combined" *) (* ap_ST_fsm_pp0_stage0 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
(* ap_ST_fsm_pp10_stage0 = "91'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp11_stage0 = "91'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp1_stage0 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
(* ap_ST_fsm_pp2_stage0 = "91'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_pp3_stage0 = "91'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_pp4_stage0 = "91'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp5_stage0 = "91'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp6_stage0 = "91'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp8_stage0 = "91'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp9_stage0 = "91'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state1 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state103 = "91'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state104 = "91'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state108 = "91'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state109 = "91'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state110 = "91'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state111 = "91'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state112 = "91'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state116 = "91'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state117 = "91'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state118 = "91'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state119 = "91'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state12 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state120 = "91'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state13 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state14 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state15 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
(* ap_ST_fsm_state16 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state17 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state18 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
(* ap_ST_fsm_state2 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state22 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state23 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
(* ap_ST_fsm_state24 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state25 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state26 = "91'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
(* ap_ST_fsm_state27 = "91'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state28 = "91'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state29 = "91'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state33 = "91'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state34 = "91'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "91'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state36 = "91'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state37 = "91'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "91'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "91'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "91'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "91'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "91'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
(* ap_ST_fsm_state43 = "91'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "91'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "91'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state5 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state57 = "91'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
(* ap_ST_fsm_state60 = "91'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state61 = "91'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state62 = "91'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state63 = "91'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state64 = "91'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state68 = "91'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state69 = "91'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state7 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state70 = "91'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state71 = "91'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state72 = "91'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state73 = "91'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state74 = "91'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state75 = "91'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state76 = "91'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state77 = "91'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state78 = "91'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state79 = "91'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state8 = "91'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state80 = "91'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state81 = "91'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state82 = "91'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state83 = "91'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state84 = "91'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state88 = "91'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state89 = "91'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state90 = "91'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state91 = "91'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state92 = "91'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state93 = "91'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state94 = "91'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state95 = "91'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state96 = "91'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* hls_module = "yes" *) 
module design_1_fcc_combined_0_0_fcc_combined
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWID,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWUSER,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WID,
    m_axi_gmem2_WUSER,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARID,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARUSER,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_RREADY,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RID,
    m_axi_gmem2_RUSER,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BID,
    m_axi_gmem2_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [31:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [31:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  output m_axi_gmem2_AWVALID;
  input m_axi_gmem2_AWREADY;
  output [31:0]m_axi_gmem2_AWADDR;
  output [0:0]m_axi_gmem2_AWID;
  output [7:0]m_axi_gmem2_AWLEN;
  output [2:0]m_axi_gmem2_AWSIZE;
  output [1:0]m_axi_gmem2_AWBURST;
  output [1:0]m_axi_gmem2_AWLOCK;
  output [3:0]m_axi_gmem2_AWCACHE;
  output [2:0]m_axi_gmem2_AWPROT;
  output [3:0]m_axi_gmem2_AWQOS;
  output [3:0]m_axi_gmem2_AWREGION;
  output [0:0]m_axi_gmem2_AWUSER;
  output m_axi_gmem2_WVALID;
  input m_axi_gmem2_WREADY;
  output [31:0]m_axi_gmem2_WDATA;
  output [3:0]m_axi_gmem2_WSTRB;
  output m_axi_gmem2_WLAST;
  output [0:0]m_axi_gmem2_WID;
  output [0:0]m_axi_gmem2_WUSER;
  output m_axi_gmem2_ARVALID;
  input m_axi_gmem2_ARREADY;
  output [31:0]m_axi_gmem2_ARADDR;
  output [0:0]m_axi_gmem2_ARID;
  output [7:0]m_axi_gmem2_ARLEN;
  output [2:0]m_axi_gmem2_ARSIZE;
  output [1:0]m_axi_gmem2_ARBURST;
  output [1:0]m_axi_gmem2_ARLOCK;
  output [3:0]m_axi_gmem2_ARCACHE;
  output [2:0]m_axi_gmem2_ARPROT;
  output [3:0]m_axi_gmem2_ARQOS;
  output [3:0]m_axi_gmem2_ARREGION;
  output [0:0]m_axi_gmem2_ARUSER;
  input m_axi_gmem2_RVALID;
  output m_axi_gmem2_RREADY;
  input [31:0]m_axi_gmem2_RDATA;
  input m_axi_gmem2_RLAST;
  input [0:0]m_axi_gmem2_RID;
  input [0:0]m_axi_gmem2_RUSER;
  input [1:0]m_axi_gmem2_RRESP;
  input m_axi_gmem2_BVALID;
  output m_axi_gmem2_BREADY;
  input [1:0]m_axi_gmem2_BRESP;
  input [0:0]m_axi_gmem2_BID;
  input [0:0]m_axi_gmem2_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [6:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [6:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire I_AWVALID1;
  wire [11:0]add_ln1116_fu_1466_p2;
  wire [11:0]add_ln1116_reg_2112;
  wire \add_ln1116_reg_2112[11]_i_10_n_12 ;
  wire \add_ln1116_reg_2112[11]_i_12_n_12 ;
  wire \add_ln1116_reg_2112[11]_i_13_n_12 ;
  wire \add_ln1116_reg_2112[11]_i_14_n_12 ;
  wire \add_ln1116_reg_2112[11]_i_15_n_12 ;
  wire \add_ln1116_reg_2112[11]_i_16_n_12 ;
  wire \add_ln1116_reg_2112[11]_i_17_n_12 ;
  wire \add_ln1116_reg_2112[11]_i_18_n_12 ;
  wire \add_ln1116_reg_2112[11]_i_19_n_12 ;
  wire \add_ln1116_reg_2112[11]_i_4_n_12 ;
  wire \add_ln1116_reg_2112[11]_i_5_n_12 ;
  wire \add_ln1116_reg_2112[11]_i_6_n_12 ;
  wire \add_ln1116_reg_2112[11]_i_8_n_12 ;
  wire \add_ln1116_reg_2112[11]_i_9_n_12 ;
  wire \add_ln1116_reg_2112[4]_i_2_n_12 ;
  wire \add_ln1116_reg_2112[4]_i_3_n_12 ;
  wire \add_ln1116_reg_2112[4]_i_4_n_12 ;
  wire \add_ln1116_reg_2112[4]_i_5_n_12 ;
  wire \add_ln1116_reg_2112[8]_i_2_n_12 ;
  wire \add_ln1116_reg_2112[8]_i_3_n_12 ;
  wire \add_ln1116_reg_2112[8]_i_4_n_12 ;
  wire \add_ln1116_reg_2112[8]_i_5_n_12 ;
  wire \add_ln1116_reg_2112_reg[11]_i_11_n_12 ;
  wire \add_ln1116_reg_2112_reg[11]_i_11_n_13 ;
  wire \add_ln1116_reg_2112_reg[11]_i_11_n_14 ;
  wire \add_ln1116_reg_2112_reg[11]_i_11_n_15 ;
  wire \add_ln1116_reg_2112_reg[11]_i_2_n_14 ;
  wire \add_ln1116_reg_2112_reg[11]_i_2_n_15 ;
  wire \add_ln1116_reg_2112_reg[11]_i_3_n_14 ;
  wire \add_ln1116_reg_2112_reg[11]_i_3_n_15 ;
  wire \add_ln1116_reg_2112_reg[11]_i_7_n_12 ;
  wire \add_ln1116_reg_2112_reg[11]_i_7_n_13 ;
  wire \add_ln1116_reg_2112_reg[11]_i_7_n_14 ;
  wire \add_ln1116_reg_2112_reg[11]_i_7_n_15 ;
  wire \add_ln1116_reg_2112_reg[4]_i_1_n_12 ;
  wire \add_ln1116_reg_2112_reg[4]_i_1_n_13 ;
  wire \add_ln1116_reg_2112_reg[4]_i_1_n_14 ;
  wire \add_ln1116_reg_2112_reg[4]_i_1_n_15 ;
  wire \add_ln1116_reg_2112_reg[8]_i_1_n_12 ;
  wire \add_ln1116_reg_2112_reg[8]_i_1_n_13 ;
  wire \add_ln1116_reg_2112_reg[8]_i_1_n_14 ;
  wire \add_ln1116_reg_2112_reg[8]_i_1_n_15 ;
  wire [30:0]add_ln55_fu_1299_p2;
  wire [30:0]add_ln55_reg_2010;
  wire \add_ln55_reg_2010_reg[13]_i_1_n_12 ;
  wire \add_ln55_reg_2010_reg[13]_i_1_n_13 ;
  wire \add_ln55_reg_2010_reg[13]_i_1_n_14 ;
  wire \add_ln55_reg_2010_reg[13]_i_1_n_15 ;
  wire \add_ln55_reg_2010_reg[17]_i_1_n_12 ;
  wire \add_ln55_reg_2010_reg[17]_i_1_n_13 ;
  wire \add_ln55_reg_2010_reg[17]_i_1_n_14 ;
  wire \add_ln55_reg_2010_reg[17]_i_1_n_15 ;
  wire \add_ln55_reg_2010_reg[1]_i_1_n_12 ;
  wire \add_ln55_reg_2010_reg[1]_i_1_n_13 ;
  wire \add_ln55_reg_2010_reg[1]_i_1_n_14 ;
  wire \add_ln55_reg_2010_reg[1]_i_1_n_15 ;
  wire \add_ln55_reg_2010_reg[21]_i_1_n_12 ;
  wire \add_ln55_reg_2010_reg[21]_i_1_n_13 ;
  wire \add_ln55_reg_2010_reg[21]_i_1_n_14 ;
  wire \add_ln55_reg_2010_reg[21]_i_1_n_15 ;
  wire \add_ln55_reg_2010_reg[25]_i_1_n_12 ;
  wire \add_ln55_reg_2010_reg[25]_i_1_n_13 ;
  wire \add_ln55_reg_2010_reg[25]_i_1_n_14 ;
  wire \add_ln55_reg_2010_reg[25]_i_1_n_15 ;
  wire \add_ln55_reg_2010_reg[29]_i_1_n_15 ;
  wire \add_ln55_reg_2010_reg[5]_i_1_n_12 ;
  wire \add_ln55_reg_2010_reg[5]_i_1_n_13 ;
  wire \add_ln55_reg_2010_reg[5]_i_1_n_14 ;
  wire \add_ln55_reg_2010_reg[5]_i_1_n_15 ;
  wire \add_ln55_reg_2010_reg[9]_i_1_n_12 ;
  wire \add_ln55_reg_2010_reg[9]_i_1_n_13 ;
  wire \add_ln55_reg_2010_reg[9]_i_1_n_14 ;
  wire \add_ln55_reg_2010_reg[9]_i_1_n_15 ;
  wire [11:0]add_ln57_fu_1389_p2;
  wire [11:0]add_ln57_reg_2054;
  wire \add_ln57_reg_2054[11]_i_3_n_12 ;
  wire \add_ln57_reg_2054[11]_i_4_n_12 ;
  wire \add_ln57_reg_2054[11]_i_5_n_12 ;
  wire \add_ln57_reg_2054[4]_i_2_n_12 ;
  wire \add_ln57_reg_2054[4]_i_3_n_12 ;
  wire \add_ln57_reg_2054[4]_i_4_n_12 ;
  wire \add_ln57_reg_2054[4]_i_5_n_12 ;
  wire \add_ln57_reg_2054[8]_i_2_n_12 ;
  wire \add_ln57_reg_2054[8]_i_3_n_12 ;
  wire \add_ln57_reg_2054[8]_i_4_n_12 ;
  wire \add_ln57_reg_2054[8]_i_5_n_12 ;
  wire [11:0]add_ln57_reg_2054_pp8_iter1_reg;
  wire \add_ln57_reg_2054_reg[11]_i_2_n_14 ;
  wire \add_ln57_reg_2054_reg[11]_i_2_n_15 ;
  wire \add_ln57_reg_2054_reg[4]_i_1_n_12 ;
  wire \add_ln57_reg_2054_reg[4]_i_1_n_13 ;
  wire \add_ln57_reg_2054_reg[4]_i_1_n_14 ;
  wire \add_ln57_reg_2054_reg[4]_i_1_n_15 ;
  wire \add_ln57_reg_2054_reg[8]_i_1_n_12 ;
  wire \add_ln57_reg_2054_reg[8]_i_1_n_13 ;
  wire \add_ln57_reg_2054_reg[8]_i_1_n_14 ;
  wire \add_ln57_reg_2054_reg[8]_i_1_n_15 ;
  wire [30:0]add_ln62_fu_1398_p2;
  wire [30:0]add_ln62_reg_2064;
  wire \add_ln62_reg_2064_reg[12]_i_1_n_12 ;
  wire \add_ln62_reg_2064_reg[12]_i_1_n_13 ;
  wire \add_ln62_reg_2064_reg[12]_i_1_n_14 ;
  wire \add_ln62_reg_2064_reg[12]_i_1_n_15 ;
  wire \add_ln62_reg_2064_reg[16]_i_1_n_12 ;
  wire \add_ln62_reg_2064_reg[16]_i_1_n_13 ;
  wire \add_ln62_reg_2064_reg[16]_i_1_n_14 ;
  wire \add_ln62_reg_2064_reg[16]_i_1_n_15 ;
  wire \add_ln62_reg_2064_reg[20]_i_1_n_12 ;
  wire \add_ln62_reg_2064_reg[20]_i_1_n_13 ;
  wire \add_ln62_reg_2064_reg[20]_i_1_n_14 ;
  wire \add_ln62_reg_2064_reg[20]_i_1_n_15 ;
  wire \add_ln62_reg_2064_reg[24]_i_1_n_12 ;
  wire \add_ln62_reg_2064_reg[24]_i_1_n_13 ;
  wire \add_ln62_reg_2064_reg[24]_i_1_n_14 ;
  wire \add_ln62_reg_2064_reg[24]_i_1_n_15 ;
  wire \add_ln62_reg_2064_reg[28]_i_1_n_12 ;
  wire \add_ln62_reg_2064_reg[28]_i_1_n_13 ;
  wire \add_ln62_reg_2064_reg[28]_i_1_n_14 ;
  wire \add_ln62_reg_2064_reg[28]_i_1_n_15 ;
  wire \add_ln62_reg_2064_reg[30]_i_1_n_15 ;
  wire \add_ln62_reg_2064_reg[4]_i_1_n_12 ;
  wire \add_ln62_reg_2064_reg[4]_i_1_n_13 ;
  wire \add_ln62_reg_2064_reg[4]_i_1_n_14 ;
  wire \add_ln62_reg_2064_reg[4]_i_1_n_15 ;
  wire \add_ln62_reg_2064_reg[8]_i_1_n_12 ;
  wire \add_ln62_reg_2064_reg[8]_i_1_n_13 ;
  wire \add_ln62_reg_2064_reg[8]_i_1_n_14 ;
  wire \add_ln62_reg_2064_reg[8]_i_1_n_15 ;
  wire [30:0]add_ln80_fu_916_p2;
  wire [30:0]add_ln80_reg_1771;
  wire \add_ln80_reg_1771_reg[13]_i_1_n_12 ;
  wire \add_ln80_reg_1771_reg[13]_i_1_n_13 ;
  wire \add_ln80_reg_1771_reg[13]_i_1_n_14 ;
  wire \add_ln80_reg_1771_reg[13]_i_1_n_15 ;
  wire \add_ln80_reg_1771_reg[17]_i_1_n_12 ;
  wire \add_ln80_reg_1771_reg[17]_i_1_n_13 ;
  wire \add_ln80_reg_1771_reg[17]_i_1_n_14 ;
  wire \add_ln80_reg_1771_reg[17]_i_1_n_15 ;
  wire \add_ln80_reg_1771_reg[1]_i_1_n_12 ;
  wire \add_ln80_reg_1771_reg[1]_i_1_n_13 ;
  wire \add_ln80_reg_1771_reg[1]_i_1_n_14 ;
  wire \add_ln80_reg_1771_reg[1]_i_1_n_15 ;
  wire \add_ln80_reg_1771_reg[21]_i_1_n_12 ;
  wire \add_ln80_reg_1771_reg[21]_i_1_n_13 ;
  wire \add_ln80_reg_1771_reg[21]_i_1_n_14 ;
  wire \add_ln80_reg_1771_reg[21]_i_1_n_15 ;
  wire \add_ln80_reg_1771_reg[25]_i_1_n_12 ;
  wire \add_ln80_reg_1771_reg[25]_i_1_n_13 ;
  wire \add_ln80_reg_1771_reg[25]_i_1_n_14 ;
  wire \add_ln80_reg_1771_reg[25]_i_1_n_15 ;
  wire \add_ln80_reg_1771_reg[29]_i_1_n_15 ;
  wire \add_ln80_reg_1771_reg[5]_i_1_n_12 ;
  wire \add_ln80_reg_1771_reg[5]_i_1_n_13 ;
  wire \add_ln80_reg_1771_reg[5]_i_1_n_14 ;
  wire \add_ln80_reg_1771_reg[5]_i_1_n_15 ;
  wire \add_ln80_reg_1771_reg[9]_i_1_n_12 ;
  wire \add_ln80_reg_1771_reg[9]_i_1_n_13 ;
  wire \add_ln80_reg_1771_reg[9]_i_1_n_14 ;
  wire \add_ln80_reg_1771_reg[9]_i_1_n_15 ;
  wire [11:0]add_ln82_fu_1008_p2;
  wire [11:0]add_ln82_reg_1819;
  wire add_ln82_reg_18190;
  wire \add_ln82_reg_1819[11]_i_3_n_12 ;
  wire \add_ln82_reg_1819[11]_i_4_n_12 ;
  wire \add_ln82_reg_1819[11]_i_5_n_12 ;
  wire \add_ln82_reg_1819[4]_i_2_n_12 ;
  wire \add_ln82_reg_1819[4]_i_3_n_12 ;
  wire \add_ln82_reg_1819[4]_i_4_n_12 ;
  wire \add_ln82_reg_1819[4]_i_5_n_12 ;
  wire \add_ln82_reg_1819[8]_i_2_n_12 ;
  wire \add_ln82_reg_1819[8]_i_3_n_12 ;
  wire \add_ln82_reg_1819[8]_i_4_n_12 ;
  wire \add_ln82_reg_1819[8]_i_5_n_12 ;
  wire [11:0]add_ln82_reg_1819_pp3_iter1_reg;
  wire \add_ln82_reg_1819_reg[11]_i_2_n_14 ;
  wire \add_ln82_reg_1819_reg[11]_i_2_n_15 ;
  wire \add_ln82_reg_1819_reg[4]_i_1_n_12 ;
  wire \add_ln82_reg_1819_reg[4]_i_1_n_13 ;
  wire \add_ln82_reg_1819_reg[4]_i_1_n_14 ;
  wire \add_ln82_reg_1819_reg[4]_i_1_n_15 ;
  wire \add_ln82_reg_1819_reg[8]_i_1_n_12 ;
  wire \add_ln82_reg_1819_reg[8]_i_1_n_13 ;
  wire \add_ln82_reg_1819_reg[8]_i_1_n_14 ;
  wire \add_ln82_reg_1819_reg[8]_i_1_n_15 ;
  wire [30:0]add_ln87_fu_1083_p2;
  wire [30:0]add_ln97_fu_1179_p2;
  wire [30:0]add_ln97_reg_1942;
  wire \add_ln97_reg_1942_reg[13]_i_1_n_12 ;
  wire \add_ln97_reg_1942_reg[13]_i_1_n_13 ;
  wire \add_ln97_reg_1942_reg[13]_i_1_n_14 ;
  wire \add_ln97_reg_1942_reg[13]_i_1_n_15 ;
  wire \add_ln97_reg_1942_reg[17]_i_1_n_12 ;
  wire \add_ln97_reg_1942_reg[17]_i_1_n_13 ;
  wire \add_ln97_reg_1942_reg[17]_i_1_n_14 ;
  wire \add_ln97_reg_1942_reg[17]_i_1_n_15 ;
  wire \add_ln97_reg_1942_reg[1]_i_1_n_12 ;
  wire \add_ln97_reg_1942_reg[1]_i_1_n_13 ;
  wire \add_ln97_reg_1942_reg[1]_i_1_n_14 ;
  wire \add_ln97_reg_1942_reg[1]_i_1_n_15 ;
  wire \add_ln97_reg_1942_reg[21]_i_1_n_12 ;
  wire \add_ln97_reg_1942_reg[21]_i_1_n_13 ;
  wire \add_ln97_reg_1942_reg[21]_i_1_n_14 ;
  wire \add_ln97_reg_1942_reg[21]_i_1_n_15 ;
  wire \add_ln97_reg_1942_reg[25]_i_1_n_12 ;
  wire \add_ln97_reg_1942_reg[25]_i_1_n_13 ;
  wire \add_ln97_reg_1942_reg[25]_i_1_n_14 ;
  wire \add_ln97_reg_1942_reg[25]_i_1_n_15 ;
  wire \add_ln97_reg_1942_reg[29]_i_1_n_15 ;
  wire \add_ln97_reg_1942_reg[5]_i_1_n_12 ;
  wire \add_ln97_reg_1942_reg[5]_i_1_n_13 ;
  wire \add_ln97_reg_1942_reg[5]_i_1_n_14 ;
  wire \add_ln97_reg_1942_reg[5]_i_1_n_15 ;
  wire \add_ln97_reg_1942_reg[9]_i_1_n_12 ;
  wire \add_ln97_reg_1942_reg[9]_i_1_n_13 ;
  wire \add_ln97_reg_1942_reg[9]_i_1_n_14 ;
  wire \add_ln97_reg_1942_reg[9]_i_1_n_15 ;
  wire [11:2]add_ln99_fu_1259_p2;
  wire \ap_CS_fsm[17]_i_2_n_12 ;
  wire \ap_CS_fsm[26]_i_10_n_12 ;
  wire \ap_CS_fsm[26]_i_12_n_12 ;
  wire \ap_CS_fsm[26]_i_13_n_12 ;
  wire \ap_CS_fsm[26]_i_14_n_12 ;
  wire \ap_CS_fsm[26]_i_15_n_12 ;
  wire \ap_CS_fsm[26]_i_16_n_12 ;
  wire \ap_CS_fsm[26]_i_17_n_12 ;
  wire \ap_CS_fsm[26]_i_18_n_12 ;
  wire \ap_CS_fsm[26]_i_19_n_12 ;
  wire \ap_CS_fsm[26]_i_21_n_12 ;
  wire \ap_CS_fsm[26]_i_22_n_12 ;
  wire \ap_CS_fsm[26]_i_23_n_12 ;
  wire \ap_CS_fsm[26]_i_24_n_12 ;
  wire \ap_CS_fsm[26]_i_25_n_12 ;
  wire \ap_CS_fsm[26]_i_26_n_12 ;
  wire \ap_CS_fsm[26]_i_27_n_12 ;
  wire \ap_CS_fsm[26]_i_28_n_12 ;
  wire \ap_CS_fsm[26]_i_29_n_12 ;
  wire \ap_CS_fsm[26]_i_30_n_12 ;
  wire \ap_CS_fsm[26]_i_31_n_12 ;
  wire \ap_CS_fsm[26]_i_32_n_12 ;
  wire \ap_CS_fsm[26]_i_33_n_12 ;
  wire \ap_CS_fsm[26]_i_34_n_12 ;
  wire \ap_CS_fsm[26]_i_35_n_12 ;
  wire \ap_CS_fsm[26]_i_36_n_12 ;
  wire \ap_CS_fsm[26]_i_37_n_12 ;
  wire \ap_CS_fsm[26]_i_3_n_12 ;
  wire \ap_CS_fsm[26]_i_5_n_12 ;
  wire \ap_CS_fsm[26]_i_6_n_12 ;
  wire \ap_CS_fsm[26]_i_7_n_12 ;
  wire \ap_CS_fsm[26]_i_8_n_12 ;
  wire \ap_CS_fsm[26]_i_9_n_12 ;
  wire \ap_CS_fsm[2]_i_10_n_12 ;
  wire \ap_CS_fsm[2]_i_11_n_12 ;
  wire \ap_CS_fsm[2]_i_12_n_12 ;
  wire \ap_CS_fsm[2]_i_13_n_12 ;
  wire \ap_CS_fsm[2]_i_14_n_12 ;
  wire \ap_CS_fsm[2]_i_15_n_12 ;
  wire \ap_CS_fsm[2]_i_17_n_12 ;
  wire \ap_CS_fsm[2]_i_18_n_12 ;
  wire \ap_CS_fsm[2]_i_19_n_12 ;
  wire \ap_CS_fsm[2]_i_20_n_12 ;
  wire \ap_CS_fsm[2]_i_21_n_12 ;
  wire \ap_CS_fsm[2]_i_22_n_12 ;
  wire \ap_CS_fsm[2]_i_2_n_12 ;
  wire \ap_CS_fsm[2]_i_3_n_12 ;
  wire \ap_CS_fsm[2]_i_4_n_12 ;
  wire \ap_CS_fsm[2]_i_6_n_12 ;
  wire \ap_CS_fsm[2]_i_7_n_12 ;
  wire \ap_CS_fsm[2]_i_8_n_12 ;
  wire \ap_CS_fsm[2]_i_9_n_12 ;
  wire \ap_CS_fsm[38]_i_2_n_12 ;
  wire \ap_CS_fsm[39]_i_10_n_12 ;
  wire \ap_CS_fsm[39]_i_11_n_12 ;
  wire \ap_CS_fsm[39]_i_12_n_12 ;
  wire \ap_CS_fsm[39]_i_13_n_12 ;
  wire \ap_CS_fsm[39]_i_14_n_12 ;
  wire \ap_CS_fsm[39]_i_15_n_12 ;
  wire \ap_CS_fsm[39]_i_4_n_12 ;
  wire \ap_CS_fsm[39]_i_5_n_12 ;
  wire \ap_CS_fsm[39]_i_6_n_12 ;
  wire \ap_CS_fsm[39]_i_8_n_12 ;
  wire \ap_CS_fsm[39]_i_9_n_12 ;
  wire \ap_CS_fsm[40]_i_2_n_12 ;
  wire \ap_CS_fsm[41]_i_11_n_12 ;
  wire \ap_CS_fsm[41]_i_12_n_12 ;
  wire \ap_CS_fsm[41]_i_13_n_12 ;
  wire \ap_CS_fsm[41]_i_14_n_12 ;
  wire \ap_CS_fsm[41]_i_16_n_12 ;
  wire \ap_CS_fsm[41]_i_17_n_12 ;
  wire \ap_CS_fsm[41]_i_18_n_12 ;
  wire \ap_CS_fsm[41]_i_19_n_12 ;
  wire \ap_CS_fsm[41]_i_21_n_12 ;
  wire \ap_CS_fsm[41]_i_22_n_12 ;
  wire \ap_CS_fsm[41]_i_23_n_12 ;
  wire \ap_CS_fsm[41]_i_24_n_12 ;
  wire \ap_CS_fsm[41]_i_25_n_12 ;
  wire \ap_CS_fsm[41]_i_26_n_12 ;
  wire \ap_CS_fsm[41]_i_27_n_12 ;
  wire \ap_CS_fsm[41]_i_28_n_12 ;
  wire \ap_CS_fsm[41]_i_4_n_12 ;
  wire \ap_CS_fsm[41]_i_6_n_12 ;
  wire \ap_CS_fsm[41]_i_7_n_12 ;
  wire \ap_CS_fsm[41]_i_8_n_12 ;
  wire \ap_CS_fsm[41]_i_9_n_12 ;
  wire \ap_CS_fsm[43]_i_10_n_12 ;
  wire \ap_CS_fsm[43]_i_11_n_12 ;
  wire \ap_CS_fsm[43]_i_12_n_12 ;
  wire \ap_CS_fsm[43]_i_13_n_12 ;
  wire \ap_CS_fsm[43]_i_14_n_12 ;
  wire \ap_CS_fsm[43]_i_15_n_12 ;
  wire \ap_CS_fsm[43]_i_4_n_12 ;
  wire \ap_CS_fsm[43]_i_5_n_12 ;
  wire \ap_CS_fsm[43]_i_6_n_12 ;
  wire \ap_CS_fsm[43]_i_8_n_12 ;
  wire \ap_CS_fsm[43]_i_9_n_12 ;
  wire \ap_CS_fsm[45]_i_10_n_12 ;
  wire \ap_CS_fsm[45]_i_11_n_12 ;
  wire \ap_CS_fsm[45]_i_12_n_12 ;
  wire \ap_CS_fsm[45]_i_13_n_12 ;
  wire \ap_CS_fsm[45]_i_14_n_12 ;
  wire \ap_CS_fsm[45]_i_15_n_12 ;
  wire \ap_CS_fsm[45]_i_4_n_12 ;
  wire \ap_CS_fsm[45]_i_5_n_12 ;
  wire \ap_CS_fsm[45]_i_6_n_12 ;
  wire \ap_CS_fsm[45]_i_8_n_12 ;
  wire \ap_CS_fsm[45]_i_9_n_12 ;
  wire \ap_CS_fsm[49]_i_10_n_12 ;
  wire \ap_CS_fsm[49]_i_11_n_12 ;
  wire \ap_CS_fsm[49]_i_12_n_12 ;
  wire \ap_CS_fsm[49]_i_13_n_12 ;
  wire \ap_CS_fsm[49]_i_14_n_12 ;
  wire \ap_CS_fsm[49]_i_15_n_12 ;
  wire \ap_CS_fsm[49]_i_16_n_12 ;
  wire \ap_CS_fsm[49]_i_5_n_12 ;
  wire \ap_CS_fsm[49]_i_6_n_12 ;
  wire \ap_CS_fsm[49]_i_7_n_12 ;
  wire \ap_CS_fsm[49]_i_9_n_12 ;
  wire \ap_CS_fsm[67]_i_2_n_12 ;
  wire \ap_CS_fsm[68]_i_10_n_12 ;
  wire \ap_CS_fsm[68]_i_11_n_12 ;
  wire \ap_CS_fsm[68]_i_12_n_12 ;
  wire \ap_CS_fsm[68]_i_13_n_12 ;
  wire \ap_CS_fsm[68]_i_14_n_12 ;
  wire \ap_CS_fsm[68]_i_15_n_12 ;
  wire \ap_CS_fsm[68]_i_4_n_12 ;
  wire \ap_CS_fsm[68]_i_5_n_12 ;
  wire \ap_CS_fsm[68]_i_6_n_12 ;
  wire \ap_CS_fsm[68]_i_8_n_12 ;
  wire \ap_CS_fsm[68]_i_9_n_12 ;
  wire \ap_CS_fsm[78]_i_10_n_12 ;
  wire \ap_CS_fsm[78]_i_11_n_12 ;
  wire \ap_CS_fsm[78]_i_12_n_12 ;
  wire \ap_CS_fsm[78]_i_13_n_12 ;
  wire \ap_CS_fsm[78]_i_14_n_12 ;
  wire \ap_CS_fsm[78]_i_15_n_12 ;
  wire \ap_CS_fsm[78]_i_4_n_12 ;
  wire \ap_CS_fsm[78]_i_5_n_12 ;
  wire \ap_CS_fsm[78]_i_6_n_12 ;
  wire \ap_CS_fsm[78]_i_8_n_12 ;
  wire \ap_CS_fsm[78]_i_9_n_12 ;
  wire \ap_CS_fsm[80]_i_10_n_12 ;
  wire \ap_CS_fsm[80]_i_11_n_12 ;
  wire \ap_CS_fsm[80]_i_12_n_12 ;
  wire \ap_CS_fsm[80]_i_13_n_12 ;
  wire \ap_CS_fsm[80]_i_14_n_12 ;
  wire \ap_CS_fsm[80]_i_15_n_12 ;
  wire \ap_CS_fsm[80]_i_16_n_12 ;
  wire \ap_CS_fsm[80]_i_5_n_12 ;
  wire \ap_CS_fsm[80]_i_6_n_12 ;
  wire \ap_CS_fsm[80]_i_7_n_12 ;
  wire \ap_CS_fsm[80]_i_9_n_12 ;
  wire \ap_CS_fsm[84]_i_2_n_12 ;
  wire \ap_CS_fsm[84]_i_3_n_12 ;
  wire \ap_CS_fsm[86]_i_10_n_12 ;
  wire \ap_CS_fsm[86]_i_11_n_12 ;
  wire \ap_CS_fsm[86]_i_12_n_12 ;
  wire \ap_CS_fsm[86]_i_13_n_12 ;
  wire \ap_CS_fsm[86]_i_14_n_12 ;
  wire \ap_CS_fsm[86]_i_15_n_12 ;
  wire \ap_CS_fsm[86]_i_16_n_12 ;
  wire \ap_CS_fsm[86]_i_5_n_12 ;
  wire \ap_CS_fsm[86]_i_6_n_12 ;
  wire \ap_CS_fsm[86]_i_7_n_12 ;
  wire \ap_CS_fsm[86]_i_9_n_12 ;
  wire \ap_CS_fsm[9]_i_2_n_12 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp10_stage0;
  wire ap_CS_fsm_pp11_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire ap_CS_fsm_pp4_stage0;
  wire ap_CS_fsm_pp5_stage042_in;
  wire ap_CS_fsm_pp6_stage0;
  wire ap_CS_fsm_pp8_stage0;
  wire ap_CS_fsm_pp9_stage0;
  wire \ap_CS_fsm_reg[26]_i_11_n_12 ;
  wire \ap_CS_fsm_reg[26]_i_11_n_13 ;
  wire \ap_CS_fsm_reg[26]_i_11_n_14 ;
  wire \ap_CS_fsm_reg[26]_i_11_n_15 ;
  wire \ap_CS_fsm_reg[26]_i_20_n_12 ;
  wire \ap_CS_fsm_reg[26]_i_20_n_13 ;
  wire \ap_CS_fsm_reg[26]_i_20_n_14 ;
  wire \ap_CS_fsm_reg[26]_i_20_n_15 ;
  wire \ap_CS_fsm_reg[26]_i_2_n_14 ;
  wire \ap_CS_fsm_reg[26]_i_2_n_15 ;
  wire \ap_CS_fsm_reg[26]_i_4_n_12 ;
  wire \ap_CS_fsm_reg[26]_i_4_n_13 ;
  wire \ap_CS_fsm_reg[26]_i_4_n_14 ;
  wire \ap_CS_fsm_reg[26]_i_4_n_15 ;
  wire \ap_CS_fsm_reg[39]_i_2_n_14 ;
  wire \ap_CS_fsm_reg[39]_i_2_n_15 ;
  wire \ap_CS_fsm_reg[39]_i_3_n_12 ;
  wire \ap_CS_fsm_reg[39]_i_3_n_13 ;
  wire \ap_CS_fsm_reg[39]_i_3_n_14 ;
  wire \ap_CS_fsm_reg[39]_i_3_n_15 ;
  wire \ap_CS_fsm_reg[39]_i_7_n_12 ;
  wire \ap_CS_fsm_reg[39]_i_7_n_13 ;
  wire \ap_CS_fsm_reg[39]_i_7_n_14 ;
  wire \ap_CS_fsm_reg[39]_i_7_n_15 ;
  wire \ap_CS_fsm_reg[41]_i_10_n_12 ;
  wire \ap_CS_fsm_reg[41]_i_10_n_13 ;
  wire \ap_CS_fsm_reg[41]_i_10_n_14 ;
  wire \ap_CS_fsm_reg[41]_i_10_n_15 ;
  wire \ap_CS_fsm_reg[41]_i_15_n_12 ;
  wire \ap_CS_fsm_reg[41]_i_15_n_13 ;
  wire \ap_CS_fsm_reg[41]_i_15_n_14 ;
  wire \ap_CS_fsm_reg[41]_i_15_n_15 ;
  wire \ap_CS_fsm_reg[41]_i_20_n_12 ;
  wire \ap_CS_fsm_reg[41]_i_20_n_13 ;
  wire \ap_CS_fsm_reg[41]_i_20_n_14 ;
  wire \ap_CS_fsm_reg[41]_i_20_n_15 ;
  wire \ap_CS_fsm_reg[41]_i_3_n_12 ;
  wire \ap_CS_fsm_reg[41]_i_3_n_13 ;
  wire \ap_CS_fsm_reg[41]_i_3_n_14 ;
  wire \ap_CS_fsm_reg[41]_i_3_n_15 ;
  wire \ap_CS_fsm_reg[41]_i_5_n_12 ;
  wire \ap_CS_fsm_reg[41]_i_5_n_13 ;
  wire \ap_CS_fsm_reg[41]_i_5_n_14 ;
  wire \ap_CS_fsm_reg[41]_i_5_n_15 ;
  wire \ap_CS_fsm_reg[43]_i_2_n_14 ;
  wire \ap_CS_fsm_reg[43]_i_2_n_15 ;
  wire \ap_CS_fsm_reg[43]_i_3_n_12 ;
  wire \ap_CS_fsm_reg[43]_i_3_n_13 ;
  wire \ap_CS_fsm_reg[43]_i_3_n_14 ;
  wire \ap_CS_fsm_reg[43]_i_3_n_15 ;
  wire \ap_CS_fsm_reg[43]_i_7_n_12 ;
  wire \ap_CS_fsm_reg[43]_i_7_n_13 ;
  wire \ap_CS_fsm_reg[43]_i_7_n_14 ;
  wire \ap_CS_fsm_reg[43]_i_7_n_15 ;
  wire \ap_CS_fsm_reg[45]_i_2_n_14 ;
  wire \ap_CS_fsm_reg[45]_i_2_n_15 ;
  wire \ap_CS_fsm_reg[45]_i_3_n_12 ;
  wire \ap_CS_fsm_reg[45]_i_3_n_13 ;
  wire \ap_CS_fsm_reg[45]_i_3_n_14 ;
  wire \ap_CS_fsm_reg[45]_i_3_n_15 ;
  wire \ap_CS_fsm_reg[45]_i_7_n_12 ;
  wire \ap_CS_fsm_reg[45]_i_7_n_13 ;
  wire \ap_CS_fsm_reg[45]_i_7_n_14 ;
  wire \ap_CS_fsm_reg[45]_i_7_n_15 ;
  wire \ap_CS_fsm_reg[49]_i_3_n_14 ;
  wire \ap_CS_fsm_reg[49]_i_3_n_15 ;
  wire \ap_CS_fsm_reg[49]_i_4_n_12 ;
  wire \ap_CS_fsm_reg[49]_i_4_n_13 ;
  wire \ap_CS_fsm_reg[49]_i_4_n_14 ;
  wire \ap_CS_fsm_reg[49]_i_4_n_15 ;
  wire \ap_CS_fsm_reg[49]_i_8_n_12 ;
  wire \ap_CS_fsm_reg[49]_i_8_n_13 ;
  wire \ap_CS_fsm_reg[49]_i_8_n_14 ;
  wire \ap_CS_fsm_reg[49]_i_8_n_15 ;
  wire \ap_CS_fsm_reg[68]_i_2_n_14 ;
  wire \ap_CS_fsm_reg[68]_i_2_n_15 ;
  wire \ap_CS_fsm_reg[68]_i_3_n_12 ;
  wire \ap_CS_fsm_reg[68]_i_3_n_13 ;
  wire \ap_CS_fsm_reg[68]_i_3_n_14 ;
  wire \ap_CS_fsm_reg[68]_i_3_n_15 ;
  wire \ap_CS_fsm_reg[68]_i_7_n_12 ;
  wire \ap_CS_fsm_reg[68]_i_7_n_13 ;
  wire \ap_CS_fsm_reg[68]_i_7_n_14 ;
  wire \ap_CS_fsm_reg[68]_i_7_n_15 ;
  wire \ap_CS_fsm_reg[78]_i_2_n_14 ;
  wire \ap_CS_fsm_reg[78]_i_2_n_15 ;
  wire \ap_CS_fsm_reg[78]_i_3_n_12 ;
  wire \ap_CS_fsm_reg[78]_i_3_n_13 ;
  wire \ap_CS_fsm_reg[78]_i_3_n_14 ;
  wire \ap_CS_fsm_reg[78]_i_3_n_15 ;
  wire \ap_CS_fsm_reg[78]_i_7_n_12 ;
  wire \ap_CS_fsm_reg[78]_i_7_n_13 ;
  wire \ap_CS_fsm_reg[78]_i_7_n_14 ;
  wire \ap_CS_fsm_reg[78]_i_7_n_15 ;
  wire \ap_CS_fsm_reg[80]_i_3_n_14 ;
  wire \ap_CS_fsm_reg[80]_i_3_n_15 ;
  wire \ap_CS_fsm_reg[80]_i_4_n_12 ;
  wire \ap_CS_fsm_reg[80]_i_4_n_13 ;
  wire \ap_CS_fsm_reg[80]_i_4_n_14 ;
  wire \ap_CS_fsm_reg[80]_i_4_n_15 ;
  wire \ap_CS_fsm_reg[80]_i_8_n_12 ;
  wire \ap_CS_fsm_reg[80]_i_8_n_13 ;
  wire \ap_CS_fsm_reg[80]_i_8_n_14 ;
  wire \ap_CS_fsm_reg[80]_i_8_n_15 ;
  wire \ap_CS_fsm_reg[86]_i_2_n_14 ;
  wire \ap_CS_fsm_reg[86]_i_2_n_15 ;
  wire \ap_CS_fsm_reg[86]_i_4_n_12 ;
  wire \ap_CS_fsm_reg[86]_i_4_n_13 ;
  wire \ap_CS_fsm_reg[86]_i_4_n_14 ;
  wire \ap_CS_fsm_reg[86]_i_4_n_15 ;
  wire \ap_CS_fsm_reg[86]_i_8_n_12 ;
  wire \ap_CS_fsm_reg[86]_i_8_n_13 ;
  wire \ap_CS_fsm_reg[86]_i_8_n_14 ;
  wire \ap_CS_fsm_reg[86]_i_8_n_15 ;
  wire \ap_CS_fsm_reg_n_12_[10] ;
  wire \ap_CS_fsm_reg_n_12_[11] ;
  wire \ap_CS_fsm_reg_n_12_[12] ;
  wire \ap_CS_fsm_reg_n_12_[13] ;
  wire \ap_CS_fsm_reg_n_12_[14] ;
  wire \ap_CS_fsm_reg_n_12_[19] ;
  wire \ap_CS_fsm_reg_n_12_[20] ;
  wire \ap_CS_fsm_reg_n_12_[21] ;
  wire \ap_CS_fsm_reg_n_12_[22] ;
  wire \ap_CS_fsm_reg_n_12_[23] ;
  wire \ap_CS_fsm_reg_n_12_[2] ;
  wire \ap_CS_fsm_reg_n_12_[31] ;
  wire \ap_CS_fsm_reg_n_12_[32] ;
  wire \ap_CS_fsm_reg_n_12_[33] ;
  wire \ap_CS_fsm_reg_n_12_[34] ;
  wire \ap_CS_fsm_reg_n_12_[35] ;
  wire \ap_CS_fsm_reg_n_12_[3] ;
  wire \ap_CS_fsm_reg_n_12_[49] ;
  wire \ap_CS_fsm_reg_n_12_[4] ;
  wire \ap_CS_fsm_reg_n_12_[50] ;
  wire \ap_CS_fsm_reg_n_12_[51] ;
  wire \ap_CS_fsm_reg_n_12_[52] ;
  wire \ap_CS_fsm_reg_n_12_[5] ;
  wire \ap_CS_fsm_reg_n_12_[60] ;
  wire \ap_CS_fsm_reg_n_12_[61] ;
  wire \ap_CS_fsm_reg_n_12_[62] ;
  wire \ap_CS_fsm_reg_n_12_[63] ;
  wire \ap_CS_fsm_reg_n_12_[64] ;
  wire \ap_CS_fsm_reg_n_12_[6] ;
  wire \ap_CS_fsm_reg_n_12_[70] ;
  wire \ap_CS_fsm_reg_n_12_[71] ;
  wire \ap_CS_fsm_reg_n_12_[72] ;
  wire \ap_CS_fsm_reg_n_12_[73] ;
  wire \ap_CS_fsm_reg_n_12_[74] ;
  wire \ap_CS_fsm_reg_n_12_[80] ;
  wire \ap_CS_fsm_reg_n_12_[81] ;
  wire \ap_CS_fsm_reg_n_12_[82] ;
  wire \ap_CS_fsm_reg_n_12_[83] ;
  wire \ap_CS_fsm_reg_n_12_[86] ;
  wire \ap_CS_fsm_reg_n_12_[87] ;
  wire \ap_CS_fsm_reg_n_12_[88] ;
  wire \ap_CS_fsm_reg_n_12_[89] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state96;
  wire [90:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm1108_out;
  wire ap_NS_fsm1109_out;
  wire ap_NS_fsm189_out;
  wire ap_NS_fsm190_out;
  wire ap_NS_fsm191_out;
  wire ap_NS_fsm192_out;
  wire ap_block_pp11_stage0_subdone;
  wire ap_block_pp8_stage0_11001;
  wire ap_block_pp9_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state9;
  wire ap_condition_pp10_exit_iter0_state105;
  wire ap_condition_pp11_exit_iter0_state113;
  wire ap_condition_pp1_exit_iter0_state19;
  wire ap_condition_pp2_exit_iter0_state30;
  wire ap_condition_pp3_exit_iter0_state44;
  wire ap_condition_pp4_exit_iter0_state49;
  wire ap_condition_pp5_exit_iter0_state58;
  wire ap_condition_pp6_exit_iter0_state65;
  wire ap_condition_pp8_exit_iter0_state85;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_12;
  wire ap_enable_reg_pp0_iter2_reg_n_12;
  wire ap_enable_reg_pp10_iter0;
  wire ap_enable_reg_pp10_iter1_reg_n_12;
  wire ap_enable_reg_pp10_iter2_reg_n_12;
  wire ap_enable_reg_pp11_iter0;
  wire ap_enable_reg_pp11_iter1_reg_n_12;
  wire ap_enable_reg_pp11_iter2_reg_n_12;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg_n_12;
  wire ap_enable_reg_pp1_iter2_reg_n_12;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter1_reg_n_12;
  wire ap_enable_reg_pp2_iter2_reg_n_12;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter1_reg_n_12;
  wire ap_enable_reg_pp3_iter2_reg_n_12;
  wire ap_enable_reg_pp4_iter0;
  wire ap_enable_reg_pp4_iter0_i_1_n_12;
  wire ap_enable_reg_pp4_iter1;
  wire ap_enable_reg_pp4_iter1_i_1_n_12;
  wire ap_enable_reg_pp4_iter2;
  wire ap_enable_reg_pp4_iter3;
  wire ap_enable_reg_pp4_iter4;
  wire ap_enable_reg_pp4_iter5;
  wire ap_enable_reg_pp4_iter6;
  wire ap_enable_reg_pp4_iter7;
  wire ap_enable_reg_pp5_iter0;
  wire ap_enable_reg_pp5_iter0_i_1_n_12;
  wire ap_enable_reg_pp6_iter0;
  wire ap_enable_reg_pp6_iter1_reg_n_12;
  wire ap_enable_reg_pp6_iter2_reg_n_12;
  wire ap_enable_reg_pp8_iter0;
  wire ap_enable_reg_pp8_iter1_reg_n_12;
  wire ap_enable_reg_pp8_iter2_reg_n_12;
  wire ap_enable_reg_pp9_iter0;
  wire ap_enable_reg_pp9_iter1;
  wire ap_enable_reg_pp9_iter2;
  wire ap_enable_reg_pp9_iter3;
  wire ap_enable_reg_pp9_iter4_i_1_n_12;
  wire ap_enable_reg_pp9_iter4_reg_n_12;
  wire ap_enable_reg_pp9_iter5_reg_n_12;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:1]b;
  wire bbuf_V_ce0;
  wire [15:0]bbuf_V_load_reg_2098;
  wire [15:0]bbuf_V_q0;
  wire bbuf_V_we0;
  wire \bus_write/rs_wreq/load_p2 ;
  wire clear;
  wire dwbuf_V_U_n_19;
  wire [11:0]dwbuf_V_addr_1_reg_1901;
  wire \dwbuf_V_addr_1_reg_1901[11]_i_1_n_12 ;
  wire [11:0]dwbuf_V_addr_1_reg_1901_pp4_iter4_reg;
  wire [11:0]dwbuf_V_address1;
  wire dwbuf_V_ce0;
  wire dwbuf_V_ce1;
  wire [15:0]dwbuf_V_d0;
  wire [15:0]dwbuf_V_load_reg_1985;
  wire dwbuf_V_load_reg_19850;
  wire [15:0]dwbuf_V_q1;
  wire dwbuf_V_we0;
  wire [31:0]dwt;
  wire [31:0]dwt_read_reg_1642;
  wire [31:1]dx;
  wire [31:1]dx_read_reg_1653;
  wire [5:0]dxbuf_V_addr_1_reg_1874;
  wire dxbuf_V_addr_1_reg_18740;
  wire \dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[0]_srl2_n_12 ;
  wire \dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[1]_srl2_n_12 ;
  wire \dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[2]_srl2_n_12 ;
  wire \dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[3]_srl2_n_12 ;
  wire \dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[4]_srl2_n_12 ;
  wire \dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[5]_srl2_n_12 ;
  wire [5:0]dxbuf_V_addr_1_reg_1874_pp4_iter4_reg;
  wire [5:0]dxbuf_V_addr_1_reg_1874_pp4_iter5_reg;
  wire [5:0]dxbuf_V_addr_1_reg_1874_pp4_iter6_reg;
  wire dxbuf_V_ce1;
  wire [15:0]dxbuf_V_d0;
  wire [15:0]dxbuf_V_load_reg_2191;
  wire dxbuf_V_load_reg_21910;
  wire [15:0]dxbuf_V_q1;
  wire [31:1]dy;
  wire [31:1]dy_read_reg_1632;
  wire dybuf_V_U_n_28;
  wire dybuf_V_ce0;
  wire [15:0]dybuf_V_q0;
  wire dybuf_V_we0;
  wire [30:0]empty_49_reg_1998;
  wire [5:0]empty_52_reg_2018;
  wire [31:1]empty_54_fu_1345_p2;
  wire [30:0]empty_62_reg_1757;
  wire [5:0]empty_65_reg_1779;
  wire empty_65_reg_17790;
  wire [31:1]empty_67_fu_964_p2;
  wire [5:0]empty_72_reg_1950;
  wire [31:1]empty_74_fu_1215_p2;
  wire [62:16]\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 ;
  wire [30:16]\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 ;
  wire [30:16]\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 ;
  wire [30:16]\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 ;
  wire fwprop;
  wire fwprop_read_reg_1596;
  wire [30:0]gmem2_AWADDR;
  wire gmem2_AWADDR1;
  wire gmem2_AWADDR3;
  wire gmem2_AWREADY;
  wire [15:0]gmem2_RDATA;
  wire gmem2_WREADY;
  wire [15:0]gmem2_addr_1_read_reg_2059;
  wire gmem2_addr_1_read_reg_20590;
  wire [30:0]gmem2_addr_1_reg_2039;
  wire gmem2_addr_1_reg_20390;
  wire \gmem2_addr_1_reg_2039[10]_i_2_n_12 ;
  wire \gmem2_addr_1_reg_2039[10]_i_3_n_12 ;
  wire \gmem2_addr_1_reg_2039[10]_i_4_n_12 ;
  wire \gmem2_addr_1_reg_2039[10]_i_5_n_12 ;
  wire \gmem2_addr_1_reg_2039[14]_i_2_n_12 ;
  wire \gmem2_addr_1_reg_2039[14]_i_3_n_12 ;
  wire \gmem2_addr_1_reg_2039[14]_i_4_n_12 ;
  wire \gmem2_addr_1_reg_2039[14]_i_5_n_12 ;
  wire \gmem2_addr_1_reg_2039[18]_i_2_n_12 ;
  wire \gmem2_addr_1_reg_2039[18]_i_3_n_12 ;
  wire \gmem2_addr_1_reg_2039[18]_i_4_n_12 ;
  wire \gmem2_addr_1_reg_2039[18]_i_5_n_12 ;
  wire \gmem2_addr_1_reg_2039[22]_i_2_n_12 ;
  wire \gmem2_addr_1_reg_2039[22]_i_3_n_12 ;
  wire \gmem2_addr_1_reg_2039[22]_i_4_n_12 ;
  wire \gmem2_addr_1_reg_2039[22]_i_5_n_12 ;
  wire \gmem2_addr_1_reg_2039[26]_i_2_n_12 ;
  wire \gmem2_addr_1_reg_2039[26]_i_3_n_12 ;
  wire \gmem2_addr_1_reg_2039[26]_i_4_n_12 ;
  wire \gmem2_addr_1_reg_2039[26]_i_5_n_12 ;
  wire \gmem2_addr_1_reg_2039[2]_i_2_n_12 ;
  wire \gmem2_addr_1_reg_2039[2]_i_3_n_12 ;
  wire \gmem2_addr_1_reg_2039[2]_i_4_n_12 ;
  wire \gmem2_addr_1_reg_2039[30]_i_3_n_12 ;
  wire \gmem2_addr_1_reg_2039[30]_i_4_n_12 ;
  wire \gmem2_addr_1_reg_2039[30]_i_5_n_12 ;
  wire \gmem2_addr_1_reg_2039[30]_i_6_n_12 ;
  wire \gmem2_addr_1_reg_2039[6]_i_2_n_12 ;
  wire \gmem2_addr_1_reg_2039[6]_i_3_n_12 ;
  wire \gmem2_addr_1_reg_2039[6]_i_4_n_12 ;
  wire \gmem2_addr_1_reg_2039[6]_i_5_n_12 ;
  wire \gmem2_addr_1_reg_2039_reg[10]_i_1_n_12 ;
  wire \gmem2_addr_1_reg_2039_reg[10]_i_1_n_13 ;
  wire \gmem2_addr_1_reg_2039_reg[10]_i_1_n_14 ;
  wire \gmem2_addr_1_reg_2039_reg[10]_i_1_n_15 ;
  wire \gmem2_addr_1_reg_2039_reg[14]_i_1_n_12 ;
  wire \gmem2_addr_1_reg_2039_reg[14]_i_1_n_13 ;
  wire \gmem2_addr_1_reg_2039_reg[14]_i_1_n_14 ;
  wire \gmem2_addr_1_reg_2039_reg[14]_i_1_n_15 ;
  wire \gmem2_addr_1_reg_2039_reg[18]_i_1_n_12 ;
  wire \gmem2_addr_1_reg_2039_reg[18]_i_1_n_13 ;
  wire \gmem2_addr_1_reg_2039_reg[18]_i_1_n_14 ;
  wire \gmem2_addr_1_reg_2039_reg[18]_i_1_n_15 ;
  wire \gmem2_addr_1_reg_2039_reg[22]_i_1_n_12 ;
  wire \gmem2_addr_1_reg_2039_reg[22]_i_1_n_13 ;
  wire \gmem2_addr_1_reg_2039_reg[22]_i_1_n_14 ;
  wire \gmem2_addr_1_reg_2039_reg[22]_i_1_n_15 ;
  wire \gmem2_addr_1_reg_2039_reg[26]_i_1_n_12 ;
  wire \gmem2_addr_1_reg_2039_reg[26]_i_1_n_13 ;
  wire \gmem2_addr_1_reg_2039_reg[26]_i_1_n_14 ;
  wire \gmem2_addr_1_reg_2039_reg[26]_i_1_n_15 ;
  wire \gmem2_addr_1_reg_2039_reg[2]_i_1_n_12 ;
  wire \gmem2_addr_1_reg_2039_reg[2]_i_1_n_13 ;
  wire \gmem2_addr_1_reg_2039_reg[2]_i_1_n_14 ;
  wire \gmem2_addr_1_reg_2039_reg[2]_i_1_n_15 ;
  wire \gmem2_addr_1_reg_2039_reg[30]_i_2_n_13 ;
  wire \gmem2_addr_1_reg_2039_reg[30]_i_2_n_14 ;
  wire \gmem2_addr_1_reg_2039_reg[30]_i_2_n_15 ;
  wire \gmem2_addr_1_reg_2039_reg[6]_i_1_n_12 ;
  wire \gmem2_addr_1_reg_2039_reg[6]_i_1_n_13 ;
  wire \gmem2_addr_1_reg_2039_reg[6]_i_1_n_14 ;
  wire \gmem2_addr_1_reg_2039_reg[6]_i_1_n_15 ;
  wire [30:0]gmem2_addr_2_reg_1965;
  wire gmem2_addr_2_reg_19650;
  wire \gmem2_addr_2_reg_1965[10]_i_2_n_12 ;
  wire \gmem2_addr_2_reg_1965[10]_i_3_n_12 ;
  wire \gmem2_addr_2_reg_1965[10]_i_4_n_12 ;
  wire \gmem2_addr_2_reg_1965[10]_i_5_n_12 ;
  wire \gmem2_addr_2_reg_1965[14]_i_2_n_12 ;
  wire \gmem2_addr_2_reg_1965[14]_i_3_n_12 ;
  wire \gmem2_addr_2_reg_1965[14]_i_4_n_12 ;
  wire \gmem2_addr_2_reg_1965[14]_i_5_n_12 ;
  wire \gmem2_addr_2_reg_1965[18]_i_2_n_12 ;
  wire \gmem2_addr_2_reg_1965[18]_i_3_n_12 ;
  wire \gmem2_addr_2_reg_1965[18]_i_4_n_12 ;
  wire \gmem2_addr_2_reg_1965[18]_i_5_n_12 ;
  wire \gmem2_addr_2_reg_1965[22]_i_2_n_12 ;
  wire \gmem2_addr_2_reg_1965[22]_i_3_n_12 ;
  wire \gmem2_addr_2_reg_1965[22]_i_4_n_12 ;
  wire \gmem2_addr_2_reg_1965[22]_i_5_n_12 ;
  wire \gmem2_addr_2_reg_1965[26]_i_2_n_12 ;
  wire \gmem2_addr_2_reg_1965[26]_i_3_n_12 ;
  wire \gmem2_addr_2_reg_1965[26]_i_4_n_12 ;
  wire \gmem2_addr_2_reg_1965[26]_i_5_n_12 ;
  wire \gmem2_addr_2_reg_1965[2]_i_2_n_12 ;
  wire \gmem2_addr_2_reg_1965[2]_i_3_n_12 ;
  wire \gmem2_addr_2_reg_1965[2]_i_4_n_12 ;
  wire \gmem2_addr_2_reg_1965[30]_i_3_n_12 ;
  wire \gmem2_addr_2_reg_1965[30]_i_4_n_12 ;
  wire \gmem2_addr_2_reg_1965[30]_i_5_n_12 ;
  wire \gmem2_addr_2_reg_1965[30]_i_6_n_12 ;
  wire \gmem2_addr_2_reg_1965[6]_i_2_n_12 ;
  wire \gmem2_addr_2_reg_1965[6]_i_3_n_12 ;
  wire \gmem2_addr_2_reg_1965[6]_i_4_n_12 ;
  wire \gmem2_addr_2_reg_1965[6]_i_5_n_12 ;
  wire \gmem2_addr_2_reg_1965_reg[10]_i_1_n_12 ;
  wire \gmem2_addr_2_reg_1965_reg[10]_i_1_n_13 ;
  wire \gmem2_addr_2_reg_1965_reg[10]_i_1_n_14 ;
  wire \gmem2_addr_2_reg_1965_reg[10]_i_1_n_15 ;
  wire \gmem2_addr_2_reg_1965_reg[14]_i_1_n_12 ;
  wire \gmem2_addr_2_reg_1965_reg[14]_i_1_n_13 ;
  wire \gmem2_addr_2_reg_1965_reg[14]_i_1_n_14 ;
  wire \gmem2_addr_2_reg_1965_reg[14]_i_1_n_15 ;
  wire \gmem2_addr_2_reg_1965_reg[18]_i_1_n_12 ;
  wire \gmem2_addr_2_reg_1965_reg[18]_i_1_n_13 ;
  wire \gmem2_addr_2_reg_1965_reg[18]_i_1_n_14 ;
  wire \gmem2_addr_2_reg_1965_reg[18]_i_1_n_15 ;
  wire \gmem2_addr_2_reg_1965_reg[22]_i_1_n_12 ;
  wire \gmem2_addr_2_reg_1965_reg[22]_i_1_n_13 ;
  wire \gmem2_addr_2_reg_1965_reg[22]_i_1_n_14 ;
  wire \gmem2_addr_2_reg_1965_reg[22]_i_1_n_15 ;
  wire \gmem2_addr_2_reg_1965_reg[26]_i_1_n_12 ;
  wire \gmem2_addr_2_reg_1965_reg[26]_i_1_n_13 ;
  wire \gmem2_addr_2_reg_1965_reg[26]_i_1_n_14 ;
  wire \gmem2_addr_2_reg_1965_reg[26]_i_1_n_15 ;
  wire \gmem2_addr_2_reg_1965_reg[2]_i_1_n_12 ;
  wire \gmem2_addr_2_reg_1965_reg[2]_i_1_n_13 ;
  wire \gmem2_addr_2_reg_1965_reg[2]_i_1_n_14 ;
  wire \gmem2_addr_2_reg_1965_reg[2]_i_1_n_15 ;
  wire \gmem2_addr_2_reg_1965_reg[30]_i_2_n_13 ;
  wire \gmem2_addr_2_reg_1965_reg[30]_i_2_n_14 ;
  wire \gmem2_addr_2_reg_1965_reg[30]_i_2_n_15 ;
  wire \gmem2_addr_2_reg_1965_reg[6]_i_1_n_12 ;
  wire \gmem2_addr_2_reg_1965_reg[6]_i_1_n_13 ;
  wire \gmem2_addr_2_reg_1965_reg[6]_i_1_n_14 ;
  wire \gmem2_addr_2_reg_1965_reg[6]_i_1_n_15 ;
  wire [15:0]gmem2_addr_read_reg_1824;
  wire gmem2_addr_read_reg_18240;
  wire [30:0]gmem2_addr_reg_1804;
  wire gmem2_addr_reg_18040;
  wire \gmem2_addr_reg_1804[10]_i_2_n_12 ;
  wire \gmem2_addr_reg_1804[10]_i_3_n_12 ;
  wire \gmem2_addr_reg_1804[10]_i_4_n_12 ;
  wire \gmem2_addr_reg_1804[10]_i_5_n_12 ;
  wire \gmem2_addr_reg_1804[14]_i_2_n_12 ;
  wire \gmem2_addr_reg_1804[14]_i_3_n_12 ;
  wire \gmem2_addr_reg_1804[14]_i_4_n_12 ;
  wire \gmem2_addr_reg_1804[14]_i_5_n_12 ;
  wire \gmem2_addr_reg_1804[18]_i_2_n_12 ;
  wire \gmem2_addr_reg_1804[18]_i_3_n_12 ;
  wire \gmem2_addr_reg_1804[18]_i_4_n_12 ;
  wire \gmem2_addr_reg_1804[18]_i_5_n_12 ;
  wire \gmem2_addr_reg_1804[22]_i_2_n_12 ;
  wire \gmem2_addr_reg_1804[22]_i_3_n_12 ;
  wire \gmem2_addr_reg_1804[22]_i_4_n_12 ;
  wire \gmem2_addr_reg_1804[22]_i_5_n_12 ;
  wire \gmem2_addr_reg_1804[26]_i_2_n_12 ;
  wire \gmem2_addr_reg_1804[26]_i_3_n_12 ;
  wire \gmem2_addr_reg_1804[26]_i_4_n_12 ;
  wire \gmem2_addr_reg_1804[26]_i_5_n_12 ;
  wire \gmem2_addr_reg_1804[2]_i_2_n_12 ;
  wire \gmem2_addr_reg_1804[2]_i_3_n_12 ;
  wire \gmem2_addr_reg_1804[2]_i_4_n_12 ;
  wire \gmem2_addr_reg_1804[30]_i_3_n_12 ;
  wire \gmem2_addr_reg_1804[30]_i_4_n_12 ;
  wire \gmem2_addr_reg_1804[30]_i_5_n_12 ;
  wire \gmem2_addr_reg_1804[30]_i_6_n_12 ;
  wire \gmem2_addr_reg_1804[6]_i_2_n_12 ;
  wire \gmem2_addr_reg_1804[6]_i_3_n_12 ;
  wire \gmem2_addr_reg_1804[6]_i_4_n_12 ;
  wire \gmem2_addr_reg_1804[6]_i_5_n_12 ;
  wire \gmem2_addr_reg_1804_reg[10]_i_1_n_12 ;
  wire \gmem2_addr_reg_1804_reg[10]_i_1_n_13 ;
  wire \gmem2_addr_reg_1804_reg[10]_i_1_n_14 ;
  wire \gmem2_addr_reg_1804_reg[10]_i_1_n_15 ;
  wire \gmem2_addr_reg_1804_reg[14]_i_1_n_12 ;
  wire \gmem2_addr_reg_1804_reg[14]_i_1_n_13 ;
  wire \gmem2_addr_reg_1804_reg[14]_i_1_n_14 ;
  wire \gmem2_addr_reg_1804_reg[14]_i_1_n_15 ;
  wire \gmem2_addr_reg_1804_reg[18]_i_1_n_12 ;
  wire \gmem2_addr_reg_1804_reg[18]_i_1_n_13 ;
  wire \gmem2_addr_reg_1804_reg[18]_i_1_n_14 ;
  wire \gmem2_addr_reg_1804_reg[18]_i_1_n_15 ;
  wire \gmem2_addr_reg_1804_reg[22]_i_1_n_12 ;
  wire \gmem2_addr_reg_1804_reg[22]_i_1_n_13 ;
  wire \gmem2_addr_reg_1804_reg[22]_i_1_n_14 ;
  wire \gmem2_addr_reg_1804_reg[22]_i_1_n_15 ;
  wire \gmem2_addr_reg_1804_reg[26]_i_1_n_12 ;
  wire \gmem2_addr_reg_1804_reg[26]_i_1_n_13 ;
  wire \gmem2_addr_reg_1804_reg[26]_i_1_n_14 ;
  wire \gmem2_addr_reg_1804_reg[26]_i_1_n_15 ;
  wire \gmem2_addr_reg_1804_reg[2]_i_1_n_12 ;
  wire \gmem2_addr_reg_1804_reg[2]_i_1_n_13 ;
  wire \gmem2_addr_reg_1804_reg[2]_i_1_n_14 ;
  wire \gmem2_addr_reg_1804_reg[2]_i_1_n_15 ;
  wire \gmem2_addr_reg_1804_reg[30]_i_2_n_13 ;
  wire \gmem2_addr_reg_1804_reg[30]_i_2_n_14 ;
  wire \gmem2_addr_reg_1804_reg[30]_i_2_n_15 ;
  wire \gmem2_addr_reg_1804_reg[6]_i_1_n_12 ;
  wire \gmem2_addr_reg_1804_reg[6]_i_1_n_13 ;
  wire \gmem2_addr_reg_1804_reg[6]_i_1_n_14 ;
  wire \gmem2_addr_reg_1804_reg[6]_i_1_n_15 ;
  wire gmem2_m_axi_U_n_117;
  wire gmem2_m_axi_U_n_125;
  wire gmem2_m_axi_U_n_131;
  wire gmem2_m_axi_U_n_132;
  wire gmem2_m_axi_U_n_133;
  wire gmem2_m_axi_U_n_134;
  wire gmem2_m_axi_U_n_135;
  wire gmem2_m_axi_U_n_17;
  wire gmem2_m_axi_U_n_86;
  wire gmem2_m_axi_U_n_87;
  wire gmem2_m_axi_U_n_88;
  wire gmem2_m_axi_U_n_89;
  wire gmem2_m_axi_U_n_91;
  wire gmem2_m_axi_U_n_92;
  wire gmem2_m_axi_U_n_93;
  wire gmem2_m_axi_U_n_98;
  wire gmem_ARREADY;
  wire gmem_AWVALID;
  wire [15:0]gmem_RDATA;
  wire [15:0]gmem_addr_1_read_reg_1718;
  wire gmem_addr_1_read_reg_17180;
  wire [15:0]gmem_addr_2_read_reg_1752;
  wire gmem_addr_2_read_reg_17520;
  wire gmem_addr_3_read_reg_21220;
  wire [30:0]gmem_addr_3_reg_2023;
  wire [30:0]gmem_addr_4_reg_2087;
  wire [15:0]gmem_addr_read_reg_1693;
  wire gmem_addr_read_reg_16930;
  wire [30:0]gmem_addr_reg_1667;
  wire gmem_addr_reg_16670;
  wire gmem_m_axi_U_n_105;
  wire gmem_m_axi_U_n_106;
  wire gmem_m_axi_U_n_113;
  wire gmem_m_axi_U_n_114;
  wire gmem_m_axi_U_n_115;
  wire gmem_m_axi_U_n_116;
  wire gmem_m_axi_U_n_14;
  wire gmem_m_axi_U_n_15;
  wire gmem_m_axi_U_n_16;
  wire gmem_m_axi_U_n_17;
  wire gmem_m_axi_U_n_18;
  wire gmem_m_axi_U_n_19;
  wire gmem_m_axi_U_n_20;
  wire gmem_m_axi_U_n_21;
  wire gmem_m_axi_U_n_22;
  wire gmem_m_axi_U_n_24;
  wire gmem_m_axi_U_n_43;
  wire gmem_m_axi_U_n_50;
  wire gmem_m_axi_U_n_58;
  wire gmem_m_axi_U_n_62;
  wire gmem_m_axi_U_n_68;
  wire gmem_m_axi_U_n_70;
  wire [5:0]grp_fu_1562_p0;
  wire \i_10_reg_664_reg_n_12_[0] ;
  wire \i_10_reg_664_reg_n_12_[10] ;
  wire \i_10_reg_664_reg_n_12_[11] ;
  wire \i_10_reg_664_reg_n_12_[12] ;
  wire \i_10_reg_664_reg_n_12_[13] ;
  wire \i_10_reg_664_reg_n_12_[14] ;
  wire \i_10_reg_664_reg_n_12_[15] ;
  wire \i_10_reg_664_reg_n_12_[16] ;
  wire \i_10_reg_664_reg_n_12_[17] ;
  wire \i_10_reg_664_reg_n_12_[18] ;
  wire \i_10_reg_664_reg_n_12_[19] ;
  wire \i_10_reg_664_reg_n_12_[1] ;
  wire \i_10_reg_664_reg_n_12_[20] ;
  wire \i_10_reg_664_reg_n_12_[21] ;
  wire \i_10_reg_664_reg_n_12_[22] ;
  wire \i_10_reg_664_reg_n_12_[23] ;
  wire \i_10_reg_664_reg_n_12_[24] ;
  wire \i_10_reg_664_reg_n_12_[25] ;
  wire \i_10_reg_664_reg_n_12_[26] ;
  wire \i_10_reg_664_reg_n_12_[27] ;
  wire \i_10_reg_664_reg_n_12_[28] ;
  wire \i_10_reg_664_reg_n_12_[29] ;
  wire \i_10_reg_664_reg_n_12_[2] ;
  wire \i_10_reg_664_reg_n_12_[30] ;
  wire \i_10_reg_664_reg_n_12_[3] ;
  wire \i_10_reg_664_reg_n_12_[4] ;
  wire \i_10_reg_664_reg_n_12_[5] ;
  wire \i_10_reg_664_reg_n_12_[6] ;
  wire \i_10_reg_664_reg_n_12_[7] ;
  wire \i_10_reg_664_reg_n_12_[8] ;
  wire \i_10_reg_664_reg_n_12_[9] ;
  wire i_11_reg_7650;
  wire \i_11_reg_765[0]_i_4_n_12 ;
  wire [30:0]i_11_reg_765_reg;
  wire \i_11_reg_765_reg[0]_i_3_n_12 ;
  wire \i_11_reg_765_reg[0]_i_3_n_13 ;
  wire \i_11_reg_765_reg[0]_i_3_n_14 ;
  wire \i_11_reg_765_reg[0]_i_3_n_15 ;
  wire \i_11_reg_765_reg[0]_i_3_n_16 ;
  wire \i_11_reg_765_reg[0]_i_3_n_17 ;
  wire \i_11_reg_765_reg[0]_i_3_n_18 ;
  wire \i_11_reg_765_reg[0]_i_3_n_19 ;
  wire \i_11_reg_765_reg[12]_i_1_n_12 ;
  wire \i_11_reg_765_reg[12]_i_1_n_13 ;
  wire \i_11_reg_765_reg[12]_i_1_n_14 ;
  wire \i_11_reg_765_reg[12]_i_1_n_15 ;
  wire \i_11_reg_765_reg[12]_i_1_n_16 ;
  wire \i_11_reg_765_reg[12]_i_1_n_17 ;
  wire \i_11_reg_765_reg[12]_i_1_n_18 ;
  wire \i_11_reg_765_reg[12]_i_1_n_19 ;
  wire \i_11_reg_765_reg[16]_i_1_n_12 ;
  wire \i_11_reg_765_reg[16]_i_1_n_13 ;
  wire \i_11_reg_765_reg[16]_i_1_n_14 ;
  wire \i_11_reg_765_reg[16]_i_1_n_15 ;
  wire \i_11_reg_765_reg[16]_i_1_n_16 ;
  wire \i_11_reg_765_reg[16]_i_1_n_17 ;
  wire \i_11_reg_765_reg[16]_i_1_n_18 ;
  wire \i_11_reg_765_reg[16]_i_1_n_19 ;
  wire \i_11_reg_765_reg[20]_i_1_n_12 ;
  wire \i_11_reg_765_reg[20]_i_1_n_13 ;
  wire \i_11_reg_765_reg[20]_i_1_n_14 ;
  wire \i_11_reg_765_reg[20]_i_1_n_15 ;
  wire \i_11_reg_765_reg[20]_i_1_n_16 ;
  wire \i_11_reg_765_reg[20]_i_1_n_17 ;
  wire \i_11_reg_765_reg[20]_i_1_n_18 ;
  wire \i_11_reg_765_reg[20]_i_1_n_19 ;
  wire \i_11_reg_765_reg[24]_i_1_n_12 ;
  wire \i_11_reg_765_reg[24]_i_1_n_13 ;
  wire \i_11_reg_765_reg[24]_i_1_n_14 ;
  wire \i_11_reg_765_reg[24]_i_1_n_15 ;
  wire \i_11_reg_765_reg[24]_i_1_n_16 ;
  wire \i_11_reg_765_reg[24]_i_1_n_17 ;
  wire \i_11_reg_765_reg[24]_i_1_n_18 ;
  wire \i_11_reg_765_reg[24]_i_1_n_19 ;
  wire \i_11_reg_765_reg[28]_i_1_n_14 ;
  wire \i_11_reg_765_reg[28]_i_1_n_15 ;
  wire \i_11_reg_765_reg[28]_i_1_n_17 ;
  wire \i_11_reg_765_reg[28]_i_1_n_18 ;
  wire \i_11_reg_765_reg[28]_i_1_n_19 ;
  wire \i_11_reg_765_reg[4]_i_1_n_12 ;
  wire \i_11_reg_765_reg[4]_i_1_n_13 ;
  wire \i_11_reg_765_reg[4]_i_1_n_14 ;
  wire \i_11_reg_765_reg[4]_i_1_n_15 ;
  wire \i_11_reg_765_reg[4]_i_1_n_16 ;
  wire \i_11_reg_765_reg[4]_i_1_n_17 ;
  wire \i_11_reg_765_reg[4]_i_1_n_18 ;
  wire \i_11_reg_765_reg[4]_i_1_n_19 ;
  wire \i_11_reg_765_reg[8]_i_1_n_12 ;
  wire \i_11_reg_765_reg[8]_i_1_n_13 ;
  wire \i_11_reg_765_reg[8]_i_1_n_14 ;
  wire \i_11_reg_765_reg[8]_i_1_n_15 ;
  wire \i_11_reg_765_reg[8]_i_1_n_16 ;
  wire \i_11_reg_765_reg[8]_i_1_n_17 ;
  wire \i_11_reg_765_reg[8]_i_1_n_18 ;
  wire \i_11_reg_765_reg[8]_i_1_n_19 ;
  wire i_1_reg_5750;
  wire \i_1_reg_575[0]_i_3_n_12 ;
  wire [5:0]i_1_reg_575_reg;
  wire \i_1_reg_575_reg[0]_i_2_n_12 ;
  wire \i_1_reg_575_reg[0]_i_2_n_13 ;
  wire \i_1_reg_575_reg[0]_i_2_n_14 ;
  wire \i_1_reg_575_reg[0]_i_2_n_15 ;
  wire \i_1_reg_575_reg[0]_i_2_n_16 ;
  wire \i_1_reg_575_reg[0]_i_2_n_17 ;
  wire \i_1_reg_575_reg[0]_i_2_n_18 ;
  wire \i_1_reg_575_reg[0]_i_2_n_19 ;
  wire \i_1_reg_575_reg[12]_i_1_n_12 ;
  wire \i_1_reg_575_reg[12]_i_1_n_13 ;
  wire \i_1_reg_575_reg[12]_i_1_n_14 ;
  wire \i_1_reg_575_reg[12]_i_1_n_15 ;
  wire \i_1_reg_575_reg[12]_i_1_n_16 ;
  wire \i_1_reg_575_reg[12]_i_1_n_17 ;
  wire \i_1_reg_575_reg[12]_i_1_n_18 ;
  wire \i_1_reg_575_reg[12]_i_1_n_19 ;
  wire \i_1_reg_575_reg[16]_i_1_n_12 ;
  wire \i_1_reg_575_reg[16]_i_1_n_13 ;
  wire \i_1_reg_575_reg[16]_i_1_n_14 ;
  wire \i_1_reg_575_reg[16]_i_1_n_15 ;
  wire \i_1_reg_575_reg[16]_i_1_n_16 ;
  wire \i_1_reg_575_reg[16]_i_1_n_17 ;
  wire \i_1_reg_575_reg[16]_i_1_n_18 ;
  wire \i_1_reg_575_reg[16]_i_1_n_19 ;
  wire \i_1_reg_575_reg[20]_i_1_n_12 ;
  wire \i_1_reg_575_reg[20]_i_1_n_13 ;
  wire \i_1_reg_575_reg[20]_i_1_n_14 ;
  wire \i_1_reg_575_reg[20]_i_1_n_15 ;
  wire \i_1_reg_575_reg[20]_i_1_n_16 ;
  wire \i_1_reg_575_reg[20]_i_1_n_17 ;
  wire \i_1_reg_575_reg[20]_i_1_n_18 ;
  wire \i_1_reg_575_reg[20]_i_1_n_19 ;
  wire \i_1_reg_575_reg[24]_i_1_n_12 ;
  wire \i_1_reg_575_reg[24]_i_1_n_13 ;
  wire \i_1_reg_575_reg[24]_i_1_n_14 ;
  wire \i_1_reg_575_reg[24]_i_1_n_15 ;
  wire \i_1_reg_575_reg[24]_i_1_n_16 ;
  wire \i_1_reg_575_reg[24]_i_1_n_17 ;
  wire \i_1_reg_575_reg[24]_i_1_n_18 ;
  wire \i_1_reg_575_reg[24]_i_1_n_19 ;
  wire \i_1_reg_575_reg[28]_i_1_n_14 ;
  wire \i_1_reg_575_reg[28]_i_1_n_15 ;
  wire \i_1_reg_575_reg[28]_i_1_n_17 ;
  wire \i_1_reg_575_reg[28]_i_1_n_18 ;
  wire \i_1_reg_575_reg[28]_i_1_n_19 ;
  wire \i_1_reg_575_reg[4]_i_1_n_12 ;
  wire \i_1_reg_575_reg[4]_i_1_n_13 ;
  wire \i_1_reg_575_reg[4]_i_1_n_14 ;
  wire \i_1_reg_575_reg[4]_i_1_n_15 ;
  wire \i_1_reg_575_reg[4]_i_1_n_16 ;
  wire \i_1_reg_575_reg[4]_i_1_n_17 ;
  wire \i_1_reg_575_reg[4]_i_1_n_18 ;
  wire \i_1_reg_575_reg[4]_i_1_n_19 ;
  wire \i_1_reg_575_reg[8]_i_1_n_12 ;
  wire \i_1_reg_575_reg[8]_i_1_n_13 ;
  wire \i_1_reg_575_reg[8]_i_1_n_14 ;
  wire \i_1_reg_575_reg[8]_i_1_n_15 ;
  wire \i_1_reg_575_reg[8]_i_1_n_16 ;
  wire \i_1_reg_575_reg[8]_i_1_n_17 ;
  wire \i_1_reg_575_reg[8]_i_1_n_18 ;
  wire \i_1_reg_575_reg[8]_i_1_n_19 ;
  wire [30:6]i_1_reg_575_reg__0;
  wire i_2_reg_5860;
  wire \i_2_reg_586[0]_i_3_n_12 ;
  wire [5:0]i_2_reg_586_reg;
  wire \i_2_reg_586_reg[0]_i_2_n_12 ;
  wire \i_2_reg_586_reg[0]_i_2_n_13 ;
  wire \i_2_reg_586_reg[0]_i_2_n_14 ;
  wire \i_2_reg_586_reg[0]_i_2_n_15 ;
  wire \i_2_reg_586_reg[0]_i_2_n_16 ;
  wire \i_2_reg_586_reg[0]_i_2_n_17 ;
  wire \i_2_reg_586_reg[0]_i_2_n_18 ;
  wire \i_2_reg_586_reg[0]_i_2_n_19 ;
  wire \i_2_reg_586_reg[12]_i_1_n_12 ;
  wire \i_2_reg_586_reg[12]_i_1_n_13 ;
  wire \i_2_reg_586_reg[12]_i_1_n_14 ;
  wire \i_2_reg_586_reg[12]_i_1_n_15 ;
  wire \i_2_reg_586_reg[12]_i_1_n_16 ;
  wire \i_2_reg_586_reg[12]_i_1_n_17 ;
  wire \i_2_reg_586_reg[12]_i_1_n_18 ;
  wire \i_2_reg_586_reg[12]_i_1_n_19 ;
  wire \i_2_reg_586_reg[16]_i_1_n_12 ;
  wire \i_2_reg_586_reg[16]_i_1_n_13 ;
  wire \i_2_reg_586_reg[16]_i_1_n_14 ;
  wire \i_2_reg_586_reg[16]_i_1_n_15 ;
  wire \i_2_reg_586_reg[16]_i_1_n_16 ;
  wire \i_2_reg_586_reg[16]_i_1_n_17 ;
  wire \i_2_reg_586_reg[16]_i_1_n_18 ;
  wire \i_2_reg_586_reg[16]_i_1_n_19 ;
  wire \i_2_reg_586_reg[20]_i_1_n_12 ;
  wire \i_2_reg_586_reg[20]_i_1_n_13 ;
  wire \i_2_reg_586_reg[20]_i_1_n_14 ;
  wire \i_2_reg_586_reg[20]_i_1_n_15 ;
  wire \i_2_reg_586_reg[20]_i_1_n_16 ;
  wire \i_2_reg_586_reg[20]_i_1_n_17 ;
  wire \i_2_reg_586_reg[20]_i_1_n_18 ;
  wire \i_2_reg_586_reg[20]_i_1_n_19 ;
  wire \i_2_reg_586_reg[24]_i_1_n_12 ;
  wire \i_2_reg_586_reg[24]_i_1_n_13 ;
  wire \i_2_reg_586_reg[24]_i_1_n_14 ;
  wire \i_2_reg_586_reg[24]_i_1_n_15 ;
  wire \i_2_reg_586_reg[24]_i_1_n_16 ;
  wire \i_2_reg_586_reg[24]_i_1_n_17 ;
  wire \i_2_reg_586_reg[24]_i_1_n_18 ;
  wire \i_2_reg_586_reg[24]_i_1_n_19 ;
  wire \i_2_reg_586_reg[28]_i_1_n_14 ;
  wire \i_2_reg_586_reg[28]_i_1_n_15 ;
  wire \i_2_reg_586_reg[28]_i_1_n_17 ;
  wire \i_2_reg_586_reg[28]_i_1_n_18 ;
  wire \i_2_reg_586_reg[28]_i_1_n_19 ;
  wire \i_2_reg_586_reg[4]_i_1_n_12 ;
  wire \i_2_reg_586_reg[4]_i_1_n_13 ;
  wire \i_2_reg_586_reg[4]_i_1_n_14 ;
  wire \i_2_reg_586_reg[4]_i_1_n_15 ;
  wire \i_2_reg_586_reg[4]_i_1_n_16 ;
  wire \i_2_reg_586_reg[4]_i_1_n_17 ;
  wire \i_2_reg_586_reg[4]_i_1_n_18 ;
  wire \i_2_reg_586_reg[4]_i_1_n_19 ;
  wire \i_2_reg_586_reg[8]_i_1_n_12 ;
  wire \i_2_reg_586_reg[8]_i_1_n_13 ;
  wire \i_2_reg_586_reg[8]_i_1_n_14 ;
  wire \i_2_reg_586_reg[8]_i_1_n_15 ;
  wire \i_2_reg_586_reg[8]_i_1_n_16 ;
  wire \i_2_reg_586_reg[8]_i_1_n_17 ;
  wire \i_2_reg_586_reg[8]_i_1_n_18 ;
  wire \i_2_reg_586_reg[8]_i_1_n_19 ;
  wire [30:6]i_2_reg_586_reg__0;
  wire \i_3_reg_687[0]_i_4_n_12 ;
  wire [30:0]i_3_reg_687_reg;
  wire \i_3_reg_687_reg[0]_i_3_n_12 ;
  wire \i_3_reg_687_reg[0]_i_3_n_13 ;
  wire \i_3_reg_687_reg[0]_i_3_n_14 ;
  wire \i_3_reg_687_reg[0]_i_3_n_15 ;
  wire \i_3_reg_687_reg[0]_i_3_n_16 ;
  wire \i_3_reg_687_reg[0]_i_3_n_17 ;
  wire \i_3_reg_687_reg[0]_i_3_n_18 ;
  wire \i_3_reg_687_reg[0]_i_3_n_19 ;
  wire \i_3_reg_687_reg[12]_i_1_n_12 ;
  wire \i_3_reg_687_reg[12]_i_1_n_13 ;
  wire \i_3_reg_687_reg[12]_i_1_n_14 ;
  wire \i_3_reg_687_reg[12]_i_1_n_15 ;
  wire \i_3_reg_687_reg[12]_i_1_n_16 ;
  wire \i_3_reg_687_reg[12]_i_1_n_17 ;
  wire \i_3_reg_687_reg[12]_i_1_n_18 ;
  wire \i_3_reg_687_reg[12]_i_1_n_19 ;
  wire \i_3_reg_687_reg[16]_i_1_n_12 ;
  wire \i_3_reg_687_reg[16]_i_1_n_13 ;
  wire \i_3_reg_687_reg[16]_i_1_n_14 ;
  wire \i_3_reg_687_reg[16]_i_1_n_15 ;
  wire \i_3_reg_687_reg[16]_i_1_n_16 ;
  wire \i_3_reg_687_reg[16]_i_1_n_17 ;
  wire \i_3_reg_687_reg[16]_i_1_n_18 ;
  wire \i_3_reg_687_reg[16]_i_1_n_19 ;
  wire \i_3_reg_687_reg[20]_i_1_n_12 ;
  wire \i_3_reg_687_reg[20]_i_1_n_13 ;
  wire \i_3_reg_687_reg[20]_i_1_n_14 ;
  wire \i_3_reg_687_reg[20]_i_1_n_15 ;
  wire \i_3_reg_687_reg[20]_i_1_n_16 ;
  wire \i_3_reg_687_reg[20]_i_1_n_17 ;
  wire \i_3_reg_687_reg[20]_i_1_n_18 ;
  wire \i_3_reg_687_reg[20]_i_1_n_19 ;
  wire \i_3_reg_687_reg[24]_i_1_n_12 ;
  wire \i_3_reg_687_reg[24]_i_1_n_13 ;
  wire \i_3_reg_687_reg[24]_i_1_n_14 ;
  wire \i_3_reg_687_reg[24]_i_1_n_15 ;
  wire \i_3_reg_687_reg[24]_i_1_n_16 ;
  wire \i_3_reg_687_reg[24]_i_1_n_17 ;
  wire \i_3_reg_687_reg[24]_i_1_n_18 ;
  wire \i_3_reg_687_reg[24]_i_1_n_19 ;
  wire \i_3_reg_687_reg[28]_i_1_n_14 ;
  wire \i_3_reg_687_reg[28]_i_1_n_15 ;
  wire \i_3_reg_687_reg[28]_i_1_n_17 ;
  wire \i_3_reg_687_reg[28]_i_1_n_18 ;
  wire \i_3_reg_687_reg[28]_i_1_n_19 ;
  wire \i_3_reg_687_reg[4]_i_1_n_12 ;
  wire \i_3_reg_687_reg[4]_i_1_n_13 ;
  wire \i_3_reg_687_reg[4]_i_1_n_14 ;
  wire \i_3_reg_687_reg[4]_i_1_n_15 ;
  wire \i_3_reg_687_reg[4]_i_1_n_16 ;
  wire \i_3_reg_687_reg[4]_i_1_n_17 ;
  wire \i_3_reg_687_reg[4]_i_1_n_18 ;
  wire \i_3_reg_687_reg[4]_i_1_n_19 ;
  wire \i_3_reg_687_reg[8]_i_1_n_12 ;
  wire \i_3_reg_687_reg[8]_i_1_n_13 ;
  wire \i_3_reg_687_reg[8]_i_1_n_14 ;
  wire \i_3_reg_687_reg[8]_i_1_n_15 ;
  wire \i_3_reg_687_reg[8]_i_1_n_16 ;
  wire \i_3_reg_687_reg[8]_i_1_n_17 ;
  wire \i_3_reg_687_reg[8]_i_1_n_18 ;
  wire \i_3_reg_687_reg[8]_i_1_n_19 ;
  wire \i_4_reg_597_reg_n_12_[0] ;
  wire \i_4_reg_597_reg_n_12_[10] ;
  wire \i_4_reg_597_reg_n_12_[11] ;
  wire \i_4_reg_597_reg_n_12_[12] ;
  wire \i_4_reg_597_reg_n_12_[13] ;
  wire \i_4_reg_597_reg_n_12_[14] ;
  wire \i_4_reg_597_reg_n_12_[15] ;
  wire \i_4_reg_597_reg_n_12_[16] ;
  wire \i_4_reg_597_reg_n_12_[17] ;
  wire \i_4_reg_597_reg_n_12_[18] ;
  wire \i_4_reg_597_reg_n_12_[19] ;
  wire \i_4_reg_597_reg_n_12_[1] ;
  wire \i_4_reg_597_reg_n_12_[20] ;
  wire \i_4_reg_597_reg_n_12_[21] ;
  wire \i_4_reg_597_reg_n_12_[22] ;
  wire \i_4_reg_597_reg_n_12_[23] ;
  wire \i_4_reg_597_reg_n_12_[24] ;
  wire \i_4_reg_597_reg_n_12_[25] ;
  wire \i_4_reg_597_reg_n_12_[26] ;
  wire \i_4_reg_597_reg_n_12_[27] ;
  wire \i_4_reg_597_reg_n_12_[28] ;
  wire \i_4_reg_597_reg_n_12_[29] ;
  wire \i_4_reg_597_reg_n_12_[2] ;
  wire \i_4_reg_597_reg_n_12_[30] ;
  wire \i_4_reg_597_reg_n_12_[3] ;
  wire \i_4_reg_597_reg_n_12_[4] ;
  wire \i_4_reg_597_reg_n_12_[5] ;
  wire \i_4_reg_597_reg_n_12_[6] ;
  wire \i_4_reg_597_reg_n_12_[7] ;
  wire \i_4_reg_597_reg_n_12_[8] ;
  wire \i_4_reg_597_reg_n_12_[9] ;
  wire \i_5_reg_698_reg_n_12_[0] ;
  wire \i_5_reg_698_reg_n_12_[10] ;
  wire \i_5_reg_698_reg_n_12_[11] ;
  wire \i_5_reg_698_reg_n_12_[12] ;
  wire \i_5_reg_698_reg_n_12_[13] ;
  wire \i_5_reg_698_reg_n_12_[14] ;
  wire \i_5_reg_698_reg_n_12_[15] ;
  wire \i_5_reg_698_reg_n_12_[16] ;
  wire \i_5_reg_698_reg_n_12_[17] ;
  wire \i_5_reg_698_reg_n_12_[18] ;
  wire \i_5_reg_698_reg_n_12_[19] ;
  wire \i_5_reg_698_reg_n_12_[1] ;
  wire \i_5_reg_698_reg_n_12_[20] ;
  wire \i_5_reg_698_reg_n_12_[21] ;
  wire \i_5_reg_698_reg_n_12_[22] ;
  wire \i_5_reg_698_reg_n_12_[23] ;
  wire \i_5_reg_698_reg_n_12_[24] ;
  wire \i_5_reg_698_reg_n_12_[25] ;
  wire \i_5_reg_698_reg_n_12_[26] ;
  wire \i_5_reg_698_reg_n_12_[27] ;
  wire \i_5_reg_698_reg_n_12_[28] ;
  wire \i_5_reg_698_reg_n_12_[29] ;
  wire \i_5_reg_698_reg_n_12_[2] ;
  wire \i_5_reg_698_reg_n_12_[30] ;
  wire \i_5_reg_698_reg_n_12_[3] ;
  wire \i_5_reg_698_reg_n_12_[4] ;
  wire \i_5_reg_698_reg_n_12_[5] ;
  wire \i_5_reg_698_reg_n_12_[6] ;
  wire \i_5_reg_698_reg_n_12_[7] ;
  wire \i_5_reg_698_reg_n_12_[8] ;
  wire \i_5_reg_698_reg_n_12_[9] ;
  wire i_6_reg_631;
  wire i_6_reg_6311;
  wire \i_6_reg_631[0]_i_1_n_12 ;
  wire [5:0]i_6_reg_631_reg;
  wire \i_6_reg_631_reg[0]_i_2_n_12 ;
  wire \i_6_reg_631_reg[0]_i_2_n_13 ;
  wire \i_6_reg_631_reg[0]_i_2_n_14 ;
  wire \i_6_reg_631_reg[0]_i_2_n_15 ;
  wire \i_6_reg_631_reg[0]_i_2_n_16 ;
  wire \i_6_reg_631_reg[0]_i_2_n_17 ;
  wire \i_6_reg_631_reg[0]_i_2_n_18 ;
  wire \i_6_reg_631_reg[0]_i_2_n_19 ;
  wire \i_6_reg_631_reg[4]_i_1_n_15 ;
  wire \i_6_reg_631_reg[4]_i_1_n_18 ;
  wire \i_6_reg_631_reg[4]_i_1_n_19 ;
  wire \i_7_reg_721_reg_n_12_[0] ;
  wire \i_7_reg_721_reg_n_12_[10] ;
  wire \i_7_reg_721_reg_n_12_[11] ;
  wire \i_7_reg_721_reg_n_12_[12] ;
  wire \i_7_reg_721_reg_n_12_[13] ;
  wire \i_7_reg_721_reg_n_12_[14] ;
  wire \i_7_reg_721_reg_n_12_[15] ;
  wire \i_7_reg_721_reg_n_12_[16] ;
  wire \i_7_reg_721_reg_n_12_[17] ;
  wire \i_7_reg_721_reg_n_12_[18] ;
  wire \i_7_reg_721_reg_n_12_[19] ;
  wire \i_7_reg_721_reg_n_12_[1] ;
  wire \i_7_reg_721_reg_n_12_[20] ;
  wire \i_7_reg_721_reg_n_12_[21] ;
  wire \i_7_reg_721_reg_n_12_[22] ;
  wire \i_7_reg_721_reg_n_12_[23] ;
  wire \i_7_reg_721_reg_n_12_[24] ;
  wire \i_7_reg_721_reg_n_12_[25] ;
  wire \i_7_reg_721_reg_n_12_[26] ;
  wire \i_7_reg_721_reg_n_12_[27] ;
  wire \i_7_reg_721_reg_n_12_[28] ;
  wire \i_7_reg_721_reg_n_12_[29] ;
  wire \i_7_reg_721_reg_n_12_[2] ;
  wire \i_7_reg_721_reg_n_12_[30] ;
  wire \i_7_reg_721_reg_n_12_[3] ;
  wire \i_7_reg_721_reg_n_12_[4] ;
  wire \i_7_reg_721_reg_n_12_[5] ;
  wire \i_7_reg_721_reg_n_12_[6] ;
  wire \i_7_reg_721_reg_n_12_[7] ;
  wire \i_7_reg_721_reg_n_12_[8] ;
  wire \i_7_reg_721_reg_n_12_[9] ;
  wire i_8_reg_6530;
  wire \i_8_reg_653[0]_i_3_n_12 ;
  wire [5:0]i_8_reg_653_reg;
  wire \i_8_reg_653_reg[0]_i_2_n_12 ;
  wire \i_8_reg_653_reg[0]_i_2_n_13 ;
  wire \i_8_reg_653_reg[0]_i_2_n_14 ;
  wire \i_8_reg_653_reg[0]_i_2_n_15 ;
  wire \i_8_reg_653_reg[0]_i_2_n_16 ;
  wire \i_8_reg_653_reg[0]_i_2_n_17 ;
  wire \i_8_reg_653_reg[0]_i_2_n_18 ;
  wire \i_8_reg_653_reg[0]_i_2_n_19 ;
  wire \i_8_reg_653_reg[12]_i_1_n_12 ;
  wire \i_8_reg_653_reg[12]_i_1_n_13 ;
  wire \i_8_reg_653_reg[12]_i_1_n_14 ;
  wire \i_8_reg_653_reg[12]_i_1_n_15 ;
  wire \i_8_reg_653_reg[12]_i_1_n_16 ;
  wire \i_8_reg_653_reg[12]_i_1_n_17 ;
  wire \i_8_reg_653_reg[12]_i_1_n_18 ;
  wire \i_8_reg_653_reg[12]_i_1_n_19 ;
  wire \i_8_reg_653_reg[16]_i_1_n_12 ;
  wire \i_8_reg_653_reg[16]_i_1_n_13 ;
  wire \i_8_reg_653_reg[16]_i_1_n_14 ;
  wire \i_8_reg_653_reg[16]_i_1_n_15 ;
  wire \i_8_reg_653_reg[16]_i_1_n_16 ;
  wire \i_8_reg_653_reg[16]_i_1_n_17 ;
  wire \i_8_reg_653_reg[16]_i_1_n_18 ;
  wire \i_8_reg_653_reg[16]_i_1_n_19 ;
  wire \i_8_reg_653_reg[20]_i_1_n_12 ;
  wire \i_8_reg_653_reg[20]_i_1_n_13 ;
  wire \i_8_reg_653_reg[20]_i_1_n_14 ;
  wire \i_8_reg_653_reg[20]_i_1_n_15 ;
  wire \i_8_reg_653_reg[20]_i_1_n_16 ;
  wire \i_8_reg_653_reg[20]_i_1_n_17 ;
  wire \i_8_reg_653_reg[20]_i_1_n_18 ;
  wire \i_8_reg_653_reg[20]_i_1_n_19 ;
  wire \i_8_reg_653_reg[24]_i_1_n_12 ;
  wire \i_8_reg_653_reg[24]_i_1_n_13 ;
  wire \i_8_reg_653_reg[24]_i_1_n_14 ;
  wire \i_8_reg_653_reg[24]_i_1_n_15 ;
  wire \i_8_reg_653_reg[24]_i_1_n_16 ;
  wire \i_8_reg_653_reg[24]_i_1_n_17 ;
  wire \i_8_reg_653_reg[24]_i_1_n_18 ;
  wire \i_8_reg_653_reg[24]_i_1_n_19 ;
  wire \i_8_reg_653_reg[28]_i_1_n_14 ;
  wire \i_8_reg_653_reg[28]_i_1_n_15 ;
  wire \i_8_reg_653_reg[28]_i_1_n_17 ;
  wire \i_8_reg_653_reg[28]_i_1_n_18 ;
  wire \i_8_reg_653_reg[28]_i_1_n_19 ;
  wire \i_8_reg_653_reg[4]_i_1_n_12 ;
  wire \i_8_reg_653_reg[4]_i_1_n_13 ;
  wire \i_8_reg_653_reg[4]_i_1_n_14 ;
  wire \i_8_reg_653_reg[4]_i_1_n_15 ;
  wire \i_8_reg_653_reg[4]_i_1_n_16 ;
  wire \i_8_reg_653_reg[4]_i_1_n_17 ;
  wire \i_8_reg_653_reg[4]_i_1_n_18 ;
  wire \i_8_reg_653_reg[4]_i_1_n_19 ;
  wire \i_8_reg_653_reg[8]_i_1_n_12 ;
  wire \i_8_reg_653_reg[8]_i_1_n_13 ;
  wire \i_8_reg_653_reg[8]_i_1_n_14 ;
  wire \i_8_reg_653_reg[8]_i_1_n_15 ;
  wire \i_8_reg_653_reg[8]_i_1_n_16 ;
  wire \i_8_reg_653_reg[8]_i_1_n_17 ;
  wire \i_8_reg_653_reg[8]_i_1_n_18 ;
  wire \i_8_reg_653_reg[8]_i_1_n_19 ;
  wire [30:6]i_8_reg_653_reg__0;
  wire i_9_reg_7540;
  wire \i_9_reg_754[0]_i_4_n_12 ;
  wire [30:0]i_9_reg_754_reg;
  wire \i_9_reg_754_reg[0]_i_3_n_12 ;
  wire \i_9_reg_754_reg[0]_i_3_n_13 ;
  wire \i_9_reg_754_reg[0]_i_3_n_14 ;
  wire \i_9_reg_754_reg[0]_i_3_n_15 ;
  wire \i_9_reg_754_reg[0]_i_3_n_16 ;
  wire \i_9_reg_754_reg[0]_i_3_n_17 ;
  wire \i_9_reg_754_reg[0]_i_3_n_18 ;
  wire \i_9_reg_754_reg[0]_i_3_n_19 ;
  wire \i_9_reg_754_reg[12]_i_1_n_12 ;
  wire \i_9_reg_754_reg[12]_i_1_n_13 ;
  wire \i_9_reg_754_reg[12]_i_1_n_14 ;
  wire \i_9_reg_754_reg[12]_i_1_n_15 ;
  wire \i_9_reg_754_reg[12]_i_1_n_16 ;
  wire \i_9_reg_754_reg[12]_i_1_n_17 ;
  wire \i_9_reg_754_reg[12]_i_1_n_18 ;
  wire \i_9_reg_754_reg[12]_i_1_n_19 ;
  wire \i_9_reg_754_reg[16]_i_1_n_12 ;
  wire \i_9_reg_754_reg[16]_i_1_n_13 ;
  wire \i_9_reg_754_reg[16]_i_1_n_14 ;
  wire \i_9_reg_754_reg[16]_i_1_n_15 ;
  wire \i_9_reg_754_reg[16]_i_1_n_16 ;
  wire \i_9_reg_754_reg[16]_i_1_n_17 ;
  wire \i_9_reg_754_reg[16]_i_1_n_18 ;
  wire \i_9_reg_754_reg[16]_i_1_n_19 ;
  wire \i_9_reg_754_reg[20]_i_1_n_12 ;
  wire \i_9_reg_754_reg[20]_i_1_n_13 ;
  wire \i_9_reg_754_reg[20]_i_1_n_14 ;
  wire \i_9_reg_754_reg[20]_i_1_n_15 ;
  wire \i_9_reg_754_reg[20]_i_1_n_16 ;
  wire \i_9_reg_754_reg[20]_i_1_n_17 ;
  wire \i_9_reg_754_reg[20]_i_1_n_18 ;
  wire \i_9_reg_754_reg[20]_i_1_n_19 ;
  wire \i_9_reg_754_reg[24]_i_1_n_12 ;
  wire \i_9_reg_754_reg[24]_i_1_n_13 ;
  wire \i_9_reg_754_reg[24]_i_1_n_14 ;
  wire \i_9_reg_754_reg[24]_i_1_n_15 ;
  wire \i_9_reg_754_reg[24]_i_1_n_16 ;
  wire \i_9_reg_754_reg[24]_i_1_n_17 ;
  wire \i_9_reg_754_reg[24]_i_1_n_18 ;
  wire \i_9_reg_754_reg[24]_i_1_n_19 ;
  wire \i_9_reg_754_reg[28]_i_1_n_14 ;
  wire \i_9_reg_754_reg[28]_i_1_n_15 ;
  wire \i_9_reg_754_reg[28]_i_1_n_17 ;
  wire \i_9_reg_754_reg[28]_i_1_n_18 ;
  wire \i_9_reg_754_reg[28]_i_1_n_19 ;
  wire \i_9_reg_754_reg[4]_i_1_n_12 ;
  wire \i_9_reg_754_reg[4]_i_1_n_13 ;
  wire \i_9_reg_754_reg[4]_i_1_n_14 ;
  wire \i_9_reg_754_reg[4]_i_1_n_15 ;
  wire \i_9_reg_754_reg[4]_i_1_n_16 ;
  wire \i_9_reg_754_reg[4]_i_1_n_17 ;
  wire \i_9_reg_754_reg[4]_i_1_n_18 ;
  wire \i_9_reg_754_reg[4]_i_1_n_19 ;
  wire \i_9_reg_754_reg[8]_i_1_n_12 ;
  wire \i_9_reg_754_reg[8]_i_1_n_13 ;
  wire \i_9_reg_754_reg[8]_i_1_n_14 ;
  wire \i_9_reg_754_reg[8]_i_1_n_15 ;
  wire \i_9_reg_754_reg[8]_i_1_n_16 ;
  wire \i_9_reg_754_reg[8]_i_1_n_17 ;
  wire \i_9_reg_754_reg[8]_i_1_n_18 ;
  wire \i_9_reg_754_reg[8]_i_1_n_19 ;
  wire i_reg_5640;
  wire \i_reg_564[0]_i_3_n_12 ;
  wire [5:0]i_reg_564_reg;
  wire \i_reg_564_reg[0]_i_2_n_12 ;
  wire \i_reg_564_reg[0]_i_2_n_13 ;
  wire \i_reg_564_reg[0]_i_2_n_14 ;
  wire \i_reg_564_reg[0]_i_2_n_15 ;
  wire \i_reg_564_reg[0]_i_2_n_16 ;
  wire \i_reg_564_reg[0]_i_2_n_17 ;
  wire \i_reg_564_reg[0]_i_2_n_18 ;
  wire \i_reg_564_reg[0]_i_2_n_19 ;
  wire \i_reg_564_reg[12]_i_1_n_12 ;
  wire \i_reg_564_reg[12]_i_1_n_13 ;
  wire \i_reg_564_reg[12]_i_1_n_14 ;
  wire \i_reg_564_reg[12]_i_1_n_15 ;
  wire \i_reg_564_reg[12]_i_1_n_16 ;
  wire \i_reg_564_reg[12]_i_1_n_17 ;
  wire \i_reg_564_reg[12]_i_1_n_18 ;
  wire \i_reg_564_reg[12]_i_1_n_19 ;
  wire \i_reg_564_reg[16]_i_1_n_12 ;
  wire \i_reg_564_reg[16]_i_1_n_13 ;
  wire \i_reg_564_reg[16]_i_1_n_14 ;
  wire \i_reg_564_reg[16]_i_1_n_15 ;
  wire \i_reg_564_reg[16]_i_1_n_16 ;
  wire \i_reg_564_reg[16]_i_1_n_17 ;
  wire \i_reg_564_reg[16]_i_1_n_18 ;
  wire \i_reg_564_reg[16]_i_1_n_19 ;
  wire \i_reg_564_reg[20]_i_1_n_12 ;
  wire \i_reg_564_reg[20]_i_1_n_13 ;
  wire \i_reg_564_reg[20]_i_1_n_14 ;
  wire \i_reg_564_reg[20]_i_1_n_15 ;
  wire \i_reg_564_reg[20]_i_1_n_16 ;
  wire \i_reg_564_reg[20]_i_1_n_17 ;
  wire \i_reg_564_reg[20]_i_1_n_18 ;
  wire \i_reg_564_reg[20]_i_1_n_19 ;
  wire \i_reg_564_reg[24]_i_1_n_12 ;
  wire \i_reg_564_reg[24]_i_1_n_13 ;
  wire \i_reg_564_reg[24]_i_1_n_14 ;
  wire \i_reg_564_reg[24]_i_1_n_15 ;
  wire \i_reg_564_reg[24]_i_1_n_16 ;
  wire \i_reg_564_reg[24]_i_1_n_17 ;
  wire \i_reg_564_reg[24]_i_1_n_18 ;
  wire \i_reg_564_reg[24]_i_1_n_19 ;
  wire \i_reg_564_reg[28]_i_1_n_14 ;
  wire \i_reg_564_reg[28]_i_1_n_15 ;
  wire \i_reg_564_reg[28]_i_1_n_17 ;
  wire \i_reg_564_reg[28]_i_1_n_18 ;
  wire \i_reg_564_reg[28]_i_1_n_19 ;
  wire \i_reg_564_reg[4]_i_1_n_12 ;
  wire \i_reg_564_reg[4]_i_1_n_13 ;
  wire \i_reg_564_reg[4]_i_1_n_14 ;
  wire \i_reg_564_reg[4]_i_1_n_15 ;
  wire \i_reg_564_reg[4]_i_1_n_16 ;
  wire \i_reg_564_reg[4]_i_1_n_17 ;
  wire \i_reg_564_reg[4]_i_1_n_18 ;
  wire \i_reg_564_reg[4]_i_1_n_19 ;
  wire \i_reg_564_reg[8]_i_1_n_12 ;
  wire \i_reg_564_reg[8]_i_1_n_13 ;
  wire \i_reg_564_reg[8]_i_1_n_14 ;
  wire \i_reg_564_reg[8]_i_1_n_15 ;
  wire \i_reg_564_reg[8]_i_1_n_16 ;
  wire \i_reg_564_reg[8]_i_1_n_17 ;
  wire \i_reg_564_reg[8]_i_1_n_18 ;
  wire \i_reg_564_reg[8]_i_1_n_19 ;
  wire [30:6]i_reg_564_reg__0;
  wire icmp_ln106_reg_2182;
  wire icmp_ln106_reg_2182_pp11_iter1_reg;
  wire \icmp_ln37_1_reg_1684[0]_i_10_n_12 ;
  wire \icmp_ln37_1_reg_1684[0]_i_11_n_12 ;
  wire \icmp_ln37_1_reg_1684[0]_i_12_n_12 ;
  wire \icmp_ln37_1_reg_1684[0]_i_13_n_12 ;
  wire \icmp_ln37_1_reg_1684[0]_i_14_n_12 ;
  wire \icmp_ln37_1_reg_1684[0]_i_15_n_12 ;
  wire \icmp_ln37_1_reg_1684[0]_i_4_n_12 ;
  wire \icmp_ln37_1_reg_1684[0]_i_5_n_12 ;
  wire \icmp_ln37_1_reg_1684[0]_i_6_n_12 ;
  wire \icmp_ln37_1_reg_1684[0]_i_8_n_12 ;
  wire \icmp_ln37_1_reg_1684[0]_i_9_n_12 ;
  wire icmp_ln37_1_reg_1684_pp0_iter1_reg;
  wire \icmp_ln37_1_reg_1684_reg[0]_i_2_n_14 ;
  wire \icmp_ln37_1_reg_1684_reg[0]_i_2_n_15 ;
  wire \icmp_ln37_1_reg_1684_reg[0]_i_3_n_12 ;
  wire \icmp_ln37_1_reg_1684_reg[0]_i_3_n_13 ;
  wire \icmp_ln37_1_reg_1684_reg[0]_i_3_n_14 ;
  wire \icmp_ln37_1_reg_1684_reg[0]_i_3_n_15 ;
  wire \icmp_ln37_1_reg_1684_reg[0]_i_7_n_12 ;
  wire \icmp_ln37_1_reg_1684_reg[0]_i_7_n_13 ;
  wire \icmp_ln37_1_reg_1684_reg[0]_i_7_n_14 ;
  wire \icmp_ln37_1_reg_1684_reg[0]_i_7_n_15 ;
  wire \icmp_ln37_1_reg_1684_reg_n_12_[0] ;
  wire icmp_ln37_fu_785_p2;
  wire icmp_ln37_reg_1663;
  wire \icmp_ln41_reg_1709[0]_i_10_n_12 ;
  wire \icmp_ln41_reg_1709[0]_i_11_n_12 ;
  wire \icmp_ln41_reg_1709[0]_i_12_n_12 ;
  wire \icmp_ln41_reg_1709[0]_i_13_n_12 ;
  wire \icmp_ln41_reg_1709[0]_i_14_n_12 ;
  wire \icmp_ln41_reg_1709[0]_i_15_n_12 ;
  wire \icmp_ln41_reg_1709[0]_i_4_n_12 ;
  wire \icmp_ln41_reg_1709[0]_i_5_n_12 ;
  wire \icmp_ln41_reg_1709[0]_i_6_n_12 ;
  wire \icmp_ln41_reg_1709[0]_i_8_n_12 ;
  wire \icmp_ln41_reg_1709[0]_i_9_n_12 ;
  wire icmp_ln41_reg_1709_pp1_iter1_reg;
  wire \icmp_ln41_reg_1709_reg[0]_i_2_n_14 ;
  wire \icmp_ln41_reg_1709_reg[0]_i_2_n_15 ;
  wire \icmp_ln41_reg_1709_reg[0]_i_3_n_12 ;
  wire \icmp_ln41_reg_1709_reg[0]_i_3_n_13 ;
  wire \icmp_ln41_reg_1709_reg[0]_i_3_n_14 ;
  wire \icmp_ln41_reg_1709_reg[0]_i_3_n_15 ;
  wire \icmp_ln41_reg_1709_reg[0]_i_7_n_12 ;
  wire \icmp_ln41_reg_1709_reg[0]_i_7_n_13 ;
  wire \icmp_ln41_reg_1709_reg[0]_i_7_n_14 ;
  wire \icmp_ln41_reg_1709_reg[0]_i_7_n_15 ;
  wire \icmp_ln41_reg_1709_reg_n_12_[0] ;
  wire \icmp_ln45_1_reg_1743[0]_i_10_n_12 ;
  wire \icmp_ln45_1_reg_1743[0]_i_11_n_12 ;
  wire \icmp_ln45_1_reg_1743[0]_i_12_n_12 ;
  wire \icmp_ln45_1_reg_1743[0]_i_13_n_12 ;
  wire \icmp_ln45_1_reg_1743[0]_i_14_n_12 ;
  wire \icmp_ln45_1_reg_1743[0]_i_15_n_12 ;
  wire \icmp_ln45_1_reg_1743[0]_i_4_n_12 ;
  wire \icmp_ln45_1_reg_1743[0]_i_5_n_12 ;
  wire \icmp_ln45_1_reg_1743[0]_i_6_n_12 ;
  wire \icmp_ln45_1_reg_1743[0]_i_8_n_12 ;
  wire \icmp_ln45_1_reg_1743[0]_i_9_n_12 ;
  wire icmp_ln45_1_reg_1743_pp2_iter1_reg;
  wire \icmp_ln45_1_reg_1743_reg[0]_i_2_n_14 ;
  wire \icmp_ln45_1_reg_1743_reg[0]_i_2_n_15 ;
  wire \icmp_ln45_1_reg_1743_reg[0]_i_3_n_12 ;
  wire \icmp_ln45_1_reg_1743_reg[0]_i_3_n_13 ;
  wire \icmp_ln45_1_reg_1743_reg[0]_i_3_n_14 ;
  wire \icmp_ln45_1_reg_1743_reg[0]_i_3_n_15 ;
  wire \icmp_ln45_1_reg_1743_reg[0]_i_7_n_12 ;
  wire \icmp_ln45_1_reg_1743_reg[0]_i_7_n_13 ;
  wire \icmp_ln45_1_reg_1743_reg[0]_i_7_n_14 ;
  wire \icmp_ln45_1_reg_1743_reg[0]_i_7_n_15 ;
  wire \icmp_ln45_1_reg_1743_reg_n_12_[0] ;
  wire icmp_ln45_fu_872_p2;
  wire icmp_ln45_reg_1723;
  wire \icmp_ln45_reg_1723[0]_i_1_n_12 ;
  wire icmp_ln51_fu_1279_p2;
  wire icmp_ln55_fu_1305_p2;
  wire \icmp_ln56_reg_2050[0]_i_10_n_12 ;
  wire \icmp_ln56_reg_2050[0]_i_11_n_12 ;
  wire \icmp_ln56_reg_2050[0]_i_12_n_12 ;
  wire \icmp_ln56_reg_2050[0]_i_13_n_12 ;
  wire \icmp_ln56_reg_2050[0]_i_14_n_12 ;
  wire \icmp_ln56_reg_2050[0]_i_15_n_12 ;
  wire \icmp_ln56_reg_2050[0]_i_4_n_12 ;
  wire \icmp_ln56_reg_2050[0]_i_5_n_12 ;
  wire \icmp_ln56_reg_2050[0]_i_6_n_12 ;
  wire \icmp_ln56_reg_2050[0]_i_8_n_12 ;
  wire \icmp_ln56_reg_2050[0]_i_9_n_12 ;
  wire icmp_ln56_reg_2050_pp8_iter1_reg;
  wire \icmp_ln56_reg_2050_reg[0]_i_2_n_14 ;
  wire \icmp_ln56_reg_2050_reg[0]_i_2_n_15 ;
  wire \icmp_ln56_reg_2050_reg[0]_i_3_n_12 ;
  wire \icmp_ln56_reg_2050_reg[0]_i_3_n_13 ;
  wire \icmp_ln56_reg_2050_reg[0]_i_3_n_14 ;
  wire \icmp_ln56_reg_2050_reg[0]_i_3_n_15 ;
  wire \icmp_ln56_reg_2050_reg[0]_i_7_n_12 ;
  wire \icmp_ln56_reg_2050_reg[0]_i_7_n_13 ;
  wire \icmp_ln56_reg_2050_reg[0]_i_7_n_14 ;
  wire \icmp_ln56_reg_2050_reg[0]_i_7_n_15 ;
  wire \icmp_ln56_reg_2050_reg_n_12_[0] ;
  wire icmp_ln62_fu_1404_p2;
  wire icmp_ln66_fu_1457_p2;
  wire icmp_ln66_reg_2108_pp9_iter1_reg;
  wire \icmp_ln66_reg_2108_pp9_iter3_reg_reg[0]_srl2_n_12 ;
  wire icmp_ln66_reg_2108_pp9_iter4_reg;
  wire \icmp_ln66_reg_2108_reg_n_12_[0] ;
  wire icmp_ln71_reg_2152;
  wire icmp_ln71_reg_2152_pp10_iter1_reg;
  wire icmp_ln80_fu_922_p2;
  wire \icmp_ln81_reg_1815[0]_i_10_n_12 ;
  wire \icmp_ln81_reg_1815[0]_i_11_n_12 ;
  wire \icmp_ln81_reg_1815[0]_i_12_n_12 ;
  wire \icmp_ln81_reg_1815[0]_i_13_n_12 ;
  wire \icmp_ln81_reg_1815[0]_i_14_n_12 ;
  wire \icmp_ln81_reg_1815[0]_i_15_n_12 ;
  wire \icmp_ln81_reg_1815[0]_i_4_n_12 ;
  wire \icmp_ln81_reg_1815[0]_i_5_n_12 ;
  wire \icmp_ln81_reg_1815[0]_i_6_n_12 ;
  wire \icmp_ln81_reg_1815[0]_i_8_n_12 ;
  wire \icmp_ln81_reg_1815[0]_i_9_n_12 ;
  wire icmp_ln81_reg_1815_pp3_iter1_reg;
  wire \icmp_ln81_reg_1815_reg[0]_i_2_n_14 ;
  wire \icmp_ln81_reg_1815_reg[0]_i_2_n_15 ;
  wire \icmp_ln81_reg_1815_reg[0]_i_3_n_12 ;
  wire \icmp_ln81_reg_1815_reg[0]_i_3_n_13 ;
  wire \icmp_ln81_reg_1815_reg[0]_i_3_n_14 ;
  wire \icmp_ln81_reg_1815_reg[0]_i_3_n_15 ;
  wire \icmp_ln81_reg_1815_reg[0]_i_7_n_12 ;
  wire \icmp_ln81_reg_1815_reg[0]_i_7_n_13 ;
  wire \icmp_ln81_reg_1815_reg[0]_i_7_n_14 ;
  wire \icmp_ln81_reg_1815_reg[0]_i_7_n_15 ;
  wire \icmp_ln81_reg_1815_reg_n_12_[0] ;
  wire icmp_ln86_reg_1839;
  wire \icmp_ln86_reg_1839[0]_i_1_n_12 ;
  wire icmp_ln86_reg_1839_pp4_iter1_reg;
  wire \icmp_ln86_reg_1839_pp4_iter1_reg[0]_i_1_n_12 ;
  wire icmp_ln86_reg_1839_pp4_iter2_reg;
  wire icmp_ln86_reg_1839_pp4_iter3_reg;
  wire icmp_ln86_reg_1839_pp4_iter4_reg;
  wire icmp_ln86_reg_1839_pp4_iter5_reg;
  wire icmp_ln86_reg_1839_pp4_iter6_reg;
  wire icmp_ln97_fu_1185_p2;
  wire icmp_ln98_reg_1976;
  wire icmp_ln98_reg_1976_pp6_iter1_reg;
  wire \indvar_flatten_reg_620[0]_i_2_n_12 ;
  wire [62:0]indvar_flatten_reg_620_reg;
  wire \indvar_flatten_reg_620_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_reg_620_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_reg_620_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[0]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[0]_i_1_n_16 ;
  wire \indvar_flatten_reg_620_reg[0]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[0]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[0]_i_1_n_19 ;
  wire \indvar_flatten_reg_620_reg[12]_i_1_n_12 ;
  wire \indvar_flatten_reg_620_reg[12]_i_1_n_13 ;
  wire \indvar_flatten_reg_620_reg[12]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[12]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[12]_i_1_n_16 ;
  wire \indvar_flatten_reg_620_reg[12]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[12]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[12]_i_1_n_19 ;
  wire \indvar_flatten_reg_620_reg[16]_i_1_n_12 ;
  wire \indvar_flatten_reg_620_reg[16]_i_1_n_13 ;
  wire \indvar_flatten_reg_620_reg[16]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[16]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[16]_i_1_n_16 ;
  wire \indvar_flatten_reg_620_reg[16]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[16]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[16]_i_1_n_19 ;
  wire \indvar_flatten_reg_620_reg[20]_i_1_n_12 ;
  wire \indvar_flatten_reg_620_reg[20]_i_1_n_13 ;
  wire \indvar_flatten_reg_620_reg[20]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[20]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[20]_i_1_n_16 ;
  wire \indvar_flatten_reg_620_reg[20]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[20]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[20]_i_1_n_19 ;
  wire \indvar_flatten_reg_620_reg[24]_i_1_n_12 ;
  wire \indvar_flatten_reg_620_reg[24]_i_1_n_13 ;
  wire \indvar_flatten_reg_620_reg[24]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[24]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[24]_i_1_n_16 ;
  wire \indvar_flatten_reg_620_reg[24]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[24]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[24]_i_1_n_19 ;
  wire \indvar_flatten_reg_620_reg[28]_i_1_n_12 ;
  wire \indvar_flatten_reg_620_reg[28]_i_1_n_13 ;
  wire \indvar_flatten_reg_620_reg[28]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[28]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[28]_i_1_n_16 ;
  wire \indvar_flatten_reg_620_reg[28]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[28]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[28]_i_1_n_19 ;
  wire \indvar_flatten_reg_620_reg[32]_i_1_n_12 ;
  wire \indvar_flatten_reg_620_reg[32]_i_1_n_13 ;
  wire \indvar_flatten_reg_620_reg[32]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[32]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[32]_i_1_n_16 ;
  wire \indvar_flatten_reg_620_reg[32]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[32]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[32]_i_1_n_19 ;
  wire \indvar_flatten_reg_620_reg[36]_i_1_n_12 ;
  wire \indvar_flatten_reg_620_reg[36]_i_1_n_13 ;
  wire \indvar_flatten_reg_620_reg[36]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[36]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[36]_i_1_n_16 ;
  wire \indvar_flatten_reg_620_reg[36]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[36]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[36]_i_1_n_19 ;
  wire \indvar_flatten_reg_620_reg[40]_i_1_n_12 ;
  wire \indvar_flatten_reg_620_reg[40]_i_1_n_13 ;
  wire \indvar_flatten_reg_620_reg[40]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[40]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[40]_i_1_n_16 ;
  wire \indvar_flatten_reg_620_reg[40]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[40]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[40]_i_1_n_19 ;
  wire \indvar_flatten_reg_620_reg[44]_i_1_n_12 ;
  wire \indvar_flatten_reg_620_reg[44]_i_1_n_13 ;
  wire \indvar_flatten_reg_620_reg[44]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[44]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[44]_i_1_n_16 ;
  wire \indvar_flatten_reg_620_reg[44]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[44]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[44]_i_1_n_19 ;
  wire \indvar_flatten_reg_620_reg[48]_i_1_n_12 ;
  wire \indvar_flatten_reg_620_reg[48]_i_1_n_13 ;
  wire \indvar_flatten_reg_620_reg[48]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[48]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[48]_i_1_n_16 ;
  wire \indvar_flatten_reg_620_reg[48]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[48]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[48]_i_1_n_19 ;
  wire \indvar_flatten_reg_620_reg[4]_i_1_n_12 ;
  wire \indvar_flatten_reg_620_reg[4]_i_1_n_13 ;
  wire \indvar_flatten_reg_620_reg[4]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[4]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[4]_i_1_n_16 ;
  wire \indvar_flatten_reg_620_reg[4]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[4]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[4]_i_1_n_19 ;
  wire \indvar_flatten_reg_620_reg[52]_i_1_n_12 ;
  wire \indvar_flatten_reg_620_reg[52]_i_1_n_13 ;
  wire \indvar_flatten_reg_620_reg[52]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[52]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[52]_i_1_n_16 ;
  wire \indvar_flatten_reg_620_reg[52]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[52]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[52]_i_1_n_19 ;
  wire \indvar_flatten_reg_620_reg[56]_i_1_n_12 ;
  wire \indvar_flatten_reg_620_reg[56]_i_1_n_13 ;
  wire \indvar_flatten_reg_620_reg[56]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[56]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[56]_i_1_n_16 ;
  wire \indvar_flatten_reg_620_reg[56]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[56]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[56]_i_1_n_19 ;
  wire \indvar_flatten_reg_620_reg[60]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[60]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[60]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[60]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[60]_i_1_n_19 ;
  wire \indvar_flatten_reg_620_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_620_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_620_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_620_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_reg_620_reg[8]_i_1_n_16 ;
  wire \indvar_flatten_reg_620_reg[8]_i_1_n_17 ;
  wire \indvar_flatten_reg_620_reg[8]_i_1_n_18 ;
  wire \indvar_flatten_reg_620_reg[8]_i_1_n_19 ;
  wire interrupt;
  wire [30:0]j_1_reg_642;
  wire \j_1_reg_642_reg[12]_i_1_n_12 ;
  wire \j_1_reg_642_reg[12]_i_1_n_13 ;
  wire \j_1_reg_642_reg[12]_i_1_n_14 ;
  wire \j_1_reg_642_reg[12]_i_1_n_15 ;
  wire \j_1_reg_642_reg[16]_i_1_n_12 ;
  wire \j_1_reg_642_reg[16]_i_1_n_13 ;
  wire \j_1_reg_642_reg[16]_i_1_n_14 ;
  wire \j_1_reg_642_reg[16]_i_1_n_15 ;
  wire \j_1_reg_642_reg[20]_i_1_n_12 ;
  wire \j_1_reg_642_reg[20]_i_1_n_13 ;
  wire \j_1_reg_642_reg[20]_i_1_n_14 ;
  wire \j_1_reg_642_reg[20]_i_1_n_15 ;
  wire \j_1_reg_642_reg[24]_i_1_n_12 ;
  wire \j_1_reg_642_reg[24]_i_1_n_13 ;
  wire \j_1_reg_642_reg[24]_i_1_n_14 ;
  wire \j_1_reg_642_reg[24]_i_1_n_15 ;
  wire \j_1_reg_642_reg[28]_i_1_n_12 ;
  wire \j_1_reg_642_reg[28]_i_1_n_13 ;
  wire \j_1_reg_642_reg[28]_i_1_n_14 ;
  wire \j_1_reg_642_reg[28]_i_1_n_15 ;
  wire \j_1_reg_642_reg[30]_i_3_n_15 ;
  wire \j_1_reg_642_reg[4]_i_1_n_12 ;
  wire \j_1_reg_642_reg[4]_i_1_n_13 ;
  wire \j_1_reg_642_reg[4]_i_1_n_14 ;
  wire \j_1_reg_642_reg[4]_i_1_n_15 ;
  wire \j_1_reg_642_reg[8]_i_1_n_12 ;
  wire \j_1_reg_642_reg[8]_i_1_n_13 ;
  wire \j_1_reg_642_reg[8]_i_1_n_14 ;
  wire \j_1_reg_642_reg[8]_i_1_n_15 ;
  wire j_2_reg_7100;
  wire \j_2_reg_710[0]_i_3_n_12 ;
  wire [30:1]j_2_reg_710_reg;
  wire \j_2_reg_710_reg[0]_i_2_n_12 ;
  wire \j_2_reg_710_reg[0]_i_2_n_13 ;
  wire \j_2_reg_710_reg[0]_i_2_n_14 ;
  wire \j_2_reg_710_reg[0]_i_2_n_15 ;
  wire \j_2_reg_710_reg[0]_i_2_n_16 ;
  wire \j_2_reg_710_reg[0]_i_2_n_17 ;
  wire \j_2_reg_710_reg[0]_i_2_n_18 ;
  wire \j_2_reg_710_reg[0]_i_2_n_19 ;
  wire \j_2_reg_710_reg[12]_i_1_n_12 ;
  wire \j_2_reg_710_reg[12]_i_1_n_13 ;
  wire \j_2_reg_710_reg[12]_i_1_n_14 ;
  wire \j_2_reg_710_reg[12]_i_1_n_15 ;
  wire \j_2_reg_710_reg[12]_i_1_n_16 ;
  wire \j_2_reg_710_reg[12]_i_1_n_17 ;
  wire \j_2_reg_710_reg[12]_i_1_n_18 ;
  wire \j_2_reg_710_reg[12]_i_1_n_19 ;
  wire \j_2_reg_710_reg[16]_i_1_n_12 ;
  wire \j_2_reg_710_reg[16]_i_1_n_13 ;
  wire \j_2_reg_710_reg[16]_i_1_n_14 ;
  wire \j_2_reg_710_reg[16]_i_1_n_15 ;
  wire \j_2_reg_710_reg[16]_i_1_n_16 ;
  wire \j_2_reg_710_reg[16]_i_1_n_17 ;
  wire \j_2_reg_710_reg[16]_i_1_n_18 ;
  wire \j_2_reg_710_reg[16]_i_1_n_19 ;
  wire \j_2_reg_710_reg[20]_i_1_n_12 ;
  wire \j_2_reg_710_reg[20]_i_1_n_13 ;
  wire \j_2_reg_710_reg[20]_i_1_n_14 ;
  wire \j_2_reg_710_reg[20]_i_1_n_15 ;
  wire \j_2_reg_710_reg[20]_i_1_n_16 ;
  wire \j_2_reg_710_reg[20]_i_1_n_17 ;
  wire \j_2_reg_710_reg[20]_i_1_n_18 ;
  wire \j_2_reg_710_reg[20]_i_1_n_19 ;
  wire \j_2_reg_710_reg[24]_i_1_n_12 ;
  wire \j_2_reg_710_reg[24]_i_1_n_13 ;
  wire \j_2_reg_710_reg[24]_i_1_n_14 ;
  wire \j_2_reg_710_reg[24]_i_1_n_15 ;
  wire \j_2_reg_710_reg[24]_i_1_n_16 ;
  wire \j_2_reg_710_reg[24]_i_1_n_17 ;
  wire \j_2_reg_710_reg[24]_i_1_n_18 ;
  wire \j_2_reg_710_reg[24]_i_1_n_19 ;
  wire \j_2_reg_710_reg[28]_i_1_n_14 ;
  wire \j_2_reg_710_reg[28]_i_1_n_15 ;
  wire \j_2_reg_710_reg[28]_i_1_n_17 ;
  wire \j_2_reg_710_reg[28]_i_1_n_18 ;
  wire \j_2_reg_710_reg[28]_i_1_n_19 ;
  wire \j_2_reg_710_reg[4]_i_1_n_12 ;
  wire \j_2_reg_710_reg[4]_i_1_n_13 ;
  wire \j_2_reg_710_reg[4]_i_1_n_14 ;
  wire \j_2_reg_710_reg[4]_i_1_n_15 ;
  wire \j_2_reg_710_reg[4]_i_1_n_16 ;
  wire \j_2_reg_710_reg[4]_i_1_n_17 ;
  wire \j_2_reg_710_reg[4]_i_1_n_18 ;
  wire \j_2_reg_710_reg[4]_i_1_n_19 ;
  wire \j_2_reg_710_reg[8]_i_1_n_12 ;
  wire \j_2_reg_710_reg[8]_i_1_n_13 ;
  wire \j_2_reg_710_reg[8]_i_1_n_14 ;
  wire \j_2_reg_710_reg[8]_i_1_n_15 ;
  wire \j_2_reg_710_reg[8]_i_1_n_16 ;
  wire \j_2_reg_710_reg[8]_i_1_n_17 ;
  wire \j_2_reg_710_reg[8]_i_1_n_18 ;
  wire \j_2_reg_710_reg[8]_i_1_n_19 ;
  wire j_3_reg_732;
  wire j_3_reg_7320;
  wire \j_3_reg_732[0]_i_4_n_12 ;
  wire [30:1]j_3_reg_732_reg;
  wire \j_3_reg_732_reg[0]_i_3_n_12 ;
  wire \j_3_reg_732_reg[0]_i_3_n_13 ;
  wire \j_3_reg_732_reg[0]_i_3_n_14 ;
  wire \j_3_reg_732_reg[0]_i_3_n_15 ;
  wire \j_3_reg_732_reg[0]_i_3_n_16 ;
  wire \j_3_reg_732_reg[0]_i_3_n_17 ;
  wire \j_3_reg_732_reg[0]_i_3_n_18 ;
  wire \j_3_reg_732_reg[0]_i_3_n_19 ;
  wire \j_3_reg_732_reg[12]_i_1_n_12 ;
  wire \j_3_reg_732_reg[12]_i_1_n_13 ;
  wire \j_3_reg_732_reg[12]_i_1_n_14 ;
  wire \j_3_reg_732_reg[12]_i_1_n_15 ;
  wire \j_3_reg_732_reg[12]_i_1_n_16 ;
  wire \j_3_reg_732_reg[12]_i_1_n_17 ;
  wire \j_3_reg_732_reg[12]_i_1_n_18 ;
  wire \j_3_reg_732_reg[12]_i_1_n_19 ;
  wire \j_3_reg_732_reg[16]_i_1_n_12 ;
  wire \j_3_reg_732_reg[16]_i_1_n_13 ;
  wire \j_3_reg_732_reg[16]_i_1_n_14 ;
  wire \j_3_reg_732_reg[16]_i_1_n_15 ;
  wire \j_3_reg_732_reg[16]_i_1_n_16 ;
  wire \j_3_reg_732_reg[16]_i_1_n_17 ;
  wire \j_3_reg_732_reg[16]_i_1_n_18 ;
  wire \j_3_reg_732_reg[16]_i_1_n_19 ;
  wire \j_3_reg_732_reg[20]_i_1_n_12 ;
  wire \j_3_reg_732_reg[20]_i_1_n_13 ;
  wire \j_3_reg_732_reg[20]_i_1_n_14 ;
  wire \j_3_reg_732_reg[20]_i_1_n_15 ;
  wire \j_3_reg_732_reg[20]_i_1_n_16 ;
  wire \j_3_reg_732_reg[20]_i_1_n_17 ;
  wire \j_3_reg_732_reg[20]_i_1_n_18 ;
  wire \j_3_reg_732_reg[20]_i_1_n_19 ;
  wire \j_3_reg_732_reg[24]_i_1_n_12 ;
  wire \j_3_reg_732_reg[24]_i_1_n_13 ;
  wire \j_3_reg_732_reg[24]_i_1_n_14 ;
  wire \j_3_reg_732_reg[24]_i_1_n_15 ;
  wire \j_3_reg_732_reg[24]_i_1_n_16 ;
  wire \j_3_reg_732_reg[24]_i_1_n_17 ;
  wire \j_3_reg_732_reg[24]_i_1_n_18 ;
  wire \j_3_reg_732_reg[24]_i_1_n_19 ;
  wire \j_3_reg_732_reg[28]_i_1_n_14 ;
  wire \j_3_reg_732_reg[28]_i_1_n_15 ;
  wire \j_3_reg_732_reg[28]_i_1_n_17 ;
  wire \j_3_reg_732_reg[28]_i_1_n_18 ;
  wire \j_3_reg_732_reg[28]_i_1_n_19 ;
  wire \j_3_reg_732_reg[4]_i_1_n_12 ;
  wire \j_3_reg_732_reg[4]_i_1_n_13 ;
  wire \j_3_reg_732_reg[4]_i_1_n_14 ;
  wire \j_3_reg_732_reg[4]_i_1_n_15 ;
  wire \j_3_reg_732_reg[4]_i_1_n_16 ;
  wire \j_3_reg_732_reg[4]_i_1_n_17 ;
  wire \j_3_reg_732_reg[4]_i_1_n_18 ;
  wire \j_3_reg_732_reg[4]_i_1_n_19 ;
  wire \j_3_reg_732_reg[8]_i_1_n_12 ;
  wire \j_3_reg_732_reg[8]_i_1_n_13 ;
  wire \j_3_reg_732_reg[8]_i_1_n_14 ;
  wire \j_3_reg_732_reg[8]_i_1_n_15 ;
  wire \j_3_reg_732_reg[8]_i_1_n_16 ;
  wire \j_3_reg_732_reg[8]_i_1_n_17 ;
  wire \j_3_reg_732_reg[8]_i_1_n_18 ;
  wire \j_3_reg_732_reg[8]_i_1_n_19 ;
  wire j_4_reg_6760;
  wire \j_4_reg_676[0]_i_4_n_12 ;
  wire [30:0]j_4_reg_676_reg;
  wire \j_4_reg_676_reg[0]_i_3_n_12 ;
  wire \j_4_reg_676_reg[0]_i_3_n_13 ;
  wire \j_4_reg_676_reg[0]_i_3_n_14 ;
  wire \j_4_reg_676_reg[0]_i_3_n_15 ;
  wire \j_4_reg_676_reg[0]_i_3_n_16 ;
  wire \j_4_reg_676_reg[0]_i_3_n_17 ;
  wire \j_4_reg_676_reg[0]_i_3_n_18 ;
  wire \j_4_reg_676_reg[0]_i_3_n_19 ;
  wire \j_4_reg_676_reg[12]_i_1_n_12 ;
  wire \j_4_reg_676_reg[12]_i_1_n_13 ;
  wire \j_4_reg_676_reg[12]_i_1_n_14 ;
  wire \j_4_reg_676_reg[12]_i_1_n_15 ;
  wire \j_4_reg_676_reg[12]_i_1_n_16 ;
  wire \j_4_reg_676_reg[12]_i_1_n_17 ;
  wire \j_4_reg_676_reg[12]_i_1_n_18 ;
  wire \j_4_reg_676_reg[12]_i_1_n_19 ;
  wire \j_4_reg_676_reg[16]_i_1_n_12 ;
  wire \j_4_reg_676_reg[16]_i_1_n_13 ;
  wire \j_4_reg_676_reg[16]_i_1_n_14 ;
  wire \j_4_reg_676_reg[16]_i_1_n_15 ;
  wire \j_4_reg_676_reg[16]_i_1_n_16 ;
  wire \j_4_reg_676_reg[16]_i_1_n_17 ;
  wire \j_4_reg_676_reg[16]_i_1_n_18 ;
  wire \j_4_reg_676_reg[16]_i_1_n_19 ;
  wire \j_4_reg_676_reg[20]_i_1_n_12 ;
  wire \j_4_reg_676_reg[20]_i_1_n_13 ;
  wire \j_4_reg_676_reg[20]_i_1_n_14 ;
  wire \j_4_reg_676_reg[20]_i_1_n_15 ;
  wire \j_4_reg_676_reg[20]_i_1_n_16 ;
  wire \j_4_reg_676_reg[20]_i_1_n_17 ;
  wire \j_4_reg_676_reg[20]_i_1_n_18 ;
  wire \j_4_reg_676_reg[20]_i_1_n_19 ;
  wire \j_4_reg_676_reg[24]_i_1_n_12 ;
  wire \j_4_reg_676_reg[24]_i_1_n_13 ;
  wire \j_4_reg_676_reg[24]_i_1_n_14 ;
  wire \j_4_reg_676_reg[24]_i_1_n_15 ;
  wire \j_4_reg_676_reg[24]_i_1_n_16 ;
  wire \j_4_reg_676_reg[24]_i_1_n_17 ;
  wire \j_4_reg_676_reg[24]_i_1_n_18 ;
  wire \j_4_reg_676_reg[24]_i_1_n_19 ;
  wire \j_4_reg_676_reg[28]_i_1_n_14 ;
  wire \j_4_reg_676_reg[28]_i_1_n_15 ;
  wire \j_4_reg_676_reg[28]_i_1_n_17 ;
  wire \j_4_reg_676_reg[28]_i_1_n_18 ;
  wire \j_4_reg_676_reg[28]_i_1_n_19 ;
  wire \j_4_reg_676_reg[4]_i_1_n_12 ;
  wire \j_4_reg_676_reg[4]_i_1_n_13 ;
  wire \j_4_reg_676_reg[4]_i_1_n_14 ;
  wire \j_4_reg_676_reg[4]_i_1_n_15 ;
  wire \j_4_reg_676_reg[4]_i_1_n_16 ;
  wire \j_4_reg_676_reg[4]_i_1_n_17 ;
  wire \j_4_reg_676_reg[4]_i_1_n_18 ;
  wire \j_4_reg_676_reg[4]_i_1_n_19 ;
  wire \j_4_reg_676_reg[8]_i_1_n_12 ;
  wire \j_4_reg_676_reg[8]_i_1_n_13 ;
  wire \j_4_reg_676_reg[8]_i_1_n_14 ;
  wire \j_4_reg_676_reg[8]_i_1_n_15 ;
  wire \j_4_reg_676_reg[8]_i_1_n_16 ;
  wire \j_4_reg_676_reg[8]_i_1_n_17 ;
  wire \j_4_reg_676_reg[8]_i_1_n_18 ;
  wire \j_4_reg_676_reg[8]_i_1_n_19 ;
  wire j_reg_6090;
  wire \j_reg_609[0]_i_3_n_12 ;
  wire [30:1]j_reg_609_reg;
  wire \j_reg_609_reg[0]_i_2_n_12 ;
  wire \j_reg_609_reg[0]_i_2_n_13 ;
  wire \j_reg_609_reg[0]_i_2_n_14 ;
  wire \j_reg_609_reg[0]_i_2_n_15 ;
  wire \j_reg_609_reg[0]_i_2_n_16 ;
  wire \j_reg_609_reg[0]_i_2_n_17 ;
  wire \j_reg_609_reg[0]_i_2_n_18 ;
  wire \j_reg_609_reg[0]_i_2_n_19 ;
  wire \j_reg_609_reg[12]_i_1_n_12 ;
  wire \j_reg_609_reg[12]_i_1_n_13 ;
  wire \j_reg_609_reg[12]_i_1_n_14 ;
  wire \j_reg_609_reg[12]_i_1_n_15 ;
  wire \j_reg_609_reg[12]_i_1_n_16 ;
  wire \j_reg_609_reg[12]_i_1_n_17 ;
  wire \j_reg_609_reg[12]_i_1_n_18 ;
  wire \j_reg_609_reg[12]_i_1_n_19 ;
  wire \j_reg_609_reg[16]_i_1_n_12 ;
  wire \j_reg_609_reg[16]_i_1_n_13 ;
  wire \j_reg_609_reg[16]_i_1_n_14 ;
  wire \j_reg_609_reg[16]_i_1_n_15 ;
  wire \j_reg_609_reg[16]_i_1_n_16 ;
  wire \j_reg_609_reg[16]_i_1_n_17 ;
  wire \j_reg_609_reg[16]_i_1_n_18 ;
  wire \j_reg_609_reg[16]_i_1_n_19 ;
  wire \j_reg_609_reg[20]_i_1_n_12 ;
  wire \j_reg_609_reg[20]_i_1_n_13 ;
  wire \j_reg_609_reg[20]_i_1_n_14 ;
  wire \j_reg_609_reg[20]_i_1_n_15 ;
  wire \j_reg_609_reg[20]_i_1_n_16 ;
  wire \j_reg_609_reg[20]_i_1_n_17 ;
  wire \j_reg_609_reg[20]_i_1_n_18 ;
  wire \j_reg_609_reg[20]_i_1_n_19 ;
  wire \j_reg_609_reg[24]_i_1_n_12 ;
  wire \j_reg_609_reg[24]_i_1_n_13 ;
  wire \j_reg_609_reg[24]_i_1_n_14 ;
  wire \j_reg_609_reg[24]_i_1_n_15 ;
  wire \j_reg_609_reg[24]_i_1_n_16 ;
  wire \j_reg_609_reg[24]_i_1_n_17 ;
  wire \j_reg_609_reg[24]_i_1_n_18 ;
  wire \j_reg_609_reg[24]_i_1_n_19 ;
  wire \j_reg_609_reg[28]_i_1_n_14 ;
  wire \j_reg_609_reg[28]_i_1_n_15 ;
  wire \j_reg_609_reg[28]_i_1_n_17 ;
  wire \j_reg_609_reg[28]_i_1_n_18 ;
  wire \j_reg_609_reg[28]_i_1_n_19 ;
  wire \j_reg_609_reg[4]_i_1_n_12 ;
  wire \j_reg_609_reg[4]_i_1_n_13 ;
  wire \j_reg_609_reg[4]_i_1_n_14 ;
  wire \j_reg_609_reg[4]_i_1_n_15 ;
  wire \j_reg_609_reg[4]_i_1_n_16 ;
  wire \j_reg_609_reg[4]_i_1_n_17 ;
  wire \j_reg_609_reg[4]_i_1_n_18 ;
  wire \j_reg_609_reg[4]_i_1_n_19 ;
  wire \j_reg_609_reg[8]_i_1_n_12 ;
  wire \j_reg_609_reg[8]_i_1_n_13 ;
  wire \j_reg_609_reg[8]_i_1_n_14 ;
  wire \j_reg_609_reg[8]_i_1_n_15 ;
  wire \j_reg_609_reg[8]_i_1_n_16 ;
  wire \j_reg_609_reg[8]_i_1_n_17 ;
  wire \j_reg_609_reg[8]_i_1_n_18 ;
  wire \j_reg_609_reg[8]_i_1_n_19 ;
  wire [31:2]\^m_axi_gmem2_ARADDR ;
  wire [3:0]\^m_axi_gmem2_ARLEN ;
  wire m_axi_gmem2_ARREADY;
  wire m_axi_gmem2_ARVALID;
  wire [31:2]\^m_axi_gmem2_AWADDR ;
  wire [3:0]\^m_axi_gmem2_AWLEN ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire m_axi_gmem2_BVALID;
  wire [31:0]m_axi_gmem2_RDATA;
  wire m_axi_gmem2_RLAST;
  wire m_axi_gmem2_RREADY;
  wire [1:0]m_axi_gmem2_RRESP;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_12;
  wire mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_13;
  wire mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_14;
  wire mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_15;
  wire mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_16;
  wire mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_17;
  wire mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_18;
  wire mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_19;
  wire mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_20;
  wire mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_21;
  wire mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_22;
  wire mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_23;
  wire mul_31ns_32ns_63_2_1_U2_n_59;
  wire mul_31ns_32ns_63_2_1_U2_n_60;
  wire mul_31ns_32ns_63_2_1_U2_n_61;
  wire mul_31ns_32ns_63_2_1_U2_n_62;
  wire mul_31ns_32ns_63_2_1_U2_n_63;
  wire mul_31ns_32ns_63_2_1_U2_n_64;
  wire mul_31ns_32ns_63_2_1_U2_n_65;
  wire mul_31ns_32ns_63_2_1_U2_n_66;
  wire mul_31ns_32ns_63_2_1_U2_n_67;
  wire mul_31ns_32ns_63_2_1_U2_n_68;
  wire mul_31ns_32ns_63_2_1_U2_n_69;
  wire mul_31ns_32ns_63_2_1_U2_n_70;
  wire mul_31ns_32ns_63_2_1_U2_n_71;
  wire mul_31ns_32ns_63_2_1_U2_n_72;
  wire mul_31ns_32ns_63_2_1_U2_n_73;
  wire mul_31ns_32ns_63_2_1_U2_n_74;
  wire mul_31s_31s_31_2_1_U1_n_28;
  wire mul_31s_31s_31_2_1_U1_n_29;
  wire mul_31s_31s_31_2_1_U1_n_30;
  wire mul_31s_31s_31_2_1_U1_n_31;
  wire mul_31s_31s_31_2_1_U1_n_32;
  wire mul_31s_31s_31_2_1_U1_n_33;
  wire mul_31s_31s_31_2_1_U1_n_34;
  wire mul_31s_31s_31_2_1_U1_n_35;
  wire mul_31s_31s_31_2_1_U1_n_36;
  wire mul_31s_31s_31_2_1_U1_n_37;
  wire mul_31s_31s_31_2_1_U1_n_38;
  wire mul_31s_31s_31_2_1_U1_n_39;
  wire mul_31s_31s_31_2_1_U1_n_40;
  wire mul_31s_31s_31_2_1_U1_n_41;
  wire mul_31s_31s_31_2_1_U1_n_42;
  wire mul_31s_31s_31_2_1_U1_n_43;
  wire mul_31s_31s_31_2_1_U4_n_27;
  wire mul_31s_31s_31_2_1_U4_n_28;
  wire mul_31s_31s_31_2_1_U4_n_29;
  wire mul_31s_31s_31_2_1_U4_n_30;
  wire mul_31s_31s_31_2_1_U4_n_31;
  wire mul_31s_31s_31_2_1_U4_n_32;
  wire mul_31s_31s_31_2_1_U4_n_33;
  wire mul_31s_31s_31_2_1_U4_n_34;
  wire mul_31s_31s_31_2_1_U4_n_35;
  wire mul_31s_31s_31_2_1_U4_n_36;
  wire mul_31s_31s_31_2_1_U4_n_37;
  wire mul_31s_31s_31_2_1_U4_n_38;
  wire mul_31s_31s_31_2_1_U4_n_39;
  wire mul_31s_31s_31_2_1_U4_n_40;
  wire mul_31s_31s_31_2_1_U4_n_41;
  wire mul_31s_31s_31_2_1_U4_n_42;
  wire mul_31s_31s_31_2_1_U6_n_28;
  wire mul_31s_31s_31_2_1_U6_n_29;
  wire mul_31s_31s_31_2_1_U6_n_30;
  wire mul_31s_31s_31_2_1_U6_n_31;
  wire mul_31s_31s_31_2_1_U6_n_32;
  wire mul_31s_31s_31_2_1_U6_n_33;
  wire mul_31s_31s_31_2_1_U6_n_34;
  wire mul_31s_31s_31_2_1_U6_n_35;
  wire mul_31s_31s_31_2_1_U6_n_36;
  wire mul_31s_31s_31_2_1_U6_n_37;
  wire mul_31s_31s_31_2_1_U6_n_38;
  wire mul_31s_31s_31_2_1_U6_n_39;
  wire mul_31s_31s_31_2_1_U6_n_40;
  wire mul_31s_31s_31_2_1_U6_n_41;
  wire mul_31s_31s_31_2_1_U6_n_42;
  wire mul_31s_31s_31_2_1_U6_n_43;
  wire mul_6ns_7ns_12_1_1_U5_n_12;
  wire mul_6ns_7ns_12_1_1_U5_n_13;
  wire mul_6ns_7ns_12_1_1_U5_n_14;
  wire mul_6ns_7ns_12_1_1_U5_n_15;
  wire mul_6ns_7ns_12_1_1_U5_n_16;
  wire mul_6ns_7ns_12_1_1_U5_n_17;
  wire mul_6ns_7ns_12_1_1_U5_n_18;
  wire mul_6ns_7ns_12_1_1_U5_n_19;
  wire mul_6ns_7ns_12_1_1_U5_n_20;
  wire mul_6ns_7ns_12_1_1_U5_n_21;
  wire mul_6ns_7ns_12_1_1_U5_n_22;
  wire mul_6ns_7ns_12_1_1_U7_n_12;
  wire mul_6ns_7ns_12_1_1_U7_n_13;
  wire mul_6ns_7ns_12_1_1_U7_n_14;
  wire mul_6ns_7ns_12_1_1_U7_n_15;
  wire mul_6ns_7ns_12_1_1_U7_n_16;
  wire mul_6ns_7ns_12_1_1_U7_n_17;
  wire mul_6ns_7ns_12_1_1_U7_n_18;
  wire mul_6ns_7ns_12_1_1_U7_n_19;
  wire mul_6ns_7ns_12_1_1_U7_n_20;
  wire mul_6ns_7ns_12_1_1_U7_n_21;
  wire mul_6ns_7ns_12_1_1_U7_n_22;
  wire mul_6ns_7ns_12_1_1_U8_n_12;
  wire mul_6ns_7ns_12_1_1_U8_n_13;
  wire mul_6ns_7ns_12_1_1_U8_n_14;
  wire mul_6ns_7ns_12_1_1_U8_n_15;
  wire mul_6ns_7ns_12_1_1_U8_n_16;
  wire mul_6ns_7ns_12_1_1_U8_n_17;
  wire mul_6ns_7ns_12_1_1_U8_n_18;
  wire mul_6ns_7ns_12_1_1_U8_n_19;
  wire mul_6ns_7ns_12_1_1_U8_n_20;
  wire mul_6ns_7ns_12_1_1_U8_n_21;
  wire mul_6ns_7ns_12_1_1_U8_n_22;
  wire [11:1]mul_ln1116_reg_2093;
  wire [11:1]mul_ln57_reg_2034;
  wire [11:1]mul_ln82_reg_1799;
  wire [62:0]mul_ln86_reg_1829;
  wire [11:1]mul_ln99_reg_1960;
  wire [11:1]p;
  wire [15:0]p_1_in;
  wire p_64_in;
  wire p_66_in;
  wire p_71_in;
  wire p_72_in;
  wire p_73_in;
  wire p_74_in;
  wire p_75_in;
  wire p_76_in;
  wire ram_reg_0_i_38_n_14;
  wire ram_reg_0_i_38_n_15;
  wire ram_reg_0_i_41_n_12;
  wire ram_reg_0_i_42_n_12;
  wire ram_reg_0_i_43_n_12;
  wire [15:0]rhs_reg_743;
  wire rhs_reg_7431;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [5:0]select_ln86_2_reg_1843;
  wire select_ln86_2_reg_18430;
  wire [11:0]select_ln86_fu_1043_p3;
  wire [30:12]select_ln86_fu_1043_p3__0;
  wire sext_ln45_fu_877_p10;
  wire [15:0]sext_ln86_reg_1885;
  wire \sext_ln86_reg_1885[15]_i_1_n_12 ;
  wire [31:1]tmp_1_fu_1338_p3;
  wire [31:1]tmp_2_fu_1208_p3;
  wire [31:1]tmp_fu_957_p3;
  wire [30:0]trunc_ln106_reg_2166;
  wire trunc_ln106_reg_21660;
  wire [5:0]trunc_ln1118_reg_1858;
  wire \trunc_ln1118_reg_1858[11]_i_10_n_12 ;
  wire \trunc_ln1118_reg_1858[11]_i_11_n_12 ;
  wire \trunc_ln1118_reg_1858[11]_i_12_n_12 ;
  wire \trunc_ln1118_reg_1858[11]_i_13_n_12 ;
  wire \trunc_ln1118_reg_1858[11]_i_14_n_12 ;
  wire \trunc_ln1118_reg_1858[11]_i_15_n_12 ;
  wire \trunc_ln1118_reg_1858[11]_i_16_n_12 ;
  wire \trunc_ln1118_reg_1858[11]_i_1_n_12 ;
  wire \trunc_ln1118_reg_1858[11]_i_5_n_12 ;
  wire \trunc_ln1118_reg_1858[11]_i_6_n_12 ;
  wire \trunc_ln1118_reg_1858[11]_i_7_n_12 ;
  wire \trunc_ln1118_reg_1858[11]_i_9_n_12 ;
  wire [11:6]trunc_ln1118_reg_1858__0;
  wire \trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ;
  wire \trunc_ln1118_reg_1858_reg[11]_i_3_n_14 ;
  wire \trunc_ln1118_reg_1858_reg[11]_i_3_n_15 ;
  wire \trunc_ln1118_reg_1858_reg[11]_i_4_n_12 ;
  wire \trunc_ln1118_reg_1858_reg[11]_i_4_n_13 ;
  wire \trunc_ln1118_reg_1858_reg[11]_i_4_n_14 ;
  wire \trunc_ln1118_reg_1858_reg[11]_i_4_n_15 ;
  wire \trunc_ln1118_reg_1858_reg[11]_i_8_n_12 ;
  wire \trunc_ln1118_reg_1858_reg[11]_i_8_n_13 ;
  wire \trunc_ln1118_reg_1858_reg[11]_i_8_n_14 ;
  wire \trunc_ln1118_reg_1858_reg[11]_i_8_n_15 ;
  wire [30:0]trunc_ln37_reg_1673;
  wire [5:0]trunc_ln38_reg_1688;
  wire trunc_ln38_reg_16880;
  wire [5:0]trunc_ln38_reg_1688_pp0_iter1_reg;
  wire [5:0]trunc_ln42_reg_1713;
  wire trunc_ln42_reg_17130;
  wire [5:0]trunc_ln42_reg_1713_pp1_iter1_reg;
  wire [30:0]trunc_ln45_reg_1733;
  wire [5:0]trunc_ln46_reg_1747;
  wire trunc_ln46_reg_17470;
  wire [5:0]trunc_ln46_reg_1747_pp2_iter1_reg;
  wire trunc_ln64_reg_20720;
  wire [0:0]trunc_ln86_fu_1051_p1;
  wire [11:0]wbuf_V_address0;
  wire wbuf_V_ce0;
  wire [15:0]wbuf_V_q0;
  wire wbuf_V_we0;
  wire [31:0]wt;
  wire [31:0]wt_read_reg_1648;
  wire [31:1]x;
  wire \x_read_reg_1658_reg_n_12_[10] ;
  wire \x_read_reg_1658_reg_n_12_[11] ;
  wire \x_read_reg_1658_reg_n_12_[12] ;
  wire \x_read_reg_1658_reg_n_12_[13] ;
  wire \x_read_reg_1658_reg_n_12_[14] ;
  wire \x_read_reg_1658_reg_n_12_[15] ;
  wire \x_read_reg_1658_reg_n_12_[16] ;
  wire \x_read_reg_1658_reg_n_12_[17] ;
  wire \x_read_reg_1658_reg_n_12_[18] ;
  wire \x_read_reg_1658_reg_n_12_[19] ;
  wire \x_read_reg_1658_reg_n_12_[1] ;
  wire \x_read_reg_1658_reg_n_12_[20] ;
  wire \x_read_reg_1658_reg_n_12_[21] ;
  wire \x_read_reg_1658_reg_n_12_[22] ;
  wire \x_read_reg_1658_reg_n_12_[23] ;
  wire \x_read_reg_1658_reg_n_12_[24] ;
  wire \x_read_reg_1658_reg_n_12_[25] ;
  wire \x_read_reg_1658_reg_n_12_[26] ;
  wire \x_read_reg_1658_reg_n_12_[27] ;
  wire \x_read_reg_1658_reg_n_12_[28] ;
  wire \x_read_reg_1658_reg_n_12_[29] ;
  wire \x_read_reg_1658_reg_n_12_[2] ;
  wire \x_read_reg_1658_reg_n_12_[30] ;
  wire \x_read_reg_1658_reg_n_12_[3] ;
  wire \x_read_reg_1658_reg_n_12_[4] ;
  wire \x_read_reg_1658_reg_n_12_[5] ;
  wire \x_read_reg_1658_reg_n_12_[6] ;
  wire \x_read_reg_1658_reg_n_12_[7] ;
  wire \x_read_reg_1658_reg_n_12_[8] ;
  wire \x_read_reg_1658_reg_n_12_[9] ;
  wire xbuf_V_ce0;
  wire [15:0]xbuf_V_q0;
  wire xbuf_V_we0;
  wire [31:0]xdim;
  wire [31:0]xdim_read_reg_1610;
  wire [31:1]y;
  wire [31:1]y_read_reg_1637;
  wire [5:0]ybuf_V_addr_reg_2082;
  wire ybuf_V_ce0;
  wire [15:0]ybuf_V_d0;
  wire [15:0]ybuf_V_load_reg_2161;
  wire ybuf_V_load_reg_21610;
  wire ybuf_V_we0;
  wire [31:0]ydim;
  wire [31:0]ydim_read_reg_1600;
  wire [3:0]\NLW_add_ln1116_reg_2112_reg[11]_i_11_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln1116_reg_2112_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln1116_reg_2112_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln1116_reg_2112_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1116_reg_2112_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1116_reg_2112_reg[11]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln1116_reg_2112_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln55_reg_2010_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln55_reg_2010_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln57_reg_2054_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln57_reg_2054_reg[11]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln57_reg_2054_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln62_reg_2064_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln62_reg_2064_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln80_reg_1771_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln80_reg_1771_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln82_reg_1819_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln82_reg_1819_reg[11]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln82_reg_1819_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln97_reg_1942_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln97_reg_1942_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[26]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[26]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[26]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[26]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[39]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[39]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[39]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[39]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[41]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[41]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[41]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[41]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[41]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[41]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[41]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[43]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[43]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[43]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[43]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[45]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[45]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[45]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[45]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[49]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[49]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[49]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[49]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[68]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[68]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[68]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[68]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[78]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[78]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[78]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[78]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[80]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[80]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[80]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[80]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[86]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[86]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[86]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[86]_i_8_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem2_addr_1_reg_2039_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem2_addr_1_reg_2039_reg[30]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem2_addr_2_reg_1965_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem2_addr_2_reg_1965_reg[30]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem2_addr_reg_1804_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem2_addr_reg_1804_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_11_reg_765_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_11_reg_765_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_1_reg_575_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_1_reg_575_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_2_reg_586_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_2_reg_586_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_3_reg_687_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_3_reg_687_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_i_6_reg_631_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_6_reg_631_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_8_reg_653_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_8_reg_653_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_9_reg_754_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_9_reg_754_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_564_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_564_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln37_1_reg_1684_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln37_1_reg_1684_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln37_1_reg_1684_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln37_1_reg_1684_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln41_reg_1709_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln41_reg_1709_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln41_reg_1709_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln41_reg_1709_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln45_1_reg_1743_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln45_1_reg_1743_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln45_1_reg_1743_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln45_1_reg_1743_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln56_reg_2050_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln56_reg_2050_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln56_reg_2050_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln56_reg_2050_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln81_reg_1815_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln81_reg_1815_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln81_reg_1815_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln81_reg_1815_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_reg_620_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_reg_620_reg[60]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_j_1_reg_642_reg[30]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_j_1_reg_642_reg[30]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_j_2_reg_710_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_2_reg_710_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_j_3_reg_732_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_3_reg_732_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_j_4_reg_676_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_4_reg_676_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_j_reg_609_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_reg_609_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_0_i_38_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_38_O_UNCONNECTED;
  wire [3:3]\NLW_trunc_ln1118_reg_1858_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1118_reg_1858_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1118_reg_1858_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1118_reg_1858_reg[11]_i_8_O_UNCONNECTED ;

  assign m_axi_gmem2_ARADDR[31:2] = \^m_axi_gmem2_ARADDR [31:2];
  assign m_axi_gmem2_ARADDR[1] = \<const0> ;
  assign m_axi_gmem2_ARADDR[0] = \<const0> ;
  assign m_axi_gmem2_ARBURST[1] = \<const0> ;
  assign m_axi_gmem2_ARBURST[0] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem2_ARID[0] = \<const0> ;
  assign m_axi_gmem2_ARLEN[7] = \<const0> ;
  assign m_axi_gmem2_ARLEN[6] = \<const0> ;
  assign m_axi_gmem2_ARLEN[5] = \<const0> ;
  assign m_axi_gmem2_ARLEN[4] = \<const0> ;
  assign m_axi_gmem2_ARLEN[3:0] = \^m_axi_gmem2_ARLEN [3:0];
  assign m_axi_gmem2_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem2_ARPROT[2] = \<const0> ;
  assign m_axi_gmem2_ARPROT[1] = \<const0> ;
  assign m_axi_gmem2_ARPROT[0] = \<const0> ;
  assign m_axi_gmem2_ARQOS[3] = \<const0> ;
  assign m_axi_gmem2_ARQOS[2] = \<const0> ;
  assign m_axi_gmem2_ARQOS[1] = \<const0> ;
  assign m_axi_gmem2_ARQOS[0] = \<const0> ;
  assign m_axi_gmem2_ARREGION[3] = \<const0> ;
  assign m_axi_gmem2_ARREGION[2] = \<const0> ;
  assign m_axi_gmem2_ARREGION[1] = \<const0> ;
  assign m_axi_gmem2_ARREGION[0] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem2_ARUSER[0] = \<const0> ;
  assign m_axi_gmem2_AWADDR[31:2] = \^m_axi_gmem2_AWADDR [31:2];
  assign m_axi_gmem2_AWADDR[1] = \<const0> ;
  assign m_axi_gmem2_AWADDR[0] = \<const0> ;
  assign m_axi_gmem2_AWBURST[1] = \<const0> ;
  assign m_axi_gmem2_AWBURST[0] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem2_AWID[0] = \<const0> ;
  assign m_axi_gmem2_AWLEN[7] = \<const0> ;
  assign m_axi_gmem2_AWLEN[6] = \<const0> ;
  assign m_axi_gmem2_AWLEN[5] = \<const0> ;
  assign m_axi_gmem2_AWLEN[4] = \<const0> ;
  assign m_axi_gmem2_AWLEN[3:0] = \^m_axi_gmem2_AWLEN [3:0];
  assign m_axi_gmem2_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem2_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem2_AWPROT[2] = \<const0> ;
  assign m_axi_gmem2_AWPROT[1] = \<const0> ;
  assign m_axi_gmem2_AWPROT[0] = \<const0> ;
  assign m_axi_gmem2_AWQOS[3] = \<const0> ;
  assign m_axi_gmem2_AWQOS[2] = \<const0> ;
  assign m_axi_gmem2_AWQOS[1] = \<const0> ;
  assign m_axi_gmem2_AWQOS[0] = \<const0> ;
  assign m_axi_gmem2_AWREGION[3] = \<const0> ;
  assign m_axi_gmem2_AWREGION[2] = \<const0> ;
  assign m_axi_gmem2_AWREGION[1] = \<const0> ;
  assign m_axi_gmem2_AWREGION[0] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem2_AWUSER[0] = \<const0> ;
  assign m_axi_gmem2_WID[0] = \<const0> ;
  assign m_axi_gmem2_WUSER[0] = \<const0> ;
  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31:2] = \^m_axi_gmem_AWADDR [31:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln1116_reg_2112[11]_i_10 
       (.I0(j_3_reg_732_reg[25]),
        .I1(xdim_read_reg_1610[25]),
        .I2(j_3_reg_732_reg[24]),
        .I3(xdim_read_reg_1610[24]),
        .I4(xdim_read_reg_1610[26]),
        .I5(j_3_reg_732_reg[26]),
        .O(\add_ln1116_reg_2112[11]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln1116_reg_2112[11]_i_12 
       (.I0(j_3_reg_732_reg[22]),
        .I1(xdim_read_reg_1610[22]),
        .I2(j_3_reg_732_reg[21]),
        .I3(xdim_read_reg_1610[21]),
        .I4(xdim_read_reg_1610[23]),
        .I5(j_3_reg_732_reg[23]),
        .O(\add_ln1116_reg_2112[11]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln1116_reg_2112[11]_i_13 
       (.I0(j_3_reg_732_reg[19]),
        .I1(xdim_read_reg_1610[19]),
        .I2(j_3_reg_732_reg[18]),
        .I3(xdim_read_reg_1610[18]),
        .I4(xdim_read_reg_1610[20]),
        .I5(j_3_reg_732_reg[20]),
        .O(\add_ln1116_reg_2112[11]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln1116_reg_2112[11]_i_14 
       (.I0(j_3_reg_732_reg[16]),
        .I1(xdim_read_reg_1610[16]),
        .I2(j_3_reg_732_reg[15]),
        .I3(xdim_read_reg_1610[15]),
        .I4(xdim_read_reg_1610[17]),
        .I5(j_3_reg_732_reg[17]),
        .O(\add_ln1116_reg_2112[11]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln1116_reg_2112[11]_i_15 
       (.I0(j_3_reg_732_reg[13]),
        .I1(xdim_read_reg_1610[13]),
        .I2(j_3_reg_732_reg[12]),
        .I3(xdim_read_reg_1610[12]),
        .I4(xdim_read_reg_1610[14]),
        .I5(j_3_reg_732_reg[14]),
        .O(\add_ln1116_reg_2112[11]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln1116_reg_2112[11]_i_16 
       (.I0(j_3_reg_732_reg[10]),
        .I1(xdim_read_reg_1610[10]),
        .I2(j_3_reg_732_reg[9]),
        .I3(xdim_read_reg_1610[9]),
        .I4(xdim_read_reg_1610[11]),
        .I5(j_3_reg_732_reg[11]),
        .O(\add_ln1116_reg_2112[11]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln1116_reg_2112[11]_i_17 
       (.I0(j_3_reg_732_reg[7]),
        .I1(xdim_read_reg_1610[7]),
        .I2(j_3_reg_732_reg[6]),
        .I3(xdim_read_reg_1610[6]),
        .I4(xdim_read_reg_1610[8]),
        .I5(j_3_reg_732_reg[8]),
        .O(\add_ln1116_reg_2112[11]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln1116_reg_2112[11]_i_18 
       (.I0(j_3_reg_732_reg[4]),
        .I1(xdim_read_reg_1610[4]),
        .I2(j_3_reg_732_reg[3]),
        .I3(xdim_read_reg_1610[3]),
        .I4(xdim_read_reg_1610[5]),
        .I5(j_3_reg_732_reg[5]),
        .O(\add_ln1116_reg_2112[11]_i_18_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln1116_reg_2112[11]_i_19 
       (.I0(j_3_reg_732_reg[1]),
        .I1(xdim_read_reg_1610[1]),
        .I2(add_ln1116_fu_1466_p2[0]),
        .I3(xdim_read_reg_1610[0]),
        .I4(xdim_read_reg_1610[2]),
        .I5(j_3_reg_732_reg[2]),
        .O(\add_ln1116_reg_2112[11]_i_19_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1116_reg_2112[11]_i_4 
       (.I0(mul_ln1116_reg_2093[11]),
        .I1(j_3_reg_732_reg[11]),
        .O(\add_ln1116_reg_2112[11]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1116_reg_2112[11]_i_5 
       (.I0(mul_ln1116_reg_2093[10]),
        .I1(j_3_reg_732_reg[10]),
        .O(\add_ln1116_reg_2112[11]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1116_reg_2112[11]_i_6 
       (.I0(mul_ln1116_reg_2093[9]),
        .I1(j_3_reg_732_reg[9]),
        .O(\add_ln1116_reg_2112[11]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'h09)) 
    \add_ln1116_reg_2112[11]_i_8 
       (.I0(j_3_reg_732_reg[30]),
        .I1(xdim_read_reg_1610[30]),
        .I2(xdim_read_reg_1610[31]),
        .O(\add_ln1116_reg_2112[11]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln1116_reg_2112[11]_i_9 
       (.I0(j_3_reg_732_reg[28]),
        .I1(xdim_read_reg_1610[28]),
        .I2(j_3_reg_732_reg[27]),
        .I3(xdim_read_reg_1610[27]),
        .I4(xdim_read_reg_1610[29]),
        .I5(j_3_reg_732_reg[29]),
        .O(\add_ln1116_reg_2112[11]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1116_reg_2112[1]_i_1 
       (.I0(mul_ln1116_reg_2093[1]),
        .I1(j_3_reg_732_reg[1]),
        .O(add_ln1116_fu_1466_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1116_reg_2112[4]_i_2 
       (.I0(mul_ln1116_reg_2093[4]),
        .I1(j_3_reg_732_reg[4]),
        .O(\add_ln1116_reg_2112[4]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1116_reg_2112[4]_i_3 
       (.I0(mul_ln1116_reg_2093[3]),
        .I1(j_3_reg_732_reg[3]),
        .O(\add_ln1116_reg_2112[4]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1116_reg_2112[4]_i_4 
       (.I0(mul_ln1116_reg_2093[2]),
        .I1(j_3_reg_732_reg[2]),
        .O(\add_ln1116_reg_2112[4]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1116_reg_2112[4]_i_5 
       (.I0(mul_ln1116_reg_2093[1]),
        .I1(j_3_reg_732_reg[1]),
        .O(\add_ln1116_reg_2112[4]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1116_reg_2112[8]_i_2 
       (.I0(mul_ln1116_reg_2093[8]),
        .I1(j_3_reg_732_reg[8]),
        .O(\add_ln1116_reg_2112[8]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1116_reg_2112[8]_i_3 
       (.I0(mul_ln1116_reg_2093[7]),
        .I1(j_3_reg_732_reg[7]),
        .O(\add_ln1116_reg_2112[8]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1116_reg_2112[8]_i_4 
       (.I0(mul_ln1116_reg_2093[6]),
        .I1(j_3_reg_732_reg[6]),
        .O(\add_ln1116_reg_2112[8]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1116_reg_2112[8]_i_5 
       (.I0(mul_ln1116_reg_2093[5]),
        .I1(j_3_reg_732_reg[5]),
        .O(\add_ln1116_reg_2112[8]_i_5_n_12 ));
  FDRE \add_ln1116_reg_2112_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(add_ln1116_fu_1466_p2[0]),
        .Q(add_ln1116_reg_2112[0]),
        .R(1'b0));
  FDRE \add_ln1116_reg_2112_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(add_ln1116_fu_1466_p2[10]),
        .Q(add_ln1116_reg_2112[10]),
        .R(1'b0));
  FDRE \add_ln1116_reg_2112_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(add_ln1116_fu_1466_p2[11]),
        .Q(add_ln1116_reg_2112[11]),
        .R(1'b0));
  CARRY4 \add_ln1116_reg_2112_reg[11]_i_11 
       (.CI(1'b0),
        .CO({\add_ln1116_reg_2112_reg[11]_i_11_n_12 ,\add_ln1116_reg_2112_reg[11]_i_11_n_13 ,\add_ln1116_reg_2112_reg[11]_i_11_n_14 ,\add_ln1116_reg_2112_reg[11]_i_11_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln1116_reg_2112_reg[11]_i_11_O_UNCONNECTED [3:0]),
        .S({\add_ln1116_reg_2112[11]_i_16_n_12 ,\add_ln1116_reg_2112[11]_i_17_n_12 ,\add_ln1116_reg_2112[11]_i_18_n_12 ,\add_ln1116_reg_2112[11]_i_19_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1116_reg_2112_reg[11]_i_2 
       (.CI(\add_ln1116_reg_2112_reg[8]_i_1_n_12 ),
        .CO({\NLW_add_ln1116_reg_2112_reg[11]_i_2_CO_UNCONNECTED [3:2],\add_ln1116_reg_2112_reg[11]_i_2_n_14 ,\add_ln1116_reg_2112_reg[11]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mul_ln1116_reg_2093[10:9]}),
        .O({\NLW_add_ln1116_reg_2112_reg[11]_i_2_O_UNCONNECTED [3],add_ln1116_fu_1466_p2[11:9]}),
        .S({1'b0,\add_ln1116_reg_2112[11]_i_4_n_12 ,\add_ln1116_reg_2112[11]_i_5_n_12 ,\add_ln1116_reg_2112[11]_i_6_n_12 }));
  CARRY4 \add_ln1116_reg_2112_reg[11]_i_3 
       (.CI(\add_ln1116_reg_2112_reg[11]_i_7_n_12 ),
        .CO({\NLW_add_ln1116_reg_2112_reg[11]_i_3_CO_UNCONNECTED [3],icmp_ln66_fu_1457_p2,\add_ln1116_reg_2112_reg[11]_i_3_n_14 ,\add_ln1116_reg_2112_reg[11]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln1116_reg_2112_reg[11]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\add_ln1116_reg_2112[11]_i_8_n_12 ,\add_ln1116_reg_2112[11]_i_9_n_12 ,\add_ln1116_reg_2112[11]_i_10_n_12 }));
  CARRY4 \add_ln1116_reg_2112_reg[11]_i_7 
       (.CI(\add_ln1116_reg_2112_reg[11]_i_11_n_12 ),
        .CO({\add_ln1116_reg_2112_reg[11]_i_7_n_12 ,\add_ln1116_reg_2112_reg[11]_i_7_n_13 ,\add_ln1116_reg_2112_reg[11]_i_7_n_14 ,\add_ln1116_reg_2112_reg[11]_i_7_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln1116_reg_2112_reg[11]_i_7_O_UNCONNECTED [3:0]),
        .S({\add_ln1116_reg_2112[11]_i_12_n_12 ,\add_ln1116_reg_2112[11]_i_13_n_12 ,\add_ln1116_reg_2112[11]_i_14_n_12 ,\add_ln1116_reg_2112[11]_i_15_n_12 }));
  FDRE \add_ln1116_reg_2112_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(add_ln1116_fu_1466_p2[1]),
        .Q(add_ln1116_reg_2112[1]),
        .R(1'b0));
  FDRE \add_ln1116_reg_2112_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(add_ln1116_fu_1466_p2[2]),
        .Q(add_ln1116_reg_2112[2]),
        .R(1'b0));
  FDRE \add_ln1116_reg_2112_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(add_ln1116_fu_1466_p2[3]),
        .Q(add_ln1116_reg_2112[3]),
        .R(1'b0));
  FDRE \add_ln1116_reg_2112_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(add_ln1116_fu_1466_p2[4]),
        .Q(add_ln1116_reg_2112[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1116_reg_2112_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln1116_reg_2112_reg[4]_i_1_n_12 ,\add_ln1116_reg_2112_reg[4]_i_1_n_13 ,\add_ln1116_reg_2112_reg[4]_i_1_n_14 ,\add_ln1116_reg_2112_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(mul_ln1116_reg_2093[4:1]),
        .O({add_ln1116_fu_1466_p2[4:2],\NLW_add_ln1116_reg_2112_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln1116_reg_2112[4]_i_2_n_12 ,\add_ln1116_reg_2112[4]_i_3_n_12 ,\add_ln1116_reg_2112[4]_i_4_n_12 ,\add_ln1116_reg_2112[4]_i_5_n_12 }));
  FDRE \add_ln1116_reg_2112_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(add_ln1116_fu_1466_p2[5]),
        .Q(add_ln1116_reg_2112[5]),
        .R(1'b0));
  FDRE \add_ln1116_reg_2112_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(add_ln1116_fu_1466_p2[6]),
        .Q(add_ln1116_reg_2112[6]),
        .R(1'b0));
  FDRE \add_ln1116_reg_2112_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(add_ln1116_fu_1466_p2[7]),
        .Q(add_ln1116_reg_2112[7]),
        .R(1'b0));
  FDRE \add_ln1116_reg_2112_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(add_ln1116_fu_1466_p2[8]),
        .Q(add_ln1116_reg_2112[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1116_reg_2112_reg[8]_i_1 
       (.CI(\add_ln1116_reg_2112_reg[4]_i_1_n_12 ),
        .CO({\add_ln1116_reg_2112_reg[8]_i_1_n_12 ,\add_ln1116_reg_2112_reg[8]_i_1_n_13 ,\add_ln1116_reg_2112_reg[8]_i_1_n_14 ,\add_ln1116_reg_2112_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(mul_ln1116_reg_2093[8:5]),
        .O(add_ln1116_fu_1466_p2[8:5]),
        .S({\add_ln1116_reg_2112[8]_i_2_n_12 ,\add_ln1116_reg_2112[8]_i_3_n_12 ,\add_ln1116_reg_2112[8]_i_4_n_12 ,\add_ln1116_reg_2112[8]_i_5_n_12 }));
  FDRE \add_ln1116_reg_2112_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(add_ln1116_fu_1466_p2[9]),
        .Q(add_ln1116_reg_2112[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln55_reg_2010[0]_i_1 
       (.I0(\i_5_reg_698_reg_n_12_[0] ),
        .O(add_ln55_fu_1299_p2[0]));
  FDRE \add_ln55_reg_2010_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[0]),
        .Q(add_ln55_reg_2010[0]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[10]),
        .Q(add_ln55_reg_2010[10]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[11]),
        .Q(add_ln55_reg_2010[11]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[12]),
        .Q(add_ln55_reg_2010[12]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[13]),
        .Q(add_ln55_reg_2010[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_reg_2010_reg[13]_i_1 
       (.CI(\add_ln55_reg_2010_reg[9]_i_1_n_12 ),
        .CO({\add_ln55_reg_2010_reg[13]_i_1_n_12 ,\add_ln55_reg_2010_reg[13]_i_1_n_13 ,\add_ln55_reg_2010_reg[13]_i_1_n_14 ,\add_ln55_reg_2010_reg[13]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_fu_1299_p2[16:13]),
        .S({\i_5_reg_698_reg_n_12_[16] ,\i_5_reg_698_reg_n_12_[15] ,\i_5_reg_698_reg_n_12_[14] ,\i_5_reg_698_reg_n_12_[13] }));
  FDRE \add_ln55_reg_2010_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[14]),
        .Q(add_ln55_reg_2010[14]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[15]),
        .Q(add_ln55_reg_2010[15]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[16]),
        .Q(add_ln55_reg_2010[16]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[17]),
        .Q(add_ln55_reg_2010[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_reg_2010_reg[17]_i_1 
       (.CI(\add_ln55_reg_2010_reg[13]_i_1_n_12 ),
        .CO({\add_ln55_reg_2010_reg[17]_i_1_n_12 ,\add_ln55_reg_2010_reg[17]_i_1_n_13 ,\add_ln55_reg_2010_reg[17]_i_1_n_14 ,\add_ln55_reg_2010_reg[17]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_fu_1299_p2[20:17]),
        .S({\i_5_reg_698_reg_n_12_[20] ,\i_5_reg_698_reg_n_12_[19] ,\i_5_reg_698_reg_n_12_[18] ,\i_5_reg_698_reg_n_12_[17] }));
  FDRE \add_ln55_reg_2010_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[18]),
        .Q(add_ln55_reg_2010[18]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[19]),
        .Q(add_ln55_reg_2010[19]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[1]),
        .Q(add_ln55_reg_2010[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_reg_2010_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\add_ln55_reg_2010_reg[1]_i_1_n_12 ,\add_ln55_reg_2010_reg[1]_i_1_n_13 ,\add_ln55_reg_2010_reg[1]_i_1_n_14 ,\add_ln55_reg_2010_reg[1]_i_1_n_15 }),
        .CYINIT(\i_5_reg_698_reg_n_12_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_fu_1299_p2[4:1]),
        .S({\i_5_reg_698_reg_n_12_[4] ,\i_5_reg_698_reg_n_12_[3] ,\i_5_reg_698_reg_n_12_[2] ,\i_5_reg_698_reg_n_12_[1] }));
  FDRE \add_ln55_reg_2010_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[20]),
        .Q(add_ln55_reg_2010[20]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[21]),
        .Q(add_ln55_reg_2010[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_reg_2010_reg[21]_i_1 
       (.CI(\add_ln55_reg_2010_reg[17]_i_1_n_12 ),
        .CO({\add_ln55_reg_2010_reg[21]_i_1_n_12 ,\add_ln55_reg_2010_reg[21]_i_1_n_13 ,\add_ln55_reg_2010_reg[21]_i_1_n_14 ,\add_ln55_reg_2010_reg[21]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_fu_1299_p2[24:21]),
        .S({\i_5_reg_698_reg_n_12_[24] ,\i_5_reg_698_reg_n_12_[23] ,\i_5_reg_698_reg_n_12_[22] ,\i_5_reg_698_reg_n_12_[21] }));
  FDRE \add_ln55_reg_2010_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[22]),
        .Q(add_ln55_reg_2010[22]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[23]),
        .Q(add_ln55_reg_2010[23]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[24]),
        .Q(add_ln55_reg_2010[24]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[25]),
        .Q(add_ln55_reg_2010[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_reg_2010_reg[25]_i_1 
       (.CI(\add_ln55_reg_2010_reg[21]_i_1_n_12 ),
        .CO({\add_ln55_reg_2010_reg[25]_i_1_n_12 ,\add_ln55_reg_2010_reg[25]_i_1_n_13 ,\add_ln55_reg_2010_reg[25]_i_1_n_14 ,\add_ln55_reg_2010_reg[25]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_fu_1299_p2[28:25]),
        .S({\i_5_reg_698_reg_n_12_[28] ,\i_5_reg_698_reg_n_12_[27] ,\i_5_reg_698_reg_n_12_[26] ,\i_5_reg_698_reg_n_12_[25] }));
  FDRE \add_ln55_reg_2010_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[26]),
        .Q(add_ln55_reg_2010[26]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[27]),
        .Q(add_ln55_reg_2010[27]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[28]),
        .Q(add_ln55_reg_2010[28]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[29]),
        .Q(add_ln55_reg_2010[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_reg_2010_reg[29]_i_1 
       (.CI(\add_ln55_reg_2010_reg[25]_i_1_n_12 ),
        .CO({\NLW_add_ln55_reg_2010_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_ln55_reg_2010_reg[29]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln55_reg_2010_reg[29]_i_1_O_UNCONNECTED [3:2],add_ln55_fu_1299_p2[30:29]}),
        .S({1'b0,1'b0,\i_5_reg_698_reg_n_12_[30] ,\i_5_reg_698_reg_n_12_[29] }));
  FDRE \add_ln55_reg_2010_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[2]),
        .Q(add_ln55_reg_2010[2]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[30]),
        .Q(add_ln55_reg_2010[30]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[3]),
        .Q(add_ln55_reg_2010[3]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[4]),
        .Q(add_ln55_reg_2010[4]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[5]),
        .Q(add_ln55_reg_2010[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_reg_2010_reg[5]_i_1 
       (.CI(\add_ln55_reg_2010_reg[1]_i_1_n_12 ),
        .CO({\add_ln55_reg_2010_reg[5]_i_1_n_12 ,\add_ln55_reg_2010_reg[5]_i_1_n_13 ,\add_ln55_reg_2010_reg[5]_i_1_n_14 ,\add_ln55_reg_2010_reg[5]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_fu_1299_p2[8:5]),
        .S({\i_5_reg_698_reg_n_12_[8] ,\i_5_reg_698_reg_n_12_[7] ,\i_5_reg_698_reg_n_12_[6] ,\i_5_reg_698_reg_n_12_[5] }));
  FDRE \add_ln55_reg_2010_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[6]),
        .Q(add_ln55_reg_2010[6]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[7]),
        .Q(add_ln55_reg_2010[7]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[8]),
        .Q(add_ln55_reg_2010[8]),
        .R(1'b0));
  FDRE \add_ln55_reg_2010_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(add_ln55_fu_1299_p2[9]),
        .Q(add_ln55_reg_2010[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_reg_2010_reg[9]_i_1 
       (.CI(\add_ln55_reg_2010_reg[5]_i_1_n_12 ),
        .CO({\add_ln55_reg_2010_reg[9]_i_1_n_12 ,\add_ln55_reg_2010_reg[9]_i_1_n_13 ,\add_ln55_reg_2010_reg[9]_i_1_n_14 ,\add_ln55_reg_2010_reg[9]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_fu_1299_p2[12:9]),
        .S({\i_5_reg_698_reg_n_12_[12] ,\i_5_reg_698_reg_n_12_[11] ,\i_5_reg_698_reg_n_12_[10] ,\i_5_reg_698_reg_n_12_[9] }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_reg_2054[11]_i_3 
       (.I0(mul_ln57_reg_2034[11]),
        .I1(j_2_reg_710_reg[11]),
        .O(\add_ln57_reg_2054[11]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_reg_2054[11]_i_4 
       (.I0(mul_ln57_reg_2034[10]),
        .I1(j_2_reg_710_reg[10]),
        .O(\add_ln57_reg_2054[11]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_reg_2054[11]_i_5 
       (.I0(mul_ln57_reg_2034[9]),
        .I1(j_2_reg_710_reg[9]),
        .O(\add_ln57_reg_2054[11]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_reg_2054[1]_i_1 
       (.I0(mul_ln57_reg_2034[1]),
        .I1(j_2_reg_710_reg[1]),
        .O(add_ln57_fu_1389_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_reg_2054[4]_i_2 
       (.I0(mul_ln57_reg_2034[4]),
        .I1(j_2_reg_710_reg[4]),
        .O(\add_ln57_reg_2054[4]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_reg_2054[4]_i_3 
       (.I0(mul_ln57_reg_2034[3]),
        .I1(j_2_reg_710_reg[3]),
        .O(\add_ln57_reg_2054[4]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_reg_2054[4]_i_4 
       (.I0(mul_ln57_reg_2034[2]),
        .I1(j_2_reg_710_reg[2]),
        .O(\add_ln57_reg_2054[4]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_reg_2054[4]_i_5 
       (.I0(mul_ln57_reg_2034[1]),
        .I1(j_2_reg_710_reg[1]),
        .O(\add_ln57_reg_2054[4]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_reg_2054[8]_i_2 
       (.I0(mul_ln57_reg_2034[8]),
        .I1(j_2_reg_710_reg[8]),
        .O(\add_ln57_reg_2054[8]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_reg_2054[8]_i_3 
       (.I0(mul_ln57_reg_2034[7]),
        .I1(j_2_reg_710_reg[7]),
        .O(\add_ln57_reg_2054[8]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_reg_2054[8]_i_4 
       (.I0(mul_ln57_reg_2034[6]),
        .I1(j_2_reg_710_reg[6]),
        .O(\add_ln57_reg_2054[8]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln57_reg_2054[8]_i_5 
       (.I0(mul_ln57_reg_2034[5]),
        .I1(j_2_reg_710_reg[5]),
        .O(\add_ln57_reg_2054[8]_i_5_n_12 ));
  FDRE \add_ln57_reg_2054_pp8_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(add_ln57_reg_2054[0]),
        .Q(add_ln57_reg_2054_pp8_iter1_reg[0]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_pp8_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(add_ln57_reg_2054[10]),
        .Q(add_ln57_reg_2054_pp8_iter1_reg[10]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_pp8_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(add_ln57_reg_2054[11]),
        .Q(add_ln57_reg_2054_pp8_iter1_reg[11]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_pp8_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(add_ln57_reg_2054[1]),
        .Q(add_ln57_reg_2054_pp8_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_pp8_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(add_ln57_reg_2054[2]),
        .Q(add_ln57_reg_2054_pp8_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_pp8_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(add_ln57_reg_2054[3]),
        .Q(add_ln57_reg_2054_pp8_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_pp8_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(add_ln57_reg_2054[4]),
        .Q(add_ln57_reg_2054_pp8_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_pp8_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(add_ln57_reg_2054[5]),
        .Q(add_ln57_reg_2054_pp8_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_pp8_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(add_ln57_reg_2054[6]),
        .Q(add_ln57_reg_2054_pp8_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_pp8_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(add_ln57_reg_2054[7]),
        .Q(add_ln57_reg_2054_pp8_iter1_reg[7]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_pp8_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(add_ln57_reg_2054[8]),
        .Q(add_ln57_reg_2054_pp8_iter1_reg[8]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_pp8_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(add_ln57_reg_2054[9]),
        .Q(add_ln57_reg_2054_pp8_iter1_reg[9]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_reg[0] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(add_ln57_fu_1389_p2[0]),
        .Q(add_ln57_reg_2054[0]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_reg[10] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(add_ln57_fu_1389_p2[10]),
        .Q(add_ln57_reg_2054[10]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_reg[11] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(add_ln57_fu_1389_p2[11]),
        .Q(add_ln57_reg_2054[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln57_reg_2054_reg[11]_i_2 
       (.CI(\add_ln57_reg_2054_reg[8]_i_1_n_12 ),
        .CO({\NLW_add_ln57_reg_2054_reg[11]_i_2_CO_UNCONNECTED [3:2],\add_ln57_reg_2054_reg[11]_i_2_n_14 ,\add_ln57_reg_2054_reg[11]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mul_ln57_reg_2034[10:9]}),
        .O({\NLW_add_ln57_reg_2054_reg[11]_i_2_O_UNCONNECTED [3],add_ln57_fu_1389_p2[11:9]}),
        .S({1'b0,\add_ln57_reg_2054[11]_i_3_n_12 ,\add_ln57_reg_2054[11]_i_4_n_12 ,\add_ln57_reg_2054[11]_i_5_n_12 }));
  FDRE \add_ln57_reg_2054_reg[1] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(add_ln57_fu_1389_p2[1]),
        .Q(add_ln57_reg_2054[1]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_reg[2] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(add_ln57_fu_1389_p2[2]),
        .Q(add_ln57_reg_2054[2]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_reg[3] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(add_ln57_fu_1389_p2[3]),
        .Q(add_ln57_reg_2054[3]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_reg[4] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(add_ln57_fu_1389_p2[4]),
        .Q(add_ln57_reg_2054[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln57_reg_2054_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln57_reg_2054_reg[4]_i_1_n_12 ,\add_ln57_reg_2054_reg[4]_i_1_n_13 ,\add_ln57_reg_2054_reg[4]_i_1_n_14 ,\add_ln57_reg_2054_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(mul_ln57_reg_2034[4:1]),
        .O({add_ln57_fu_1389_p2[4:2],\NLW_add_ln57_reg_2054_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln57_reg_2054[4]_i_2_n_12 ,\add_ln57_reg_2054[4]_i_3_n_12 ,\add_ln57_reg_2054[4]_i_4_n_12 ,\add_ln57_reg_2054[4]_i_5_n_12 }));
  FDRE \add_ln57_reg_2054_reg[5] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(add_ln57_fu_1389_p2[5]),
        .Q(add_ln57_reg_2054[5]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_reg[6] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(add_ln57_fu_1389_p2[6]),
        .Q(add_ln57_reg_2054[6]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_reg[7] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(add_ln57_fu_1389_p2[7]),
        .Q(add_ln57_reg_2054[7]),
        .R(1'b0));
  FDRE \add_ln57_reg_2054_reg[8] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(add_ln57_fu_1389_p2[8]),
        .Q(add_ln57_reg_2054[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln57_reg_2054_reg[8]_i_1 
       (.CI(\add_ln57_reg_2054_reg[4]_i_1_n_12 ),
        .CO({\add_ln57_reg_2054_reg[8]_i_1_n_12 ,\add_ln57_reg_2054_reg[8]_i_1_n_13 ,\add_ln57_reg_2054_reg[8]_i_1_n_14 ,\add_ln57_reg_2054_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(mul_ln57_reg_2034[8:5]),
        .O(add_ln57_fu_1389_p2[8:5]),
        .S({\add_ln57_reg_2054[8]_i_2_n_12 ,\add_ln57_reg_2054[8]_i_3_n_12 ,\add_ln57_reg_2054[8]_i_4_n_12 ,\add_ln57_reg_2054[8]_i_5_n_12 }));
  FDRE \add_ln57_reg_2054_reg[9] 
       (.C(ap_clk),
        .CE(p_66_in),
        .D(add_ln57_fu_1389_p2[9]),
        .Q(add_ln57_reg_2054[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln62_reg_2064[0]_i_1 
       (.I0(\i_7_reg_721_reg_n_12_[0] ),
        .O(add_ln62_fu_1398_p2[0]));
  FDRE \add_ln62_reg_2064_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[0]),
        .Q(add_ln62_reg_2064[0]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[10]),
        .Q(add_ln62_reg_2064[10]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[11]),
        .Q(add_ln62_reg_2064[11]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[12]),
        .Q(add_ln62_reg_2064[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln62_reg_2064_reg[12]_i_1 
       (.CI(\add_ln62_reg_2064_reg[8]_i_1_n_12 ),
        .CO({\add_ln62_reg_2064_reg[12]_i_1_n_12 ,\add_ln62_reg_2064_reg[12]_i_1_n_13 ,\add_ln62_reg_2064_reg[12]_i_1_n_14 ,\add_ln62_reg_2064_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_fu_1398_p2[12:9]),
        .S({\i_7_reg_721_reg_n_12_[12] ,\i_7_reg_721_reg_n_12_[11] ,\i_7_reg_721_reg_n_12_[10] ,\i_7_reg_721_reg_n_12_[9] }));
  FDRE \add_ln62_reg_2064_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[13]),
        .Q(add_ln62_reg_2064[13]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[14]),
        .Q(add_ln62_reg_2064[14]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[15]),
        .Q(add_ln62_reg_2064[15]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[16]),
        .Q(add_ln62_reg_2064[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln62_reg_2064_reg[16]_i_1 
       (.CI(\add_ln62_reg_2064_reg[12]_i_1_n_12 ),
        .CO({\add_ln62_reg_2064_reg[16]_i_1_n_12 ,\add_ln62_reg_2064_reg[16]_i_1_n_13 ,\add_ln62_reg_2064_reg[16]_i_1_n_14 ,\add_ln62_reg_2064_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_fu_1398_p2[16:13]),
        .S({\i_7_reg_721_reg_n_12_[16] ,\i_7_reg_721_reg_n_12_[15] ,\i_7_reg_721_reg_n_12_[14] ,\i_7_reg_721_reg_n_12_[13] }));
  FDRE \add_ln62_reg_2064_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[17]),
        .Q(add_ln62_reg_2064[17]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[18]),
        .Q(add_ln62_reg_2064[18]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[19]),
        .Q(add_ln62_reg_2064[19]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[1]),
        .Q(add_ln62_reg_2064[1]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[20]),
        .Q(add_ln62_reg_2064[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln62_reg_2064_reg[20]_i_1 
       (.CI(\add_ln62_reg_2064_reg[16]_i_1_n_12 ),
        .CO({\add_ln62_reg_2064_reg[20]_i_1_n_12 ,\add_ln62_reg_2064_reg[20]_i_1_n_13 ,\add_ln62_reg_2064_reg[20]_i_1_n_14 ,\add_ln62_reg_2064_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_fu_1398_p2[20:17]),
        .S({\i_7_reg_721_reg_n_12_[20] ,\i_7_reg_721_reg_n_12_[19] ,\i_7_reg_721_reg_n_12_[18] ,\i_7_reg_721_reg_n_12_[17] }));
  FDRE \add_ln62_reg_2064_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[21]),
        .Q(add_ln62_reg_2064[21]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[22]),
        .Q(add_ln62_reg_2064[22]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[23]),
        .Q(add_ln62_reg_2064[23]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[24]),
        .Q(add_ln62_reg_2064[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln62_reg_2064_reg[24]_i_1 
       (.CI(\add_ln62_reg_2064_reg[20]_i_1_n_12 ),
        .CO({\add_ln62_reg_2064_reg[24]_i_1_n_12 ,\add_ln62_reg_2064_reg[24]_i_1_n_13 ,\add_ln62_reg_2064_reg[24]_i_1_n_14 ,\add_ln62_reg_2064_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_fu_1398_p2[24:21]),
        .S({\i_7_reg_721_reg_n_12_[24] ,\i_7_reg_721_reg_n_12_[23] ,\i_7_reg_721_reg_n_12_[22] ,\i_7_reg_721_reg_n_12_[21] }));
  FDRE \add_ln62_reg_2064_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[25]),
        .Q(add_ln62_reg_2064[25]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[26]),
        .Q(add_ln62_reg_2064[26]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[27]),
        .Q(add_ln62_reg_2064[27]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[28]),
        .Q(add_ln62_reg_2064[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln62_reg_2064_reg[28]_i_1 
       (.CI(\add_ln62_reg_2064_reg[24]_i_1_n_12 ),
        .CO({\add_ln62_reg_2064_reg[28]_i_1_n_12 ,\add_ln62_reg_2064_reg[28]_i_1_n_13 ,\add_ln62_reg_2064_reg[28]_i_1_n_14 ,\add_ln62_reg_2064_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_fu_1398_p2[28:25]),
        .S({\i_7_reg_721_reg_n_12_[28] ,\i_7_reg_721_reg_n_12_[27] ,\i_7_reg_721_reg_n_12_[26] ,\i_7_reg_721_reg_n_12_[25] }));
  FDRE \add_ln62_reg_2064_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[29]),
        .Q(add_ln62_reg_2064[29]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[2]),
        .Q(add_ln62_reg_2064[2]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[30]),
        .Q(add_ln62_reg_2064[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln62_reg_2064_reg[30]_i_1 
       (.CI(\add_ln62_reg_2064_reg[28]_i_1_n_12 ),
        .CO({\NLW_add_ln62_reg_2064_reg[30]_i_1_CO_UNCONNECTED [3:1],\add_ln62_reg_2064_reg[30]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln62_reg_2064_reg[30]_i_1_O_UNCONNECTED [3:2],add_ln62_fu_1398_p2[30:29]}),
        .S({1'b0,1'b0,\i_7_reg_721_reg_n_12_[30] ,\i_7_reg_721_reg_n_12_[29] }));
  FDRE \add_ln62_reg_2064_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[3]),
        .Q(add_ln62_reg_2064[3]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[4]),
        .Q(add_ln62_reg_2064[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln62_reg_2064_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln62_reg_2064_reg[4]_i_1_n_12 ,\add_ln62_reg_2064_reg[4]_i_1_n_13 ,\add_ln62_reg_2064_reg[4]_i_1_n_14 ,\add_ln62_reg_2064_reg[4]_i_1_n_15 }),
        .CYINIT(\i_7_reg_721_reg_n_12_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_fu_1398_p2[4:1]),
        .S({\i_7_reg_721_reg_n_12_[4] ,\i_7_reg_721_reg_n_12_[3] ,\i_7_reg_721_reg_n_12_[2] ,\i_7_reg_721_reg_n_12_[1] }));
  FDRE \add_ln62_reg_2064_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[5]),
        .Q(add_ln62_reg_2064[5]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[6]),
        .Q(add_ln62_reg_2064[6]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[7]),
        .Q(add_ln62_reg_2064[7]),
        .R(1'b0));
  FDRE \add_ln62_reg_2064_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[8]),
        .Q(add_ln62_reg_2064[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln62_reg_2064_reg[8]_i_1 
       (.CI(\add_ln62_reg_2064_reg[4]_i_1_n_12 ),
        .CO({\add_ln62_reg_2064_reg[8]_i_1_n_12 ,\add_ln62_reg_2064_reg[8]_i_1_n_13 ,\add_ln62_reg_2064_reg[8]_i_1_n_14 ,\add_ln62_reg_2064_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_fu_1398_p2[8:5]),
        .S({\i_7_reg_721_reg_n_12_[8] ,\i_7_reg_721_reg_n_12_[7] ,\i_7_reg_721_reg_n_12_[6] ,\i_7_reg_721_reg_n_12_[5] }));
  FDRE \add_ln62_reg_2064_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state89),
        .D(add_ln62_fu_1398_p2[9]),
        .Q(add_ln62_reg_2064[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln80_reg_1771[0]_i_1 
       (.I0(\i_4_reg_597_reg_n_12_[0] ),
        .O(add_ln80_fu_916_p2[0]));
  FDRE \add_ln80_reg_1771_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[0]),
        .Q(add_ln80_reg_1771[0]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[10]),
        .Q(add_ln80_reg_1771[10]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[11]),
        .Q(add_ln80_reg_1771[11]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[12]),
        .Q(add_ln80_reg_1771[12]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[13]),
        .Q(add_ln80_reg_1771[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln80_reg_1771_reg[13]_i_1 
       (.CI(\add_ln80_reg_1771_reg[9]_i_1_n_12 ),
        .CO({\add_ln80_reg_1771_reg[13]_i_1_n_12 ,\add_ln80_reg_1771_reg[13]_i_1_n_13 ,\add_ln80_reg_1771_reg[13]_i_1_n_14 ,\add_ln80_reg_1771_reg[13]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln80_fu_916_p2[16:13]),
        .S({\i_4_reg_597_reg_n_12_[16] ,\i_4_reg_597_reg_n_12_[15] ,\i_4_reg_597_reg_n_12_[14] ,\i_4_reg_597_reg_n_12_[13] }));
  FDRE \add_ln80_reg_1771_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[14]),
        .Q(add_ln80_reg_1771[14]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[15]),
        .Q(add_ln80_reg_1771[15]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[16]),
        .Q(add_ln80_reg_1771[16]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[17]),
        .Q(add_ln80_reg_1771[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln80_reg_1771_reg[17]_i_1 
       (.CI(\add_ln80_reg_1771_reg[13]_i_1_n_12 ),
        .CO({\add_ln80_reg_1771_reg[17]_i_1_n_12 ,\add_ln80_reg_1771_reg[17]_i_1_n_13 ,\add_ln80_reg_1771_reg[17]_i_1_n_14 ,\add_ln80_reg_1771_reg[17]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln80_fu_916_p2[20:17]),
        .S({\i_4_reg_597_reg_n_12_[20] ,\i_4_reg_597_reg_n_12_[19] ,\i_4_reg_597_reg_n_12_[18] ,\i_4_reg_597_reg_n_12_[17] }));
  FDRE \add_ln80_reg_1771_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[18]),
        .Q(add_ln80_reg_1771[18]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[19]),
        .Q(add_ln80_reg_1771[19]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[1]),
        .Q(add_ln80_reg_1771[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln80_reg_1771_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\add_ln80_reg_1771_reg[1]_i_1_n_12 ,\add_ln80_reg_1771_reg[1]_i_1_n_13 ,\add_ln80_reg_1771_reg[1]_i_1_n_14 ,\add_ln80_reg_1771_reg[1]_i_1_n_15 }),
        .CYINIT(\i_4_reg_597_reg_n_12_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln80_fu_916_p2[4:1]),
        .S({\i_4_reg_597_reg_n_12_[4] ,\i_4_reg_597_reg_n_12_[3] ,\i_4_reg_597_reg_n_12_[2] ,\i_4_reg_597_reg_n_12_[1] }));
  FDRE \add_ln80_reg_1771_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[20]),
        .Q(add_ln80_reg_1771[20]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[21]),
        .Q(add_ln80_reg_1771[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln80_reg_1771_reg[21]_i_1 
       (.CI(\add_ln80_reg_1771_reg[17]_i_1_n_12 ),
        .CO({\add_ln80_reg_1771_reg[21]_i_1_n_12 ,\add_ln80_reg_1771_reg[21]_i_1_n_13 ,\add_ln80_reg_1771_reg[21]_i_1_n_14 ,\add_ln80_reg_1771_reg[21]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln80_fu_916_p2[24:21]),
        .S({\i_4_reg_597_reg_n_12_[24] ,\i_4_reg_597_reg_n_12_[23] ,\i_4_reg_597_reg_n_12_[22] ,\i_4_reg_597_reg_n_12_[21] }));
  FDRE \add_ln80_reg_1771_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[22]),
        .Q(add_ln80_reg_1771[22]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[23]),
        .Q(add_ln80_reg_1771[23]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[24]),
        .Q(add_ln80_reg_1771[24]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[25]),
        .Q(add_ln80_reg_1771[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln80_reg_1771_reg[25]_i_1 
       (.CI(\add_ln80_reg_1771_reg[21]_i_1_n_12 ),
        .CO({\add_ln80_reg_1771_reg[25]_i_1_n_12 ,\add_ln80_reg_1771_reg[25]_i_1_n_13 ,\add_ln80_reg_1771_reg[25]_i_1_n_14 ,\add_ln80_reg_1771_reg[25]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln80_fu_916_p2[28:25]),
        .S({\i_4_reg_597_reg_n_12_[28] ,\i_4_reg_597_reg_n_12_[27] ,\i_4_reg_597_reg_n_12_[26] ,\i_4_reg_597_reg_n_12_[25] }));
  FDRE \add_ln80_reg_1771_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[26]),
        .Q(add_ln80_reg_1771[26]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[27]),
        .Q(add_ln80_reg_1771[27]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[28]),
        .Q(add_ln80_reg_1771[28]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[29]),
        .Q(add_ln80_reg_1771[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln80_reg_1771_reg[29]_i_1 
       (.CI(\add_ln80_reg_1771_reg[25]_i_1_n_12 ),
        .CO({\NLW_add_ln80_reg_1771_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_ln80_reg_1771_reg[29]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln80_reg_1771_reg[29]_i_1_O_UNCONNECTED [3:2],add_ln80_fu_916_p2[30:29]}),
        .S({1'b0,1'b0,\i_4_reg_597_reg_n_12_[30] ,\i_4_reg_597_reg_n_12_[29] }));
  FDRE \add_ln80_reg_1771_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[2]),
        .Q(add_ln80_reg_1771[2]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[30]),
        .Q(add_ln80_reg_1771[30]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[3]),
        .Q(add_ln80_reg_1771[3]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[4]),
        .Q(add_ln80_reg_1771[4]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[5]),
        .Q(add_ln80_reg_1771[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln80_reg_1771_reg[5]_i_1 
       (.CI(\add_ln80_reg_1771_reg[1]_i_1_n_12 ),
        .CO({\add_ln80_reg_1771_reg[5]_i_1_n_12 ,\add_ln80_reg_1771_reg[5]_i_1_n_13 ,\add_ln80_reg_1771_reg[5]_i_1_n_14 ,\add_ln80_reg_1771_reg[5]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln80_fu_916_p2[8:5]),
        .S({\i_4_reg_597_reg_n_12_[8] ,\i_4_reg_597_reg_n_12_[7] ,\i_4_reg_597_reg_n_12_[6] ,\i_4_reg_597_reg_n_12_[5] }));
  FDRE \add_ln80_reg_1771_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[6]),
        .Q(add_ln80_reg_1771[6]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[7]),
        .Q(add_ln80_reg_1771[7]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[8]),
        .Q(add_ln80_reg_1771[8]),
        .R(1'b0));
  FDRE \add_ln80_reg_1771_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(add_ln80_fu_916_p2[9]),
        .Q(add_ln80_reg_1771[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln80_reg_1771_reg[9]_i_1 
       (.CI(\add_ln80_reg_1771_reg[5]_i_1_n_12 ),
        .CO({\add_ln80_reg_1771_reg[9]_i_1_n_12 ,\add_ln80_reg_1771_reg[9]_i_1_n_13 ,\add_ln80_reg_1771_reg[9]_i_1_n_14 ,\add_ln80_reg_1771_reg[9]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln80_fu_916_p2[12:9]),
        .S({\i_4_reg_597_reg_n_12_[12] ,\i_4_reg_597_reg_n_12_[11] ,\i_4_reg_597_reg_n_12_[10] ,\i_4_reg_597_reg_n_12_[9] }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1819[11]_i_3 
       (.I0(mul_ln82_reg_1799[11]),
        .I1(j_reg_609_reg[11]),
        .O(\add_ln82_reg_1819[11]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1819[11]_i_4 
       (.I0(mul_ln82_reg_1799[10]),
        .I1(j_reg_609_reg[10]),
        .O(\add_ln82_reg_1819[11]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1819[11]_i_5 
       (.I0(mul_ln82_reg_1799[9]),
        .I1(j_reg_609_reg[9]),
        .O(\add_ln82_reg_1819[11]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1819[1]_i_1 
       (.I0(mul_ln82_reg_1799[1]),
        .I1(j_reg_609_reg[1]),
        .O(add_ln82_fu_1008_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1819[4]_i_2 
       (.I0(mul_ln82_reg_1799[4]),
        .I1(j_reg_609_reg[4]),
        .O(\add_ln82_reg_1819[4]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1819[4]_i_3 
       (.I0(mul_ln82_reg_1799[3]),
        .I1(j_reg_609_reg[3]),
        .O(\add_ln82_reg_1819[4]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1819[4]_i_4 
       (.I0(mul_ln82_reg_1799[2]),
        .I1(j_reg_609_reg[2]),
        .O(\add_ln82_reg_1819[4]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1819[4]_i_5 
       (.I0(mul_ln82_reg_1799[1]),
        .I1(j_reg_609_reg[1]),
        .O(\add_ln82_reg_1819[4]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1819[8]_i_2 
       (.I0(mul_ln82_reg_1799[8]),
        .I1(j_reg_609_reg[8]),
        .O(\add_ln82_reg_1819[8]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1819[8]_i_3 
       (.I0(mul_ln82_reg_1799[7]),
        .I1(j_reg_609_reg[7]),
        .O(\add_ln82_reg_1819[8]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1819[8]_i_4 
       (.I0(mul_ln82_reg_1799[6]),
        .I1(j_reg_609_reg[6]),
        .O(\add_ln82_reg_1819[8]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln82_reg_1819[8]_i_5 
       (.I0(mul_ln82_reg_1799[5]),
        .I1(j_reg_609_reg[5]),
        .O(\add_ln82_reg_1819[8]_i_5_n_12 ));
  FDRE \add_ln82_reg_1819_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_73_in),
        .D(add_ln82_reg_1819[0]),
        .Q(add_ln82_reg_1819_pp3_iter1_reg[0]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_pp3_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_73_in),
        .D(add_ln82_reg_1819[10]),
        .Q(add_ln82_reg_1819_pp3_iter1_reg[10]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_pp3_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(p_73_in),
        .D(add_ln82_reg_1819[11]),
        .Q(add_ln82_reg_1819_pp3_iter1_reg[11]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_pp3_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_73_in),
        .D(add_ln82_reg_1819[1]),
        .Q(add_ln82_reg_1819_pp3_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_pp3_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_73_in),
        .D(add_ln82_reg_1819[2]),
        .Q(add_ln82_reg_1819_pp3_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_pp3_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_73_in),
        .D(add_ln82_reg_1819[3]),
        .Q(add_ln82_reg_1819_pp3_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_pp3_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_73_in),
        .D(add_ln82_reg_1819[4]),
        .Q(add_ln82_reg_1819_pp3_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_pp3_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_73_in),
        .D(add_ln82_reg_1819[5]),
        .Q(add_ln82_reg_1819_pp3_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_pp3_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_73_in),
        .D(add_ln82_reg_1819[6]),
        .Q(add_ln82_reg_1819_pp3_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_pp3_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_73_in),
        .D(add_ln82_reg_1819[7]),
        .Q(add_ln82_reg_1819_pp3_iter1_reg[7]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_pp3_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_73_in),
        .D(add_ln82_reg_1819[8]),
        .Q(add_ln82_reg_1819_pp3_iter1_reg[8]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_pp3_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_73_in),
        .D(add_ln82_reg_1819[9]),
        .Q(add_ln82_reg_1819_pp3_iter1_reg[9]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_reg[0] 
       (.C(ap_clk),
        .CE(add_ln82_reg_18190),
        .D(add_ln82_fu_1008_p2[0]),
        .Q(add_ln82_reg_1819[0]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_reg[10] 
       (.C(ap_clk),
        .CE(add_ln82_reg_18190),
        .D(add_ln82_fu_1008_p2[10]),
        .Q(add_ln82_reg_1819[10]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_reg[11] 
       (.C(ap_clk),
        .CE(add_ln82_reg_18190),
        .D(add_ln82_fu_1008_p2[11]),
        .Q(add_ln82_reg_1819[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_reg_1819_reg[11]_i_2 
       (.CI(\add_ln82_reg_1819_reg[8]_i_1_n_12 ),
        .CO({\NLW_add_ln82_reg_1819_reg[11]_i_2_CO_UNCONNECTED [3:2],\add_ln82_reg_1819_reg[11]_i_2_n_14 ,\add_ln82_reg_1819_reg[11]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mul_ln82_reg_1799[10:9]}),
        .O({\NLW_add_ln82_reg_1819_reg[11]_i_2_O_UNCONNECTED [3],add_ln82_fu_1008_p2[11:9]}),
        .S({1'b0,\add_ln82_reg_1819[11]_i_3_n_12 ,\add_ln82_reg_1819[11]_i_4_n_12 ,\add_ln82_reg_1819[11]_i_5_n_12 }));
  FDRE \add_ln82_reg_1819_reg[1] 
       (.C(ap_clk),
        .CE(add_ln82_reg_18190),
        .D(add_ln82_fu_1008_p2[1]),
        .Q(add_ln82_reg_1819[1]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_reg[2] 
       (.C(ap_clk),
        .CE(add_ln82_reg_18190),
        .D(add_ln82_fu_1008_p2[2]),
        .Q(add_ln82_reg_1819[2]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_reg[3] 
       (.C(ap_clk),
        .CE(add_ln82_reg_18190),
        .D(add_ln82_fu_1008_p2[3]),
        .Q(add_ln82_reg_1819[3]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_reg[4] 
       (.C(ap_clk),
        .CE(add_ln82_reg_18190),
        .D(add_ln82_fu_1008_p2[4]),
        .Q(add_ln82_reg_1819[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_reg_1819_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln82_reg_1819_reg[4]_i_1_n_12 ,\add_ln82_reg_1819_reg[4]_i_1_n_13 ,\add_ln82_reg_1819_reg[4]_i_1_n_14 ,\add_ln82_reg_1819_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(mul_ln82_reg_1799[4:1]),
        .O({add_ln82_fu_1008_p2[4:2],\NLW_add_ln82_reg_1819_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln82_reg_1819[4]_i_2_n_12 ,\add_ln82_reg_1819[4]_i_3_n_12 ,\add_ln82_reg_1819[4]_i_4_n_12 ,\add_ln82_reg_1819[4]_i_5_n_12 }));
  FDRE \add_ln82_reg_1819_reg[5] 
       (.C(ap_clk),
        .CE(add_ln82_reg_18190),
        .D(add_ln82_fu_1008_p2[5]),
        .Q(add_ln82_reg_1819[5]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_reg[6] 
       (.C(ap_clk),
        .CE(add_ln82_reg_18190),
        .D(add_ln82_fu_1008_p2[6]),
        .Q(add_ln82_reg_1819[6]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_reg[7] 
       (.C(ap_clk),
        .CE(add_ln82_reg_18190),
        .D(add_ln82_fu_1008_p2[7]),
        .Q(add_ln82_reg_1819[7]),
        .R(1'b0));
  FDRE \add_ln82_reg_1819_reg[8] 
       (.C(ap_clk),
        .CE(add_ln82_reg_18190),
        .D(add_ln82_fu_1008_p2[8]),
        .Q(add_ln82_reg_1819[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln82_reg_1819_reg[8]_i_1 
       (.CI(\add_ln82_reg_1819_reg[4]_i_1_n_12 ),
        .CO({\add_ln82_reg_1819_reg[8]_i_1_n_12 ,\add_ln82_reg_1819_reg[8]_i_1_n_13 ,\add_ln82_reg_1819_reg[8]_i_1_n_14 ,\add_ln82_reg_1819_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(mul_ln82_reg_1799[8:5]),
        .O(add_ln82_fu_1008_p2[8:5]),
        .S({\add_ln82_reg_1819[8]_i_2_n_12 ,\add_ln82_reg_1819[8]_i_3_n_12 ,\add_ln82_reg_1819[8]_i_4_n_12 ,\add_ln82_reg_1819[8]_i_5_n_12 }));
  FDRE \add_ln82_reg_1819_reg[9] 
       (.C(ap_clk),
        .CE(add_ln82_reg_18190),
        .D(add_ln82_fu_1008_p2[9]),
        .Q(add_ln82_reg_1819[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln97_reg_1942[0]_i_1 
       (.I0(\i_10_reg_664_reg_n_12_[0] ),
        .O(add_ln97_fu_1179_p2[0]));
  FDRE \add_ln97_reg_1942_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[0]),
        .Q(add_ln97_reg_1942[0]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[10]),
        .Q(add_ln97_reg_1942[10]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[11]),
        .Q(add_ln97_reg_1942[11]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[12]),
        .Q(add_ln97_reg_1942[12]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[13]),
        .Q(add_ln97_reg_1942[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln97_reg_1942_reg[13]_i_1 
       (.CI(\add_ln97_reg_1942_reg[9]_i_1_n_12 ),
        .CO({\add_ln97_reg_1942_reg[13]_i_1_n_12 ,\add_ln97_reg_1942_reg[13]_i_1_n_13 ,\add_ln97_reg_1942_reg[13]_i_1_n_14 ,\add_ln97_reg_1942_reg[13]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln97_fu_1179_p2[16:13]),
        .S({\i_10_reg_664_reg_n_12_[16] ,\i_10_reg_664_reg_n_12_[15] ,\i_10_reg_664_reg_n_12_[14] ,\i_10_reg_664_reg_n_12_[13] }));
  FDRE \add_ln97_reg_1942_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[14]),
        .Q(add_ln97_reg_1942[14]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[15]),
        .Q(add_ln97_reg_1942[15]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[16]),
        .Q(add_ln97_reg_1942[16]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[17]),
        .Q(add_ln97_reg_1942[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln97_reg_1942_reg[17]_i_1 
       (.CI(\add_ln97_reg_1942_reg[13]_i_1_n_12 ),
        .CO({\add_ln97_reg_1942_reg[17]_i_1_n_12 ,\add_ln97_reg_1942_reg[17]_i_1_n_13 ,\add_ln97_reg_1942_reg[17]_i_1_n_14 ,\add_ln97_reg_1942_reg[17]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln97_fu_1179_p2[20:17]),
        .S({\i_10_reg_664_reg_n_12_[20] ,\i_10_reg_664_reg_n_12_[19] ,\i_10_reg_664_reg_n_12_[18] ,\i_10_reg_664_reg_n_12_[17] }));
  FDRE \add_ln97_reg_1942_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[18]),
        .Q(add_ln97_reg_1942[18]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[19]),
        .Q(add_ln97_reg_1942[19]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[1]),
        .Q(add_ln97_reg_1942[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln97_reg_1942_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\add_ln97_reg_1942_reg[1]_i_1_n_12 ,\add_ln97_reg_1942_reg[1]_i_1_n_13 ,\add_ln97_reg_1942_reg[1]_i_1_n_14 ,\add_ln97_reg_1942_reg[1]_i_1_n_15 }),
        .CYINIT(\i_10_reg_664_reg_n_12_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln97_fu_1179_p2[4:1]),
        .S({\i_10_reg_664_reg_n_12_[4] ,\i_10_reg_664_reg_n_12_[3] ,\i_10_reg_664_reg_n_12_[2] ,\i_10_reg_664_reg_n_12_[1] }));
  FDRE \add_ln97_reg_1942_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[20]),
        .Q(add_ln97_reg_1942[20]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[21]),
        .Q(add_ln97_reg_1942[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln97_reg_1942_reg[21]_i_1 
       (.CI(\add_ln97_reg_1942_reg[17]_i_1_n_12 ),
        .CO({\add_ln97_reg_1942_reg[21]_i_1_n_12 ,\add_ln97_reg_1942_reg[21]_i_1_n_13 ,\add_ln97_reg_1942_reg[21]_i_1_n_14 ,\add_ln97_reg_1942_reg[21]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln97_fu_1179_p2[24:21]),
        .S({\i_10_reg_664_reg_n_12_[24] ,\i_10_reg_664_reg_n_12_[23] ,\i_10_reg_664_reg_n_12_[22] ,\i_10_reg_664_reg_n_12_[21] }));
  FDRE \add_ln97_reg_1942_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[22]),
        .Q(add_ln97_reg_1942[22]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[23]),
        .Q(add_ln97_reg_1942[23]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[24]),
        .Q(add_ln97_reg_1942[24]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[25]),
        .Q(add_ln97_reg_1942[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln97_reg_1942_reg[25]_i_1 
       (.CI(\add_ln97_reg_1942_reg[21]_i_1_n_12 ),
        .CO({\add_ln97_reg_1942_reg[25]_i_1_n_12 ,\add_ln97_reg_1942_reg[25]_i_1_n_13 ,\add_ln97_reg_1942_reg[25]_i_1_n_14 ,\add_ln97_reg_1942_reg[25]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln97_fu_1179_p2[28:25]),
        .S({\i_10_reg_664_reg_n_12_[28] ,\i_10_reg_664_reg_n_12_[27] ,\i_10_reg_664_reg_n_12_[26] ,\i_10_reg_664_reg_n_12_[25] }));
  FDRE \add_ln97_reg_1942_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[26]),
        .Q(add_ln97_reg_1942[26]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[27]),
        .Q(add_ln97_reg_1942[27]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[28]),
        .Q(add_ln97_reg_1942[28]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[29]),
        .Q(add_ln97_reg_1942[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln97_reg_1942_reg[29]_i_1 
       (.CI(\add_ln97_reg_1942_reg[25]_i_1_n_12 ),
        .CO({\NLW_add_ln97_reg_1942_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_ln97_reg_1942_reg[29]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln97_reg_1942_reg[29]_i_1_O_UNCONNECTED [3:2],add_ln97_fu_1179_p2[30:29]}),
        .S({1'b0,1'b0,\i_10_reg_664_reg_n_12_[30] ,\i_10_reg_664_reg_n_12_[29] }));
  FDRE \add_ln97_reg_1942_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[2]),
        .Q(add_ln97_reg_1942[2]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[30]),
        .Q(add_ln97_reg_1942[30]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[3]),
        .Q(add_ln97_reg_1942[3]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[4]),
        .Q(add_ln97_reg_1942[4]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[5]),
        .Q(add_ln97_reg_1942[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln97_reg_1942_reg[5]_i_1 
       (.CI(\add_ln97_reg_1942_reg[1]_i_1_n_12 ),
        .CO({\add_ln97_reg_1942_reg[5]_i_1_n_12 ,\add_ln97_reg_1942_reg[5]_i_1_n_13 ,\add_ln97_reg_1942_reg[5]_i_1_n_14 ,\add_ln97_reg_1942_reg[5]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln97_fu_1179_p2[8:5]),
        .S({\i_10_reg_664_reg_n_12_[8] ,\i_10_reg_664_reg_n_12_[7] ,\i_10_reg_664_reg_n_12_[6] ,\i_10_reg_664_reg_n_12_[5] }));
  FDRE \add_ln97_reg_1942_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[6]),
        .Q(add_ln97_reg_1942[6]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[7]),
        .Q(add_ln97_reg_1942[7]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[8]),
        .Q(add_ln97_reg_1942[8]),
        .R(1'b0));
  FDRE \add_ln97_reg_1942_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln97_fu_1179_p2[9]),
        .Q(add_ln97_reg_1942[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln97_reg_1942_reg[9]_i_1 
       (.CI(\add_ln97_reg_1942_reg[5]_i_1_n_12 ),
        .CO({\add_ln97_reg_1942_reg[9]_i_1_n_12 ,\add_ln97_reg_1942_reg[9]_i_1_n_13 ,\add_ln97_reg_1942_reg[9]_i_1_n_14 ,\add_ln97_reg_1942_reg[9]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln97_fu_1179_p2[12:9]),
        .S({\i_10_reg_664_reg_n_12_[12] ,\i_10_reg_664_reg_n_12_[11] ,\i_10_reg_664_reg_n_12_[10] ,\i_10_reg_664_reg_n_12_[9] }));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\ap_CS_fsm[17]_i_2_n_12 ),
        .I2(ap_CS_fsm_state18),
        .O(ap_NS_fsm[16]));
  LUT4 #(
    .INIT(16'hFF15)) 
    \ap_CS_fsm[17]_i_2 
       (.I0(ap_enable_reg_pp1_iter2_reg_n_12),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_condition_pp1_exit_iter0_state19),
        .I3(ap_enable_reg_pp1_iter1_reg_n_12),
        .O(\ap_CS_fsm[17]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hEC)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(\ap_CS_fsm[26]_i_3_n_12 ),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_pp2_stage0),
        .O(ap_NS_fsm[25]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'hD0DC)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(icmp_ln45_fu_872_p2),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_CS_fsm_state22),
        .I3(\ap_CS_fsm[26]_i_3_n_12 ),
        .O(ap_NS_fsm[26]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_10 
       (.I0(xdim_read_reg_1610[27]),
        .I1(xdim_read_reg_1610[26]),
        .O(\ap_CS_fsm[26]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_12 
       (.I0(xdim_read_reg_1610[24]),
        .I1(xdim_read_reg_1610[25]),
        .O(\ap_CS_fsm[26]_i_12_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_13 
       (.I0(xdim_read_reg_1610[22]),
        .I1(xdim_read_reg_1610[23]),
        .O(\ap_CS_fsm[26]_i_13_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_14 
       (.I0(xdim_read_reg_1610[20]),
        .I1(xdim_read_reg_1610[21]),
        .O(\ap_CS_fsm[26]_i_14_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_15 
       (.I0(xdim_read_reg_1610[18]),
        .I1(xdim_read_reg_1610[19]),
        .O(\ap_CS_fsm[26]_i_15_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_16 
       (.I0(xdim_read_reg_1610[25]),
        .I1(xdim_read_reg_1610[24]),
        .O(\ap_CS_fsm[26]_i_16_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_17 
       (.I0(xdim_read_reg_1610[23]),
        .I1(xdim_read_reg_1610[22]),
        .O(\ap_CS_fsm[26]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_18 
       (.I0(xdim_read_reg_1610[21]),
        .I1(xdim_read_reg_1610[20]),
        .O(\ap_CS_fsm[26]_i_18_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_19 
       (.I0(xdim_read_reg_1610[19]),
        .I1(xdim_read_reg_1610[18]),
        .O(\ap_CS_fsm[26]_i_19_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_21 
       (.I0(xdim_read_reg_1610[16]),
        .I1(xdim_read_reg_1610[17]),
        .O(\ap_CS_fsm[26]_i_21_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_22 
       (.I0(xdim_read_reg_1610[14]),
        .I1(xdim_read_reg_1610[15]),
        .O(\ap_CS_fsm[26]_i_22_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_23 
       (.I0(xdim_read_reg_1610[12]),
        .I1(xdim_read_reg_1610[13]),
        .O(\ap_CS_fsm[26]_i_23_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_24 
       (.I0(xdim_read_reg_1610[10]),
        .I1(xdim_read_reg_1610[11]),
        .O(\ap_CS_fsm[26]_i_24_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_25 
       (.I0(xdim_read_reg_1610[17]),
        .I1(xdim_read_reg_1610[16]),
        .O(\ap_CS_fsm[26]_i_25_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_26 
       (.I0(xdim_read_reg_1610[15]),
        .I1(xdim_read_reg_1610[14]),
        .O(\ap_CS_fsm[26]_i_26_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_27 
       (.I0(xdim_read_reg_1610[13]),
        .I1(xdim_read_reg_1610[12]),
        .O(\ap_CS_fsm[26]_i_27_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_28 
       (.I0(xdim_read_reg_1610[11]),
        .I1(xdim_read_reg_1610[10]),
        .O(\ap_CS_fsm[26]_i_28_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_29 
       (.I0(xdim_read_reg_1610[1]),
        .I1(xdim_read_reg_1610[0]),
        .O(\ap_CS_fsm[26]_i_29_n_12 ));
  LUT4 #(
    .INIT(16'hFF15)) 
    \ap_CS_fsm[26]_i_3 
       (.I0(ap_enable_reg_pp2_iter2_reg_n_12),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_condition_pp2_exit_iter0_state30),
        .I3(ap_enable_reg_pp2_iter1_reg_n_12),
        .O(\ap_CS_fsm[26]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_30 
       (.I0(xdim_read_reg_1610[8]),
        .I1(xdim_read_reg_1610[9]),
        .O(\ap_CS_fsm[26]_i_30_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_31 
       (.I0(xdim_read_reg_1610[6]),
        .I1(xdim_read_reg_1610[7]),
        .O(\ap_CS_fsm[26]_i_31_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_32 
       (.I0(xdim_read_reg_1610[4]),
        .I1(xdim_read_reg_1610[5]),
        .O(\ap_CS_fsm[26]_i_32_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_33 
       (.I0(xdim_read_reg_1610[2]),
        .I1(xdim_read_reg_1610[3]),
        .O(\ap_CS_fsm[26]_i_33_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_34 
       (.I0(xdim_read_reg_1610[9]),
        .I1(xdim_read_reg_1610[8]),
        .O(\ap_CS_fsm[26]_i_34_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_35 
       (.I0(xdim_read_reg_1610[7]),
        .I1(xdim_read_reg_1610[6]),
        .O(\ap_CS_fsm[26]_i_35_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_36 
       (.I0(xdim_read_reg_1610[5]),
        .I1(xdim_read_reg_1610[4]),
        .O(\ap_CS_fsm[26]_i_36_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_37 
       (.I0(xdim_read_reg_1610[3]),
        .I1(xdim_read_reg_1610[2]),
        .O(\ap_CS_fsm[26]_i_37_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[26]_i_5 
       (.I0(xdim_read_reg_1610[30]),
        .I1(xdim_read_reg_1610[31]),
        .O(\ap_CS_fsm[26]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_6 
       (.I0(xdim_read_reg_1610[28]),
        .I1(xdim_read_reg_1610[29]),
        .O(\ap_CS_fsm[26]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_7 
       (.I0(xdim_read_reg_1610[26]),
        .I1(xdim_read_reg_1610[27]),
        .O(\ap_CS_fsm[26]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_8 
       (.I0(xdim_read_reg_1610[30]),
        .I1(xdim_read_reg_1610[31]),
        .O(\ap_CS_fsm[26]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[26]_i_9 
       (.I0(xdim_read_reg_1610[29]),
        .I1(xdim_read_reg_1610[28]),
        .O(\ap_CS_fsm[26]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h30AA)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(ap_CS_fsm_state47),
        .I1(fwprop_read_reg_1596),
        .I2(icmp_ln37_reg_1663),
        .I3(ap_CS_fsm_state33),
        .O(ap_NS_fsm[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(ap_CS_fsm_state34),
        .I1(icmp_ln80_fu_922_p2),
        .O(empty_65_reg_17790));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\ap_CS_fsm_reg_n_12_[10] ),
        .I1(ap_CS_fsm_state12),
        .I2(\ap_CS_fsm_reg_n_12_[6] ),
        .I3(\ap_CS_fsm_reg_n_12_[5] ),
        .O(\ap_CS_fsm[2]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state112),
        .I4(\ap_CS_fsm[2]_i_20_n_12 ),
        .O(\ap_CS_fsm[2]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(\ap_CS_fsm_reg_n_12_[23] ),
        .I1(\ap_CS_fsm_reg_n_12_[20] ),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(\ap_CS_fsm_reg_n_12_[22] ),
        .O(\ap_CS_fsm[2]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(\ap_CS_fsm_reg_n_12_[19] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm_reg_n_12_[21] ),
        .I3(ap_CS_fsm_state23),
        .O(\ap_CS_fsm[2]_i_13_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state34),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state36),
        .O(\ap_CS_fsm[2]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_pp8_stage0),
        .I2(\ap_CS_fsm_reg_n_12_[64] ),
        .I3(ap_CS_fsm_state90),
        .I4(ap_CS_fsm_state88),
        .O(\ap_CS_fsm[2]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(\ap_CS_fsm_reg_n_12_[60] ),
        .I1(\ap_CS_fsm_reg_n_12_[61] ),
        .I2(\ap_CS_fsm_reg_n_12_[62] ),
        .I3(\ap_CS_fsm_reg_n_12_[63] ),
        .O(\ap_CS_fsm[2]_i_17_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(\ap_CS_fsm_reg_n_12_[52] ),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state74),
        .O(\ap_CS_fsm[2]_i_18_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_CS_fsm_state47),
        .I3(clear),
        .I4(ap_CS_fsm_pp5_stage042_in),
        .I5(ap_CS_fsm_state60),
        .O(\ap_CS_fsm[2]_i_19_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state62),
        .I2(\ap_CS_fsm[2]_i_6_n_12 ),
        .I3(\ap_CS_fsm[2]_i_7_n_12 ),
        .I4(\ap_CS_fsm[2]_i_8_n_12 ),
        .I5(\ap_CS_fsm[2]_i_9_n_12 ),
        .O(\ap_CS_fsm[2]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(\ap_CS_fsm_reg_n_12_[14] ),
        .I1(\ap_CS_fsm_reg_n_12_[13] ),
        .I2(\ap_CS_fsm_reg_n_12_[12] ),
        .I3(\ap_CS_fsm_reg_n_12_[11] ),
        .O(\ap_CS_fsm[2]_i_20_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[2]_i_21 
       (.I0(\ap_CS_fsm_reg_n_12_[74] ),
        .I1(\ap_CS_fsm_reg_n_12_[72] ),
        .I2(ap_CS_fsm_state96),
        .I3(ap_CS_fsm_pp9_stage0),
        .I4(ap_CS_fsm_state103),
        .O(\ap_CS_fsm[2]_i_21_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_22 
       (.I0(\ap_CS_fsm_reg_n_12_[88] ),
        .I1(\ap_CS_fsm_reg_n_12_[86] ),
        .I2(\ap_CS_fsm_reg_n_12_[83] ),
        .I3(\ap_CS_fsm_reg_n_12_[82] ),
        .I4(\ap_CS_fsm_reg_n_12_[80] ),
        .I5(\ap_CS_fsm_reg_n_12_[81] ),
        .O(\ap_CS_fsm[2]_i_22_n_12 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\ap_CS_fsm[2]_i_10_n_12 ),
        .I1(\ap_CS_fsm_reg_n_12_[2] ),
        .I2(ap_CS_fsm_state1),
        .I3(\ap_CS_fsm_reg_n_12_[4] ),
        .I4(\ap_CS_fsm_reg_n_12_[3] ),
        .I5(\ap_CS_fsm[2]_i_11_n_12 ),
        .O(\ap_CS_fsm[2]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\ap_CS_fsm[2]_i_12_n_12 ),
        .I1(\ap_CS_fsm[2]_i_13_n_12 ),
        .I2(ap_CS_fsm_state37),
        .I3(\ap_CS_fsm_reg_n_12_[31] ),
        .I4(ap_CS_fsm_state22),
        .I5(\ap_CS_fsm[2]_i_14_n_12 ),
        .O(\ap_CS_fsm[2]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(ap_CS_fsm_state78),
        .I1(ap_CS_fsm_state77),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state75),
        .I4(\ap_CS_fsm[2]_i_17_n_12 ),
        .O(\ap_CS_fsm[2]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\ap_CS_fsm_reg_n_12_[51] ),
        .I1(\ap_CS_fsm_reg_n_12_[50] ),
        .I2(\ap_CS_fsm_reg_n_12_[49] ),
        .I3(ap_CS_fsm_pp6_stage0),
        .I4(\ap_CS_fsm[2]_i_18_n_12 ),
        .O(\ap_CS_fsm[2]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\ap_CS_fsm_reg_n_12_[35] ),
        .I1(\ap_CS_fsm_reg_n_12_[32] ),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(\ap_CS_fsm_reg_n_12_[34] ),
        .O(\ap_CS_fsm[2]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\ap_CS_fsm[2]_i_19_n_12 ),
        .I1(\ap_CS_fsm_reg_n_12_[33] ),
        .I2(ap_CS_fsm_state64),
        .I3(ap_CS_fsm_state63),
        .O(\ap_CS_fsm[2]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(\ap_CS_fsm[38]_i_2_n_12 ),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_pp3_stage0),
        .O(ap_NS_fsm[37]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'hDDC0)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(icmp_ln45_reg_1723),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(\ap_CS_fsm[38]_i_2_n_12 ),
        .I3(ap_CS_fsm_state36),
        .O(ap_NS_fsm[38]));
  LUT4 #(
    .INIT(16'h0F08)) 
    \ap_CS_fsm[38]_i_2 
       (.I0(ap_condition_pp3_exit_iter0_state44),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(ap_enable_reg_pp3_iter1_reg_n_12),
        .I3(ap_enable_reg_pp3_iter2_reg_n_12),
        .O(\ap_CS_fsm[38]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(icmp_ln80_fu_922_p2),
        .I1(ap_CS_fsm_state34),
        .O(ap_NS_fsm[39]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_10 
       (.I0(\i_4_reg_597_reg_n_12_[16] ),
        .I1(empty_62_reg_1757[16]),
        .I2(\i_4_reg_597_reg_n_12_[15] ),
        .I3(empty_62_reg_1757[15]),
        .I4(empty_62_reg_1757[17]),
        .I5(\i_4_reg_597_reg_n_12_[17] ),
        .O(\ap_CS_fsm[39]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_11 
       (.I0(\i_4_reg_597_reg_n_12_[13] ),
        .I1(empty_62_reg_1757[13]),
        .I2(\i_4_reg_597_reg_n_12_[12] ),
        .I3(empty_62_reg_1757[12]),
        .I4(empty_62_reg_1757[14]),
        .I5(\i_4_reg_597_reg_n_12_[14] ),
        .O(\ap_CS_fsm[39]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_12 
       (.I0(\i_4_reg_597_reg_n_12_[10] ),
        .I1(empty_62_reg_1757[10]),
        .I2(\i_4_reg_597_reg_n_12_[9] ),
        .I3(empty_62_reg_1757[9]),
        .I4(empty_62_reg_1757[11]),
        .I5(\i_4_reg_597_reg_n_12_[11] ),
        .O(\ap_CS_fsm[39]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_13 
       (.I0(\i_4_reg_597_reg_n_12_[7] ),
        .I1(empty_62_reg_1757[7]),
        .I2(\i_4_reg_597_reg_n_12_[6] ),
        .I3(empty_62_reg_1757[6]),
        .I4(empty_62_reg_1757[8]),
        .I5(\i_4_reg_597_reg_n_12_[8] ),
        .O(\ap_CS_fsm[39]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_14 
       (.I0(\i_4_reg_597_reg_n_12_[4] ),
        .I1(empty_62_reg_1757[4]),
        .I2(\i_4_reg_597_reg_n_12_[3] ),
        .I3(empty_62_reg_1757[3]),
        .I4(empty_62_reg_1757[5]),
        .I5(\i_4_reg_597_reg_n_12_[5] ),
        .O(\ap_CS_fsm[39]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_15 
       (.I0(\i_4_reg_597_reg_n_12_[1] ),
        .I1(empty_62_reg_1757[1]),
        .I2(\i_4_reg_597_reg_n_12_[0] ),
        .I3(empty_62_reg_1757[0]),
        .I4(empty_62_reg_1757[2]),
        .I5(\i_4_reg_597_reg_n_12_[2] ),
        .O(\ap_CS_fsm[39]_i_15_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[39]_i_4 
       (.I0(empty_62_reg_1757[30]),
        .I1(\i_4_reg_597_reg_n_12_[30] ),
        .O(\ap_CS_fsm[39]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_5 
       (.I0(\i_4_reg_597_reg_n_12_[28] ),
        .I1(empty_62_reg_1757[28]),
        .I2(\i_4_reg_597_reg_n_12_[27] ),
        .I3(empty_62_reg_1757[27]),
        .I4(empty_62_reg_1757[29]),
        .I5(\i_4_reg_597_reg_n_12_[29] ),
        .O(\ap_CS_fsm[39]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_6 
       (.I0(\i_4_reg_597_reg_n_12_[25] ),
        .I1(empty_62_reg_1757[25]),
        .I2(\i_4_reg_597_reg_n_12_[24] ),
        .I3(empty_62_reg_1757[24]),
        .I4(empty_62_reg_1757[26]),
        .I5(\i_4_reg_597_reg_n_12_[26] ),
        .O(\ap_CS_fsm[39]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_8 
       (.I0(\i_4_reg_597_reg_n_12_[22] ),
        .I1(empty_62_reg_1757[22]),
        .I2(\i_4_reg_597_reg_n_12_[21] ),
        .I3(empty_62_reg_1757[21]),
        .I4(empty_62_reg_1757[23]),
        .I5(\i_4_reg_597_reg_n_12_[23] ),
        .O(\ap_CS_fsm[39]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[39]_i_9 
       (.I0(\i_4_reg_597_reg_n_12_[19] ),
        .I1(empty_62_reg_1757[19]),
        .I2(\i_4_reg_597_reg_n_12_[18] ),
        .I3(empty_62_reg_1757[18]),
        .I4(empty_62_reg_1757[20]),
        .I5(\i_4_reg_597_reg_n_12_[20] ),
        .O(\ap_CS_fsm[39]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'hEC)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(ap_CS_fsm_pp4_stage0),
        .I1(ap_CS_fsm_state48),
        .I2(\ap_CS_fsm[40]_i_2_n_12 ),
        .O(ap_NS_fsm[40]));
  LUT5 #(
    .INIT(32'hBBBB0BBB)) 
    \ap_CS_fsm[40]_i_2 
       (.I0(ap_enable_reg_pp4_iter6),
        .I1(ap_enable_reg_pp4_iter7),
        .I2(ap_condition_pp4_exit_iter0_state49),
        .I3(ap_enable_reg_pp4_iter0),
        .I4(ap_enable_reg_pp4_iter1),
        .O(\ap_CS_fsm[40]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h20002000AAAA2000)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(ap_CS_fsm_pp4_stage0),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ap_condition_pp4_exit_iter0_state49),
        .I4(ap_enable_reg_pp4_iter7),
        .I5(ap_enable_reg_pp4_iter6),
        .O(ap_NS_fsm[41]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_11 
       (.I0(indvar_flatten_reg_620_reg[46]),
        .I1(mul_ln86_reg_1829[46]),
        .I2(indvar_flatten_reg_620_reg[45]),
        .I3(mul_ln86_reg_1829[45]),
        .I4(mul_ln86_reg_1829[47]),
        .I5(indvar_flatten_reg_620_reg[47]),
        .O(\ap_CS_fsm[41]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_12 
       (.I0(indvar_flatten_reg_620_reg[43]),
        .I1(mul_ln86_reg_1829[43]),
        .I2(indvar_flatten_reg_620_reg[42]),
        .I3(mul_ln86_reg_1829[42]),
        .I4(mul_ln86_reg_1829[44]),
        .I5(indvar_flatten_reg_620_reg[44]),
        .O(\ap_CS_fsm[41]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_13 
       (.I0(indvar_flatten_reg_620_reg[40]),
        .I1(mul_ln86_reg_1829[40]),
        .I2(indvar_flatten_reg_620_reg[39]),
        .I3(mul_ln86_reg_1829[39]),
        .I4(mul_ln86_reg_1829[41]),
        .I5(indvar_flatten_reg_620_reg[41]),
        .O(\ap_CS_fsm[41]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_14 
       (.I0(indvar_flatten_reg_620_reg[37]),
        .I1(mul_ln86_reg_1829[37]),
        .I2(indvar_flatten_reg_620_reg[36]),
        .I3(mul_ln86_reg_1829[36]),
        .I4(mul_ln86_reg_1829[38]),
        .I5(indvar_flatten_reg_620_reg[38]),
        .O(\ap_CS_fsm[41]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_16 
       (.I0(indvar_flatten_reg_620_reg[34]),
        .I1(mul_ln86_reg_1829[34]),
        .I2(indvar_flatten_reg_620_reg[33]),
        .I3(mul_ln86_reg_1829[33]),
        .I4(mul_ln86_reg_1829[35]),
        .I5(indvar_flatten_reg_620_reg[35]),
        .O(\ap_CS_fsm[41]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_17 
       (.I0(indvar_flatten_reg_620_reg[31]),
        .I1(mul_ln86_reg_1829[31]),
        .I2(indvar_flatten_reg_620_reg[30]),
        .I3(mul_ln86_reg_1829[30]),
        .I4(mul_ln86_reg_1829[32]),
        .I5(indvar_flatten_reg_620_reg[32]),
        .O(\ap_CS_fsm[41]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_18 
       (.I0(indvar_flatten_reg_620_reg[28]),
        .I1(mul_ln86_reg_1829[28]),
        .I2(indvar_flatten_reg_620_reg[27]),
        .I3(mul_ln86_reg_1829[27]),
        .I4(mul_ln86_reg_1829[29]),
        .I5(indvar_flatten_reg_620_reg[29]),
        .O(\ap_CS_fsm[41]_i_18_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_19 
       (.I0(indvar_flatten_reg_620_reg[25]),
        .I1(mul_ln86_reg_1829[25]),
        .I2(indvar_flatten_reg_620_reg[24]),
        .I3(mul_ln86_reg_1829[24]),
        .I4(mul_ln86_reg_1829[26]),
        .I5(indvar_flatten_reg_620_reg[26]),
        .O(\ap_CS_fsm[41]_i_19_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_21 
       (.I0(indvar_flatten_reg_620_reg[22]),
        .I1(mul_ln86_reg_1829[22]),
        .I2(indvar_flatten_reg_620_reg[21]),
        .I3(mul_ln86_reg_1829[21]),
        .I4(mul_ln86_reg_1829[23]),
        .I5(indvar_flatten_reg_620_reg[23]),
        .O(\ap_CS_fsm[41]_i_21_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_22 
       (.I0(indvar_flatten_reg_620_reg[19]),
        .I1(mul_ln86_reg_1829[19]),
        .I2(indvar_flatten_reg_620_reg[18]),
        .I3(mul_ln86_reg_1829[18]),
        .I4(mul_ln86_reg_1829[20]),
        .I5(indvar_flatten_reg_620_reg[20]),
        .O(\ap_CS_fsm[41]_i_22_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_23 
       (.I0(indvar_flatten_reg_620_reg[16]),
        .I1(mul_ln86_reg_1829[16]),
        .I2(indvar_flatten_reg_620_reg[15]),
        .I3(mul_ln86_reg_1829[15]),
        .I4(mul_ln86_reg_1829[17]),
        .I5(indvar_flatten_reg_620_reg[17]),
        .O(\ap_CS_fsm[41]_i_23_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_24 
       (.I0(indvar_flatten_reg_620_reg[13]),
        .I1(mul_ln86_reg_1829[13]),
        .I2(indvar_flatten_reg_620_reg[12]),
        .I3(mul_ln86_reg_1829[12]),
        .I4(mul_ln86_reg_1829[14]),
        .I5(indvar_flatten_reg_620_reg[14]),
        .O(\ap_CS_fsm[41]_i_24_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_25 
       (.I0(indvar_flatten_reg_620_reg[10]),
        .I1(mul_ln86_reg_1829[10]),
        .I2(indvar_flatten_reg_620_reg[9]),
        .I3(mul_ln86_reg_1829[9]),
        .I4(mul_ln86_reg_1829[11]),
        .I5(indvar_flatten_reg_620_reg[11]),
        .O(\ap_CS_fsm[41]_i_25_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_26 
       (.I0(indvar_flatten_reg_620_reg[7]),
        .I1(mul_ln86_reg_1829[7]),
        .I2(indvar_flatten_reg_620_reg[6]),
        .I3(mul_ln86_reg_1829[6]),
        .I4(mul_ln86_reg_1829[8]),
        .I5(indvar_flatten_reg_620_reg[8]),
        .O(\ap_CS_fsm[41]_i_26_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_27 
       (.I0(indvar_flatten_reg_620_reg[4]),
        .I1(mul_ln86_reg_1829[4]),
        .I2(indvar_flatten_reg_620_reg[3]),
        .I3(mul_ln86_reg_1829[3]),
        .I4(mul_ln86_reg_1829[5]),
        .I5(indvar_flatten_reg_620_reg[5]),
        .O(\ap_CS_fsm[41]_i_27_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_28 
       (.I0(indvar_flatten_reg_620_reg[1]),
        .I1(mul_ln86_reg_1829[1]),
        .I2(indvar_flatten_reg_620_reg[0]),
        .I3(mul_ln86_reg_1829[0]),
        .I4(mul_ln86_reg_1829[2]),
        .I5(indvar_flatten_reg_620_reg[2]),
        .O(\ap_CS_fsm[41]_i_28_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_4 
       (.I0(indvar_flatten_reg_620_reg[61]),
        .I1(mul_ln86_reg_1829[61]),
        .I2(indvar_flatten_reg_620_reg[60]),
        .I3(mul_ln86_reg_1829[60]),
        .I4(mul_ln86_reg_1829[62]),
        .I5(indvar_flatten_reg_620_reg[62]),
        .O(\ap_CS_fsm[41]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_6 
       (.I0(indvar_flatten_reg_620_reg[58]),
        .I1(mul_ln86_reg_1829[58]),
        .I2(indvar_flatten_reg_620_reg[57]),
        .I3(mul_ln86_reg_1829[57]),
        .I4(mul_ln86_reg_1829[59]),
        .I5(indvar_flatten_reg_620_reg[59]),
        .O(\ap_CS_fsm[41]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_7 
       (.I0(indvar_flatten_reg_620_reg[55]),
        .I1(mul_ln86_reg_1829[55]),
        .I2(indvar_flatten_reg_620_reg[54]),
        .I3(mul_ln86_reg_1829[54]),
        .I4(mul_ln86_reg_1829[56]),
        .I5(indvar_flatten_reg_620_reg[56]),
        .O(\ap_CS_fsm[41]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_8 
       (.I0(indvar_flatten_reg_620_reg[52]),
        .I1(mul_ln86_reg_1829[52]),
        .I2(indvar_flatten_reg_620_reg[51]),
        .I3(mul_ln86_reg_1829[51]),
        .I4(mul_ln86_reg_1829[53]),
        .I5(indvar_flatten_reg_620_reg[53]),
        .O(\ap_CS_fsm[41]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[41]_i_9 
       (.I0(indvar_flatten_reg_620_reg[49]),
        .I1(mul_ln86_reg_1829[49]),
        .I2(indvar_flatten_reg_620_reg[48]),
        .I3(mul_ln86_reg_1829[48]),
        .I4(mul_ln86_reg_1829[50]),
        .I5(indvar_flatten_reg_620_reg[50]),
        .O(\ap_CS_fsm[41]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(ap_CS_fsm_pp5_stage042_in),
        .I1(clear),
        .I2(ap_enable_reg_pp5_iter0),
        .I3(ap_condition_pp5_exit_iter0_state58),
        .O(ap_NS_fsm[42]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(ap_CS_fsm_pp5_stage042_in),
        .I1(ap_condition_pp5_exit_iter0_state58),
        .I2(ap_enable_reg_pp5_iter0),
        .O(ap_NS_fsm[43]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[43]_i_10 
       (.I0(i_8_reg_653_reg__0[16]),
        .I1(empty_62_reg_1757[16]),
        .I2(i_8_reg_653_reg__0[15]),
        .I3(empty_62_reg_1757[15]),
        .I4(empty_62_reg_1757[17]),
        .I5(i_8_reg_653_reg__0[17]),
        .O(\ap_CS_fsm[43]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[43]_i_11 
       (.I0(i_8_reg_653_reg__0[13]),
        .I1(empty_62_reg_1757[13]),
        .I2(i_8_reg_653_reg__0[12]),
        .I3(empty_62_reg_1757[12]),
        .I4(empty_62_reg_1757[14]),
        .I5(i_8_reg_653_reg__0[14]),
        .O(\ap_CS_fsm[43]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[43]_i_12 
       (.I0(i_8_reg_653_reg__0[10]),
        .I1(empty_62_reg_1757[10]),
        .I2(i_8_reg_653_reg__0[9]),
        .I3(empty_62_reg_1757[9]),
        .I4(empty_62_reg_1757[11]),
        .I5(i_8_reg_653_reg__0[11]),
        .O(\ap_CS_fsm[43]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[43]_i_13 
       (.I0(i_8_reg_653_reg__0[7]),
        .I1(empty_62_reg_1757[7]),
        .I2(i_8_reg_653_reg__0[6]),
        .I3(empty_62_reg_1757[6]),
        .I4(empty_62_reg_1757[8]),
        .I5(i_8_reg_653_reg__0[8]),
        .O(\ap_CS_fsm[43]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[43]_i_14 
       (.I0(i_8_reg_653_reg[4]),
        .I1(empty_62_reg_1757[4]),
        .I2(i_8_reg_653_reg[3]),
        .I3(empty_62_reg_1757[3]),
        .I4(empty_62_reg_1757[5]),
        .I5(i_8_reg_653_reg[5]),
        .O(\ap_CS_fsm[43]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[43]_i_15 
       (.I0(i_8_reg_653_reg[1]),
        .I1(empty_62_reg_1757[1]),
        .I2(i_8_reg_653_reg[0]),
        .I3(empty_62_reg_1757[0]),
        .I4(empty_62_reg_1757[2]),
        .I5(i_8_reg_653_reg[2]),
        .O(\ap_CS_fsm[43]_i_15_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[43]_i_4 
       (.I0(empty_62_reg_1757[30]),
        .I1(i_8_reg_653_reg__0[30]),
        .O(\ap_CS_fsm[43]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[43]_i_5 
       (.I0(i_8_reg_653_reg__0[28]),
        .I1(empty_62_reg_1757[28]),
        .I2(i_8_reg_653_reg__0[27]),
        .I3(empty_62_reg_1757[27]),
        .I4(empty_62_reg_1757[29]),
        .I5(i_8_reg_653_reg__0[29]),
        .O(\ap_CS_fsm[43]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[43]_i_6 
       (.I0(i_8_reg_653_reg__0[25]),
        .I1(empty_62_reg_1757[25]),
        .I2(i_8_reg_653_reg__0[24]),
        .I3(empty_62_reg_1757[24]),
        .I4(empty_62_reg_1757[26]),
        .I5(i_8_reg_653_reg__0[26]),
        .O(\ap_CS_fsm[43]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[43]_i_8 
       (.I0(i_8_reg_653_reg__0[22]),
        .I1(empty_62_reg_1757[22]),
        .I2(i_8_reg_653_reg__0[21]),
        .I3(empty_62_reg_1757[21]),
        .I4(empty_62_reg_1757[23]),
        .I5(i_8_reg_653_reg__0[23]),
        .O(\ap_CS_fsm[43]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[43]_i_9 
       (.I0(i_8_reg_653_reg__0[19]),
        .I1(empty_62_reg_1757[19]),
        .I2(i_8_reg_653_reg__0[18]),
        .I3(empty_62_reg_1757[18]),
        .I4(empty_62_reg_1757[20]),
        .I5(i_8_reg_653_reg__0[20]),
        .O(\ap_CS_fsm[43]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(ap_CS_fsm_state61),
        .I1(icmp_ln97_fu_1185_p2),
        .O(ap_NS_fsm[45]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[45]_i_10 
       (.I0(\i_10_reg_664_reg_n_12_[16] ),
        .I1(empty_62_reg_1757[16]),
        .I2(\i_10_reg_664_reg_n_12_[15] ),
        .I3(empty_62_reg_1757[15]),
        .I4(empty_62_reg_1757[17]),
        .I5(\i_10_reg_664_reg_n_12_[17] ),
        .O(\ap_CS_fsm[45]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[45]_i_11 
       (.I0(\i_10_reg_664_reg_n_12_[13] ),
        .I1(empty_62_reg_1757[13]),
        .I2(\i_10_reg_664_reg_n_12_[12] ),
        .I3(empty_62_reg_1757[12]),
        .I4(empty_62_reg_1757[14]),
        .I5(\i_10_reg_664_reg_n_12_[14] ),
        .O(\ap_CS_fsm[45]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[45]_i_12 
       (.I0(\i_10_reg_664_reg_n_12_[10] ),
        .I1(empty_62_reg_1757[10]),
        .I2(\i_10_reg_664_reg_n_12_[9] ),
        .I3(empty_62_reg_1757[9]),
        .I4(empty_62_reg_1757[11]),
        .I5(\i_10_reg_664_reg_n_12_[11] ),
        .O(\ap_CS_fsm[45]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[45]_i_13 
       (.I0(\i_10_reg_664_reg_n_12_[7] ),
        .I1(empty_62_reg_1757[7]),
        .I2(\i_10_reg_664_reg_n_12_[6] ),
        .I3(empty_62_reg_1757[6]),
        .I4(empty_62_reg_1757[8]),
        .I5(\i_10_reg_664_reg_n_12_[8] ),
        .O(\ap_CS_fsm[45]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[45]_i_14 
       (.I0(\i_10_reg_664_reg_n_12_[4] ),
        .I1(empty_62_reg_1757[4]),
        .I2(\i_10_reg_664_reg_n_12_[3] ),
        .I3(empty_62_reg_1757[3]),
        .I4(empty_62_reg_1757[5]),
        .I5(\i_10_reg_664_reg_n_12_[5] ),
        .O(\ap_CS_fsm[45]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[45]_i_15 
       (.I0(\i_10_reg_664_reg_n_12_[1] ),
        .I1(empty_62_reg_1757[1]),
        .I2(\i_10_reg_664_reg_n_12_[0] ),
        .I3(empty_62_reg_1757[0]),
        .I4(empty_62_reg_1757[2]),
        .I5(\i_10_reg_664_reg_n_12_[2] ),
        .O(\ap_CS_fsm[45]_i_15_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[45]_i_4 
       (.I0(empty_62_reg_1757[30]),
        .I1(\i_10_reg_664_reg_n_12_[30] ),
        .O(\ap_CS_fsm[45]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[45]_i_5 
       (.I0(\i_10_reg_664_reg_n_12_[28] ),
        .I1(empty_62_reg_1757[28]),
        .I2(\i_10_reg_664_reg_n_12_[27] ),
        .I3(empty_62_reg_1757[27]),
        .I4(empty_62_reg_1757[29]),
        .I5(\i_10_reg_664_reg_n_12_[29] ),
        .O(\ap_CS_fsm[45]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[45]_i_6 
       (.I0(\i_10_reg_664_reg_n_12_[25] ),
        .I1(empty_62_reg_1757[25]),
        .I2(\i_10_reg_664_reg_n_12_[24] ),
        .I3(empty_62_reg_1757[24]),
        .I4(empty_62_reg_1757[26]),
        .I5(\i_10_reg_664_reg_n_12_[26] ),
        .O(\ap_CS_fsm[45]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[45]_i_8 
       (.I0(\i_10_reg_664_reg_n_12_[22] ),
        .I1(empty_62_reg_1757[22]),
        .I2(\i_10_reg_664_reg_n_12_[21] ),
        .I3(empty_62_reg_1757[21]),
        .I4(empty_62_reg_1757[23]),
        .I5(\i_10_reg_664_reg_n_12_[23] ),
        .O(\ap_CS_fsm[45]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[45]_i_9 
       (.I0(\i_10_reg_664_reg_n_12_[19] ),
        .I1(empty_62_reg_1757[19]),
        .I2(\i_10_reg_664_reg_n_12_[18] ),
        .I3(empty_62_reg_1757[18]),
        .I4(empty_62_reg_1757[20]),
        .I5(\i_10_reg_664_reg_n_12_[20] ),
        .O(\ap_CS_fsm[45]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_10 
       (.I0(j_4_reg_676_reg[19]),
        .I1(xdim_read_reg_1610[19]),
        .I2(j_4_reg_676_reg[18]),
        .I3(xdim_read_reg_1610[18]),
        .I4(xdim_read_reg_1610[20]),
        .I5(j_4_reg_676_reg[20]),
        .O(\ap_CS_fsm[49]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_11 
       (.I0(j_4_reg_676_reg[16]),
        .I1(xdim_read_reg_1610[16]),
        .I2(j_4_reg_676_reg[15]),
        .I3(xdim_read_reg_1610[15]),
        .I4(xdim_read_reg_1610[17]),
        .I5(j_4_reg_676_reg[17]),
        .O(\ap_CS_fsm[49]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_12 
       (.I0(j_4_reg_676_reg[13]),
        .I1(xdim_read_reg_1610[13]),
        .I2(j_4_reg_676_reg[12]),
        .I3(xdim_read_reg_1610[12]),
        .I4(xdim_read_reg_1610[14]),
        .I5(j_4_reg_676_reg[14]),
        .O(\ap_CS_fsm[49]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_13 
       (.I0(j_4_reg_676_reg[10]),
        .I1(xdim_read_reg_1610[10]),
        .I2(j_4_reg_676_reg[9]),
        .I3(xdim_read_reg_1610[9]),
        .I4(xdim_read_reg_1610[11]),
        .I5(j_4_reg_676_reg[11]),
        .O(\ap_CS_fsm[49]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_14 
       (.I0(j_4_reg_676_reg[7]),
        .I1(xdim_read_reg_1610[7]),
        .I2(j_4_reg_676_reg[6]),
        .I3(xdim_read_reg_1610[6]),
        .I4(xdim_read_reg_1610[8]),
        .I5(j_4_reg_676_reg[8]),
        .O(\ap_CS_fsm[49]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_15 
       (.I0(j_4_reg_676_reg[4]),
        .I1(xdim_read_reg_1610[4]),
        .I2(j_4_reg_676_reg[3]),
        .I3(xdim_read_reg_1610[3]),
        .I4(xdim_read_reg_1610[5]),
        .I5(j_4_reg_676_reg[5]),
        .O(\ap_CS_fsm[49]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_16 
       (.I0(j_4_reg_676_reg[1]),
        .I1(xdim_read_reg_1610[1]),
        .I2(j_4_reg_676_reg[0]),
        .I3(xdim_read_reg_1610[0]),
        .I4(xdim_read_reg_1610[2]),
        .I5(j_4_reg_676_reg[2]),
        .O(\ap_CS_fsm[49]_i_16_n_12 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[49]_i_5 
       (.I0(j_4_reg_676_reg[30]),
        .I1(xdim_read_reg_1610[30]),
        .I2(xdim_read_reg_1610[31]),
        .O(\ap_CS_fsm[49]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_6 
       (.I0(j_4_reg_676_reg[28]),
        .I1(xdim_read_reg_1610[28]),
        .I2(j_4_reg_676_reg[27]),
        .I3(xdim_read_reg_1610[27]),
        .I4(xdim_read_reg_1610[29]),
        .I5(j_4_reg_676_reg[29]),
        .O(\ap_CS_fsm[49]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_7 
       (.I0(j_4_reg_676_reg[25]),
        .I1(xdim_read_reg_1610[25]),
        .I2(j_4_reg_676_reg[24]),
        .I3(xdim_read_reg_1610[24]),
        .I4(xdim_read_reg_1610[26]),
        .I5(j_4_reg_676_reg[26]),
        .O(\ap_CS_fsm[49]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_9 
       (.I0(j_4_reg_676_reg[22]),
        .I1(xdim_read_reg_1610[22]),
        .I2(j_4_reg_676_reg[21]),
        .I3(xdim_read_reg_1610[21]),
        .I4(xdim_read_reg_1610[23]),
        .I5(j_4_reg_676_reg[23]),
        .O(\ap_CS_fsm[49]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'hEE0C)) 
    \ap_CS_fsm[54]_i_1 
       (.I0(fwprop_read_reg_1596),
        .I1(ap_CS_fsm_state73),
        .I2(icmp_ln51_fu_1279_p2),
        .I3(ap_CS_fsm_state33),
        .O(ap_NS_fsm[54]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[55]_i_1 
       (.I0(icmp_ln51_fu_1279_p2),
        .I1(ap_CS_fsm_state73),
        .O(ap_NS_fsm[55]));
  LUT3 #(
    .INIT(8'hD8)) 
    \ap_CS_fsm[56]_i_1 
       (.I0(ap_CS_fsm_state74),
        .I1(icmp_ln37_reg_1663),
        .I2(ap_CS_fsm_state88),
        .O(ap_NS_fsm[56]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[57]_i_1 
       (.I0(ap_CS_fsm_state75),
        .I1(icmp_ln55_fu_1305_p2),
        .O(ap_NS_fsm[57]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[66]_i_1 
       (.I0(ap_CS_fsm_pp8_stage0),
        .I1(\ap_CS_fsm[67]_i_2_n_12 ),
        .I2(ap_CS_fsm_state84),
        .O(ap_NS_fsm[66]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'hDDC0)) 
    \ap_CS_fsm[67]_i_1 
       (.I0(icmp_ln45_reg_1723),
        .I1(ap_CS_fsm_pp8_stage0),
        .I2(\ap_CS_fsm[67]_i_2_n_12 ),
        .I3(ap_CS_fsm_state77),
        .O(ap_NS_fsm[67]));
  LUT4 #(
    .INIT(16'h5444)) 
    \ap_CS_fsm[67]_i_2 
       (.I0(ap_enable_reg_pp8_iter1_reg_n_12),
        .I1(ap_enable_reg_pp8_iter2_reg_n_12),
        .I2(ap_enable_reg_pp8_iter0),
        .I3(ap_condition_pp8_exit_iter0_state85),
        .O(\ap_CS_fsm[67]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[68]_i_1 
       (.I0(ap_CS_fsm_state103),
        .I1(icmp_ln55_fu_1305_p2),
        .I2(ap_CS_fsm_state75),
        .O(ap_NS_fsm[68]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[68]_i_10 
       (.I0(\i_5_reg_698_reg_n_12_[16] ),
        .I1(empty_49_reg_1998[16]),
        .I2(\i_5_reg_698_reg_n_12_[15] ),
        .I3(empty_49_reg_1998[15]),
        .I4(empty_49_reg_1998[17]),
        .I5(\i_5_reg_698_reg_n_12_[17] ),
        .O(\ap_CS_fsm[68]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[68]_i_11 
       (.I0(\i_5_reg_698_reg_n_12_[13] ),
        .I1(empty_49_reg_1998[13]),
        .I2(\i_5_reg_698_reg_n_12_[12] ),
        .I3(empty_49_reg_1998[12]),
        .I4(empty_49_reg_1998[14]),
        .I5(\i_5_reg_698_reg_n_12_[14] ),
        .O(\ap_CS_fsm[68]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[68]_i_12 
       (.I0(\i_5_reg_698_reg_n_12_[10] ),
        .I1(empty_49_reg_1998[10]),
        .I2(\i_5_reg_698_reg_n_12_[9] ),
        .I3(empty_49_reg_1998[9]),
        .I4(empty_49_reg_1998[11]),
        .I5(\i_5_reg_698_reg_n_12_[11] ),
        .O(\ap_CS_fsm[68]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[68]_i_13 
       (.I0(\i_5_reg_698_reg_n_12_[7] ),
        .I1(empty_49_reg_1998[7]),
        .I2(\i_5_reg_698_reg_n_12_[6] ),
        .I3(empty_49_reg_1998[6]),
        .I4(empty_49_reg_1998[8]),
        .I5(\i_5_reg_698_reg_n_12_[8] ),
        .O(\ap_CS_fsm[68]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[68]_i_14 
       (.I0(\i_5_reg_698_reg_n_12_[4] ),
        .I1(empty_49_reg_1998[4]),
        .I2(\i_5_reg_698_reg_n_12_[3] ),
        .I3(empty_49_reg_1998[3]),
        .I4(empty_49_reg_1998[5]),
        .I5(\i_5_reg_698_reg_n_12_[5] ),
        .O(\ap_CS_fsm[68]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[68]_i_15 
       (.I0(\i_5_reg_698_reg_n_12_[1] ),
        .I1(empty_49_reg_1998[1]),
        .I2(\i_5_reg_698_reg_n_12_[0] ),
        .I3(empty_49_reg_1998[0]),
        .I4(empty_49_reg_1998[2]),
        .I5(\i_5_reg_698_reg_n_12_[2] ),
        .O(\ap_CS_fsm[68]_i_15_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[68]_i_4 
       (.I0(empty_49_reg_1998[30]),
        .I1(\i_5_reg_698_reg_n_12_[30] ),
        .O(\ap_CS_fsm[68]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[68]_i_5 
       (.I0(\i_5_reg_698_reg_n_12_[28] ),
        .I1(empty_49_reg_1998[28]),
        .I2(\i_5_reg_698_reg_n_12_[27] ),
        .I3(empty_49_reg_1998[27]),
        .I4(empty_49_reg_1998[29]),
        .I5(\i_5_reg_698_reg_n_12_[29] ),
        .O(\ap_CS_fsm[68]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[68]_i_6 
       (.I0(\i_5_reg_698_reg_n_12_[25] ),
        .I1(empty_49_reg_1998[25]),
        .I2(\i_5_reg_698_reg_n_12_[24] ),
        .I3(empty_49_reg_1998[24]),
        .I4(empty_49_reg_1998[26]),
        .I5(\i_5_reg_698_reg_n_12_[26] ),
        .O(\ap_CS_fsm[68]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[68]_i_8 
       (.I0(\i_5_reg_698_reg_n_12_[22] ),
        .I1(empty_49_reg_1998[22]),
        .I2(\i_5_reg_698_reg_n_12_[21] ),
        .I3(empty_49_reg_1998[21]),
        .I4(empty_49_reg_1998[23]),
        .I5(\i_5_reg_698_reg_n_12_[23] ),
        .O(\ap_CS_fsm[68]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[68]_i_9 
       (.I0(\i_5_reg_698_reg_n_12_[19] ),
        .I1(empty_49_reg_1998[19]),
        .I2(\i_5_reg_698_reg_n_12_[18] ),
        .I3(empty_49_reg_1998[18]),
        .I4(empty_49_reg_1998[20]),
        .I5(\i_5_reg_698_reg_n_12_[20] ),
        .O(\ap_CS_fsm[68]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_10 
       (.I0(\i_7_reg_721_reg_n_12_[16] ),
        .I1(empty_49_reg_1998[16]),
        .I2(\i_7_reg_721_reg_n_12_[15] ),
        .I3(empty_49_reg_1998[15]),
        .I4(empty_49_reg_1998[17]),
        .I5(\i_7_reg_721_reg_n_12_[17] ),
        .O(\ap_CS_fsm[78]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_11 
       (.I0(\i_7_reg_721_reg_n_12_[13] ),
        .I1(empty_49_reg_1998[13]),
        .I2(\i_7_reg_721_reg_n_12_[12] ),
        .I3(empty_49_reg_1998[12]),
        .I4(empty_49_reg_1998[14]),
        .I5(\i_7_reg_721_reg_n_12_[14] ),
        .O(\ap_CS_fsm[78]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_12 
       (.I0(\i_7_reg_721_reg_n_12_[10] ),
        .I1(empty_49_reg_1998[10]),
        .I2(\i_7_reg_721_reg_n_12_[9] ),
        .I3(empty_49_reg_1998[9]),
        .I4(empty_49_reg_1998[11]),
        .I5(\i_7_reg_721_reg_n_12_[11] ),
        .O(\ap_CS_fsm[78]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_13 
       (.I0(\i_7_reg_721_reg_n_12_[7] ),
        .I1(empty_49_reg_1998[7]),
        .I2(\i_7_reg_721_reg_n_12_[6] ),
        .I3(empty_49_reg_1998[6]),
        .I4(empty_49_reg_1998[8]),
        .I5(\i_7_reg_721_reg_n_12_[8] ),
        .O(\ap_CS_fsm[78]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_14 
       (.I0(\i_7_reg_721_reg_n_12_[4] ),
        .I1(empty_49_reg_1998[4]),
        .I2(\i_7_reg_721_reg_n_12_[3] ),
        .I3(empty_49_reg_1998[3]),
        .I4(empty_49_reg_1998[5]),
        .I5(\i_7_reg_721_reg_n_12_[5] ),
        .O(\ap_CS_fsm[78]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_15 
       (.I0(\i_7_reg_721_reg_n_12_[1] ),
        .I1(empty_49_reg_1998[1]),
        .I2(\i_7_reg_721_reg_n_12_[0] ),
        .I3(empty_49_reg_1998[0]),
        .I4(empty_49_reg_1998[2]),
        .I5(\i_7_reg_721_reg_n_12_[2] ),
        .O(\ap_CS_fsm[78]_i_15_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[78]_i_4 
       (.I0(empty_49_reg_1998[30]),
        .I1(\i_7_reg_721_reg_n_12_[30] ),
        .O(\ap_CS_fsm[78]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_5 
       (.I0(\i_7_reg_721_reg_n_12_[28] ),
        .I1(empty_49_reg_1998[28]),
        .I2(\i_7_reg_721_reg_n_12_[27] ),
        .I3(empty_49_reg_1998[27]),
        .I4(empty_49_reg_1998[29]),
        .I5(\i_7_reg_721_reg_n_12_[29] ),
        .O(\ap_CS_fsm[78]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_6 
       (.I0(\i_7_reg_721_reg_n_12_[25] ),
        .I1(empty_49_reg_1998[25]),
        .I2(\i_7_reg_721_reg_n_12_[24] ),
        .I3(empty_49_reg_1998[24]),
        .I4(empty_49_reg_1998[26]),
        .I5(\i_7_reg_721_reg_n_12_[26] ),
        .O(\ap_CS_fsm[78]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_8 
       (.I0(\i_7_reg_721_reg_n_12_[22] ),
        .I1(empty_49_reg_1998[22]),
        .I2(\i_7_reg_721_reg_n_12_[21] ),
        .I3(empty_49_reg_1998[21]),
        .I4(empty_49_reg_1998[23]),
        .I5(\i_7_reg_721_reg_n_12_[23] ),
        .O(\ap_CS_fsm[78]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_9 
       (.I0(\i_7_reg_721_reg_n_12_[19] ),
        .I1(empty_49_reg_1998[19]),
        .I2(\i_7_reg_721_reg_n_12_[18] ),
        .I3(empty_49_reg_1998[18]),
        .I4(empty_49_reg_1998[20]),
        .I5(\i_7_reg_721_reg_n_12_[20] ),
        .O(\ap_CS_fsm[78]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[80]_i_10 
       (.I0(i_9_reg_754_reg[19]),
        .I1(empty_49_reg_1998[19]),
        .I2(i_9_reg_754_reg[18]),
        .I3(empty_49_reg_1998[18]),
        .I4(empty_49_reg_1998[20]),
        .I5(i_9_reg_754_reg[20]),
        .O(\ap_CS_fsm[80]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[80]_i_11 
       (.I0(i_9_reg_754_reg[16]),
        .I1(empty_49_reg_1998[16]),
        .I2(i_9_reg_754_reg[15]),
        .I3(empty_49_reg_1998[15]),
        .I4(empty_49_reg_1998[17]),
        .I5(i_9_reg_754_reg[17]),
        .O(\ap_CS_fsm[80]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[80]_i_12 
       (.I0(i_9_reg_754_reg[13]),
        .I1(empty_49_reg_1998[13]),
        .I2(i_9_reg_754_reg[12]),
        .I3(empty_49_reg_1998[12]),
        .I4(empty_49_reg_1998[14]),
        .I5(i_9_reg_754_reg[14]),
        .O(\ap_CS_fsm[80]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[80]_i_13 
       (.I0(i_9_reg_754_reg[10]),
        .I1(empty_49_reg_1998[10]),
        .I2(i_9_reg_754_reg[9]),
        .I3(empty_49_reg_1998[9]),
        .I4(empty_49_reg_1998[11]),
        .I5(i_9_reg_754_reg[11]),
        .O(\ap_CS_fsm[80]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[80]_i_14 
       (.I0(i_9_reg_754_reg[7]),
        .I1(empty_49_reg_1998[7]),
        .I2(i_9_reg_754_reg[6]),
        .I3(empty_49_reg_1998[6]),
        .I4(empty_49_reg_1998[8]),
        .I5(i_9_reg_754_reg[8]),
        .O(\ap_CS_fsm[80]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[80]_i_15 
       (.I0(i_9_reg_754_reg[4]),
        .I1(empty_49_reg_1998[4]),
        .I2(i_9_reg_754_reg[3]),
        .I3(empty_49_reg_1998[3]),
        .I4(empty_49_reg_1998[5]),
        .I5(i_9_reg_754_reg[5]),
        .O(\ap_CS_fsm[80]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[80]_i_16 
       (.I0(i_9_reg_754_reg[1]),
        .I1(empty_49_reg_1998[1]),
        .I2(i_9_reg_754_reg[0]),
        .I3(empty_49_reg_1998[0]),
        .I4(empty_49_reg_1998[2]),
        .I5(i_9_reg_754_reg[2]),
        .O(\ap_CS_fsm[80]_i_16_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[80]_i_5 
       (.I0(empty_49_reg_1998[30]),
        .I1(i_9_reg_754_reg[30]),
        .O(\ap_CS_fsm[80]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[80]_i_6 
       (.I0(i_9_reg_754_reg[28]),
        .I1(empty_49_reg_1998[28]),
        .I2(i_9_reg_754_reg[27]),
        .I3(empty_49_reg_1998[27]),
        .I4(empty_49_reg_1998[29]),
        .I5(i_9_reg_754_reg[29]),
        .O(\ap_CS_fsm[80]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[80]_i_7 
       (.I0(i_9_reg_754_reg[25]),
        .I1(empty_49_reg_1998[25]),
        .I2(i_9_reg_754_reg[24]),
        .I3(empty_49_reg_1998[24]),
        .I4(empty_49_reg_1998[26]),
        .I5(i_9_reg_754_reg[26]),
        .O(\ap_CS_fsm[80]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[80]_i_9 
       (.I0(i_9_reg_754_reg[22]),
        .I1(empty_49_reg_1998[22]),
        .I2(i_9_reg_754_reg[21]),
        .I3(empty_49_reg_1998[21]),
        .I4(empty_49_reg_1998[23]),
        .I5(i_9_reg_754_reg[23]),
        .O(\ap_CS_fsm[80]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \ap_CS_fsm[84]_i_2 
       (.I0(\ap_CS_fsm[84]_i_3_n_12 ),
        .I1(ap_CS_fsm_state74),
        .I2(icmp_ln37_reg_1663),
        .I3(icmp_ln97_fu_1185_p2),
        .I4(ap_CS_fsm_state61),
        .O(\ap_CS_fsm[84]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hEEEEEFEE)) 
    \ap_CS_fsm[84]_i_3 
       (.I0(ap_CS_fsm_state112),
        .I1(\ap_CS_fsm_reg_n_12_[83] ),
        .I2(fwprop_read_reg_1596),
        .I3(ap_CS_fsm_state33),
        .I4(icmp_ln37_reg_1663),
        .O(\ap_CS_fsm[84]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[86]_i_10 
       (.I0(i_11_reg_765_reg[19]),
        .I1(trunc_ln106_reg_2166[19]),
        .I2(i_11_reg_765_reg[18]),
        .I3(trunc_ln106_reg_2166[18]),
        .I4(trunc_ln106_reg_2166[20]),
        .I5(i_11_reg_765_reg[20]),
        .O(\ap_CS_fsm[86]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[86]_i_11 
       (.I0(i_11_reg_765_reg[16]),
        .I1(trunc_ln106_reg_2166[16]),
        .I2(i_11_reg_765_reg[15]),
        .I3(trunc_ln106_reg_2166[15]),
        .I4(trunc_ln106_reg_2166[17]),
        .I5(i_11_reg_765_reg[17]),
        .O(\ap_CS_fsm[86]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[86]_i_12 
       (.I0(i_11_reg_765_reg[13]),
        .I1(trunc_ln106_reg_2166[13]),
        .I2(i_11_reg_765_reg[12]),
        .I3(trunc_ln106_reg_2166[12]),
        .I4(trunc_ln106_reg_2166[14]),
        .I5(i_11_reg_765_reg[14]),
        .O(\ap_CS_fsm[86]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[86]_i_13 
       (.I0(i_11_reg_765_reg[10]),
        .I1(trunc_ln106_reg_2166[10]),
        .I2(i_11_reg_765_reg[9]),
        .I3(trunc_ln106_reg_2166[9]),
        .I4(trunc_ln106_reg_2166[11]),
        .I5(i_11_reg_765_reg[11]),
        .O(\ap_CS_fsm[86]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[86]_i_14 
       (.I0(i_11_reg_765_reg[7]),
        .I1(trunc_ln106_reg_2166[7]),
        .I2(i_11_reg_765_reg[6]),
        .I3(trunc_ln106_reg_2166[6]),
        .I4(trunc_ln106_reg_2166[8]),
        .I5(i_11_reg_765_reg[8]),
        .O(\ap_CS_fsm[86]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[86]_i_15 
       (.I0(i_11_reg_765_reg[4]),
        .I1(trunc_ln106_reg_2166[4]),
        .I2(i_11_reg_765_reg[3]),
        .I3(trunc_ln106_reg_2166[3]),
        .I4(trunc_ln106_reg_2166[5]),
        .I5(i_11_reg_765_reg[5]),
        .O(\ap_CS_fsm[86]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[86]_i_16 
       (.I0(i_11_reg_765_reg[1]),
        .I1(trunc_ln106_reg_2166[1]),
        .I2(i_11_reg_765_reg[0]),
        .I3(trunc_ln106_reg_2166[0]),
        .I4(trunc_ln106_reg_2166[2]),
        .I5(i_11_reg_765_reg[2]),
        .O(\ap_CS_fsm[86]_i_16_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[86]_i_5 
       (.I0(trunc_ln106_reg_2166[30]),
        .I1(i_11_reg_765_reg[30]),
        .O(\ap_CS_fsm[86]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[86]_i_6 
       (.I0(i_11_reg_765_reg[28]),
        .I1(trunc_ln106_reg_2166[28]),
        .I2(i_11_reg_765_reg[27]),
        .I3(trunc_ln106_reg_2166[27]),
        .I4(trunc_ln106_reg_2166[29]),
        .I5(i_11_reg_765_reg[29]),
        .O(\ap_CS_fsm[86]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[86]_i_7 
       (.I0(i_11_reg_765_reg[25]),
        .I1(trunc_ln106_reg_2166[25]),
        .I2(i_11_reg_765_reg[24]),
        .I3(trunc_ln106_reg_2166[24]),
        .I4(trunc_ln106_reg_2166[26]),
        .I5(i_11_reg_765_reg[26]),
        .O(\ap_CS_fsm[86]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[86]_i_9 
       (.I0(i_11_reg_765_reg[22]),
        .I1(trunc_ln106_reg_2166[22]),
        .I2(i_11_reg_765_reg[21]),
        .I3(trunc_ln106_reg_2166[21]),
        .I4(trunc_ln106_reg_2166[23]),
        .I5(i_11_reg_765_reg[23]),
        .O(\ap_CS_fsm[86]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[9]_i_2_n_12 ),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[8]));
  LUT4 #(
    .INIT(16'h0F08)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state9),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_12),
        .I3(ap_enable_reg_pp0_iter2_reg_n_12),
        .O(\ap_CS_fsm[9]_i_2_n_12 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(\ap_CS_fsm_reg_n_12_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[10] ),
        .Q(\ap_CS_fsm_reg_n_12_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[11] ),
        .Q(\ap_CS_fsm_reg_n_12_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[12] ),
        .Q(\ap_CS_fsm_reg_n_12_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[13] ),
        .Q(\ap_CS_fsm_reg_n_12_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[14] ),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(\ap_CS_fsm_reg_n_12_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[19] ),
        .Q(\ap_CS_fsm_reg_n_12_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[20] ),
        .Q(\ap_CS_fsm_reg_n_12_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[21] ),
        .Q(\ap_CS_fsm_reg_n_12_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[22] ),
        .Q(\ap_CS_fsm_reg_n_12_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[23] ),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[26]_i_11 
       (.CI(\ap_CS_fsm_reg[26]_i_20_n_12 ),
        .CO({\ap_CS_fsm_reg[26]_i_11_n_12 ,\ap_CS_fsm_reg[26]_i_11_n_13 ,\ap_CS_fsm_reg[26]_i_11_n_14 ,\ap_CS_fsm_reg[26]_i_11_n_15 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[26]_i_21_n_12 ,\ap_CS_fsm[26]_i_22_n_12 ,\ap_CS_fsm[26]_i_23_n_12 ,\ap_CS_fsm[26]_i_24_n_12 }),
        .O(\NLW_ap_CS_fsm_reg[26]_i_11_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[26]_i_25_n_12 ,\ap_CS_fsm[26]_i_26_n_12 ,\ap_CS_fsm[26]_i_27_n_12 ,\ap_CS_fsm[26]_i_28_n_12 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[26]_i_2 
       (.CI(\ap_CS_fsm_reg[26]_i_4_n_12 ),
        .CO({\NLW_ap_CS_fsm_reg[26]_i_2_CO_UNCONNECTED [3],icmp_ln45_fu_872_p2,\ap_CS_fsm_reg[26]_i_2_n_14 ,\ap_CS_fsm_reg[26]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_CS_fsm[26]_i_5_n_12 ,\ap_CS_fsm[26]_i_6_n_12 ,\ap_CS_fsm[26]_i_7_n_12 }),
        .O(\NLW_ap_CS_fsm_reg[26]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[26]_i_8_n_12 ,\ap_CS_fsm[26]_i_9_n_12 ,\ap_CS_fsm[26]_i_10_n_12 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[26]_i_20 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[26]_i_20_n_12 ,\ap_CS_fsm_reg[26]_i_20_n_13 ,\ap_CS_fsm_reg[26]_i_20_n_14 ,\ap_CS_fsm_reg[26]_i_20_n_15 }),
        .CYINIT(\ap_CS_fsm[26]_i_29_n_12 ),
        .DI({\ap_CS_fsm[26]_i_30_n_12 ,\ap_CS_fsm[26]_i_31_n_12 ,\ap_CS_fsm[26]_i_32_n_12 ,\ap_CS_fsm[26]_i_33_n_12 }),
        .O(\NLW_ap_CS_fsm_reg[26]_i_20_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[26]_i_34_n_12 ,\ap_CS_fsm[26]_i_35_n_12 ,\ap_CS_fsm[26]_i_36_n_12 ,\ap_CS_fsm[26]_i_37_n_12 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[26]_i_4 
       (.CI(\ap_CS_fsm_reg[26]_i_11_n_12 ),
        .CO({\ap_CS_fsm_reg[26]_i_4_n_12 ,\ap_CS_fsm_reg[26]_i_4_n_13 ,\ap_CS_fsm_reg[26]_i_4_n_14 ,\ap_CS_fsm_reg[26]_i_4_n_15 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[26]_i_12_n_12 ,\ap_CS_fsm[26]_i_13_n_12 ,\ap_CS_fsm[26]_i_14_n_12 ,\ap_CS_fsm[26]_i_15_n_12 }),
        .O(\NLW_ap_CS_fsm_reg[26]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[26]_i_16_n_12 ,\ap_CS_fsm[26]_i_17_n_12 ,\ap_CS_fsm[26]_i_18_n_12 ,\ap_CS_fsm[26]_i_19_n_12 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_65_reg_17790),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_12_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(\ap_CS_fsm_reg_n_12_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[31] ),
        .Q(\ap_CS_fsm_reg_n_12_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[32] ),
        .Q(\ap_CS_fsm_reg_n_12_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[33] ),
        .Q(\ap_CS_fsm_reg_n_12_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[34] ),
        .Q(\ap_CS_fsm_reg_n_12_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[35] ),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[39]_i_2 
       (.CI(\ap_CS_fsm_reg[39]_i_3_n_12 ),
        .CO({\NLW_ap_CS_fsm_reg[39]_i_2_CO_UNCONNECTED [3],icmp_ln80_fu_922_p2,\ap_CS_fsm_reg[39]_i_2_n_14 ,\ap_CS_fsm_reg[39]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[39]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[39]_i_4_n_12 ,\ap_CS_fsm[39]_i_5_n_12 ,\ap_CS_fsm[39]_i_6_n_12 }));
  CARRY4 \ap_CS_fsm_reg[39]_i_3 
       (.CI(\ap_CS_fsm_reg[39]_i_7_n_12 ),
        .CO({\ap_CS_fsm_reg[39]_i_3_n_12 ,\ap_CS_fsm_reg[39]_i_3_n_13 ,\ap_CS_fsm_reg[39]_i_3_n_14 ,\ap_CS_fsm_reg[39]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[39]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[39]_i_8_n_12 ,\ap_CS_fsm[39]_i_9_n_12 ,\ap_CS_fsm[39]_i_10_n_12 ,\ap_CS_fsm[39]_i_11_n_12 }));
  CARRY4 \ap_CS_fsm_reg[39]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[39]_i_7_n_12 ,\ap_CS_fsm_reg[39]_i_7_n_13 ,\ap_CS_fsm_reg[39]_i_7_n_14 ,\ap_CS_fsm_reg[39]_i_7_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[39]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[39]_i_12_n_12 ,\ap_CS_fsm[39]_i_13_n_12 ,\ap_CS_fsm[39]_i_14_n_12 ,\ap_CS_fsm[39]_i_15_n_12 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[2] ),
        .Q(\ap_CS_fsm_reg_n_12_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_pp4_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(clear),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[41]_i_10 
       (.CI(\ap_CS_fsm_reg[41]_i_15_n_12 ),
        .CO({\ap_CS_fsm_reg[41]_i_10_n_12 ,\ap_CS_fsm_reg[41]_i_10_n_13 ,\ap_CS_fsm_reg[41]_i_10_n_14 ,\ap_CS_fsm_reg[41]_i_10_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[41]_i_10_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[41]_i_16_n_12 ,\ap_CS_fsm[41]_i_17_n_12 ,\ap_CS_fsm[41]_i_18_n_12 ,\ap_CS_fsm[41]_i_19_n_12 }));
  CARRY4 \ap_CS_fsm_reg[41]_i_15 
       (.CI(\ap_CS_fsm_reg[41]_i_20_n_12 ),
        .CO({\ap_CS_fsm_reg[41]_i_15_n_12 ,\ap_CS_fsm_reg[41]_i_15_n_13 ,\ap_CS_fsm_reg[41]_i_15_n_14 ,\ap_CS_fsm_reg[41]_i_15_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[41]_i_15_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[41]_i_21_n_12 ,\ap_CS_fsm[41]_i_22_n_12 ,\ap_CS_fsm[41]_i_23_n_12 ,\ap_CS_fsm[41]_i_24_n_12 }));
  CARRY4 \ap_CS_fsm_reg[41]_i_2 
       (.CI(\ap_CS_fsm_reg[41]_i_3_n_12 ),
        .CO({\NLW_ap_CS_fsm_reg[41]_i_2_CO_UNCONNECTED [3:1],ap_condition_pp4_exit_iter0_state49}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[41]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[41]_i_4_n_12 }));
  CARRY4 \ap_CS_fsm_reg[41]_i_20 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[41]_i_20_n_12 ,\ap_CS_fsm_reg[41]_i_20_n_13 ,\ap_CS_fsm_reg[41]_i_20_n_14 ,\ap_CS_fsm_reg[41]_i_20_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[41]_i_20_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[41]_i_25_n_12 ,\ap_CS_fsm[41]_i_26_n_12 ,\ap_CS_fsm[41]_i_27_n_12 ,\ap_CS_fsm[41]_i_28_n_12 }));
  CARRY4 \ap_CS_fsm_reg[41]_i_3 
       (.CI(\ap_CS_fsm_reg[41]_i_5_n_12 ),
        .CO({\ap_CS_fsm_reg[41]_i_3_n_12 ,\ap_CS_fsm_reg[41]_i_3_n_13 ,\ap_CS_fsm_reg[41]_i_3_n_14 ,\ap_CS_fsm_reg[41]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[41]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[41]_i_6_n_12 ,\ap_CS_fsm[41]_i_7_n_12 ,\ap_CS_fsm[41]_i_8_n_12 ,\ap_CS_fsm[41]_i_9_n_12 }));
  CARRY4 \ap_CS_fsm_reg[41]_i_5 
       (.CI(\ap_CS_fsm_reg[41]_i_10_n_12 ),
        .CO({\ap_CS_fsm_reg[41]_i_5_n_12 ,\ap_CS_fsm_reg[41]_i_5_n_13 ,\ap_CS_fsm_reg[41]_i_5_n_14 ,\ap_CS_fsm_reg[41]_i_5_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[41]_i_5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[41]_i_11_n_12 ,\ap_CS_fsm[41]_i_12_n_12 ,\ap_CS_fsm[41]_i_13_n_12 ,\ap_CS_fsm[41]_i_14_n_12 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_pp5_stage042_in),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[43]_i_2 
       (.CI(\ap_CS_fsm_reg[43]_i_3_n_12 ),
        .CO({\NLW_ap_CS_fsm_reg[43]_i_2_CO_UNCONNECTED [3],ap_condition_pp5_exit_iter0_state58,\ap_CS_fsm_reg[43]_i_2_n_14 ,\ap_CS_fsm_reg[43]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[43]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[43]_i_4_n_12 ,\ap_CS_fsm[43]_i_5_n_12 ,\ap_CS_fsm[43]_i_6_n_12 }));
  CARRY4 \ap_CS_fsm_reg[43]_i_3 
       (.CI(\ap_CS_fsm_reg[43]_i_7_n_12 ),
        .CO({\ap_CS_fsm_reg[43]_i_3_n_12 ,\ap_CS_fsm_reg[43]_i_3_n_13 ,\ap_CS_fsm_reg[43]_i_3_n_14 ,\ap_CS_fsm_reg[43]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[43]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[43]_i_8_n_12 ,\ap_CS_fsm[43]_i_9_n_12 ,\ap_CS_fsm[43]_i_10_n_12 ,\ap_CS_fsm[43]_i_11_n_12 }));
  CARRY4 \ap_CS_fsm_reg[43]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[43]_i_7_n_12 ,\ap_CS_fsm_reg[43]_i_7_n_13 ,\ap_CS_fsm_reg[43]_i_7_n_14 ,\ap_CS_fsm_reg[43]_i_7_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[43]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[43]_i_12_n_12 ,\ap_CS_fsm[43]_i_13_n_12 ,\ap_CS_fsm[43]_i_14_n_12 ,\ap_CS_fsm[43]_i_15_n_12 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[45]),
        .Q(ap_CS_fsm_state62),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[45]_i_2 
       (.CI(\ap_CS_fsm_reg[45]_i_3_n_12 ),
        .CO({\NLW_ap_CS_fsm_reg[45]_i_2_CO_UNCONNECTED [3],icmp_ln97_fu_1185_p2,\ap_CS_fsm_reg[45]_i_2_n_14 ,\ap_CS_fsm_reg[45]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[45]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[45]_i_4_n_12 ,\ap_CS_fsm[45]_i_5_n_12 ,\ap_CS_fsm[45]_i_6_n_12 }));
  CARRY4 \ap_CS_fsm_reg[45]_i_3 
       (.CI(\ap_CS_fsm_reg[45]_i_7_n_12 ),
        .CO({\ap_CS_fsm_reg[45]_i_3_n_12 ,\ap_CS_fsm_reg[45]_i_3_n_13 ,\ap_CS_fsm_reg[45]_i_3_n_14 ,\ap_CS_fsm_reg[45]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[45]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[45]_i_8_n_12 ,\ap_CS_fsm[45]_i_9_n_12 ,\ap_CS_fsm[45]_i_10_n_12 ,\ap_CS_fsm[45]_i_11_n_12 }));
  CARRY4 \ap_CS_fsm_reg[45]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[45]_i_7_n_12 ,\ap_CS_fsm_reg[45]_i_7_n_13 ,\ap_CS_fsm_reg[45]_i_7_n_14 ,\ap_CS_fsm_reg[45]_i_7_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[45]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[45]_i_12_n_12 ,\ap_CS_fsm[45]_i_13_n_12 ,\ap_CS_fsm[45]_i_14_n_12 ,\ap_CS_fsm[45]_i_15_n_12 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state62),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[47]),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[48]),
        .Q(ap_CS_fsm_pp6_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[49]),
        .Q(\ap_CS_fsm_reg_n_12_[49] ),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[49]_i_3 
       (.CI(\ap_CS_fsm_reg[49]_i_4_n_12 ),
        .CO({\NLW_ap_CS_fsm_reg[49]_i_3_CO_UNCONNECTED [3],ap_condition_pp6_exit_iter0_state65,\ap_CS_fsm_reg[49]_i_3_n_14 ,\ap_CS_fsm_reg[49]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[49]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[49]_i_5_n_12 ,\ap_CS_fsm[49]_i_6_n_12 ,\ap_CS_fsm[49]_i_7_n_12 }));
  CARRY4 \ap_CS_fsm_reg[49]_i_4 
       (.CI(\ap_CS_fsm_reg[49]_i_8_n_12 ),
        .CO({\ap_CS_fsm_reg[49]_i_4_n_12 ,\ap_CS_fsm_reg[49]_i_4_n_13 ,\ap_CS_fsm_reg[49]_i_4_n_14 ,\ap_CS_fsm_reg[49]_i_4_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[49]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[49]_i_9_n_12 ,\ap_CS_fsm[49]_i_10_n_12 ,\ap_CS_fsm[49]_i_11_n_12 ,\ap_CS_fsm[49]_i_12_n_12 }));
  CARRY4 \ap_CS_fsm_reg[49]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[49]_i_8_n_12 ,\ap_CS_fsm_reg[49]_i_8_n_13 ,\ap_CS_fsm_reg[49]_i_8_n_14 ,\ap_CS_fsm_reg[49]_i_8_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[49]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[49]_i_13_n_12 ,\ap_CS_fsm[49]_i_14_n_12 ,\ap_CS_fsm[49]_i_15_n_12 ,\ap_CS_fsm[49]_i_16_n_12 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[3] ),
        .Q(\ap_CS_fsm_reg_n_12_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[49] ),
        .Q(\ap_CS_fsm_reg_n_12_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[50] ),
        .Q(\ap_CS_fsm_reg_n_12_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[51] ),
        .Q(\ap_CS_fsm_reg_n_12_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[53]),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[54]),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[55]),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[56]),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[57]),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[59]),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[4] ),
        .Q(\ap_CS_fsm_reg_n_12_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[60]),
        .Q(\ap_CS_fsm_reg_n_12_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[60] ),
        .Q(\ap_CS_fsm_reg_n_12_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[61] ),
        .Q(\ap_CS_fsm_reg_n_12_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[62] ),
        .Q(\ap_CS_fsm_reg_n_12_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[63] ),
        .Q(\ap_CS_fsm_reg_n_12_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[64] ),
        .Q(ap_CS_fsm_state84),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[66]),
        .Q(ap_CS_fsm_pp8_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[67]),
        .Q(ap_CS_fsm_state88),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[68]),
        .Q(ap_CS_fsm_state89),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[68]_i_2 
       (.CI(\ap_CS_fsm_reg[68]_i_3_n_12 ),
        .CO({\NLW_ap_CS_fsm_reg[68]_i_2_CO_UNCONNECTED [3],icmp_ln55_fu_1305_p2,\ap_CS_fsm_reg[68]_i_2_n_14 ,\ap_CS_fsm_reg[68]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[68]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[68]_i_4_n_12 ,\ap_CS_fsm[68]_i_5_n_12 ,\ap_CS_fsm[68]_i_6_n_12 }));
  CARRY4 \ap_CS_fsm_reg[68]_i_3 
       (.CI(\ap_CS_fsm_reg[68]_i_7_n_12 ),
        .CO({\ap_CS_fsm_reg[68]_i_3_n_12 ,\ap_CS_fsm_reg[68]_i_3_n_13 ,\ap_CS_fsm_reg[68]_i_3_n_14 ,\ap_CS_fsm_reg[68]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[68]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[68]_i_8_n_12 ,\ap_CS_fsm[68]_i_9_n_12 ,\ap_CS_fsm[68]_i_10_n_12 ,\ap_CS_fsm[68]_i_11_n_12 }));
  CARRY4 \ap_CS_fsm_reg[68]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[68]_i_7_n_12 ,\ap_CS_fsm_reg[68]_i_7_n_13 ,\ap_CS_fsm_reg[68]_i_7_n_14 ,\ap_CS_fsm_reg[68]_i_7_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[68]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[68]_i_12_n_12 ,\ap_CS_fsm[68]_i_13_n_12 ,\ap_CS_fsm[68]_i_14_n_12 ,\ap_CS_fsm[68]_i_15_n_12 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[69]),
        .Q(ap_CS_fsm_state90),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[5] ),
        .Q(\ap_CS_fsm_reg_n_12_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[70]),
        .Q(\ap_CS_fsm_reg_n_12_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[70] ),
        .Q(\ap_CS_fsm_reg_n_12_[71] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[71] ),
        .Q(\ap_CS_fsm_reg_n_12_[72] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[72] ),
        .Q(\ap_CS_fsm_reg_n_12_[73] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[73] ),
        .Q(\ap_CS_fsm_reg_n_12_[74] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[74] ),
        .Q(ap_CS_fsm_state96),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[76]),
        .Q(ap_CS_fsm_pp9_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[77]),
        .Q(ap_CS_fsm_state103),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[78]),
        .Q(ap_CS_fsm_state104),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[78]_i_2 
       (.CI(\ap_CS_fsm_reg[78]_i_3_n_12 ),
        .CO({\NLW_ap_CS_fsm_reg[78]_i_2_CO_UNCONNECTED [3],icmp_ln62_fu_1404_p2,\ap_CS_fsm_reg[78]_i_2_n_14 ,\ap_CS_fsm_reg[78]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[78]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[78]_i_4_n_12 ,\ap_CS_fsm[78]_i_5_n_12 ,\ap_CS_fsm[78]_i_6_n_12 }));
  CARRY4 \ap_CS_fsm_reg[78]_i_3 
       (.CI(\ap_CS_fsm_reg[78]_i_7_n_12 ),
        .CO({\ap_CS_fsm_reg[78]_i_3_n_12 ,\ap_CS_fsm_reg[78]_i_3_n_13 ,\ap_CS_fsm_reg[78]_i_3_n_14 ,\ap_CS_fsm_reg[78]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[78]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[78]_i_8_n_12 ,\ap_CS_fsm[78]_i_9_n_12 ,\ap_CS_fsm[78]_i_10_n_12 ,\ap_CS_fsm[78]_i_11_n_12 }));
  CARRY4 \ap_CS_fsm_reg[78]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[78]_i_7_n_12 ,\ap_CS_fsm_reg[78]_i_7_n_13 ,\ap_CS_fsm_reg[78]_i_7_n_14 ,\ap_CS_fsm_reg[78]_i_7_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[78]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[78]_i_12_n_12 ,\ap_CS_fsm[78]_i_13_n_12 ,\ap_CS_fsm[78]_i_14_n_12 ,\ap_CS_fsm[78]_i_15_n_12 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[79]),
        .Q(ap_CS_fsm_pp10_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[80]),
        .Q(\ap_CS_fsm_reg_n_12_[80] ),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[80]_i_3 
       (.CI(\ap_CS_fsm_reg[80]_i_4_n_12 ),
        .CO({\NLW_ap_CS_fsm_reg[80]_i_3_CO_UNCONNECTED [3],ap_condition_pp10_exit_iter0_state105,\ap_CS_fsm_reg[80]_i_3_n_14 ,\ap_CS_fsm_reg[80]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[80]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[80]_i_5_n_12 ,\ap_CS_fsm[80]_i_6_n_12 ,\ap_CS_fsm[80]_i_7_n_12 }));
  CARRY4 \ap_CS_fsm_reg[80]_i_4 
       (.CI(\ap_CS_fsm_reg[80]_i_8_n_12 ),
        .CO({\ap_CS_fsm_reg[80]_i_4_n_12 ,\ap_CS_fsm_reg[80]_i_4_n_13 ,\ap_CS_fsm_reg[80]_i_4_n_14 ,\ap_CS_fsm_reg[80]_i_4_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[80]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[80]_i_9_n_12 ,\ap_CS_fsm[80]_i_10_n_12 ,\ap_CS_fsm[80]_i_11_n_12 ,\ap_CS_fsm[80]_i_12_n_12 }));
  CARRY4 \ap_CS_fsm_reg[80]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[80]_i_8_n_12 ,\ap_CS_fsm_reg[80]_i_8_n_13 ,\ap_CS_fsm_reg[80]_i_8_n_14 ,\ap_CS_fsm_reg[80]_i_8_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[80]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[80]_i_13_n_12 ,\ap_CS_fsm[80]_i_14_n_12 ,\ap_CS_fsm[80]_i_15_n_12 ,\ap_CS_fsm[80]_i_16_n_12 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[80] ),
        .Q(\ap_CS_fsm_reg_n_12_[81] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[81] ),
        .Q(\ap_CS_fsm_reg_n_12_[82] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[82] ),
        .Q(\ap_CS_fsm_reg_n_12_[83] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[84]),
        .Q(ap_CS_fsm_state112),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[85]),
        .Q(ap_CS_fsm_pp11_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[86]),
        .Q(\ap_CS_fsm_reg_n_12_[86] ),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[86]_i_2 
       (.CI(\ap_CS_fsm_reg[86]_i_4_n_12 ),
        .CO({\NLW_ap_CS_fsm_reg[86]_i_2_CO_UNCONNECTED [3],ap_condition_pp11_exit_iter0_state113,\ap_CS_fsm_reg[86]_i_2_n_14 ,\ap_CS_fsm_reg[86]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[86]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[86]_i_5_n_12 ,\ap_CS_fsm[86]_i_6_n_12 ,\ap_CS_fsm[86]_i_7_n_12 }));
  CARRY4 \ap_CS_fsm_reg[86]_i_4 
       (.CI(\ap_CS_fsm_reg[86]_i_8_n_12 ),
        .CO({\ap_CS_fsm_reg[86]_i_4_n_12 ,\ap_CS_fsm_reg[86]_i_4_n_13 ,\ap_CS_fsm_reg[86]_i_4_n_14 ,\ap_CS_fsm_reg[86]_i_4_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[86]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[86]_i_9_n_12 ,\ap_CS_fsm[86]_i_10_n_12 ,\ap_CS_fsm[86]_i_11_n_12 ,\ap_CS_fsm[86]_i_12_n_12 }));
  CARRY4 \ap_CS_fsm_reg[86]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[86]_i_8_n_12 ,\ap_CS_fsm_reg[86]_i_8_n_13 ,\ap_CS_fsm_reg[86]_i_8_n_14 ,\ap_CS_fsm_reg[86]_i_8_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[86]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[86]_i_13_n_12 ,\ap_CS_fsm[86]_i_14_n_12 ,\ap_CS_fsm[86]_i_15_n_12 ,\ap_CS_fsm[86]_i_16_n_12 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[86] ),
        .Q(\ap_CS_fsm_reg_n_12_[87] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[87] ),
        .Q(\ap_CS_fsm_reg_n_12_[88] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[88] ),
        .Q(\ap_CS_fsm_reg_n_12_[89] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[90]),
        .Q(ap_CS_fsm_state120),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_43),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_14),
        .Q(ap_enable_reg_pp0_iter1_reg_n_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_15),
        .Q(ap_enable_reg_pp0_iter2_reg_n_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp10_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_70),
        .Q(ap_enable_reg_pp10_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp10_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_21),
        .Q(ap_enable_reg_pp10_iter1_reg_n_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp10_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_22),
        .Q(ap_enable_reg_pp10_iter2_reg_n_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp11_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_105),
        .Q(ap_enable_reg_pp11_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp11_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem2_m_axi_U_n_93),
        .Q(ap_enable_reg_pp11_iter1_reg_n_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp11_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_24),
        .Q(ap_enable_reg_pp11_iter2_reg_n_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_50),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_16),
        .Q(ap_enable_reg_pp1_iter1_reg_n_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_17),
        .Q(ap_enable_reg_pp1_iter2_reg_n_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_58),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_18),
        .Q(ap_enable_reg_pp2_iter1_reg_n_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_19),
        .Q(ap_enable_reg_pp2_iter2_reg_n_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem2_m_axi_U_n_98),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem2_m_axi_U_n_86),
        .Q(ap_enable_reg_pp3_iter1_reg_n_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem2_m_axi_U_n_87),
        .Q(ap_enable_reg_pp3_iter2_reg_n_12),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp4_iter0_i_1
       (.I0(ap_enable_reg_pp4_iter0),
        .I1(ap_CS_fsm_state48),
        .I2(ap_rst_n),
        .I3(ap_condition_pp4_exit_iter0_state49),
        .I4(ap_CS_fsm_pp4_stage0),
        .O(ap_enable_reg_pp4_iter0_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter0_i_1_n_12),
        .Q(ap_enable_reg_pp4_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ap_enable_reg_pp4_iter1_i_1
       (.I0(ap_condition_pp4_exit_iter0_state49),
        .I1(ap_enable_reg_pp4_iter0),
        .I2(ap_rst_n),
        .O(ap_enable_reg_pp4_iter1_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter1_i_1_n_12),
        .Q(ap_enable_reg_pp4_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter1),
        .Q(ap_enable_reg_pp4_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter2),
        .Q(ap_enable_reg_pp4_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter3),
        .Q(ap_enable_reg_pp4_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter4),
        .Q(ap_enable_reg_pp4_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter5),
        .Q(ap_enable_reg_pp4_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter6),
        .Q(ap_enable_reg_pp4_iter7),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp5_iter0_i_1
       (.I0(ap_enable_reg_pp5_iter0),
        .I1(clear),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp5_stage042_in),
        .I4(ap_condition_pp5_exit_iter0_state58),
        .O(ap_enable_reg_pp5_iter0_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp5_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp5_iter0_i_1_n_12),
        .Q(ap_enable_reg_pp5_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp6_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem2_m_axi_U_n_117),
        .Q(ap_enable_reg_pp6_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp6_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem2_m_axi_U_n_88),
        .Q(ap_enable_reg_pp6_iter1_reg_n_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp6_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem2_m_axi_U_n_89),
        .Q(ap_enable_reg_pp6_iter2_reg_n_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp8_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem2_m_axi_U_n_125),
        .Q(ap_enable_reg_pp8_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp8_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem2_m_axi_U_n_91),
        .Q(ap_enable_reg_pp8_iter1_reg_n_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp8_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem2_m_axi_U_n_92),
        .Q(ap_enable_reg_pp8_iter2_reg_n_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp9_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_68),
        .Q(ap_enable_reg_pp9_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp9_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp9_stage0_subdone),
        .D(ap_enable_reg_pp9_iter0),
        .Q(ap_enable_reg_pp9_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp9_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp9_stage0_subdone),
        .D(ap_enable_reg_pp9_iter1),
        .Q(ap_enable_reg_pp9_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp9_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp9_stage0_subdone),
        .D(ap_enable_reg_pp9_iter2),
        .Q(ap_enable_reg_pp9_iter3),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp9_iter4_i_1
       (.I0(ap_enable_reg_pp9_iter3),
        .I1(ap_enable_reg_pp9_iter2),
        .O(ap_enable_reg_pp9_iter4_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp9_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp9_stage0_subdone),
        .D(ap_enable_reg_pp9_iter4_i_1_n_12),
        .Q(ap_enable_reg_pp9_iter4_reg_n_12),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp9_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_20),
        .Q(ap_enable_reg_pp9_iter5_reg_n_12),
        .R(1'b0));
  design_1_fcc_combined_0_0_fcc_combined_xbuf_V bbuf_V_U
       (.D(bbuf_V_q0),
        .DIADI(ybuf_V_d0),
        .Q(gmem_addr_read_reg_1693),
        .WEA(bbuf_V_we0),
        .ap_clk(ap_clk),
        .bbuf_V_ce0(bbuf_V_ce0),
        .ram_reg(rhs_reg_743),
        .ram_reg_0({ap_CS_fsm_state103,ap_CS_fsm_state89}),
        .ram_reg_1({\i_7_reg_721_reg_n_12_[5] ,\i_7_reg_721_reg_n_12_[4] ,\i_7_reg_721_reg_n_12_[3] ,\i_7_reg_721_reg_n_12_[2] ,\i_7_reg_721_reg_n_12_[1] ,\i_7_reg_721_reg_n_12_[0] }),
        .ram_reg_2(trunc_ln38_reg_1688_pp0_iter1_reg));
  FDRE \bbuf_V_load_reg_2098_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[0]),
        .Q(bbuf_V_load_reg_2098[0]),
        .R(1'b0));
  FDRE \bbuf_V_load_reg_2098_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[10]),
        .Q(bbuf_V_load_reg_2098[10]),
        .R(1'b0));
  FDRE \bbuf_V_load_reg_2098_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[11]),
        .Q(bbuf_V_load_reg_2098[11]),
        .R(1'b0));
  FDRE \bbuf_V_load_reg_2098_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[12]),
        .Q(bbuf_V_load_reg_2098[12]),
        .R(1'b0));
  FDRE \bbuf_V_load_reg_2098_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[13]),
        .Q(bbuf_V_load_reg_2098[13]),
        .R(1'b0));
  FDRE \bbuf_V_load_reg_2098_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[14]),
        .Q(bbuf_V_load_reg_2098[14]),
        .R(1'b0));
  FDRE \bbuf_V_load_reg_2098_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[15]),
        .Q(bbuf_V_load_reg_2098[15]),
        .R(1'b0));
  FDRE \bbuf_V_load_reg_2098_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[1]),
        .Q(bbuf_V_load_reg_2098[1]),
        .R(1'b0));
  FDRE \bbuf_V_load_reg_2098_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[2]),
        .Q(bbuf_V_load_reg_2098[2]),
        .R(1'b0));
  FDRE \bbuf_V_load_reg_2098_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[3]),
        .Q(bbuf_V_load_reg_2098[3]),
        .R(1'b0));
  FDRE \bbuf_V_load_reg_2098_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[4]),
        .Q(bbuf_V_load_reg_2098[4]),
        .R(1'b0));
  FDRE \bbuf_V_load_reg_2098_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[5]),
        .Q(bbuf_V_load_reg_2098[5]),
        .R(1'b0));
  FDRE \bbuf_V_load_reg_2098_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[6]),
        .Q(bbuf_V_load_reg_2098[6]),
        .R(1'b0));
  FDRE \bbuf_V_load_reg_2098_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[7]),
        .Q(bbuf_V_load_reg_2098[7]),
        .R(1'b0));
  FDRE \bbuf_V_load_reg_2098_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[8]),
        .Q(bbuf_V_load_reg_2098[8]),
        .R(1'b0));
  FDRE \bbuf_V_load_reg_2098_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(bbuf_V_q0[9]),
        .Q(bbuf_V_load_reg_2098[9]),
        .R(1'b0));
  design_1_fcc_combined_0_0_fcc_combined_control_s_axi control_s_axi_U
       (.CO(icmp_ln37_fu_785_p2),
        .D({ap_NS_fsm[17],ap_NS_fsm[1:0]}),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state120,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm[17]_i_2_n_12 ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .b(b),
        .dwt(dwt),
        .dx(dx),
        .dy(dy),
        .fwprop(fwprop),
        .gmem_ARREADY(gmem_ARREADY),
        .icmp_ln45_reg_1723(icmp_ln45_reg_1723),
        .int_ap_start_reg_0(gmem2_m_axi_U_n_17),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wt(wt),
        .x(x),
        .xdim(xdim),
        .y(y),
        .ydim(ydim));
  design_1_fcc_combined_0_0_fcc_combined_dwbuf_V dwbuf_V_U
       (.CO(dwbuf_V_U_n_19),
        .Q(dwbuf_V_addr_1_reg_1901_pp4_iter4_reg),
        .WEA(dwbuf_V_ce0),
        .add_ln99_fu_1259_p2(add_ln99_fu_1259_p2[8:2]),
        .addr1(dwbuf_V_address1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp4_iter5(ap_enable_reg_pp4_iter5),
        .ce1(dwbuf_V_ce1),
        .d0(dwbuf_V_d0),
        .j_4_reg_676_reg(j_4_reg_676_reg[8:1]),
        .q1(dwbuf_V_q1),
        .ram_reg_0(add_ln82_reg_1819_pp3_iter1_reg),
        .ram_reg_0_0(mul_ln99_reg_1960[8:1]),
        .we0(dwbuf_V_we0));
  LUT1 #(
    .INIT(2'h1)) 
    \dwbuf_V_addr_1_reg_1901[11]_i_1 
       (.I0(icmp_ln86_reg_1839_pp4_iter2_reg),
        .O(\dwbuf_V_addr_1_reg_1901[11]_i_1_n_12 ));
  FDRE \dwbuf_V_addr_1_reg_1901_pp4_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dwbuf_V_addr_1_reg_1901[0]),
        .Q(dwbuf_V_addr_1_reg_1901_pp4_iter4_reg[0]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_pp4_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dwbuf_V_addr_1_reg_1901[10]),
        .Q(dwbuf_V_addr_1_reg_1901_pp4_iter4_reg[10]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_pp4_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dwbuf_V_addr_1_reg_1901[11]),
        .Q(dwbuf_V_addr_1_reg_1901_pp4_iter4_reg[11]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_pp4_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dwbuf_V_addr_1_reg_1901[1]),
        .Q(dwbuf_V_addr_1_reg_1901_pp4_iter4_reg[1]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_pp4_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dwbuf_V_addr_1_reg_1901[2]),
        .Q(dwbuf_V_addr_1_reg_1901_pp4_iter4_reg[2]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_pp4_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dwbuf_V_addr_1_reg_1901[3]),
        .Q(dwbuf_V_addr_1_reg_1901_pp4_iter4_reg[3]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_pp4_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dwbuf_V_addr_1_reg_1901[4]),
        .Q(dwbuf_V_addr_1_reg_1901_pp4_iter4_reg[4]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_pp4_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dwbuf_V_addr_1_reg_1901[5]),
        .Q(dwbuf_V_addr_1_reg_1901_pp4_iter4_reg[5]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_pp4_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dwbuf_V_addr_1_reg_1901[6]),
        .Q(dwbuf_V_addr_1_reg_1901_pp4_iter4_reg[6]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_pp4_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dwbuf_V_addr_1_reg_1901[7]),
        .Q(dwbuf_V_addr_1_reg_1901_pp4_iter4_reg[7]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_pp4_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dwbuf_V_addr_1_reg_1901[8]),
        .Q(dwbuf_V_addr_1_reg_1901_pp4_iter4_reg[8]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_pp4_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dwbuf_V_addr_1_reg_1901[9]),
        .Q(dwbuf_V_addr_1_reg_1901_pp4_iter4_reg[9]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_reg[0] 
       (.C(ap_clk),
        .CE(\dwbuf_V_addr_1_reg_1901[11]_i_1_n_12 ),
        .D(mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_23),
        .Q(dwbuf_V_addr_1_reg_1901[0]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_reg[10] 
       (.C(ap_clk),
        .CE(\dwbuf_V_addr_1_reg_1901[11]_i_1_n_12 ),
        .D(mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_13),
        .Q(dwbuf_V_addr_1_reg_1901[10]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_reg[11] 
       (.C(ap_clk),
        .CE(\dwbuf_V_addr_1_reg_1901[11]_i_1_n_12 ),
        .D(mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_12),
        .Q(dwbuf_V_addr_1_reg_1901[11]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_reg[1] 
       (.C(ap_clk),
        .CE(\dwbuf_V_addr_1_reg_1901[11]_i_1_n_12 ),
        .D(mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_22),
        .Q(dwbuf_V_addr_1_reg_1901[1]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_reg[2] 
       (.C(ap_clk),
        .CE(\dwbuf_V_addr_1_reg_1901[11]_i_1_n_12 ),
        .D(mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_21),
        .Q(dwbuf_V_addr_1_reg_1901[2]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_reg[3] 
       (.C(ap_clk),
        .CE(\dwbuf_V_addr_1_reg_1901[11]_i_1_n_12 ),
        .D(mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_20),
        .Q(dwbuf_V_addr_1_reg_1901[3]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_reg[4] 
       (.C(ap_clk),
        .CE(\dwbuf_V_addr_1_reg_1901[11]_i_1_n_12 ),
        .D(mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_19),
        .Q(dwbuf_V_addr_1_reg_1901[4]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_reg[5] 
       (.C(ap_clk),
        .CE(\dwbuf_V_addr_1_reg_1901[11]_i_1_n_12 ),
        .D(mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_18),
        .Q(dwbuf_V_addr_1_reg_1901[5]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_reg[6] 
       (.C(ap_clk),
        .CE(\dwbuf_V_addr_1_reg_1901[11]_i_1_n_12 ),
        .D(mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_17),
        .Q(dwbuf_V_addr_1_reg_1901[6]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_reg[7] 
       (.C(ap_clk),
        .CE(\dwbuf_V_addr_1_reg_1901[11]_i_1_n_12 ),
        .D(mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_16),
        .Q(dwbuf_V_addr_1_reg_1901[7]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_reg[8] 
       (.C(ap_clk),
        .CE(\dwbuf_V_addr_1_reg_1901[11]_i_1_n_12 ),
        .D(mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_15),
        .Q(dwbuf_V_addr_1_reg_1901[8]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_1_reg_1901_reg[9] 
       (.C(ap_clk),
        .CE(\dwbuf_V_addr_1_reg_1901[11]_i_1_n_12 ),
        .D(mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_14),
        .Q(dwbuf_V_addr_1_reg_1901[9]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[0] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[0]),
        .Q(dwbuf_V_load_reg_1985[0]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[10] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[10]),
        .Q(dwbuf_V_load_reg_1985[10]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[11] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[11]),
        .Q(dwbuf_V_load_reg_1985[11]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[12] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[12]),
        .Q(dwbuf_V_load_reg_1985[12]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[13] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[13]),
        .Q(dwbuf_V_load_reg_1985[13]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[14] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[14]),
        .Q(dwbuf_V_load_reg_1985[14]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[15] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[15]),
        .Q(dwbuf_V_load_reg_1985[15]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[1] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[1]),
        .Q(dwbuf_V_load_reg_1985[1]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[2] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[2]),
        .Q(dwbuf_V_load_reg_1985[2]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[3] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[3]),
        .Q(dwbuf_V_load_reg_1985[3]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[4] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[4]),
        .Q(dwbuf_V_load_reg_1985[4]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[5] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[5]),
        .Q(dwbuf_V_load_reg_1985[5]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[6] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[6]),
        .Q(dwbuf_V_load_reg_1985[6]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[7] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[7]),
        .Q(dwbuf_V_load_reg_1985[7]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[8] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[8]),
        .Q(dwbuf_V_load_reg_1985[8]),
        .R(1'b0));
  FDRE \dwbuf_V_load_reg_1985_reg[9] 
       (.C(ap_clk),
        .CE(dwbuf_V_load_reg_19850),
        .D(dwbuf_V_q1[9]),
        .Q(dwbuf_V_load_reg_1985[9]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[0]),
        .Q(dwt_read_reg_1642[0]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[10]),
        .Q(dwt_read_reg_1642[10]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[11]),
        .Q(dwt_read_reg_1642[11]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[12]),
        .Q(dwt_read_reg_1642[12]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[13]),
        .Q(dwt_read_reg_1642[13]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[14]),
        .Q(dwt_read_reg_1642[14]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[15]),
        .Q(dwt_read_reg_1642[15]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[16]),
        .Q(dwt_read_reg_1642[16]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[17]),
        .Q(dwt_read_reg_1642[17]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[18]),
        .Q(dwt_read_reg_1642[18]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[19]),
        .Q(dwt_read_reg_1642[19]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[1]),
        .Q(dwt_read_reg_1642[1]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[20]),
        .Q(dwt_read_reg_1642[20]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[21]),
        .Q(dwt_read_reg_1642[21]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[22]),
        .Q(dwt_read_reg_1642[22]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[23]),
        .Q(dwt_read_reg_1642[23]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[24]),
        .Q(dwt_read_reg_1642[24]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[25]),
        .Q(dwt_read_reg_1642[25]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[26]),
        .Q(dwt_read_reg_1642[26]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[27]),
        .Q(dwt_read_reg_1642[27]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[28]),
        .Q(dwt_read_reg_1642[28]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[29]),
        .Q(dwt_read_reg_1642[29]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[2]),
        .Q(dwt_read_reg_1642[2]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[30]),
        .Q(dwt_read_reg_1642[30]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[31]),
        .Q(dwt_read_reg_1642[31]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[3]),
        .Q(dwt_read_reg_1642[3]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[4]),
        .Q(dwt_read_reg_1642[4]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[5]),
        .Q(dwt_read_reg_1642[5]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[6]),
        .Q(dwt_read_reg_1642[6]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[7]),
        .Q(dwt_read_reg_1642[7]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[8]),
        .Q(dwt_read_reg_1642[8]),
        .R(1'b0));
  FDRE \dwt_read_reg_1642_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[9]),
        .Q(dwt_read_reg_1642[9]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[10]),
        .Q(dx_read_reg_1653[10]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[11]),
        .Q(dx_read_reg_1653[11]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[12]),
        .Q(dx_read_reg_1653[12]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[13]),
        .Q(dx_read_reg_1653[13]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[14]),
        .Q(dx_read_reg_1653[14]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[15]),
        .Q(dx_read_reg_1653[15]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[16]),
        .Q(dx_read_reg_1653[16]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[17]),
        .Q(dx_read_reg_1653[17]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[18]),
        .Q(dx_read_reg_1653[18]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[19]),
        .Q(dx_read_reg_1653[19]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[1]),
        .Q(dx_read_reg_1653[1]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[20]),
        .Q(dx_read_reg_1653[20]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[21]),
        .Q(dx_read_reg_1653[21]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[22]),
        .Q(dx_read_reg_1653[22]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[23]),
        .Q(dx_read_reg_1653[23]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[24]),
        .Q(dx_read_reg_1653[24]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[25]),
        .Q(dx_read_reg_1653[25]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[26]),
        .Q(dx_read_reg_1653[26]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[27]),
        .Q(dx_read_reg_1653[27]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[28]),
        .Q(dx_read_reg_1653[28]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[29]),
        .Q(dx_read_reg_1653[29]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[2]),
        .Q(dx_read_reg_1653[2]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[30]),
        .Q(dx_read_reg_1653[30]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[31]),
        .Q(dx_read_reg_1653[31]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[3]),
        .Q(dx_read_reg_1653[3]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[4]),
        .Q(dx_read_reg_1653[4]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[5]),
        .Q(dx_read_reg_1653[5]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[6]),
        .Q(dx_read_reg_1653[6]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[7]),
        .Q(dx_read_reg_1653[7]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[8]),
        .Q(dx_read_reg_1653[8]),
        .R(1'b0));
  FDRE \dx_read_reg_1653_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dx[9]),
        .Q(dx_read_reg_1653[9]),
        .R(1'b0));
  design_1_fcc_combined_0_0_fcc_combined_dxbuf_V dxbuf_V_U
       (.CO(icmp_ln51_fu_1279_p2),
        .D(dxbuf_V_q1),
        .DIADI(dxbuf_V_d0),
        .Q({ap_CS_fsm_pp11_stage0,ap_CS_fsm_state73}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp11_iter0(ap_enable_reg_pp11_iter0),
        .ap_enable_reg_pp4_iter7(ap_enable_reg_pp4_iter7),
        .dxbuf_V_ce1(dxbuf_V_ce1),
        .i_11_reg_765_reg(i_11_reg_765_reg[5:0]),
        .i_3_reg_687_reg(i_3_reg_687_reg),
        .icmp_ln86_reg_1839_pp4_iter6_reg(icmp_ln86_reg_1839_pp4_iter6_reg),
        .ram_reg(dxbuf_V_addr_1_reg_1874_pp4_iter6_reg),
        .ram_reg_0(dxbuf_V_addr_1_reg_1874_pp4_iter4_reg),
        .ram_reg_i_32(xdim_read_reg_1610));
  LUT2 #(
    .INIT(4'h2)) 
    \dxbuf_V_addr_1_reg_1874[5]_i_1 
       (.I0(ap_CS_fsm_pp4_stage0),
        .I1(icmp_ln86_reg_1839),
        .O(dxbuf_V_addr_1_reg_18740));
  (* srl_bus_name = "inst/\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg " *) 
  (* srl_name = "inst/\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dxbuf_V_addr_1_reg_1874[0]),
        .Q(\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[0]_srl2_n_12 ));
  (* srl_bus_name = "inst/\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg " *) 
  (* srl_name = "inst/\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dxbuf_V_addr_1_reg_1874[1]),
        .Q(\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[1]_srl2_n_12 ));
  (* srl_bus_name = "inst/\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg " *) 
  (* srl_name = "inst/\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dxbuf_V_addr_1_reg_1874[2]),
        .Q(\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[2]_srl2_n_12 ));
  (* srl_bus_name = "inst/\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg " *) 
  (* srl_name = "inst/\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dxbuf_V_addr_1_reg_1874[3]),
        .Q(\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[3]_srl2_n_12 ));
  (* srl_bus_name = "inst/\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg " *) 
  (* srl_name = "inst/\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dxbuf_V_addr_1_reg_1874[4]),
        .Q(\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[4]_srl2_n_12 ));
  (* srl_bus_name = "inst/\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg " *) 
  (* srl_name = "inst/\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dxbuf_V_addr_1_reg_1874[5]),
        .Q(\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[5]_srl2_n_12 ));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[0]_srl2_n_12 ),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter4_reg[0]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[1]_srl2_n_12 ),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter4_reg[1]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[2]_srl2_n_12 ),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter4_reg[2]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[3]_srl2_n_12 ),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter4_reg[3]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[4]_srl2_n_12 ),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter4_reg[4]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dxbuf_V_addr_1_reg_1874_pp4_iter3_reg_reg[5]_srl2_n_12 ),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter4_reg[5]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dxbuf_V_addr_1_reg_1874_pp4_iter4_reg[0]),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter5_reg[0]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dxbuf_V_addr_1_reg_1874_pp4_iter4_reg[1]),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter5_reg[1]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dxbuf_V_addr_1_reg_1874_pp4_iter4_reg[2]),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter5_reg[2]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dxbuf_V_addr_1_reg_1874_pp4_iter4_reg[3]),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter5_reg[3]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dxbuf_V_addr_1_reg_1874_pp4_iter4_reg[4]),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter5_reg[4]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dxbuf_V_addr_1_reg_1874_pp4_iter4_reg[5]),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter5_reg[5]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dxbuf_V_addr_1_reg_1874_pp4_iter5_reg[0]),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter6_reg[0]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dxbuf_V_addr_1_reg_1874_pp4_iter5_reg[1]),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter6_reg[1]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dxbuf_V_addr_1_reg_1874_pp4_iter5_reg[2]),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter6_reg[2]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dxbuf_V_addr_1_reg_1874_pp4_iter5_reg[3]),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter6_reg[3]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dxbuf_V_addr_1_reg_1874_pp4_iter5_reg[4]),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter6_reg[4]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_pp4_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dxbuf_V_addr_1_reg_1874_pp4_iter5_reg[5]),
        .Q(dxbuf_V_addr_1_reg_1874_pp4_iter6_reg[5]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_reg[0] 
       (.C(ap_clk),
        .CE(dxbuf_V_addr_1_reg_18740),
        .D(trunc_ln1118_reg_1858[0]),
        .Q(dxbuf_V_addr_1_reg_1874[0]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_reg[1] 
       (.C(ap_clk),
        .CE(dxbuf_V_addr_1_reg_18740),
        .D(trunc_ln1118_reg_1858[1]),
        .Q(dxbuf_V_addr_1_reg_1874[1]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_reg[2] 
       (.C(ap_clk),
        .CE(dxbuf_V_addr_1_reg_18740),
        .D(trunc_ln1118_reg_1858[2]),
        .Q(dxbuf_V_addr_1_reg_1874[2]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_reg[3] 
       (.C(ap_clk),
        .CE(dxbuf_V_addr_1_reg_18740),
        .D(trunc_ln1118_reg_1858[3]),
        .Q(dxbuf_V_addr_1_reg_1874[3]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_reg[4] 
       (.C(ap_clk),
        .CE(dxbuf_V_addr_1_reg_18740),
        .D(trunc_ln1118_reg_1858[4]),
        .Q(dxbuf_V_addr_1_reg_1874[4]),
        .R(1'b0));
  FDRE \dxbuf_V_addr_1_reg_1874_reg[5] 
       (.C(ap_clk),
        .CE(dxbuf_V_addr_1_reg_18740),
        .D(trunc_ln1118_reg_1858[5]),
        .Q(dxbuf_V_addr_1_reg_1874[5]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[0] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[0]),
        .Q(dxbuf_V_load_reg_2191[0]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[10] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[10]),
        .Q(dxbuf_V_load_reg_2191[10]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[11] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[11]),
        .Q(dxbuf_V_load_reg_2191[11]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[12] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[12]),
        .Q(dxbuf_V_load_reg_2191[12]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[13] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[13]),
        .Q(dxbuf_V_load_reg_2191[13]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[14] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[14]),
        .Q(dxbuf_V_load_reg_2191[14]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[15] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[15]),
        .Q(dxbuf_V_load_reg_2191[15]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[1] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[1]),
        .Q(dxbuf_V_load_reg_2191[1]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[2] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[2]),
        .Q(dxbuf_V_load_reg_2191[2]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[3] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[3]),
        .Q(dxbuf_V_load_reg_2191[3]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[4] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[4]),
        .Q(dxbuf_V_load_reg_2191[4]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[5] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[5]),
        .Q(dxbuf_V_load_reg_2191[5]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[6] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[6]),
        .Q(dxbuf_V_load_reg_2191[6]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[7] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[7]),
        .Q(dxbuf_V_load_reg_2191[7]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[8] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[8]),
        .Q(dxbuf_V_load_reg_2191[8]),
        .R(1'b0));
  FDRE \dxbuf_V_load_reg_2191_reg[9] 
       (.C(ap_clk),
        .CE(dxbuf_V_load_reg_21910),
        .D(dxbuf_V_q1[9]),
        .Q(dxbuf_V_load_reg_2191[9]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[10]),
        .Q(dy_read_reg_1632[10]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[11]),
        .Q(dy_read_reg_1632[11]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[12]),
        .Q(dy_read_reg_1632[12]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[13]),
        .Q(dy_read_reg_1632[13]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[14]),
        .Q(dy_read_reg_1632[14]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[15]),
        .Q(dy_read_reg_1632[15]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[16]),
        .Q(dy_read_reg_1632[16]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[17]),
        .Q(dy_read_reg_1632[17]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[18]),
        .Q(dy_read_reg_1632[18]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[19]),
        .Q(dy_read_reg_1632[19]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[1]),
        .Q(dy_read_reg_1632[1]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[20]),
        .Q(dy_read_reg_1632[20]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[21]),
        .Q(dy_read_reg_1632[21]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[22]),
        .Q(dy_read_reg_1632[22]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[23]),
        .Q(dy_read_reg_1632[23]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[24]),
        .Q(dy_read_reg_1632[24]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[25]),
        .Q(dy_read_reg_1632[25]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[26]),
        .Q(dy_read_reg_1632[26]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[27]),
        .Q(dy_read_reg_1632[27]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[28]),
        .Q(dy_read_reg_1632[28]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[29]),
        .Q(dy_read_reg_1632[29]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[2]),
        .Q(dy_read_reg_1632[2]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[30]),
        .Q(dy_read_reg_1632[30]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[31]),
        .Q(dy_read_reg_1632[31]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[3]),
        .Q(dy_read_reg_1632[3]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[4]),
        .Q(dy_read_reg_1632[4]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[5]),
        .Q(dy_read_reg_1632[5]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[6]),
        .Q(dy_read_reg_1632[6]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[7]),
        .Q(dy_read_reg_1632[7]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[8]),
        .Q(dy_read_reg_1632[8]),
        .R(1'b0));
  FDRE \dy_read_reg_1632_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dy[9]),
        .Q(dy_read_reg_1632[9]),
        .R(1'b0));
  design_1_fcc_combined_0_0_fcc_combined_xbuf_V_0 dybuf_V_U
       (.DOADO(dybuf_V_q0),
        .Q(gmem_addr_1_read_reg_1718),
        .WEA(dybuf_V_we0),
        .\ap_CS_fsm_reg[40] (dybuf_V_U_n_28),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .ap_enable_reg_pp5_iter0(ap_enable_reg_pp5_iter0),
        .dybuf_V_ce0(dybuf_V_ce0),
        .i_8_reg_653_reg(i_8_reg_653_reg),
        .ram_reg(trunc_ln42_reg_1713_pp1_iter1_reg),
        .ram_reg_0({ap_CS_fsm_pp5_stage042_in,ap_CS_fsm_pp4_stage0}),
        .ram_reg_1(select_ln86_2_reg_1843));
  FDRE \empty_49_reg_1998_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[0]),
        .Q(empty_49_reg_1998[0]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[10]),
        .Q(empty_49_reg_1998[10]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[11]),
        .Q(empty_49_reg_1998[11]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[12]),
        .Q(empty_49_reg_1998[12]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[13]),
        .Q(empty_49_reg_1998[13]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[14]),
        .Q(empty_49_reg_1998[14]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[15]),
        .Q(empty_49_reg_1998[15]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[16]),
        .Q(empty_49_reg_1998[16]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[17]),
        .Q(empty_49_reg_1998[17]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[18]),
        .Q(empty_49_reg_1998[18]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[19]),
        .Q(empty_49_reg_1998[19]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[1]),
        .Q(empty_49_reg_1998[1]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[20]),
        .Q(empty_49_reg_1998[20]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[21]),
        .Q(empty_49_reg_1998[21]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[22]),
        .Q(empty_49_reg_1998[22]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[23]),
        .Q(empty_49_reg_1998[23]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[24]),
        .Q(empty_49_reg_1998[24]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[25]),
        .Q(empty_49_reg_1998[25]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[26]),
        .Q(empty_49_reg_1998[26]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[27]),
        .Q(empty_49_reg_1998[27]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[28]),
        .Q(empty_49_reg_1998[28]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[29]),
        .Q(empty_49_reg_1998[29]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[2]),
        .Q(empty_49_reg_1998[2]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[30]),
        .Q(empty_49_reg_1998[30]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[3]),
        .Q(empty_49_reg_1998[3]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[4]),
        .Q(empty_49_reg_1998[4]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[5]),
        .Q(empty_49_reg_1998[5]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[6]),
        .Q(empty_49_reg_1998[6]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[7]),
        .Q(empty_49_reg_1998[7]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[8]),
        .Q(empty_49_reg_1998[8]),
        .R(1'b0));
  FDRE \empty_49_reg_1998_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm190_out),
        .D(ydim_read_reg_1600[9]),
        .Q(empty_49_reg_1998[9]),
        .R(1'b0));
  FDRE \empty_52_reg_2018_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[57]),
        .D(\i_5_reg_698_reg_n_12_[0] ),
        .Q(empty_52_reg_2018[0]),
        .R(1'b0));
  FDRE \empty_52_reg_2018_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[57]),
        .D(\i_5_reg_698_reg_n_12_[1] ),
        .Q(empty_52_reg_2018[1]),
        .R(1'b0));
  FDRE \empty_52_reg_2018_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[57]),
        .D(\i_5_reg_698_reg_n_12_[2] ),
        .Q(empty_52_reg_2018[2]),
        .R(1'b0));
  FDRE \empty_52_reg_2018_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[57]),
        .D(\i_5_reg_698_reg_n_12_[3] ),
        .Q(empty_52_reg_2018[3]),
        .R(1'b0));
  FDRE \empty_52_reg_2018_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[57]),
        .D(\i_5_reg_698_reg_n_12_[4] ),
        .Q(empty_52_reg_2018[4]),
        .R(1'b0));
  FDRE \empty_52_reg_2018_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[57]),
        .D(\i_5_reg_698_reg_n_12_[5] ),
        .Q(empty_52_reg_2018[5]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_43),
        .Q(tmp_1_fu_1338_p3[1]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_33),
        .Q(tmp_1_fu_1338_p3[11]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_32),
        .Q(tmp_1_fu_1338_p3[12]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_31),
        .Q(tmp_1_fu_1338_p3[13]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_30),
        .Q(tmp_1_fu_1338_p3[14]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_29),
        .Q(tmp_1_fu_1338_p3[15]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_28),
        .Q(tmp_1_fu_1338_p3[16]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 [16]),
        .Q(tmp_1_fu_1338_p3[17]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 [17]),
        .Q(tmp_1_fu_1338_p3[18]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 [18]),
        .Q(tmp_1_fu_1338_p3[19]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 [19]),
        .Q(tmp_1_fu_1338_p3[20]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_42),
        .Q(tmp_1_fu_1338_p3[2]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 [20]),
        .Q(tmp_1_fu_1338_p3[21]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 [21]),
        .Q(tmp_1_fu_1338_p3[22]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 [22]),
        .Q(tmp_1_fu_1338_p3[23]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 [23]),
        .Q(tmp_1_fu_1338_p3[24]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 [24]),
        .Q(tmp_1_fu_1338_p3[25]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 [25]),
        .Q(tmp_1_fu_1338_p3[26]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 [26]),
        .Q(tmp_1_fu_1338_p3[27]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 [27]),
        .Q(tmp_1_fu_1338_p3[28]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 [28]),
        .Q(tmp_1_fu_1338_p3[29]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 [29]),
        .Q(tmp_1_fu_1338_p3[30]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_41),
        .Q(tmp_1_fu_1338_p3[3]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 [30]),
        .Q(tmp_1_fu_1338_p3[31]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_40),
        .Q(tmp_1_fu_1338_p3[4]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_39),
        .Q(tmp_1_fu_1338_p3[5]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_38),
        .Q(tmp_1_fu_1338_p3[6]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_37),
        .Q(tmp_1_fu_1338_p3[7]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_36),
        .Q(tmp_1_fu_1338_p3[8]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_35),
        .Q(tmp_1_fu_1338_p3[9]),
        .R(1'b0));
  FDRE \empty_53_reg_2029_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state76),
        .D(mul_31s_31s_31_2_1_U6_n_34),
        .Q(tmp_1_fu_1338_p3[10]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[0]),
        .Q(empty_62_reg_1757[0]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[10]),
        .Q(empty_62_reg_1757[10]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[11]),
        .Q(empty_62_reg_1757[11]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[12]),
        .Q(empty_62_reg_1757[12]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[13]),
        .Q(empty_62_reg_1757[13]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[14]),
        .Q(empty_62_reg_1757[14]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[15]),
        .Q(empty_62_reg_1757[15]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[16]),
        .Q(empty_62_reg_1757[16]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[17]),
        .Q(empty_62_reg_1757[17]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[18]),
        .Q(empty_62_reg_1757[18]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[19]),
        .Q(empty_62_reg_1757[19]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[1]),
        .Q(empty_62_reg_1757[1]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[20]),
        .Q(empty_62_reg_1757[20]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[21]),
        .Q(empty_62_reg_1757[21]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[22]),
        .Q(empty_62_reg_1757[22]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[23]),
        .Q(empty_62_reg_1757[23]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[24]),
        .Q(empty_62_reg_1757[24]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[25]),
        .Q(empty_62_reg_1757[25]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[26]),
        .Q(empty_62_reg_1757[26]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[27]),
        .Q(empty_62_reg_1757[27]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[28]),
        .Q(empty_62_reg_1757[28]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[29]),
        .Q(empty_62_reg_1757[29]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[2]),
        .Q(empty_62_reg_1757[2]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[30]),
        .Q(empty_62_reg_1757[30]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[3]),
        .Q(empty_62_reg_1757[3]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[4]),
        .Q(empty_62_reg_1757[4]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[5]),
        .Q(empty_62_reg_1757[5]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[6]),
        .Q(empty_62_reg_1757[6]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[7]),
        .Q(empty_62_reg_1757[7]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[8]),
        .Q(empty_62_reg_1757[8]),
        .R(1'b0));
  FDRE \empty_62_reg_1757_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1108_out),
        .D(ydim_read_reg_1600[9]),
        .Q(empty_62_reg_1757[9]),
        .R(1'b0));
  FDRE \empty_65_reg_1779_reg[0] 
       (.C(ap_clk),
        .CE(empty_65_reg_17790),
        .D(\i_4_reg_597_reg_n_12_[0] ),
        .Q(empty_65_reg_1779[0]),
        .R(1'b0));
  FDRE \empty_65_reg_1779_reg[1] 
       (.C(ap_clk),
        .CE(empty_65_reg_17790),
        .D(\i_4_reg_597_reg_n_12_[1] ),
        .Q(empty_65_reg_1779[1]),
        .R(1'b0));
  FDRE \empty_65_reg_1779_reg[2] 
       (.C(ap_clk),
        .CE(empty_65_reg_17790),
        .D(\i_4_reg_597_reg_n_12_[2] ),
        .Q(empty_65_reg_1779[2]),
        .R(1'b0));
  FDRE \empty_65_reg_1779_reg[3] 
       (.C(ap_clk),
        .CE(empty_65_reg_17790),
        .D(\i_4_reg_597_reg_n_12_[3] ),
        .Q(empty_65_reg_1779[3]),
        .R(1'b0));
  FDRE \empty_65_reg_1779_reg[4] 
       (.C(ap_clk),
        .CE(empty_65_reg_17790),
        .D(\i_4_reg_597_reg_n_12_[4] ),
        .Q(empty_65_reg_1779[4]),
        .R(1'b0));
  FDRE \empty_65_reg_1779_reg[5] 
       (.C(ap_clk),
        .CE(empty_65_reg_17790),
        .D(\i_4_reg_597_reg_n_12_[5] ),
        .Q(empty_65_reg_1779[5]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_43),
        .Q(tmp_fu_957_p3[1]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_33),
        .Q(tmp_fu_957_p3[11]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_32),
        .Q(tmp_fu_957_p3[12]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_31),
        .Q(tmp_fu_957_p3[13]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_30),
        .Q(tmp_fu_957_p3[14]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_29),
        .Q(tmp_fu_957_p3[15]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_28),
        .Q(tmp_fu_957_p3[16]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 [16]),
        .Q(tmp_fu_957_p3[17]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 [17]),
        .Q(tmp_fu_957_p3[18]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 [18]),
        .Q(tmp_fu_957_p3[19]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 [19]),
        .Q(tmp_fu_957_p3[20]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_42),
        .Q(tmp_fu_957_p3[2]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 [20]),
        .Q(tmp_fu_957_p3[21]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 [21]),
        .Q(tmp_fu_957_p3[22]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 [22]),
        .Q(tmp_fu_957_p3[23]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 [23]),
        .Q(tmp_fu_957_p3[24]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 [24]),
        .Q(tmp_fu_957_p3[25]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 [25]),
        .Q(tmp_fu_957_p3[26]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 [26]),
        .Q(tmp_fu_957_p3[27]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 [27]),
        .Q(tmp_fu_957_p3[28]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 [28]),
        .Q(tmp_fu_957_p3[29]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 [29]),
        .Q(tmp_fu_957_p3[30]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_41),
        .Q(tmp_fu_957_p3[3]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 [30]),
        .Q(tmp_fu_957_p3[31]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_40),
        .Q(tmp_fu_957_p3[4]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_39),
        .Q(tmp_fu_957_p3[5]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_38),
        .Q(tmp_fu_957_p3[6]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_37),
        .Q(tmp_fu_957_p3[7]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_36),
        .Q(tmp_fu_957_p3[8]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_35),
        .Q(tmp_fu_957_p3[9]),
        .R(1'b0));
  FDRE \empty_66_reg_1794_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(mul_31s_31s_31_2_1_U1_n_34),
        .Q(tmp_fu_957_p3[10]),
        .R(1'b0));
  FDRE \empty_72_reg_1950_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[45]),
        .D(\i_10_reg_664_reg_n_12_[0] ),
        .Q(empty_72_reg_1950[0]),
        .R(1'b0));
  FDRE \empty_72_reg_1950_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[45]),
        .D(\i_10_reg_664_reg_n_12_[1] ),
        .Q(empty_72_reg_1950[1]),
        .R(1'b0));
  FDRE \empty_72_reg_1950_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[45]),
        .D(\i_10_reg_664_reg_n_12_[2] ),
        .Q(empty_72_reg_1950[2]),
        .R(1'b0));
  FDRE \empty_72_reg_1950_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[45]),
        .D(\i_10_reg_664_reg_n_12_[3] ),
        .Q(empty_72_reg_1950[3]),
        .R(1'b0));
  FDRE \empty_72_reg_1950_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[45]),
        .D(\i_10_reg_664_reg_n_12_[4] ),
        .Q(empty_72_reg_1950[4]),
        .R(1'b0));
  FDRE \empty_72_reg_1950_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[45]),
        .D(\i_10_reg_664_reg_n_12_[5] ),
        .Q(empty_72_reg_1950[5]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_42),
        .Q(tmp_2_fu_1208_p3[1]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_32),
        .Q(tmp_2_fu_1208_p3[11]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_31),
        .Q(tmp_2_fu_1208_p3[12]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_30),
        .Q(tmp_2_fu_1208_p3[13]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_29),
        .Q(tmp_2_fu_1208_p3[14]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_28),
        .Q(tmp_2_fu_1208_p3[15]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_27),
        .Q(tmp_2_fu_1208_p3[16]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 [16]),
        .Q(tmp_2_fu_1208_p3[17]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 [17]),
        .Q(tmp_2_fu_1208_p3[18]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 [18]),
        .Q(tmp_2_fu_1208_p3[19]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 [19]),
        .Q(tmp_2_fu_1208_p3[20]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_41),
        .Q(tmp_2_fu_1208_p3[2]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 [20]),
        .Q(tmp_2_fu_1208_p3[21]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 [21]),
        .Q(tmp_2_fu_1208_p3[22]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 [22]),
        .Q(tmp_2_fu_1208_p3[23]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 [23]),
        .Q(tmp_2_fu_1208_p3[24]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 [24]),
        .Q(tmp_2_fu_1208_p3[25]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 [25]),
        .Q(tmp_2_fu_1208_p3[26]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 [26]),
        .Q(tmp_2_fu_1208_p3[27]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 [27]),
        .Q(tmp_2_fu_1208_p3[28]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 [28]),
        .Q(tmp_2_fu_1208_p3[29]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 [29]),
        .Q(tmp_2_fu_1208_p3[30]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_40),
        .Q(tmp_2_fu_1208_p3[3]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 [30]),
        .Q(tmp_2_fu_1208_p3[31]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_39),
        .Q(tmp_2_fu_1208_p3[4]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_38),
        .Q(tmp_2_fu_1208_p3[5]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_37),
        .Q(tmp_2_fu_1208_p3[6]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_36),
        .Q(tmp_2_fu_1208_p3[7]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_35),
        .Q(tmp_2_fu_1208_p3[8]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_34),
        .Q(tmp_2_fu_1208_p3[9]),
        .R(1'b0));
  FDRE \empty_73_reg_1955_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(mul_31s_31s_31_2_1_U4_n_33),
        .Q(tmp_2_fu_1208_p3[10]),
        .R(1'b0));
  FDRE \fwprop_read_reg_1596_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(fwprop),
        .Q(fwprop_read_reg_1596),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[0] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[0]),
        .Q(gmem2_addr_1_read_reg_2059[0]),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[10] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[10]),
        .Q(gmem2_addr_1_read_reg_2059[10]),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[11] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[11]),
        .Q(gmem2_addr_1_read_reg_2059[11]),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[12] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[12]),
        .Q(gmem2_addr_1_read_reg_2059[12]),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[13] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[13]),
        .Q(gmem2_addr_1_read_reg_2059[13]),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[14] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[14]),
        .Q(gmem2_addr_1_read_reg_2059[14]),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[15] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[15]),
        .Q(gmem2_addr_1_read_reg_2059[15]),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[1] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[1]),
        .Q(gmem2_addr_1_read_reg_2059[1]),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[2] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[2]),
        .Q(gmem2_addr_1_read_reg_2059[2]),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[3] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[3]),
        .Q(gmem2_addr_1_read_reg_2059[3]),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[4] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[4]),
        .Q(gmem2_addr_1_read_reg_2059[4]),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[5] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[5]),
        .Q(gmem2_addr_1_read_reg_2059[5]),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[6] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[6]),
        .Q(gmem2_addr_1_read_reg_2059[6]),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[7] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[7]),
        .Q(gmem2_addr_1_read_reg_2059[7]),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[8] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[8]),
        .Q(gmem2_addr_1_read_reg_2059[8]),
        .R(1'b0));
  FDRE \gmem2_addr_1_read_reg_2059_reg[9] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_read_reg_20590),
        .D(gmem2_RDATA[9]),
        .Q(gmem2_addr_1_read_reg_2059[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[10]_i_2 
       (.I0(tmp_1_fu_1338_p3[11]),
        .I1(wt_read_reg_1648[11]),
        .O(\gmem2_addr_1_reg_2039[10]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[10]_i_3 
       (.I0(tmp_1_fu_1338_p3[10]),
        .I1(wt_read_reg_1648[10]),
        .O(\gmem2_addr_1_reg_2039[10]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[10]_i_4 
       (.I0(tmp_1_fu_1338_p3[9]),
        .I1(wt_read_reg_1648[9]),
        .O(\gmem2_addr_1_reg_2039[10]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[10]_i_5 
       (.I0(tmp_1_fu_1338_p3[8]),
        .I1(wt_read_reg_1648[8]),
        .O(\gmem2_addr_1_reg_2039[10]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[14]_i_2 
       (.I0(tmp_1_fu_1338_p3[15]),
        .I1(wt_read_reg_1648[15]),
        .O(\gmem2_addr_1_reg_2039[14]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[14]_i_3 
       (.I0(tmp_1_fu_1338_p3[14]),
        .I1(wt_read_reg_1648[14]),
        .O(\gmem2_addr_1_reg_2039[14]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[14]_i_4 
       (.I0(tmp_1_fu_1338_p3[13]),
        .I1(wt_read_reg_1648[13]),
        .O(\gmem2_addr_1_reg_2039[14]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[14]_i_5 
       (.I0(tmp_1_fu_1338_p3[12]),
        .I1(wt_read_reg_1648[12]),
        .O(\gmem2_addr_1_reg_2039[14]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[18]_i_2 
       (.I0(tmp_1_fu_1338_p3[19]),
        .I1(wt_read_reg_1648[19]),
        .O(\gmem2_addr_1_reg_2039[18]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[18]_i_3 
       (.I0(tmp_1_fu_1338_p3[18]),
        .I1(wt_read_reg_1648[18]),
        .O(\gmem2_addr_1_reg_2039[18]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[18]_i_4 
       (.I0(tmp_1_fu_1338_p3[17]),
        .I1(wt_read_reg_1648[17]),
        .O(\gmem2_addr_1_reg_2039[18]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[18]_i_5 
       (.I0(tmp_1_fu_1338_p3[16]),
        .I1(wt_read_reg_1648[16]),
        .O(\gmem2_addr_1_reg_2039[18]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[22]_i_2 
       (.I0(tmp_1_fu_1338_p3[23]),
        .I1(wt_read_reg_1648[23]),
        .O(\gmem2_addr_1_reg_2039[22]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[22]_i_3 
       (.I0(tmp_1_fu_1338_p3[22]),
        .I1(wt_read_reg_1648[22]),
        .O(\gmem2_addr_1_reg_2039[22]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[22]_i_4 
       (.I0(tmp_1_fu_1338_p3[21]),
        .I1(wt_read_reg_1648[21]),
        .O(\gmem2_addr_1_reg_2039[22]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[22]_i_5 
       (.I0(tmp_1_fu_1338_p3[20]),
        .I1(wt_read_reg_1648[20]),
        .O(\gmem2_addr_1_reg_2039[22]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[26]_i_2 
       (.I0(tmp_1_fu_1338_p3[27]),
        .I1(wt_read_reg_1648[27]),
        .O(\gmem2_addr_1_reg_2039[26]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[26]_i_3 
       (.I0(tmp_1_fu_1338_p3[26]),
        .I1(wt_read_reg_1648[26]),
        .O(\gmem2_addr_1_reg_2039[26]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[26]_i_4 
       (.I0(tmp_1_fu_1338_p3[25]),
        .I1(wt_read_reg_1648[25]),
        .O(\gmem2_addr_1_reg_2039[26]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[26]_i_5 
       (.I0(tmp_1_fu_1338_p3[24]),
        .I1(wt_read_reg_1648[24]),
        .O(\gmem2_addr_1_reg_2039[26]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[2]_i_2 
       (.I0(tmp_1_fu_1338_p3[3]),
        .I1(wt_read_reg_1648[3]),
        .O(\gmem2_addr_1_reg_2039[2]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[2]_i_3 
       (.I0(tmp_1_fu_1338_p3[2]),
        .I1(wt_read_reg_1648[2]),
        .O(\gmem2_addr_1_reg_2039[2]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[2]_i_4 
       (.I0(tmp_1_fu_1338_p3[1]),
        .I1(wt_read_reg_1648[1]),
        .O(\gmem2_addr_1_reg_2039[2]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem2_addr_1_reg_2039[30]_i_1 
       (.I0(icmp_ln45_reg_1723),
        .I1(ap_CS_fsm_state77),
        .O(gmem2_addr_1_reg_20390));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[30]_i_3 
       (.I0(tmp_1_fu_1338_p3[31]),
        .I1(wt_read_reg_1648[31]),
        .O(\gmem2_addr_1_reg_2039[30]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[30]_i_4 
       (.I0(tmp_1_fu_1338_p3[30]),
        .I1(wt_read_reg_1648[30]),
        .O(\gmem2_addr_1_reg_2039[30]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[30]_i_5 
       (.I0(tmp_1_fu_1338_p3[29]),
        .I1(wt_read_reg_1648[29]),
        .O(\gmem2_addr_1_reg_2039[30]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[30]_i_6 
       (.I0(tmp_1_fu_1338_p3[28]),
        .I1(wt_read_reg_1648[28]),
        .O(\gmem2_addr_1_reg_2039[30]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[6]_i_2 
       (.I0(tmp_1_fu_1338_p3[7]),
        .I1(wt_read_reg_1648[7]),
        .O(\gmem2_addr_1_reg_2039[6]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[6]_i_3 
       (.I0(tmp_1_fu_1338_p3[6]),
        .I1(wt_read_reg_1648[6]),
        .O(\gmem2_addr_1_reg_2039[6]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[6]_i_4 
       (.I0(tmp_1_fu_1338_p3[5]),
        .I1(wt_read_reg_1648[5]),
        .O(\gmem2_addr_1_reg_2039[6]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_1_reg_2039[6]_i_5 
       (.I0(tmp_1_fu_1338_p3[4]),
        .I1(wt_read_reg_1648[4]),
        .O(\gmem2_addr_1_reg_2039[6]_i_5_n_12 ));
  FDRE \gmem2_addr_1_reg_2039_reg[0] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[1]),
        .Q(gmem2_addr_1_reg_2039[0]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[10] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[11]),
        .Q(gmem2_addr_1_reg_2039[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_1_reg_2039_reg[10]_i_1 
       (.CI(\gmem2_addr_1_reg_2039_reg[6]_i_1_n_12 ),
        .CO({\gmem2_addr_1_reg_2039_reg[10]_i_1_n_12 ,\gmem2_addr_1_reg_2039_reg[10]_i_1_n_13 ,\gmem2_addr_1_reg_2039_reg[10]_i_1_n_14 ,\gmem2_addr_1_reg_2039_reg[10]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_1338_p3[11:8]),
        .O(empty_54_fu_1345_p2[11:8]),
        .S({\gmem2_addr_1_reg_2039[10]_i_2_n_12 ,\gmem2_addr_1_reg_2039[10]_i_3_n_12 ,\gmem2_addr_1_reg_2039[10]_i_4_n_12 ,\gmem2_addr_1_reg_2039[10]_i_5_n_12 }));
  FDRE \gmem2_addr_1_reg_2039_reg[11] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[12]),
        .Q(gmem2_addr_1_reg_2039[11]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[12] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[13]),
        .Q(gmem2_addr_1_reg_2039[12]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[13] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[14]),
        .Q(gmem2_addr_1_reg_2039[13]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[14] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[15]),
        .Q(gmem2_addr_1_reg_2039[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_1_reg_2039_reg[14]_i_1 
       (.CI(\gmem2_addr_1_reg_2039_reg[10]_i_1_n_12 ),
        .CO({\gmem2_addr_1_reg_2039_reg[14]_i_1_n_12 ,\gmem2_addr_1_reg_2039_reg[14]_i_1_n_13 ,\gmem2_addr_1_reg_2039_reg[14]_i_1_n_14 ,\gmem2_addr_1_reg_2039_reg[14]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_1338_p3[15:12]),
        .O(empty_54_fu_1345_p2[15:12]),
        .S({\gmem2_addr_1_reg_2039[14]_i_2_n_12 ,\gmem2_addr_1_reg_2039[14]_i_3_n_12 ,\gmem2_addr_1_reg_2039[14]_i_4_n_12 ,\gmem2_addr_1_reg_2039[14]_i_5_n_12 }));
  FDRE \gmem2_addr_1_reg_2039_reg[15] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[16]),
        .Q(gmem2_addr_1_reg_2039[15]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[16] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[17]),
        .Q(gmem2_addr_1_reg_2039[16]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[17] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[18]),
        .Q(gmem2_addr_1_reg_2039[17]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[18] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[19]),
        .Q(gmem2_addr_1_reg_2039[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_1_reg_2039_reg[18]_i_1 
       (.CI(\gmem2_addr_1_reg_2039_reg[14]_i_1_n_12 ),
        .CO({\gmem2_addr_1_reg_2039_reg[18]_i_1_n_12 ,\gmem2_addr_1_reg_2039_reg[18]_i_1_n_13 ,\gmem2_addr_1_reg_2039_reg[18]_i_1_n_14 ,\gmem2_addr_1_reg_2039_reg[18]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_1338_p3[19:16]),
        .O(empty_54_fu_1345_p2[19:16]),
        .S({\gmem2_addr_1_reg_2039[18]_i_2_n_12 ,\gmem2_addr_1_reg_2039[18]_i_3_n_12 ,\gmem2_addr_1_reg_2039[18]_i_4_n_12 ,\gmem2_addr_1_reg_2039[18]_i_5_n_12 }));
  FDRE \gmem2_addr_1_reg_2039_reg[19] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[20]),
        .Q(gmem2_addr_1_reg_2039[19]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[1] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[2]),
        .Q(gmem2_addr_1_reg_2039[1]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[20] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[21]),
        .Q(gmem2_addr_1_reg_2039[20]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[21] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[22]),
        .Q(gmem2_addr_1_reg_2039[21]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[22] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[23]),
        .Q(gmem2_addr_1_reg_2039[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_1_reg_2039_reg[22]_i_1 
       (.CI(\gmem2_addr_1_reg_2039_reg[18]_i_1_n_12 ),
        .CO({\gmem2_addr_1_reg_2039_reg[22]_i_1_n_12 ,\gmem2_addr_1_reg_2039_reg[22]_i_1_n_13 ,\gmem2_addr_1_reg_2039_reg[22]_i_1_n_14 ,\gmem2_addr_1_reg_2039_reg[22]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_1338_p3[23:20]),
        .O(empty_54_fu_1345_p2[23:20]),
        .S({\gmem2_addr_1_reg_2039[22]_i_2_n_12 ,\gmem2_addr_1_reg_2039[22]_i_3_n_12 ,\gmem2_addr_1_reg_2039[22]_i_4_n_12 ,\gmem2_addr_1_reg_2039[22]_i_5_n_12 }));
  FDRE \gmem2_addr_1_reg_2039_reg[23] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[24]),
        .Q(gmem2_addr_1_reg_2039[23]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[24] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[25]),
        .Q(gmem2_addr_1_reg_2039[24]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[25] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[26]),
        .Q(gmem2_addr_1_reg_2039[25]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[26] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[27]),
        .Q(gmem2_addr_1_reg_2039[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_1_reg_2039_reg[26]_i_1 
       (.CI(\gmem2_addr_1_reg_2039_reg[22]_i_1_n_12 ),
        .CO({\gmem2_addr_1_reg_2039_reg[26]_i_1_n_12 ,\gmem2_addr_1_reg_2039_reg[26]_i_1_n_13 ,\gmem2_addr_1_reg_2039_reg[26]_i_1_n_14 ,\gmem2_addr_1_reg_2039_reg[26]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_1338_p3[27:24]),
        .O(empty_54_fu_1345_p2[27:24]),
        .S({\gmem2_addr_1_reg_2039[26]_i_2_n_12 ,\gmem2_addr_1_reg_2039[26]_i_3_n_12 ,\gmem2_addr_1_reg_2039[26]_i_4_n_12 ,\gmem2_addr_1_reg_2039[26]_i_5_n_12 }));
  FDRE \gmem2_addr_1_reg_2039_reg[27] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[28]),
        .Q(gmem2_addr_1_reg_2039[27]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[28] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[29]),
        .Q(gmem2_addr_1_reg_2039[28]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[29] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[30]),
        .Q(gmem2_addr_1_reg_2039[29]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[2] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[3]),
        .Q(gmem2_addr_1_reg_2039[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_1_reg_2039_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem2_addr_1_reg_2039_reg[2]_i_1_n_12 ,\gmem2_addr_1_reg_2039_reg[2]_i_1_n_13 ,\gmem2_addr_1_reg_2039_reg[2]_i_1_n_14 ,\gmem2_addr_1_reg_2039_reg[2]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({tmp_1_fu_1338_p3[3:1],1'b0}),
        .O({empty_54_fu_1345_p2[3:1],\NLW_gmem2_addr_1_reg_2039_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem2_addr_1_reg_2039[2]_i_2_n_12 ,\gmem2_addr_1_reg_2039[2]_i_3_n_12 ,\gmem2_addr_1_reg_2039[2]_i_4_n_12 ,wt_read_reg_1648[0]}));
  FDRE \gmem2_addr_1_reg_2039_reg[30] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[31]),
        .Q(gmem2_addr_1_reg_2039[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_1_reg_2039_reg[30]_i_2 
       (.CI(\gmem2_addr_1_reg_2039_reg[26]_i_1_n_12 ),
        .CO({\NLW_gmem2_addr_1_reg_2039_reg[30]_i_2_CO_UNCONNECTED [3],\gmem2_addr_1_reg_2039_reg[30]_i_2_n_13 ,\gmem2_addr_1_reg_2039_reg[30]_i_2_n_14 ,\gmem2_addr_1_reg_2039_reg[30]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_1_fu_1338_p3[30:28]}),
        .O(empty_54_fu_1345_p2[31:28]),
        .S({\gmem2_addr_1_reg_2039[30]_i_3_n_12 ,\gmem2_addr_1_reg_2039[30]_i_4_n_12 ,\gmem2_addr_1_reg_2039[30]_i_5_n_12 ,\gmem2_addr_1_reg_2039[30]_i_6_n_12 }));
  FDRE \gmem2_addr_1_reg_2039_reg[3] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[4]),
        .Q(gmem2_addr_1_reg_2039[3]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[4] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[5]),
        .Q(gmem2_addr_1_reg_2039[4]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[5] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[6]),
        .Q(gmem2_addr_1_reg_2039[5]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[6] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[7]),
        .Q(gmem2_addr_1_reg_2039[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_1_reg_2039_reg[6]_i_1 
       (.CI(\gmem2_addr_1_reg_2039_reg[2]_i_1_n_12 ),
        .CO({\gmem2_addr_1_reg_2039_reg[6]_i_1_n_12 ,\gmem2_addr_1_reg_2039_reg[6]_i_1_n_13 ,\gmem2_addr_1_reg_2039_reg[6]_i_1_n_14 ,\gmem2_addr_1_reg_2039_reg[6]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_1_fu_1338_p3[7:4]),
        .O(empty_54_fu_1345_p2[7:4]),
        .S({\gmem2_addr_1_reg_2039[6]_i_2_n_12 ,\gmem2_addr_1_reg_2039[6]_i_3_n_12 ,\gmem2_addr_1_reg_2039[6]_i_4_n_12 ,\gmem2_addr_1_reg_2039[6]_i_5_n_12 }));
  FDRE \gmem2_addr_1_reg_2039_reg[7] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[8]),
        .Q(gmem2_addr_1_reg_2039[7]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[8] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[9]),
        .Q(gmem2_addr_1_reg_2039[8]),
        .R(1'b0));
  FDRE \gmem2_addr_1_reg_2039_reg[9] 
       (.C(ap_clk),
        .CE(gmem2_addr_1_reg_20390),
        .D(empty_54_fu_1345_p2[10]),
        .Q(gmem2_addr_1_reg_2039[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[10]_i_2 
       (.I0(tmp_2_fu_1208_p3[11]),
        .I1(dwt_read_reg_1642[11]),
        .O(\gmem2_addr_2_reg_1965[10]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[10]_i_3 
       (.I0(tmp_2_fu_1208_p3[10]),
        .I1(dwt_read_reg_1642[10]),
        .O(\gmem2_addr_2_reg_1965[10]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[10]_i_4 
       (.I0(tmp_2_fu_1208_p3[9]),
        .I1(dwt_read_reg_1642[9]),
        .O(\gmem2_addr_2_reg_1965[10]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[10]_i_5 
       (.I0(tmp_2_fu_1208_p3[8]),
        .I1(dwt_read_reg_1642[8]),
        .O(\gmem2_addr_2_reg_1965[10]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[14]_i_2 
       (.I0(tmp_2_fu_1208_p3[15]),
        .I1(dwt_read_reg_1642[15]),
        .O(\gmem2_addr_2_reg_1965[14]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[14]_i_3 
       (.I0(tmp_2_fu_1208_p3[14]),
        .I1(dwt_read_reg_1642[14]),
        .O(\gmem2_addr_2_reg_1965[14]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[14]_i_4 
       (.I0(tmp_2_fu_1208_p3[13]),
        .I1(dwt_read_reg_1642[13]),
        .O(\gmem2_addr_2_reg_1965[14]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[14]_i_5 
       (.I0(tmp_2_fu_1208_p3[12]),
        .I1(dwt_read_reg_1642[12]),
        .O(\gmem2_addr_2_reg_1965[14]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[18]_i_2 
       (.I0(tmp_2_fu_1208_p3[19]),
        .I1(dwt_read_reg_1642[19]),
        .O(\gmem2_addr_2_reg_1965[18]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[18]_i_3 
       (.I0(tmp_2_fu_1208_p3[18]),
        .I1(dwt_read_reg_1642[18]),
        .O(\gmem2_addr_2_reg_1965[18]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[18]_i_4 
       (.I0(tmp_2_fu_1208_p3[17]),
        .I1(dwt_read_reg_1642[17]),
        .O(\gmem2_addr_2_reg_1965[18]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[18]_i_5 
       (.I0(tmp_2_fu_1208_p3[16]),
        .I1(dwt_read_reg_1642[16]),
        .O(\gmem2_addr_2_reg_1965[18]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[22]_i_2 
       (.I0(tmp_2_fu_1208_p3[23]),
        .I1(dwt_read_reg_1642[23]),
        .O(\gmem2_addr_2_reg_1965[22]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[22]_i_3 
       (.I0(tmp_2_fu_1208_p3[22]),
        .I1(dwt_read_reg_1642[22]),
        .O(\gmem2_addr_2_reg_1965[22]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[22]_i_4 
       (.I0(tmp_2_fu_1208_p3[21]),
        .I1(dwt_read_reg_1642[21]),
        .O(\gmem2_addr_2_reg_1965[22]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[22]_i_5 
       (.I0(tmp_2_fu_1208_p3[20]),
        .I1(dwt_read_reg_1642[20]),
        .O(\gmem2_addr_2_reg_1965[22]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[26]_i_2 
       (.I0(tmp_2_fu_1208_p3[27]),
        .I1(dwt_read_reg_1642[27]),
        .O(\gmem2_addr_2_reg_1965[26]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[26]_i_3 
       (.I0(tmp_2_fu_1208_p3[26]),
        .I1(dwt_read_reg_1642[26]),
        .O(\gmem2_addr_2_reg_1965[26]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[26]_i_4 
       (.I0(tmp_2_fu_1208_p3[25]),
        .I1(dwt_read_reg_1642[25]),
        .O(\gmem2_addr_2_reg_1965[26]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[26]_i_5 
       (.I0(tmp_2_fu_1208_p3[24]),
        .I1(dwt_read_reg_1642[24]),
        .O(\gmem2_addr_2_reg_1965[26]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[2]_i_2 
       (.I0(tmp_2_fu_1208_p3[3]),
        .I1(dwt_read_reg_1642[3]),
        .O(\gmem2_addr_2_reg_1965[2]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[2]_i_3 
       (.I0(tmp_2_fu_1208_p3[2]),
        .I1(dwt_read_reg_1642[2]),
        .O(\gmem2_addr_2_reg_1965[2]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[2]_i_4 
       (.I0(tmp_2_fu_1208_p3[1]),
        .I1(dwt_read_reg_1642[1]),
        .O(\gmem2_addr_2_reg_1965[2]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem2_addr_2_reg_1965[30]_i_1 
       (.I0(icmp_ln45_reg_1723),
        .I1(ap_CS_fsm_state63),
        .O(gmem2_addr_2_reg_19650));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[30]_i_3 
       (.I0(tmp_2_fu_1208_p3[31]),
        .I1(dwt_read_reg_1642[31]),
        .O(\gmem2_addr_2_reg_1965[30]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[30]_i_4 
       (.I0(tmp_2_fu_1208_p3[30]),
        .I1(dwt_read_reg_1642[30]),
        .O(\gmem2_addr_2_reg_1965[30]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[30]_i_5 
       (.I0(tmp_2_fu_1208_p3[29]),
        .I1(dwt_read_reg_1642[29]),
        .O(\gmem2_addr_2_reg_1965[30]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[30]_i_6 
       (.I0(tmp_2_fu_1208_p3[28]),
        .I1(dwt_read_reg_1642[28]),
        .O(\gmem2_addr_2_reg_1965[30]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[6]_i_2 
       (.I0(tmp_2_fu_1208_p3[7]),
        .I1(dwt_read_reg_1642[7]),
        .O(\gmem2_addr_2_reg_1965[6]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[6]_i_3 
       (.I0(tmp_2_fu_1208_p3[6]),
        .I1(dwt_read_reg_1642[6]),
        .O(\gmem2_addr_2_reg_1965[6]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[6]_i_4 
       (.I0(tmp_2_fu_1208_p3[5]),
        .I1(dwt_read_reg_1642[5]),
        .O(\gmem2_addr_2_reg_1965[6]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_2_reg_1965[6]_i_5 
       (.I0(tmp_2_fu_1208_p3[4]),
        .I1(dwt_read_reg_1642[4]),
        .O(\gmem2_addr_2_reg_1965[6]_i_5_n_12 ));
  FDRE \gmem2_addr_2_reg_1965_reg[0] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[1]),
        .Q(gmem2_addr_2_reg_1965[0]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[10] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[11]),
        .Q(gmem2_addr_2_reg_1965[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_2_reg_1965_reg[10]_i_1 
       (.CI(\gmem2_addr_2_reg_1965_reg[6]_i_1_n_12 ),
        .CO({\gmem2_addr_2_reg_1965_reg[10]_i_1_n_12 ,\gmem2_addr_2_reg_1965_reg[10]_i_1_n_13 ,\gmem2_addr_2_reg_1965_reg[10]_i_1_n_14 ,\gmem2_addr_2_reg_1965_reg[10]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_1208_p3[11:8]),
        .O(empty_74_fu_1215_p2[11:8]),
        .S({\gmem2_addr_2_reg_1965[10]_i_2_n_12 ,\gmem2_addr_2_reg_1965[10]_i_3_n_12 ,\gmem2_addr_2_reg_1965[10]_i_4_n_12 ,\gmem2_addr_2_reg_1965[10]_i_5_n_12 }));
  FDRE \gmem2_addr_2_reg_1965_reg[11] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[12]),
        .Q(gmem2_addr_2_reg_1965[11]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[12] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[13]),
        .Q(gmem2_addr_2_reg_1965[12]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[13] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[14]),
        .Q(gmem2_addr_2_reg_1965[13]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[14] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[15]),
        .Q(gmem2_addr_2_reg_1965[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_2_reg_1965_reg[14]_i_1 
       (.CI(\gmem2_addr_2_reg_1965_reg[10]_i_1_n_12 ),
        .CO({\gmem2_addr_2_reg_1965_reg[14]_i_1_n_12 ,\gmem2_addr_2_reg_1965_reg[14]_i_1_n_13 ,\gmem2_addr_2_reg_1965_reg[14]_i_1_n_14 ,\gmem2_addr_2_reg_1965_reg[14]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_1208_p3[15:12]),
        .O(empty_74_fu_1215_p2[15:12]),
        .S({\gmem2_addr_2_reg_1965[14]_i_2_n_12 ,\gmem2_addr_2_reg_1965[14]_i_3_n_12 ,\gmem2_addr_2_reg_1965[14]_i_4_n_12 ,\gmem2_addr_2_reg_1965[14]_i_5_n_12 }));
  FDRE \gmem2_addr_2_reg_1965_reg[15] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[16]),
        .Q(gmem2_addr_2_reg_1965[15]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[16] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[17]),
        .Q(gmem2_addr_2_reg_1965[16]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[17] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[18]),
        .Q(gmem2_addr_2_reg_1965[17]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[18] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[19]),
        .Q(gmem2_addr_2_reg_1965[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_2_reg_1965_reg[18]_i_1 
       (.CI(\gmem2_addr_2_reg_1965_reg[14]_i_1_n_12 ),
        .CO({\gmem2_addr_2_reg_1965_reg[18]_i_1_n_12 ,\gmem2_addr_2_reg_1965_reg[18]_i_1_n_13 ,\gmem2_addr_2_reg_1965_reg[18]_i_1_n_14 ,\gmem2_addr_2_reg_1965_reg[18]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_1208_p3[19:16]),
        .O(empty_74_fu_1215_p2[19:16]),
        .S({\gmem2_addr_2_reg_1965[18]_i_2_n_12 ,\gmem2_addr_2_reg_1965[18]_i_3_n_12 ,\gmem2_addr_2_reg_1965[18]_i_4_n_12 ,\gmem2_addr_2_reg_1965[18]_i_5_n_12 }));
  FDRE \gmem2_addr_2_reg_1965_reg[19] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[20]),
        .Q(gmem2_addr_2_reg_1965[19]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[1] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[2]),
        .Q(gmem2_addr_2_reg_1965[1]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[20] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[21]),
        .Q(gmem2_addr_2_reg_1965[20]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[21] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[22]),
        .Q(gmem2_addr_2_reg_1965[21]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[22] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[23]),
        .Q(gmem2_addr_2_reg_1965[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_2_reg_1965_reg[22]_i_1 
       (.CI(\gmem2_addr_2_reg_1965_reg[18]_i_1_n_12 ),
        .CO({\gmem2_addr_2_reg_1965_reg[22]_i_1_n_12 ,\gmem2_addr_2_reg_1965_reg[22]_i_1_n_13 ,\gmem2_addr_2_reg_1965_reg[22]_i_1_n_14 ,\gmem2_addr_2_reg_1965_reg[22]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_1208_p3[23:20]),
        .O(empty_74_fu_1215_p2[23:20]),
        .S({\gmem2_addr_2_reg_1965[22]_i_2_n_12 ,\gmem2_addr_2_reg_1965[22]_i_3_n_12 ,\gmem2_addr_2_reg_1965[22]_i_4_n_12 ,\gmem2_addr_2_reg_1965[22]_i_5_n_12 }));
  FDRE \gmem2_addr_2_reg_1965_reg[23] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[24]),
        .Q(gmem2_addr_2_reg_1965[23]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[24] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[25]),
        .Q(gmem2_addr_2_reg_1965[24]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[25] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[26]),
        .Q(gmem2_addr_2_reg_1965[25]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[26] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[27]),
        .Q(gmem2_addr_2_reg_1965[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_2_reg_1965_reg[26]_i_1 
       (.CI(\gmem2_addr_2_reg_1965_reg[22]_i_1_n_12 ),
        .CO({\gmem2_addr_2_reg_1965_reg[26]_i_1_n_12 ,\gmem2_addr_2_reg_1965_reg[26]_i_1_n_13 ,\gmem2_addr_2_reg_1965_reg[26]_i_1_n_14 ,\gmem2_addr_2_reg_1965_reg[26]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_1208_p3[27:24]),
        .O(empty_74_fu_1215_p2[27:24]),
        .S({\gmem2_addr_2_reg_1965[26]_i_2_n_12 ,\gmem2_addr_2_reg_1965[26]_i_3_n_12 ,\gmem2_addr_2_reg_1965[26]_i_4_n_12 ,\gmem2_addr_2_reg_1965[26]_i_5_n_12 }));
  FDRE \gmem2_addr_2_reg_1965_reg[27] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[28]),
        .Q(gmem2_addr_2_reg_1965[27]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[28] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[29]),
        .Q(gmem2_addr_2_reg_1965[28]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[29] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[30]),
        .Q(gmem2_addr_2_reg_1965[29]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[2] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[3]),
        .Q(gmem2_addr_2_reg_1965[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_2_reg_1965_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem2_addr_2_reg_1965_reg[2]_i_1_n_12 ,\gmem2_addr_2_reg_1965_reg[2]_i_1_n_13 ,\gmem2_addr_2_reg_1965_reg[2]_i_1_n_14 ,\gmem2_addr_2_reg_1965_reg[2]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({tmp_2_fu_1208_p3[3:1],1'b0}),
        .O({empty_74_fu_1215_p2[3:1],\NLW_gmem2_addr_2_reg_1965_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem2_addr_2_reg_1965[2]_i_2_n_12 ,\gmem2_addr_2_reg_1965[2]_i_3_n_12 ,\gmem2_addr_2_reg_1965[2]_i_4_n_12 ,dwt_read_reg_1642[0]}));
  FDRE \gmem2_addr_2_reg_1965_reg[30] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[31]),
        .Q(gmem2_addr_2_reg_1965[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_2_reg_1965_reg[30]_i_2 
       (.CI(\gmem2_addr_2_reg_1965_reg[26]_i_1_n_12 ),
        .CO({\NLW_gmem2_addr_2_reg_1965_reg[30]_i_2_CO_UNCONNECTED [3],\gmem2_addr_2_reg_1965_reg[30]_i_2_n_13 ,\gmem2_addr_2_reg_1965_reg[30]_i_2_n_14 ,\gmem2_addr_2_reg_1965_reg[30]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_2_fu_1208_p3[30:28]}),
        .O(empty_74_fu_1215_p2[31:28]),
        .S({\gmem2_addr_2_reg_1965[30]_i_3_n_12 ,\gmem2_addr_2_reg_1965[30]_i_4_n_12 ,\gmem2_addr_2_reg_1965[30]_i_5_n_12 ,\gmem2_addr_2_reg_1965[30]_i_6_n_12 }));
  FDRE \gmem2_addr_2_reg_1965_reg[3] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[4]),
        .Q(gmem2_addr_2_reg_1965[3]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[4] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[5]),
        .Q(gmem2_addr_2_reg_1965[4]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[5] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[6]),
        .Q(gmem2_addr_2_reg_1965[5]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[6] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[7]),
        .Q(gmem2_addr_2_reg_1965[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_2_reg_1965_reg[6]_i_1 
       (.CI(\gmem2_addr_2_reg_1965_reg[2]_i_1_n_12 ),
        .CO({\gmem2_addr_2_reg_1965_reg[6]_i_1_n_12 ,\gmem2_addr_2_reg_1965_reg[6]_i_1_n_13 ,\gmem2_addr_2_reg_1965_reg[6]_i_1_n_14 ,\gmem2_addr_2_reg_1965_reg[6]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_1208_p3[7:4]),
        .O(empty_74_fu_1215_p2[7:4]),
        .S({\gmem2_addr_2_reg_1965[6]_i_2_n_12 ,\gmem2_addr_2_reg_1965[6]_i_3_n_12 ,\gmem2_addr_2_reg_1965[6]_i_4_n_12 ,\gmem2_addr_2_reg_1965[6]_i_5_n_12 }));
  FDRE \gmem2_addr_2_reg_1965_reg[7] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[8]),
        .Q(gmem2_addr_2_reg_1965[7]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[8] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[9]),
        .Q(gmem2_addr_2_reg_1965[8]),
        .R(1'b0));
  FDRE \gmem2_addr_2_reg_1965_reg[9] 
       (.C(ap_clk),
        .CE(gmem2_addr_2_reg_19650),
        .D(empty_74_fu_1215_p2[10]),
        .Q(gmem2_addr_2_reg_1965[9]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[0] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[0]),
        .Q(gmem2_addr_read_reg_1824[0]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[10] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[10]),
        .Q(gmem2_addr_read_reg_1824[10]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[11] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[11]),
        .Q(gmem2_addr_read_reg_1824[11]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[12] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[12]),
        .Q(gmem2_addr_read_reg_1824[12]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[13] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[13]),
        .Q(gmem2_addr_read_reg_1824[13]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[14] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[14]),
        .Q(gmem2_addr_read_reg_1824[14]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[15] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[15]),
        .Q(gmem2_addr_read_reg_1824[15]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[1] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[1]),
        .Q(gmem2_addr_read_reg_1824[1]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[2] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[2]),
        .Q(gmem2_addr_read_reg_1824[2]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[3] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[3]),
        .Q(gmem2_addr_read_reg_1824[3]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[4] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[4]),
        .Q(gmem2_addr_read_reg_1824[4]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[5] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[5]),
        .Q(gmem2_addr_read_reg_1824[5]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[6] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[6]),
        .Q(gmem2_addr_read_reg_1824[6]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[7] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[7]),
        .Q(gmem2_addr_read_reg_1824[7]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[8] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[8]),
        .Q(gmem2_addr_read_reg_1824[8]),
        .R(1'b0));
  FDRE \gmem2_addr_read_reg_1824_reg[9] 
       (.C(ap_clk),
        .CE(gmem2_addr_read_reg_18240),
        .D(gmem2_RDATA[9]),
        .Q(gmem2_addr_read_reg_1824[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[10]_i_2 
       (.I0(tmp_fu_957_p3[11]),
        .I1(dwt_read_reg_1642[11]),
        .O(\gmem2_addr_reg_1804[10]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[10]_i_3 
       (.I0(tmp_fu_957_p3[10]),
        .I1(dwt_read_reg_1642[10]),
        .O(\gmem2_addr_reg_1804[10]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[10]_i_4 
       (.I0(tmp_fu_957_p3[9]),
        .I1(dwt_read_reg_1642[9]),
        .O(\gmem2_addr_reg_1804[10]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[10]_i_5 
       (.I0(tmp_fu_957_p3[8]),
        .I1(dwt_read_reg_1642[8]),
        .O(\gmem2_addr_reg_1804[10]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[14]_i_2 
       (.I0(tmp_fu_957_p3[15]),
        .I1(dwt_read_reg_1642[15]),
        .O(\gmem2_addr_reg_1804[14]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[14]_i_3 
       (.I0(tmp_fu_957_p3[14]),
        .I1(dwt_read_reg_1642[14]),
        .O(\gmem2_addr_reg_1804[14]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[14]_i_4 
       (.I0(tmp_fu_957_p3[13]),
        .I1(dwt_read_reg_1642[13]),
        .O(\gmem2_addr_reg_1804[14]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[14]_i_5 
       (.I0(tmp_fu_957_p3[12]),
        .I1(dwt_read_reg_1642[12]),
        .O(\gmem2_addr_reg_1804[14]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[18]_i_2 
       (.I0(tmp_fu_957_p3[19]),
        .I1(dwt_read_reg_1642[19]),
        .O(\gmem2_addr_reg_1804[18]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[18]_i_3 
       (.I0(tmp_fu_957_p3[18]),
        .I1(dwt_read_reg_1642[18]),
        .O(\gmem2_addr_reg_1804[18]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[18]_i_4 
       (.I0(tmp_fu_957_p3[17]),
        .I1(dwt_read_reg_1642[17]),
        .O(\gmem2_addr_reg_1804[18]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[18]_i_5 
       (.I0(tmp_fu_957_p3[16]),
        .I1(dwt_read_reg_1642[16]),
        .O(\gmem2_addr_reg_1804[18]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[22]_i_2 
       (.I0(tmp_fu_957_p3[23]),
        .I1(dwt_read_reg_1642[23]),
        .O(\gmem2_addr_reg_1804[22]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[22]_i_3 
       (.I0(tmp_fu_957_p3[22]),
        .I1(dwt_read_reg_1642[22]),
        .O(\gmem2_addr_reg_1804[22]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[22]_i_4 
       (.I0(tmp_fu_957_p3[21]),
        .I1(dwt_read_reg_1642[21]),
        .O(\gmem2_addr_reg_1804[22]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[22]_i_5 
       (.I0(tmp_fu_957_p3[20]),
        .I1(dwt_read_reg_1642[20]),
        .O(\gmem2_addr_reg_1804[22]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[26]_i_2 
       (.I0(tmp_fu_957_p3[27]),
        .I1(dwt_read_reg_1642[27]),
        .O(\gmem2_addr_reg_1804[26]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[26]_i_3 
       (.I0(tmp_fu_957_p3[26]),
        .I1(dwt_read_reg_1642[26]),
        .O(\gmem2_addr_reg_1804[26]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[26]_i_4 
       (.I0(tmp_fu_957_p3[25]),
        .I1(dwt_read_reg_1642[25]),
        .O(\gmem2_addr_reg_1804[26]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[26]_i_5 
       (.I0(tmp_fu_957_p3[24]),
        .I1(dwt_read_reg_1642[24]),
        .O(\gmem2_addr_reg_1804[26]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[2]_i_2 
       (.I0(tmp_fu_957_p3[3]),
        .I1(dwt_read_reg_1642[3]),
        .O(\gmem2_addr_reg_1804[2]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[2]_i_3 
       (.I0(tmp_fu_957_p3[2]),
        .I1(dwt_read_reg_1642[2]),
        .O(\gmem2_addr_reg_1804[2]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[2]_i_4 
       (.I0(tmp_fu_957_p3[1]),
        .I1(dwt_read_reg_1642[1]),
        .O(\gmem2_addr_reg_1804[2]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem2_addr_reg_1804[30]_i_1 
       (.I0(icmp_ln45_reg_1723),
        .I1(ap_CS_fsm_state36),
        .O(gmem2_addr_reg_18040));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[30]_i_3 
       (.I0(tmp_fu_957_p3[31]),
        .I1(dwt_read_reg_1642[31]),
        .O(\gmem2_addr_reg_1804[30]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[30]_i_4 
       (.I0(tmp_fu_957_p3[30]),
        .I1(dwt_read_reg_1642[30]),
        .O(\gmem2_addr_reg_1804[30]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[30]_i_5 
       (.I0(tmp_fu_957_p3[29]),
        .I1(dwt_read_reg_1642[29]),
        .O(\gmem2_addr_reg_1804[30]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[30]_i_6 
       (.I0(tmp_fu_957_p3[28]),
        .I1(dwt_read_reg_1642[28]),
        .O(\gmem2_addr_reg_1804[30]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[6]_i_2 
       (.I0(tmp_fu_957_p3[7]),
        .I1(dwt_read_reg_1642[7]),
        .O(\gmem2_addr_reg_1804[6]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[6]_i_3 
       (.I0(tmp_fu_957_p3[6]),
        .I1(dwt_read_reg_1642[6]),
        .O(\gmem2_addr_reg_1804[6]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[6]_i_4 
       (.I0(tmp_fu_957_p3[5]),
        .I1(dwt_read_reg_1642[5]),
        .O(\gmem2_addr_reg_1804[6]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1804[6]_i_5 
       (.I0(tmp_fu_957_p3[4]),
        .I1(dwt_read_reg_1642[4]),
        .O(\gmem2_addr_reg_1804[6]_i_5_n_12 ));
  FDRE \gmem2_addr_reg_1804_reg[0] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[1]),
        .Q(gmem2_addr_reg_1804[0]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[10] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[11]),
        .Q(gmem2_addr_reg_1804[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_reg_1804_reg[10]_i_1 
       (.CI(\gmem2_addr_reg_1804_reg[6]_i_1_n_12 ),
        .CO({\gmem2_addr_reg_1804_reg[10]_i_1_n_12 ,\gmem2_addr_reg_1804_reg[10]_i_1_n_13 ,\gmem2_addr_reg_1804_reg[10]_i_1_n_14 ,\gmem2_addr_reg_1804_reg[10]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_fu_957_p3[11:8]),
        .O(empty_67_fu_964_p2[11:8]),
        .S({\gmem2_addr_reg_1804[10]_i_2_n_12 ,\gmem2_addr_reg_1804[10]_i_3_n_12 ,\gmem2_addr_reg_1804[10]_i_4_n_12 ,\gmem2_addr_reg_1804[10]_i_5_n_12 }));
  FDRE \gmem2_addr_reg_1804_reg[11] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[12]),
        .Q(gmem2_addr_reg_1804[11]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[12] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[13]),
        .Q(gmem2_addr_reg_1804[12]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[13] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[14]),
        .Q(gmem2_addr_reg_1804[13]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[14] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[15]),
        .Q(gmem2_addr_reg_1804[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_reg_1804_reg[14]_i_1 
       (.CI(\gmem2_addr_reg_1804_reg[10]_i_1_n_12 ),
        .CO({\gmem2_addr_reg_1804_reg[14]_i_1_n_12 ,\gmem2_addr_reg_1804_reg[14]_i_1_n_13 ,\gmem2_addr_reg_1804_reg[14]_i_1_n_14 ,\gmem2_addr_reg_1804_reg[14]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_fu_957_p3[15:12]),
        .O(empty_67_fu_964_p2[15:12]),
        .S({\gmem2_addr_reg_1804[14]_i_2_n_12 ,\gmem2_addr_reg_1804[14]_i_3_n_12 ,\gmem2_addr_reg_1804[14]_i_4_n_12 ,\gmem2_addr_reg_1804[14]_i_5_n_12 }));
  FDRE \gmem2_addr_reg_1804_reg[15] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[16]),
        .Q(gmem2_addr_reg_1804[15]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[16] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[17]),
        .Q(gmem2_addr_reg_1804[16]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[17] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[18]),
        .Q(gmem2_addr_reg_1804[17]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[18] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[19]),
        .Q(gmem2_addr_reg_1804[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_reg_1804_reg[18]_i_1 
       (.CI(\gmem2_addr_reg_1804_reg[14]_i_1_n_12 ),
        .CO({\gmem2_addr_reg_1804_reg[18]_i_1_n_12 ,\gmem2_addr_reg_1804_reg[18]_i_1_n_13 ,\gmem2_addr_reg_1804_reg[18]_i_1_n_14 ,\gmem2_addr_reg_1804_reg[18]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_fu_957_p3[19:16]),
        .O(empty_67_fu_964_p2[19:16]),
        .S({\gmem2_addr_reg_1804[18]_i_2_n_12 ,\gmem2_addr_reg_1804[18]_i_3_n_12 ,\gmem2_addr_reg_1804[18]_i_4_n_12 ,\gmem2_addr_reg_1804[18]_i_5_n_12 }));
  FDRE \gmem2_addr_reg_1804_reg[19] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[20]),
        .Q(gmem2_addr_reg_1804[19]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[1] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[2]),
        .Q(gmem2_addr_reg_1804[1]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[20] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[21]),
        .Q(gmem2_addr_reg_1804[20]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[21] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[22]),
        .Q(gmem2_addr_reg_1804[21]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[22] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[23]),
        .Q(gmem2_addr_reg_1804[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_reg_1804_reg[22]_i_1 
       (.CI(\gmem2_addr_reg_1804_reg[18]_i_1_n_12 ),
        .CO({\gmem2_addr_reg_1804_reg[22]_i_1_n_12 ,\gmem2_addr_reg_1804_reg[22]_i_1_n_13 ,\gmem2_addr_reg_1804_reg[22]_i_1_n_14 ,\gmem2_addr_reg_1804_reg[22]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_fu_957_p3[23:20]),
        .O(empty_67_fu_964_p2[23:20]),
        .S({\gmem2_addr_reg_1804[22]_i_2_n_12 ,\gmem2_addr_reg_1804[22]_i_3_n_12 ,\gmem2_addr_reg_1804[22]_i_4_n_12 ,\gmem2_addr_reg_1804[22]_i_5_n_12 }));
  FDRE \gmem2_addr_reg_1804_reg[23] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[24]),
        .Q(gmem2_addr_reg_1804[23]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[24] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[25]),
        .Q(gmem2_addr_reg_1804[24]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[25] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[26]),
        .Q(gmem2_addr_reg_1804[25]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[26] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[27]),
        .Q(gmem2_addr_reg_1804[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_reg_1804_reg[26]_i_1 
       (.CI(\gmem2_addr_reg_1804_reg[22]_i_1_n_12 ),
        .CO({\gmem2_addr_reg_1804_reg[26]_i_1_n_12 ,\gmem2_addr_reg_1804_reg[26]_i_1_n_13 ,\gmem2_addr_reg_1804_reg[26]_i_1_n_14 ,\gmem2_addr_reg_1804_reg[26]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_fu_957_p3[27:24]),
        .O(empty_67_fu_964_p2[27:24]),
        .S({\gmem2_addr_reg_1804[26]_i_2_n_12 ,\gmem2_addr_reg_1804[26]_i_3_n_12 ,\gmem2_addr_reg_1804[26]_i_4_n_12 ,\gmem2_addr_reg_1804[26]_i_5_n_12 }));
  FDRE \gmem2_addr_reg_1804_reg[27] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[28]),
        .Q(gmem2_addr_reg_1804[27]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[28] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[29]),
        .Q(gmem2_addr_reg_1804[28]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[29] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[30]),
        .Q(gmem2_addr_reg_1804[29]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[2] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[3]),
        .Q(gmem2_addr_reg_1804[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_reg_1804_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem2_addr_reg_1804_reg[2]_i_1_n_12 ,\gmem2_addr_reg_1804_reg[2]_i_1_n_13 ,\gmem2_addr_reg_1804_reg[2]_i_1_n_14 ,\gmem2_addr_reg_1804_reg[2]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({tmp_fu_957_p3[3:1],1'b0}),
        .O({empty_67_fu_964_p2[3:1],\NLW_gmem2_addr_reg_1804_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem2_addr_reg_1804[2]_i_2_n_12 ,\gmem2_addr_reg_1804[2]_i_3_n_12 ,\gmem2_addr_reg_1804[2]_i_4_n_12 ,dwt_read_reg_1642[0]}));
  FDRE \gmem2_addr_reg_1804_reg[30] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[31]),
        .Q(gmem2_addr_reg_1804[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_reg_1804_reg[30]_i_2 
       (.CI(\gmem2_addr_reg_1804_reg[26]_i_1_n_12 ),
        .CO({\NLW_gmem2_addr_reg_1804_reg[30]_i_2_CO_UNCONNECTED [3],\gmem2_addr_reg_1804_reg[30]_i_2_n_13 ,\gmem2_addr_reg_1804_reg[30]_i_2_n_14 ,\gmem2_addr_reg_1804_reg[30]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_fu_957_p3[30:28]}),
        .O(empty_67_fu_964_p2[31:28]),
        .S({\gmem2_addr_reg_1804[30]_i_3_n_12 ,\gmem2_addr_reg_1804[30]_i_4_n_12 ,\gmem2_addr_reg_1804[30]_i_5_n_12 ,\gmem2_addr_reg_1804[30]_i_6_n_12 }));
  FDRE \gmem2_addr_reg_1804_reg[3] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[4]),
        .Q(gmem2_addr_reg_1804[3]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[4] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[5]),
        .Q(gmem2_addr_reg_1804[4]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[5] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[6]),
        .Q(gmem2_addr_reg_1804[5]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[6] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[7]),
        .Q(gmem2_addr_reg_1804[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem2_addr_reg_1804_reg[6]_i_1 
       (.CI(\gmem2_addr_reg_1804_reg[2]_i_1_n_12 ),
        .CO({\gmem2_addr_reg_1804_reg[6]_i_1_n_12 ,\gmem2_addr_reg_1804_reg[6]_i_1_n_13 ,\gmem2_addr_reg_1804_reg[6]_i_1_n_14 ,\gmem2_addr_reg_1804_reg[6]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI(tmp_fu_957_p3[7:4]),
        .O(empty_67_fu_964_p2[7:4]),
        .S({\gmem2_addr_reg_1804[6]_i_2_n_12 ,\gmem2_addr_reg_1804[6]_i_3_n_12 ,\gmem2_addr_reg_1804[6]_i_4_n_12 ,\gmem2_addr_reg_1804[6]_i_5_n_12 }));
  FDRE \gmem2_addr_reg_1804_reg[7] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[8]),
        .Q(gmem2_addr_reg_1804[7]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[8] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[9]),
        .Q(gmem2_addr_reg_1804[8]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1804_reg[9] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_18040),
        .D(empty_67_fu_964_p2[10]),
        .Q(gmem2_addr_reg_1804[9]),
        .R(1'b0));
  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi gmem2_m_axi_U
       (.CO(ap_condition_pp3_exit_iter0_state44),
        .D({m_axi_gmem2_RLAST,m_axi_gmem2_RDATA}),
        .E(add_ln82_reg_18190),
        .I_AWVALID1(I_AWVALID1),
        .Q(\^m_axi_gmem2_AWLEN ),
        .SR(ap_rst_n_inv),
        .WEA(dwbuf_V_ce0),
        .\ap_CS_fsm_reg[48] (gmem2_m_axi_U_n_133),
        .\ap_CS_fsm_reg[84] (\ap_CS_fsm[84]_i_2_n_12 ),
        .\ap_CS_fsm_reg[85] (gmem2_m_axi_U_n_135),
        .\ap_CS_fsm_reg[89] ({ap_NS_fsm[90],ap_NS_fsm[86],ap_NS_fsm[84],ap_NS_fsm[60:59],ap_NS_fsm[53],ap_NS_fsm[49:47],ap_NS_fsm[44],ap_NS_fsm[31:30]}),
        .\ap_CS_fsm_reg[90] ({ap_CS_fsm_state120,\ap_CS_fsm_reg_n_12_[89] ,ap_CS_fsm_pp11_stage0,ap_CS_fsm_state112,ap_CS_fsm_pp8_stage0,ap_CS_fsm_state84,ap_CS_fsm_state78,ap_CS_fsm_state77,ap_CS_fsm_state72,\ap_CS_fsm_reg_n_12_[52] ,ap_CS_fsm_pp6_stage0,ap_CS_fsm_state64,ap_CS_fsm_state63,ap_CS_fsm_state60,ap_CS_fsm_pp3_stage0,ap_CS_fsm_state43,ap_CS_fsm_state37,ap_CS_fsm_state36}),
        .\ap_CS_fsm_reg[90]_0 (gmem_m_axi_U_n_106),
        .ap_NS_fsm192_out(ap_NS_fsm192_out),
        .ap_block_pp11_stage0_subdone(ap_block_pp11_stage0_subdone),
        .ap_block_pp8_stage0_11001(ap_block_pp8_stage0_11001),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp11_iter0(ap_enable_reg_pp11_iter0),
        .ap_enable_reg_pp11_iter1_reg(gmem2_m_axi_U_n_93),
        .ap_enable_reg_pp11_iter1_reg_0(gmem2_m_axi_U_n_131),
        .ap_enable_reg_pp11_iter1_reg_1(ap_enable_reg_pp11_iter1_reg_n_12),
        .ap_enable_reg_pp11_iter1_reg_2(ap_condition_pp11_exit_iter0_state113),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter0_reg(gmem2_m_axi_U_n_86),
        .ap_enable_reg_pp3_iter0_reg_0(gmem2_m_axi_U_n_98),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg_n_12),
        .ap_enable_reg_pp3_iter1_reg_0(\icmp_ln81_reg_1815_reg_n_12_[0] ),
        .ap_enable_reg_pp3_iter2_reg(gmem2_m_axi_U_n_87),
        .ap_enable_reg_pp3_iter2_reg_0(ap_enable_reg_pp3_iter2_reg_n_12),
        .ap_enable_reg_pp4_iter3(ap_enable_reg_pp4_iter3),
        .ap_enable_reg_pp4_iter5(ap_enable_reg_pp4_iter5),
        .ap_enable_reg_pp6_iter0(ap_enable_reg_pp6_iter0),
        .ap_enable_reg_pp6_iter0_reg(gmem2_m_axi_U_n_117),
        .ap_enable_reg_pp6_iter0_reg_0(ap_condition_pp6_exit_iter0_state65),
        .ap_enable_reg_pp6_iter1_reg(gmem2_m_axi_U_n_89),
        .ap_enable_reg_pp6_iter1_reg_0(ap_enable_reg_pp6_iter1_reg_n_12),
        .ap_enable_reg_pp8_iter0(ap_enable_reg_pp8_iter0),
        .ap_enable_reg_pp8_iter0_reg(gmem2_m_axi_U_n_91),
        .ap_enable_reg_pp8_iter0_reg_0(gmem2_m_axi_U_n_125),
        .ap_enable_reg_pp8_iter1_reg(ap_condition_pp8_exit_iter0_state85),
        .ap_enable_reg_pp8_iter1_reg_0(ap_enable_reg_pp8_iter1_reg_n_12),
        .ap_enable_reg_pp8_iter1_reg_1(\icmp_ln56_reg_2050_reg_n_12_[0] ),
        .ap_enable_reg_pp8_iter2_reg(gmem2_m_axi_U_n_92),
        .ap_enable_reg_pp8_iter2_reg_0(ap_enable_reg_pp8_iter2_reg_n_12),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(gmem2_m_axi_U_n_88),
        .ce1(dwbuf_V_ce1),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem2_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem2_ARLEN ),
        .\data_p1_reg[15] (gmem2_RDATA),
        .\data_p1_reg[30] (dx_read_reg_1653),
        .\data_p1_reg[30]_0 (gmem2_addr_2_reg_1965),
        .\data_p1_reg[30]_1 (gmem2_addr_1_reg_2039),
        .\data_p1_reg[30]_2 (gmem2_addr_reg_1804),
        .\data_p2_reg[30] (gmem2_AWADDR),
        .\data_p2_reg[63] (xdim_read_reg_1610),
        .\data_p2_reg[63]_0 (\bus_write/rs_wreq/load_p2 ),
        .dxbuf_V_ce1(dxbuf_V_ce1),
        .empty_n_reg(gmem2_m_axi_U_n_17),
        .full_n_reg(m_axi_gmem2_RREADY),
        .full_n_reg_0(m_axi_gmem2_BREADY),
        .fwprop_read_reg_1596(fwprop_read_reg_1596),
        .gmem2_AWADDR1(gmem2_AWADDR1),
        .gmem2_AWADDR3(gmem2_AWADDR3),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_WREADY(gmem2_WREADY),
        .i_11_reg_7650(i_11_reg_7650),
        .icmp_ln106_reg_2182(icmp_ln106_reg_2182),
        .icmp_ln106_reg_2182_pp11_iter1_reg(icmp_ln106_reg_2182_pp11_iter1_reg),
        .\icmp_ln106_reg_2182_reg[0] (dxbuf_V_load_reg_21910),
        .\icmp_ln106_reg_2182_reg[0]_0 (gmem2_m_axi_U_n_134),
        .icmp_ln37_reg_1663(icmp_ln37_reg_1663),
        .icmp_ln45_reg_1723(icmp_ln45_reg_1723),
        .icmp_ln56_reg_2050_pp8_iter1_reg(icmp_ln56_reg_2050_pp8_iter1_reg),
        .\icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] (wbuf_V_we0),
        .icmp_ln81_reg_1815_pp3_iter1_reg(icmp_ln81_reg_1815_pp3_iter1_reg),
        .icmp_ln86_reg_1839_pp4_iter4_reg(icmp_ln86_reg_1839_pp4_iter4_reg),
        .icmp_ln98_reg_1976(icmp_ln98_reg_1976),
        .icmp_ln98_reg_1976_pp6_iter1_reg(icmp_ln98_reg_1976_pp6_iter1_reg),
        .\icmp_ln98_reg_1976_reg[0] (dwbuf_V_load_reg_19850),
        .\icmp_ln98_reg_1976_reg[0]_0 (gmem2_m_axi_U_n_132),
        .j_2_reg_7100(j_2_reg_7100),
        .j_4_reg_6760(j_4_reg_6760),
        .j_reg_6090(j_reg_6090),
        .\mOutPtr_reg[0] (ap_enable_reg_pp6_iter2_reg_n_12),
        .\mOutPtr_reg[0]_0 (ap_enable_reg_pp11_iter2_reg_n_12),
        .m_axi_gmem2_ARADDR(\^m_axi_gmem2_ARADDR ),
        .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
        .m_axi_gmem2_AWADDR(\^m_axi_gmem2_AWADDR ),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_RRESP(m_axi_gmem2_RRESP),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .mem_reg(dxbuf_V_load_reg_2191),
        .mem_reg_0(dwbuf_V_load_reg_1985),
        .p_72_in(p_72_in),
        .p_73_in(p_73_in),
        .\state_reg[0] (gmem2_addr_read_reg_18240),
        .\state_reg[0]_0 (p_66_in),
        .\state_reg[0]_1 (gmem2_addr_1_read_reg_20590),
        .we0(dwbuf_V_we0));
  FDRE \gmem_addr_1_read_reg_1718_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[0]),
        .Q(gmem_addr_1_read_reg_1718[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1718_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[10]),
        .Q(gmem_addr_1_read_reg_1718[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1718_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[11]),
        .Q(gmem_addr_1_read_reg_1718[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1718_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[12]),
        .Q(gmem_addr_1_read_reg_1718[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1718_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[13]),
        .Q(gmem_addr_1_read_reg_1718[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1718_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[14]),
        .Q(gmem_addr_1_read_reg_1718[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1718_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[15]),
        .Q(gmem_addr_1_read_reg_1718[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1718_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[1]),
        .Q(gmem_addr_1_read_reg_1718[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1718_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[2]),
        .Q(gmem_addr_1_read_reg_1718[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1718_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[3]),
        .Q(gmem_addr_1_read_reg_1718[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1718_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[4]),
        .Q(gmem_addr_1_read_reg_1718[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1718_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[5]),
        .Q(gmem_addr_1_read_reg_1718[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1718_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[6]),
        .Q(gmem_addr_1_read_reg_1718[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1718_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[7]),
        .Q(gmem_addr_1_read_reg_1718[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1718_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[8]),
        .Q(gmem_addr_1_read_reg_1718[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_1718_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_17180),
        .D(gmem_RDATA[9]),
        .Q(gmem_addr_1_read_reg_1718[9]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[0]),
        .Q(gmem_addr_2_read_reg_1752[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[10]),
        .Q(gmem_addr_2_read_reg_1752[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[11]),
        .Q(gmem_addr_2_read_reg_1752[11]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[12]),
        .Q(gmem_addr_2_read_reg_1752[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[13]),
        .Q(gmem_addr_2_read_reg_1752[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[14]),
        .Q(gmem_addr_2_read_reg_1752[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[15]),
        .Q(gmem_addr_2_read_reg_1752[15]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[1]),
        .Q(gmem_addr_2_read_reg_1752[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[2]),
        .Q(gmem_addr_2_read_reg_1752[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[3]),
        .Q(gmem_addr_2_read_reg_1752[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[4]),
        .Q(gmem_addr_2_read_reg_1752[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[5]),
        .Q(gmem_addr_2_read_reg_1752[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[6]),
        .Q(gmem_addr_2_read_reg_1752[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[7]),
        .Q(gmem_addr_2_read_reg_1752[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[8]),
        .Q(gmem_addr_2_read_reg_1752[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_1752_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_2_read_reg_17520),
        .D(gmem_RDATA[9]),
        .Q(gmem_addr_2_read_reg_1752[9]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[1] ),
        .Q(gmem_addr_3_reg_2023[0]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[11] ),
        .Q(gmem_addr_3_reg_2023[10]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[12] ),
        .Q(gmem_addr_3_reg_2023[11]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[13] ),
        .Q(gmem_addr_3_reg_2023[12]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[14] ),
        .Q(gmem_addr_3_reg_2023[13]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[15] ),
        .Q(gmem_addr_3_reg_2023[14]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[16] ),
        .Q(gmem_addr_3_reg_2023[15]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[17] ),
        .Q(gmem_addr_3_reg_2023[16]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[18] ),
        .Q(gmem_addr_3_reg_2023[17]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[19] ),
        .Q(gmem_addr_3_reg_2023[18]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[20] ),
        .Q(gmem_addr_3_reg_2023[19]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[2] ),
        .Q(gmem_addr_3_reg_2023[1]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[21] ),
        .Q(gmem_addr_3_reg_2023[20]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[22] ),
        .Q(gmem_addr_3_reg_2023[21]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[23] ),
        .Q(gmem_addr_3_reg_2023[22]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[24] ),
        .Q(gmem_addr_3_reg_2023[23]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[25] ),
        .Q(gmem_addr_3_reg_2023[24]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[26] ),
        .Q(gmem_addr_3_reg_2023[25]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[27] ),
        .Q(gmem_addr_3_reg_2023[26]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[28] ),
        .Q(gmem_addr_3_reg_2023[27]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[29] ),
        .Q(gmem_addr_3_reg_2023[28]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[30] ),
        .Q(gmem_addr_3_reg_2023[29]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[3] ),
        .Q(gmem_addr_3_reg_2023[2]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(sext_ln45_fu_877_p10),
        .Q(gmem_addr_3_reg_2023[30]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[4] ),
        .Q(gmem_addr_3_reg_2023[3]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[5] ),
        .Q(gmem_addr_3_reg_2023[4]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[6] ),
        .Q(gmem_addr_3_reg_2023[5]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[7] ),
        .Q(gmem_addr_3_reg_2023[6]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[8] ),
        .Q(gmem_addr_3_reg_2023[7]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[9] ),
        .Q(gmem_addr_3_reg_2023[8]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2023_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm189_out),
        .D(\x_read_reg_1658_reg_n_12_[10] ),
        .Q(gmem_addr_3_reg_2023[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_4_reg_2087[30]_i_1 
       (.I0(ap_CS_fsm_state89),
        .I1(icmp_ln62_fu_1404_p2),
        .O(ap_NS_fsm1));
  FDRE \gmem_addr_4_reg_2087_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[1]),
        .Q(gmem_addr_4_reg_2087[0]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[11]),
        .Q(gmem_addr_4_reg_2087[10]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[12]),
        .Q(gmem_addr_4_reg_2087[11]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[13]),
        .Q(gmem_addr_4_reg_2087[12]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[14]),
        .Q(gmem_addr_4_reg_2087[13]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[15]),
        .Q(gmem_addr_4_reg_2087[14]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[16]),
        .Q(gmem_addr_4_reg_2087[15]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[17]),
        .Q(gmem_addr_4_reg_2087[16]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[18]),
        .Q(gmem_addr_4_reg_2087[17]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[19]),
        .Q(gmem_addr_4_reg_2087[18]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[20]),
        .Q(gmem_addr_4_reg_2087[19]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[2]),
        .Q(gmem_addr_4_reg_2087[1]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[21]),
        .Q(gmem_addr_4_reg_2087[20]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[22]),
        .Q(gmem_addr_4_reg_2087[21]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[23]),
        .Q(gmem_addr_4_reg_2087[22]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[24]),
        .Q(gmem_addr_4_reg_2087[23]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[25]),
        .Q(gmem_addr_4_reg_2087[24]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[26]),
        .Q(gmem_addr_4_reg_2087[25]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[27]),
        .Q(gmem_addr_4_reg_2087[26]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[28]),
        .Q(gmem_addr_4_reg_2087[27]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[29]),
        .Q(gmem_addr_4_reg_2087[28]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[30]),
        .Q(gmem_addr_4_reg_2087[29]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[3]),
        .Q(gmem_addr_4_reg_2087[2]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[31]),
        .Q(gmem_addr_4_reg_2087[30]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[4]),
        .Q(gmem_addr_4_reg_2087[3]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[5]),
        .Q(gmem_addr_4_reg_2087[4]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[6]),
        .Q(gmem_addr_4_reg_2087[5]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[7]),
        .Q(gmem_addr_4_reg_2087[6]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[8]),
        .Q(gmem_addr_4_reg_2087[7]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[9]),
        .Q(gmem_addr_4_reg_2087[8]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2087_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(y_read_reg_1637[10]),
        .Q(gmem_addr_4_reg_2087[9]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[0]),
        .Q(gmem_addr_read_reg_1693[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[10]),
        .Q(gmem_addr_read_reg_1693[10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[11]),
        .Q(gmem_addr_read_reg_1693[11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[12]),
        .Q(gmem_addr_read_reg_1693[12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[13]),
        .Q(gmem_addr_read_reg_1693[13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[14]),
        .Q(gmem_addr_read_reg_1693[14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[15]),
        .Q(gmem_addr_read_reg_1693[15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[1]),
        .Q(gmem_addr_read_reg_1693[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[2]),
        .Q(gmem_addr_read_reg_1693[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[3]),
        .Q(gmem_addr_read_reg_1693[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[4]),
        .Q(gmem_addr_read_reg_1693[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[5]),
        .Q(gmem_addr_read_reg_1693[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[6]),
        .Q(gmem_addr_read_reg_1693[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[7]),
        .Q(gmem_addr_read_reg_1693[7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[8]),
        .Q(gmem_addr_read_reg_1693[8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_1693_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_16930),
        .D(gmem_RDATA[9]),
        .Q(gmem_addr_read_reg_1693[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_reg_1667[30]_i_1 
       (.I0(icmp_ln37_fu_785_p2),
        .I1(ap_CS_fsm_state1),
        .O(gmem_addr_reg_16670));
  FDRE \gmem_addr_reg_1667_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[1]),
        .Q(gmem_addr_reg_1667[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[11]),
        .Q(gmem_addr_reg_1667[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[12]),
        .Q(gmem_addr_reg_1667[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[13]),
        .Q(gmem_addr_reg_1667[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[14]),
        .Q(gmem_addr_reg_1667[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[15]),
        .Q(gmem_addr_reg_1667[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[16]),
        .Q(gmem_addr_reg_1667[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[17]),
        .Q(gmem_addr_reg_1667[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[18]),
        .Q(gmem_addr_reg_1667[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[19]),
        .Q(gmem_addr_reg_1667[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[20]),
        .Q(gmem_addr_reg_1667[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[2]),
        .Q(gmem_addr_reg_1667[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[21]),
        .Q(gmem_addr_reg_1667[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[22]),
        .Q(gmem_addr_reg_1667[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[23]),
        .Q(gmem_addr_reg_1667[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[24]),
        .Q(gmem_addr_reg_1667[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[25]),
        .Q(gmem_addr_reg_1667[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[26]),
        .Q(gmem_addr_reg_1667[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[27]),
        .Q(gmem_addr_reg_1667[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[28]),
        .Q(gmem_addr_reg_1667[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[29]),
        .Q(gmem_addr_reg_1667[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[30]),
        .Q(gmem_addr_reg_1667[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[3]),
        .Q(gmem_addr_reg_1667[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[31]),
        .Q(gmem_addr_reg_1667[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[4]),
        .Q(gmem_addr_reg_1667[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[5]),
        .Q(gmem_addr_reg_1667[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[6]),
        .Q(gmem_addr_reg_1667[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[7]),
        .Q(gmem_addr_reg_1667[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[8]),
        .Q(gmem_addr_reg_1667[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[9]),
        .Q(gmem_addr_reg_1667[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1667_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_16670),
        .D(b[10]),
        .Q(gmem_addr_reg_1667[9]),
        .R(1'b0));
  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi gmem_m_axi_U
       (.ARLEN(\^m_axi_gmem_ARLEN ),
        .AWLEN(\^m_axi_gmem_AWLEN ),
        .CO(ap_condition_pp0_exit_iter0_state9),
        .D({ap_NS_fsm[85],ap_NS_fsm[80:76],ap_NS_fsm[70:69],ap_NS_fsm[19:18],ap_NS_fsm[10:9],ap_NS_fsm[2]}),
        .E(gmem_addr_read_reg_16930),
        .I_RDATA(gmem_RDATA),
        .I_WDATA(ybuf_V_load_reg_2161),
        .Q({ap_CS_fsm_state120,\ap_CS_fsm_reg_n_12_[89] ,\ap_CS_fsm_reg_n_12_[87] ,ap_CS_fsm_pp11_stage0,ap_CS_fsm_state112,ap_CS_fsm_pp10_stage0,ap_CS_fsm_state104,ap_CS_fsm_state103,ap_CS_fsm_pp9_stage0,ap_CS_fsm_state96,\ap_CS_fsm_reg_n_12_[73] ,\ap_CS_fsm_reg_n_12_[71] ,\ap_CS_fsm_reg_n_12_[70] ,ap_CS_fsm_state90,ap_CS_fsm_state89,ap_CS_fsm_state64,ap_CS_fsm_pp4_stage0,ap_CS_fsm_pp2_stage0,ap_CS_fsm_state29,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state18,ap_CS_fsm_state12,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state8,ap_CS_fsm_state2}),
        .SR(ap_rst_n_inv),
        .WEA(bbuf_V_we0),
        .\ap_CS_fsm[2]_i_5 (\ap_CS_fsm[2]_i_21_n_12 ),
        .\ap_CS_fsm[2]_i_5_0 (\ap_CS_fsm[2]_i_22_n_12 ),
        .\ap_CS_fsm_reg[18] (icmp_ln45_fu_872_p2),
        .\ap_CS_fsm_reg[25] (p_74_in),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm[2]_i_2_n_12 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm[2]_i_3_n_12 ),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm[2]_i_4_n_12 ),
        .\ap_CS_fsm_reg[2]_2 (\ap_CS_fsm[2]_i_15_n_12 ),
        .\ap_CS_fsm_reg[47] (\bus_write/rs_wreq/load_p2 ),
        .\ap_CS_fsm_reg[76] (gmem_m_axi_U_n_113),
        .\ap_CS_fsm_reg[76]_0 (gmem_m_axi_U_n_114),
        .\ap_CS_fsm_reg[77] (ybuf_V_we0),
        .\ap_CS_fsm_reg[78] (icmp_ln62_fu_1404_p2),
        .\ap_CS_fsm_reg[79] (gmem_m_axi_U_n_116),
        .\ap_CS_fsm_reg[85] (gmem2_m_axi_U_n_131),
        .\ap_CS_fsm_reg[8] (p_76_in),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm[9]_i_2_n_12 ),
        .ap_block_pp11_stage0_subdone(ap_block_pp11_stage0_subdone),
        .ap_block_pp8_stage0_11001(ap_block_pp8_stage0_11001),
        .ap_block_pp9_stage0_subdone(ap_block_pp9_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(gmem_m_axi_U_n_14),
        .ap_enable_reg_pp0_iter0_reg_0(gmem_m_axi_U_n_43),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_12),
        .ap_enable_reg_pp0_iter1_reg_0(\icmp_ln37_1_reg_1684_reg_n_12_[0] ),
        .ap_enable_reg_pp0_iter2_reg(gmem_m_axi_U_n_15),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_n_12),
        .ap_enable_reg_pp10_iter0(ap_enable_reg_pp10_iter0),
        .ap_enable_reg_pp10_iter0_reg(gmem_m_axi_U_n_70),
        .ap_enable_reg_pp10_iter0_reg_0(ap_condition_pp10_exit_iter0_state105),
        .ap_enable_reg_pp10_iter1_reg(gmem_m_axi_U_n_22),
        .ap_enable_reg_pp10_iter1_reg_0(ap_enable_reg_pp10_iter1_reg_n_12),
        .ap_enable_reg_pp11_iter0(ap_enable_reg_pp11_iter0),
        .ap_enable_reg_pp11_iter0_reg(gmem_m_axi_U_n_105),
        .ap_enable_reg_pp11_iter0_reg_0(ap_condition_pp11_exit_iter0_state113),
        .ap_enable_reg_pp11_iter1_reg(gmem_m_axi_U_n_24),
        .ap_enable_reg_pp11_iter2_reg(ap_enable_reg_pp11_iter1_reg_n_12),
        .ap_enable_reg_pp11_iter2_reg_0(ap_enable_reg_pp11_iter2_reg_n_12),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(gmem_m_axi_U_n_16),
        .ap_enable_reg_pp1_iter0_reg_0(gmem_m_axi_U_n_50),
        .ap_enable_reg_pp1_iter1_reg(ap_condition_pp1_exit_iter0_state19),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_n_12),
        .ap_enable_reg_pp1_iter1_reg_1(\icmp_ln41_reg_1709_reg_n_12_[0] ),
        .ap_enable_reg_pp1_iter2_reg(gmem_m_axi_U_n_17),
        .ap_enable_reg_pp1_iter2_reg_0(ap_enable_reg_pp1_iter2_reg_n_12),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(gmem_m_axi_U_n_18),
        .ap_enable_reg_pp2_iter0_reg_0(gmem_m_axi_U_n_58),
        .ap_enable_reg_pp2_iter1_reg(ap_condition_pp2_exit_iter0_state30),
        .ap_enable_reg_pp2_iter1_reg_0(ap_enable_reg_pp2_iter1_reg_n_12),
        .ap_enable_reg_pp2_iter1_reg_1(\icmp_ln45_1_reg_1743_reg_n_12_[0] ),
        .ap_enable_reg_pp2_iter2_reg(gmem_m_axi_U_n_19),
        .ap_enable_reg_pp2_iter2_reg_0(ap_enable_reg_pp2_iter2_reg_n_12),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .ap_enable_reg_pp4_iter3(ap_enable_reg_pp4_iter3),
        .ap_enable_reg_pp9_iter0(ap_enable_reg_pp9_iter0),
        .ap_enable_reg_pp9_iter0_reg(gmem_m_axi_U_n_68),
        .ap_enable_reg_pp9_iter1(ap_enable_reg_pp9_iter1),
        .ap_enable_reg_pp9_iter2(ap_enable_reg_pp9_iter2),
        .ap_enable_reg_pp9_iter3(ap_enable_reg_pp9_iter3),
        .ap_enable_reg_pp9_iter4_reg(gmem_m_axi_U_n_20),
        .ap_enable_reg_pp9_iter5_reg(ap_enable_reg_pp9_iter4_reg_n_12),
        .ap_enable_reg_pp9_iter5_reg_0(ap_enable_reg_pp9_iter5_reg_n_12),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(gmem_m_axi_U_n_21),
        .bbuf_V_ce0(bbuf_V_ce0),
        .ce0(wbuf_V_ce0),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\data_p1_reg[63] (xdim_read_reg_1610),
        .\data_p2_reg[30] (dx_read_reg_1653),
        .\data_p2_reg[30]_0 (gmem2_addr_2_reg_1965),
        .\data_p2_reg[30]_1 (gmem_addr_3_reg_2023),
        .\data_p2_reg[30]_2 (gmem_addr_reg_1667),
        .\data_p2_reg[30]_3 (dy_read_reg_1632),
        .\data_p2_reg[30]_4 ({sext_ln45_fu_877_p10,\x_read_reg_1658_reg_n_12_[30] ,\x_read_reg_1658_reg_n_12_[29] ,\x_read_reg_1658_reg_n_12_[28] ,\x_read_reg_1658_reg_n_12_[27] ,\x_read_reg_1658_reg_n_12_[26] ,\x_read_reg_1658_reg_n_12_[25] ,\x_read_reg_1658_reg_n_12_[24] ,\x_read_reg_1658_reg_n_12_[23] ,\x_read_reg_1658_reg_n_12_[22] ,\x_read_reg_1658_reg_n_12_[21] ,\x_read_reg_1658_reg_n_12_[20] ,\x_read_reg_1658_reg_n_12_[19] ,\x_read_reg_1658_reg_n_12_[18] ,\x_read_reg_1658_reg_n_12_[17] ,\x_read_reg_1658_reg_n_12_[16] ,\x_read_reg_1658_reg_n_12_[15] ,\x_read_reg_1658_reg_n_12_[14] ,\x_read_reg_1658_reg_n_12_[13] ,\x_read_reg_1658_reg_n_12_[12] ,\x_read_reg_1658_reg_n_12_[11] ,\x_read_reg_1658_reg_n_12_[10] ,\x_read_reg_1658_reg_n_12_[9] ,\x_read_reg_1658_reg_n_12_[8] ,\x_read_reg_1658_reg_n_12_[7] ,\x_read_reg_1658_reg_n_12_[6] ,\x_read_reg_1658_reg_n_12_[5] ,\x_read_reg_1658_reg_n_12_[4] ,\x_read_reg_1658_reg_n_12_[3] ,\x_read_reg_1658_reg_n_12_[2] ,\x_read_reg_1658_reg_n_12_[1] }),
        .\data_p2_reg[30]_5 (gmem_addr_4_reg_2087),
        .\data_p2_reg[63] (ydim_read_reg_1600),
        .\dx_read_reg_1653_reg[31] (gmem2_AWADDR),
        .dybuf_V_ce0(dybuf_V_ce0),
        .empty_n_reg(gmem_m_axi_U_n_106),
        .full_n_reg(m_axi_gmem_RREADY),
        .full_n_reg_0(m_axi_gmem_BREADY),
        .full_n_reg_1(ap_enable_reg_pp10_iter2_reg_n_12),
        .fwprop_read_reg_1596(fwprop_read_reg_1596),
        .gmem2_AWADDR1(gmem2_AWADDR1),
        .gmem2_AWADDR3(gmem2_AWADDR3),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_WREADY(gmem2_WREADY),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_AWVALID(gmem_AWVALID),
        .gmem_addr_3_read_reg_21220(gmem_addr_3_read_reg_21220),
        .i_1_reg_5750(i_1_reg_5750),
        .i_2_reg_5860(i_2_reg_5860),
        .i_9_reg_7540(i_9_reg_7540),
        .i_reg_5640(i_reg_5640),
        .icmp_ln106_reg_2182_pp11_iter1_reg(icmp_ln106_reg_2182_pp11_iter1_reg),
        .icmp_ln37_1_reg_1684_pp0_iter1_reg(icmp_ln37_1_reg_1684_pp0_iter1_reg),
        .\icmp_ln37_1_reg_1684_reg[0] (trunc_ln38_reg_16880),
        .icmp_ln37_reg_1663(icmp_ln37_reg_1663),
        .icmp_ln41_reg_1709_pp1_iter1_reg(icmp_ln41_reg_1709_pp1_iter1_reg),
        .icmp_ln45_1_reg_1743_pp2_iter1_reg(icmp_ln45_1_reg_1743_pp2_iter1_reg),
        .icmp_ln45_reg_1723(icmp_ln45_reg_1723),
        .icmp_ln66_reg_2108_pp9_iter1_reg(icmp_ln66_reg_2108_pp9_iter1_reg),
        .icmp_ln66_reg_2108_pp9_iter4_reg(icmp_ln66_reg_2108_pp9_iter4_reg),
        .\icmp_ln66_reg_2108_reg[0] (icmp_ln66_fu_1457_p2),
        .icmp_ln71_reg_2152(icmp_ln71_reg_2152),
        .icmp_ln71_reg_2152_pp10_iter1_reg(icmp_ln71_reg_2152_pp10_iter1_reg),
        .\icmp_ln71_reg_2152_reg[0] (gmem_m_axi_U_n_115),
        .j_3_reg_732(j_3_reg_732),
        .j_3_reg_7320(j_3_reg_7320),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .p_71_in(p_71_in),
        .p_75_in(p_75_in),
        .ram_reg(dybuf_V_U_n_28),
        .ram_reg_0(ap_enable_reg_pp8_iter2_reg_n_12),
        .rhs_reg_7431(rhs_reg_7431),
        .\rhs_reg_743_reg[0] (\icmp_ln66_reg_2108_reg_n_12_[0] ),
        .\state_reg[0] (dybuf_V_we0),
        .\state_reg[0]_0 (trunc_ln42_reg_17130),
        .\state_reg[0]_1 (gmem_addr_1_read_reg_17180),
        .\state_reg[0]_2 (xbuf_V_we0),
        .\state_reg[0]_3 (trunc_ln46_reg_17470),
        .\state_reg[0]_4 (gmem_addr_2_read_reg_17520),
        .\state_reg[0]_5 (gmem_m_axi_U_n_62),
        .\state_reg[0]_6 (p_64_in),
        .xbuf_V_ce0(xbuf_V_ce0),
        .ybuf_V_ce0(ybuf_V_ce0),
        .ybuf_V_load_reg_21610(ybuf_V_load_reg_21610));
  FDRE \i_10_reg_664_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[0]),
        .Q(\i_10_reg_664_reg_n_12_[0] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[10]),
        .Q(\i_10_reg_664_reg_n_12_[10] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[11]),
        .Q(\i_10_reg_664_reg_n_12_[11] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[12]),
        .Q(\i_10_reg_664_reg_n_12_[12] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[13]),
        .Q(\i_10_reg_664_reg_n_12_[13] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[14]),
        .Q(\i_10_reg_664_reg_n_12_[14] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[15]),
        .Q(\i_10_reg_664_reg_n_12_[15] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[16]),
        .Q(\i_10_reg_664_reg_n_12_[16] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[17]),
        .Q(\i_10_reg_664_reg_n_12_[17] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[18]),
        .Q(\i_10_reg_664_reg_n_12_[18] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[19]),
        .Q(\i_10_reg_664_reg_n_12_[19] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[1]),
        .Q(\i_10_reg_664_reg_n_12_[1] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[20]),
        .Q(\i_10_reg_664_reg_n_12_[20] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[21]),
        .Q(\i_10_reg_664_reg_n_12_[21] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[22]),
        .Q(\i_10_reg_664_reg_n_12_[22] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[23]),
        .Q(\i_10_reg_664_reg_n_12_[23] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[24]),
        .Q(\i_10_reg_664_reg_n_12_[24] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[25]),
        .Q(\i_10_reg_664_reg_n_12_[25] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[26]),
        .Q(\i_10_reg_664_reg_n_12_[26] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[27]),
        .Q(\i_10_reg_664_reg_n_12_[27] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[28]),
        .Q(\i_10_reg_664_reg_n_12_[28] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[29]),
        .Q(\i_10_reg_664_reg_n_12_[29] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[2]),
        .Q(\i_10_reg_664_reg_n_12_[2] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[30]),
        .Q(\i_10_reg_664_reg_n_12_[30] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[3]),
        .Q(\i_10_reg_664_reg_n_12_[3] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[4]),
        .Q(\i_10_reg_664_reg_n_12_[4] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[5]),
        .Q(\i_10_reg_664_reg_n_12_[5] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[6]),
        .Q(\i_10_reg_664_reg_n_12_[6] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[7]),
        .Q(\i_10_reg_664_reg_n_12_[7] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[8]),
        .Q(\i_10_reg_664_reg_n_12_[8] ),
        .R(ap_CS_fsm_state60));
  FDRE \i_10_reg_664_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm192_out),
        .D(add_ln97_reg_1942[9]),
        .Q(\i_10_reg_664_reg_n_12_[9] ),
        .R(ap_CS_fsm_state60));
  LUT1 #(
    .INIT(2'h1)) 
    \i_11_reg_765[0]_i_4 
       (.I0(i_11_reg_765_reg[0]),
        .O(\i_11_reg_765[0]_i_4_n_12 ));
  FDRE \i_11_reg_765_reg[0] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[0]_i_3_n_19 ),
        .Q(i_11_reg_765_reg[0]),
        .R(gmem2_AWADDR1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_11_reg_765_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_11_reg_765_reg[0]_i_3_n_12 ,\i_11_reg_765_reg[0]_i_3_n_13 ,\i_11_reg_765_reg[0]_i_3_n_14 ,\i_11_reg_765_reg[0]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_11_reg_765_reg[0]_i_3_n_16 ,\i_11_reg_765_reg[0]_i_3_n_17 ,\i_11_reg_765_reg[0]_i_3_n_18 ,\i_11_reg_765_reg[0]_i_3_n_19 }),
        .S({i_11_reg_765_reg[3:1],\i_11_reg_765[0]_i_4_n_12 }));
  FDRE \i_11_reg_765_reg[10] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[8]_i_1_n_17 ),
        .Q(i_11_reg_765_reg[10]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[11] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[8]_i_1_n_16 ),
        .Q(i_11_reg_765_reg[11]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[12] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[12]_i_1_n_19 ),
        .Q(i_11_reg_765_reg[12]),
        .R(gmem2_AWADDR1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_11_reg_765_reg[12]_i_1 
       (.CI(\i_11_reg_765_reg[8]_i_1_n_12 ),
        .CO({\i_11_reg_765_reg[12]_i_1_n_12 ,\i_11_reg_765_reg[12]_i_1_n_13 ,\i_11_reg_765_reg[12]_i_1_n_14 ,\i_11_reg_765_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_11_reg_765_reg[12]_i_1_n_16 ,\i_11_reg_765_reg[12]_i_1_n_17 ,\i_11_reg_765_reg[12]_i_1_n_18 ,\i_11_reg_765_reg[12]_i_1_n_19 }),
        .S(i_11_reg_765_reg[15:12]));
  FDRE \i_11_reg_765_reg[13] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[12]_i_1_n_18 ),
        .Q(i_11_reg_765_reg[13]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[14] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[12]_i_1_n_17 ),
        .Q(i_11_reg_765_reg[14]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[15] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[12]_i_1_n_16 ),
        .Q(i_11_reg_765_reg[15]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[16] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[16]_i_1_n_19 ),
        .Q(i_11_reg_765_reg[16]),
        .R(gmem2_AWADDR1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_11_reg_765_reg[16]_i_1 
       (.CI(\i_11_reg_765_reg[12]_i_1_n_12 ),
        .CO({\i_11_reg_765_reg[16]_i_1_n_12 ,\i_11_reg_765_reg[16]_i_1_n_13 ,\i_11_reg_765_reg[16]_i_1_n_14 ,\i_11_reg_765_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_11_reg_765_reg[16]_i_1_n_16 ,\i_11_reg_765_reg[16]_i_1_n_17 ,\i_11_reg_765_reg[16]_i_1_n_18 ,\i_11_reg_765_reg[16]_i_1_n_19 }),
        .S(i_11_reg_765_reg[19:16]));
  FDRE \i_11_reg_765_reg[17] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[16]_i_1_n_18 ),
        .Q(i_11_reg_765_reg[17]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[18] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[16]_i_1_n_17 ),
        .Q(i_11_reg_765_reg[18]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[19] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[16]_i_1_n_16 ),
        .Q(i_11_reg_765_reg[19]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[1] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[0]_i_3_n_18 ),
        .Q(i_11_reg_765_reg[1]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[20] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[20]_i_1_n_19 ),
        .Q(i_11_reg_765_reg[20]),
        .R(gmem2_AWADDR1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_11_reg_765_reg[20]_i_1 
       (.CI(\i_11_reg_765_reg[16]_i_1_n_12 ),
        .CO({\i_11_reg_765_reg[20]_i_1_n_12 ,\i_11_reg_765_reg[20]_i_1_n_13 ,\i_11_reg_765_reg[20]_i_1_n_14 ,\i_11_reg_765_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_11_reg_765_reg[20]_i_1_n_16 ,\i_11_reg_765_reg[20]_i_1_n_17 ,\i_11_reg_765_reg[20]_i_1_n_18 ,\i_11_reg_765_reg[20]_i_1_n_19 }),
        .S(i_11_reg_765_reg[23:20]));
  FDRE \i_11_reg_765_reg[21] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[20]_i_1_n_18 ),
        .Q(i_11_reg_765_reg[21]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[22] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[20]_i_1_n_17 ),
        .Q(i_11_reg_765_reg[22]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[23] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[20]_i_1_n_16 ),
        .Q(i_11_reg_765_reg[23]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[24] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[24]_i_1_n_19 ),
        .Q(i_11_reg_765_reg[24]),
        .R(gmem2_AWADDR1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_11_reg_765_reg[24]_i_1 
       (.CI(\i_11_reg_765_reg[20]_i_1_n_12 ),
        .CO({\i_11_reg_765_reg[24]_i_1_n_12 ,\i_11_reg_765_reg[24]_i_1_n_13 ,\i_11_reg_765_reg[24]_i_1_n_14 ,\i_11_reg_765_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_11_reg_765_reg[24]_i_1_n_16 ,\i_11_reg_765_reg[24]_i_1_n_17 ,\i_11_reg_765_reg[24]_i_1_n_18 ,\i_11_reg_765_reg[24]_i_1_n_19 }),
        .S(i_11_reg_765_reg[27:24]));
  FDRE \i_11_reg_765_reg[25] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[24]_i_1_n_18 ),
        .Q(i_11_reg_765_reg[25]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[26] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[24]_i_1_n_17 ),
        .Q(i_11_reg_765_reg[26]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[27] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[24]_i_1_n_16 ),
        .Q(i_11_reg_765_reg[27]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[28] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[28]_i_1_n_19 ),
        .Q(i_11_reg_765_reg[28]),
        .R(gmem2_AWADDR1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_11_reg_765_reg[28]_i_1 
       (.CI(\i_11_reg_765_reg[24]_i_1_n_12 ),
        .CO({\NLW_i_11_reg_765_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_11_reg_765_reg[28]_i_1_n_14 ,\i_11_reg_765_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_11_reg_765_reg[28]_i_1_O_UNCONNECTED [3],\i_11_reg_765_reg[28]_i_1_n_17 ,\i_11_reg_765_reg[28]_i_1_n_18 ,\i_11_reg_765_reg[28]_i_1_n_19 }),
        .S({1'b0,i_11_reg_765_reg[30:28]}));
  FDRE \i_11_reg_765_reg[29] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[28]_i_1_n_18 ),
        .Q(i_11_reg_765_reg[29]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[2] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[0]_i_3_n_17 ),
        .Q(i_11_reg_765_reg[2]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[30] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[28]_i_1_n_17 ),
        .Q(i_11_reg_765_reg[30]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[3] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[0]_i_3_n_16 ),
        .Q(i_11_reg_765_reg[3]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[4] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[4]_i_1_n_19 ),
        .Q(i_11_reg_765_reg[4]),
        .R(gmem2_AWADDR1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_11_reg_765_reg[4]_i_1 
       (.CI(\i_11_reg_765_reg[0]_i_3_n_12 ),
        .CO({\i_11_reg_765_reg[4]_i_1_n_12 ,\i_11_reg_765_reg[4]_i_1_n_13 ,\i_11_reg_765_reg[4]_i_1_n_14 ,\i_11_reg_765_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_11_reg_765_reg[4]_i_1_n_16 ,\i_11_reg_765_reg[4]_i_1_n_17 ,\i_11_reg_765_reg[4]_i_1_n_18 ,\i_11_reg_765_reg[4]_i_1_n_19 }),
        .S(i_11_reg_765_reg[7:4]));
  FDRE \i_11_reg_765_reg[5] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[4]_i_1_n_18 ),
        .Q(i_11_reg_765_reg[5]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[6] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[4]_i_1_n_17 ),
        .Q(i_11_reg_765_reg[6]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[7] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[4]_i_1_n_16 ),
        .Q(i_11_reg_765_reg[7]),
        .R(gmem2_AWADDR1));
  FDRE \i_11_reg_765_reg[8] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[8]_i_1_n_19 ),
        .Q(i_11_reg_765_reg[8]),
        .R(gmem2_AWADDR1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_11_reg_765_reg[8]_i_1 
       (.CI(\i_11_reg_765_reg[4]_i_1_n_12 ),
        .CO({\i_11_reg_765_reg[8]_i_1_n_12 ,\i_11_reg_765_reg[8]_i_1_n_13 ,\i_11_reg_765_reg[8]_i_1_n_14 ,\i_11_reg_765_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_11_reg_765_reg[8]_i_1_n_16 ,\i_11_reg_765_reg[8]_i_1_n_17 ,\i_11_reg_765_reg[8]_i_1_n_18 ,\i_11_reg_765_reg[8]_i_1_n_19 }),
        .S(i_11_reg_765_reg[11:8]));
  FDRE \i_11_reg_765_reg[9] 
       (.C(ap_clk),
        .CE(i_11_reg_7650),
        .D(\i_11_reg_765_reg[8]_i_1_n_18 ),
        .Q(i_11_reg_765_reg[9]),
        .R(gmem2_AWADDR1));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_575[0]_i_3 
       (.I0(i_1_reg_575_reg[0]),
        .O(\i_1_reg_575[0]_i_3_n_12 ));
  FDRE \i_1_reg_575_reg[0] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[0]_i_2_n_19 ),
        .Q(i_1_reg_575_reg[0]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_575_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_1_reg_575_reg[0]_i_2_n_12 ,\i_1_reg_575_reg[0]_i_2_n_13 ,\i_1_reg_575_reg[0]_i_2_n_14 ,\i_1_reg_575_reg[0]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_1_reg_575_reg[0]_i_2_n_16 ,\i_1_reg_575_reg[0]_i_2_n_17 ,\i_1_reg_575_reg[0]_i_2_n_18 ,\i_1_reg_575_reg[0]_i_2_n_19 }),
        .S({i_1_reg_575_reg[3:1],\i_1_reg_575[0]_i_3_n_12 }));
  FDRE \i_1_reg_575_reg[10] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[8]_i_1_n_17 ),
        .Q(i_1_reg_575_reg__0[10]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[11] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[8]_i_1_n_16 ),
        .Q(i_1_reg_575_reg__0[11]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[12] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[12]_i_1_n_19 ),
        .Q(i_1_reg_575_reg__0[12]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_575_reg[12]_i_1 
       (.CI(\i_1_reg_575_reg[8]_i_1_n_12 ),
        .CO({\i_1_reg_575_reg[12]_i_1_n_12 ,\i_1_reg_575_reg[12]_i_1_n_13 ,\i_1_reg_575_reg[12]_i_1_n_14 ,\i_1_reg_575_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_1_reg_575_reg[12]_i_1_n_16 ,\i_1_reg_575_reg[12]_i_1_n_17 ,\i_1_reg_575_reg[12]_i_1_n_18 ,\i_1_reg_575_reg[12]_i_1_n_19 }),
        .S(i_1_reg_575_reg__0[15:12]));
  FDRE \i_1_reg_575_reg[13] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[12]_i_1_n_18 ),
        .Q(i_1_reg_575_reg__0[13]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[14] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[12]_i_1_n_17 ),
        .Q(i_1_reg_575_reg__0[14]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[15] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[12]_i_1_n_16 ),
        .Q(i_1_reg_575_reg__0[15]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[16] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[16]_i_1_n_19 ),
        .Q(i_1_reg_575_reg__0[16]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_575_reg[16]_i_1 
       (.CI(\i_1_reg_575_reg[12]_i_1_n_12 ),
        .CO({\i_1_reg_575_reg[16]_i_1_n_12 ,\i_1_reg_575_reg[16]_i_1_n_13 ,\i_1_reg_575_reg[16]_i_1_n_14 ,\i_1_reg_575_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_1_reg_575_reg[16]_i_1_n_16 ,\i_1_reg_575_reg[16]_i_1_n_17 ,\i_1_reg_575_reg[16]_i_1_n_18 ,\i_1_reg_575_reg[16]_i_1_n_19 }),
        .S(i_1_reg_575_reg__0[19:16]));
  FDRE \i_1_reg_575_reg[17] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[16]_i_1_n_18 ),
        .Q(i_1_reg_575_reg__0[17]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[18] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[16]_i_1_n_17 ),
        .Q(i_1_reg_575_reg__0[18]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[19] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[16]_i_1_n_16 ),
        .Q(i_1_reg_575_reg__0[19]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[1] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[0]_i_2_n_18 ),
        .Q(i_1_reg_575_reg[1]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[20] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[20]_i_1_n_19 ),
        .Q(i_1_reg_575_reg__0[20]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_575_reg[20]_i_1 
       (.CI(\i_1_reg_575_reg[16]_i_1_n_12 ),
        .CO({\i_1_reg_575_reg[20]_i_1_n_12 ,\i_1_reg_575_reg[20]_i_1_n_13 ,\i_1_reg_575_reg[20]_i_1_n_14 ,\i_1_reg_575_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_1_reg_575_reg[20]_i_1_n_16 ,\i_1_reg_575_reg[20]_i_1_n_17 ,\i_1_reg_575_reg[20]_i_1_n_18 ,\i_1_reg_575_reg[20]_i_1_n_19 }),
        .S(i_1_reg_575_reg__0[23:20]));
  FDRE \i_1_reg_575_reg[21] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[20]_i_1_n_18 ),
        .Q(i_1_reg_575_reg__0[21]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[22] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[20]_i_1_n_17 ),
        .Q(i_1_reg_575_reg__0[22]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[23] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[20]_i_1_n_16 ),
        .Q(i_1_reg_575_reg__0[23]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[24] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[24]_i_1_n_19 ),
        .Q(i_1_reg_575_reg__0[24]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_575_reg[24]_i_1 
       (.CI(\i_1_reg_575_reg[20]_i_1_n_12 ),
        .CO({\i_1_reg_575_reg[24]_i_1_n_12 ,\i_1_reg_575_reg[24]_i_1_n_13 ,\i_1_reg_575_reg[24]_i_1_n_14 ,\i_1_reg_575_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_1_reg_575_reg[24]_i_1_n_16 ,\i_1_reg_575_reg[24]_i_1_n_17 ,\i_1_reg_575_reg[24]_i_1_n_18 ,\i_1_reg_575_reg[24]_i_1_n_19 }),
        .S(i_1_reg_575_reg__0[27:24]));
  FDRE \i_1_reg_575_reg[25] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[24]_i_1_n_18 ),
        .Q(i_1_reg_575_reg__0[25]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[26] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[24]_i_1_n_17 ),
        .Q(i_1_reg_575_reg__0[26]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[27] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[24]_i_1_n_16 ),
        .Q(i_1_reg_575_reg__0[27]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[28] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[28]_i_1_n_19 ),
        .Q(i_1_reg_575_reg__0[28]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_575_reg[28]_i_1 
       (.CI(\i_1_reg_575_reg[24]_i_1_n_12 ),
        .CO({\NLW_i_1_reg_575_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_1_reg_575_reg[28]_i_1_n_14 ,\i_1_reg_575_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_1_reg_575_reg[28]_i_1_O_UNCONNECTED [3],\i_1_reg_575_reg[28]_i_1_n_17 ,\i_1_reg_575_reg[28]_i_1_n_18 ,\i_1_reg_575_reg[28]_i_1_n_19 }),
        .S({1'b0,i_1_reg_575_reg__0[30:28]}));
  FDRE \i_1_reg_575_reg[29] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[28]_i_1_n_18 ),
        .Q(i_1_reg_575_reg__0[29]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[2] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[0]_i_2_n_17 ),
        .Q(i_1_reg_575_reg[2]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[30] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[28]_i_1_n_17 ),
        .Q(i_1_reg_575_reg__0[30]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[3] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[0]_i_2_n_16 ),
        .Q(i_1_reg_575_reg[3]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[4] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[4]_i_1_n_19 ),
        .Q(i_1_reg_575_reg[4]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_575_reg[4]_i_1 
       (.CI(\i_1_reg_575_reg[0]_i_2_n_12 ),
        .CO({\i_1_reg_575_reg[4]_i_1_n_12 ,\i_1_reg_575_reg[4]_i_1_n_13 ,\i_1_reg_575_reg[4]_i_1_n_14 ,\i_1_reg_575_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_1_reg_575_reg[4]_i_1_n_16 ,\i_1_reg_575_reg[4]_i_1_n_17 ,\i_1_reg_575_reg[4]_i_1_n_18 ,\i_1_reg_575_reg[4]_i_1_n_19 }),
        .S({i_1_reg_575_reg__0[7:6],i_1_reg_575_reg[5:4]}));
  FDRE \i_1_reg_575_reg[5] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[4]_i_1_n_18 ),
        .Q(i_1_reg_575_reg[5]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[6] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[4]_i_1_n_17 ),
        .Q(i_1_reg_575_reg__0[6]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[7] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[4]_i_1_n_16 ),
        .Q(i_1_reg_575_reg__0[7]),
        .R(ap_CS_fsm_state18));
  FDRE \i_1_reg_575_reg[8] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[8]_i_1_n_19 ),
        .Q(i_1_reg_575_reg__0[8]),
        .R(ap_CS_fsm_state18));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_1_reg_575_reg[8]_i_1 
       (.CI(\i_1_reg_575_reg[4]_i_1_n_12 ),
        .CO({\i_1_reg_575_reg[8]_i_1_n_12 ,\i_1_reg_575_reg[8]_i_1_n_13 ,\i_1_reg_575_reg[8]_i_1_n_14 ,\i_1_reg_575_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_1_reg_575_reg[8]_i_1_n_16 ,\i_1_reg_575_reg[8]_i_1_n_17 ,\i_1_reg_575_reg[8]_i_1_n_18 ,\i_1_reg_575_reg[8]_i_1_n_19 }),
        .S(i_1_reg_575_reg__0[11:8]));
  FDRE \i_1_reg_575_reg[9] 
       (.C(ap_clk),
        .CE(i_1_reg_5750),
        .D(\i_1_reg_575_reg[8]_i_1_n_18 ),
        .Q(i_1_reg_575_reg__0[9]),
        .R(ap_CS_fsm_state18));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_586[0]_i_3 
       (.I0(i_2_reg_586_reg[0]),
        .O(\i_2_reg_586[0]_i_3_n_12 ));
  FDRE \i_2_reg_586_reg[0] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[0]_i_2_n_19 ),
        .Q(i_2_reg_586_reg[0]),
        .R(ap_CS_fsm_state29));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_586_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_2_reg_586_reg[0]_i_2_n_12 ,\i_2_reg_586_reg[0]_i_2_n_13 ,\i_2_reg_586_reg[0]_i_2_n_14 ,\i_2_reg_586_reg[0]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_2_reg_586_reg[0]_i_2_n_16 ,\i_2_reg_586_reg[0]_i_2_n_17 ,\i_2_reg_586_reg[0]_i_2_n_18 ,\i_2_reg_586_reg[0]_i_2_n_19 }),
        .S({i_2_reg_586_reg[3:1],\i_2_reg_586[0]_i_3_n_12 }));
  FDRE \i_2_reg_586_reg[10] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[8]_i_1_n_17 ),
        .Q(i_2_reg_586_reg__0[10]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[11] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[8]_i_1_n_16 ),
        .Q(i_2_reg_586_reg__0[11]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[12] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[12]_i_1_n_19 ),
        .Q(i_2_reg_586_reg__0[12]),
        .R(ap_CS_fsm_state29));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_586_reg[12]_i_1 
       (.CI(\i_2_reg_586_reg[8]_i_1_n_12 ),
        .CO({\i_2_reg_586_reg[12]_i_1_n_12 ,\i_2_reg_586_reg[12]_i_1_n_13 ,\i_2_reg_586_reg[12]_i_1_n_14 ,\i_2_reg_586_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_2_reg_586_reg[12]_i_1_n_16 ,\i_2_reg_586_reg[12]_i_1_n_17 ,\i_2_reg_586_reg[12]_i_1_n_18 ,\i_2_reg_586_reg[12]_i_1_n_19 }),
        .S(i_2_reg_586_reg__0[15:12]));
  FDRE \i_2_reg_586_reg[13] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[12]_i_1_n_18 ),
        .Q(i_2_reg_586_reg__0[13]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[14] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[12]_i_1_n_17 ),
        .Q(i_2_reg_586_reg__0[14]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[15] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[12]_i_1_n_16 ),
        .Q(i_2_reg_586_reg__0[15]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[16] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[16]_i_1_n_19 ),
        .Q(i_2_reg_586_reg__0[16]),
        .R(ap_CS_fsm_state29));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_586_reg[16]_i_1 
       (.CI(\i_2_reg_586_reg[12]_i_1_n_12 ),
        .CO({\i_2_reg_586_reg[16]_i_1_n_12 ,\i_2_reg_586_reg[16]_i_1_n_13 ,\i_2_reg_586_reg[16]_i_1_n_14 ,\i_2_reg_586_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_2_reg_586_reg[16]_i_1_n_16 ,\i_2_reg_586_reg[16]_i_1_n_17 ,\i_2_reg_586_reg[16]_i_1_n_18 ,\i_2_reg_586_reg[16]_i_1_n_19 }),
        .S(i_2_reg_586_reg__0[19:16]));
  FDRE \i_2_reg_586_reg[17] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[16]_i_1_n_18 ),
        .Q(i_2_reg_586_reg__0[17]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[18] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[16]_i_1_n_17 ),
        .Q(i_2_reg_586_reg__0[18]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[19] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[16]_i_1_n_16 ),
        .Q(i_2_reg_586_reg__0[19]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[1] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[0]_i_2_n_18 ),
        .Q(i_2_reg_586_reg[1]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[20] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[20]_i_1_n_19 ),
        .Q(i_2_reg_586_reg__0[20]),
        .R(ap_CS_fsm_state29));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_586_reg[20]_i_1 
       (.CI(\i_2_reg_586_reg[16]_i_1_n_12 ),
        .CO({\i_2_reg_586_reg[20]_i_1_n_12 ,\i_2_reg_586_reg[20]_i_1_n_13 ,\i_2_reg_586_reg[20]_i_1_n_14 ,\i_2_reg_586_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_2_reg_586_reg[20]_i_1_n_16 ,\i_2_reg_586_reg[20]_i_1_n_17 ,\i_2_reg_586_reg[20]_i_1_n_18 ,\i_2_reg_586_reg[20]_i_1_n_19 }),
        .S(i_2_reg_586_reg__0[23:20]));
  FDRE \i_2_reg_586_reg[21] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[20]_i_1_n_18 ),
        .Q(i_2_reg_586_reg__0[21]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[22] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[20]_i_1_n_17 ),
        .Q(i_2_reg_586_reg__0[22]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[23] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[20]_i_1_n_16 ),
        .Q(i_2_reg_586_reg__0[23]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[24] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[24]_i_1_n_19 ),
        .Q(i_2_reg_586_reg__0[24]),
        .R(ap_CS_fsm_state29));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_586_reg[24]_i_1 
       (.CI(\i_2_reg_586_reg[20]_i_1_n_12 ),
        .CO({\i_2_reg_586_reg[24]_i_1_n_12 ,\i_2_reg_586_reg[24]_i_1_n_13 ,\i_2_reg_586_reg[24]_i_1_n_14 ,\i_2_reg_586_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_2_reg_586_reg[24]_i_1_n_16 ,\i_2_reg_586_reg[24]_i_1_n_17 ,\i_2_reg_586_reg[24]_i_1_n_18 ,\i_2_reg_586_reg[24]_i_1_n_19 }),
        .S(i_2_reg_586_reg__0[27:24]));
  FDRE \i_2_reg_586_reg[25] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[24]_i_1_n_18 ),
        .Q(i_2_reg_586_reg__0[25]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[26] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[24]_i_1_n_17 ),
        .Q(i_2_reg_586_reg__0[26]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[27] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[24]_i_1_n_16 ),
        .Q(i_2_reg_586_reg__0[27]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[28] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[28]_i_1_n_19 ),
        .Q(i_2_reg_586_reg__0[28]),
        .R(ap_CS_fsm_state29));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_586_reg[28]_i_1 
       (.CI(\i_2_reg_586_reg[24]_i_1_n_12 ),
        .CO({\NLW_i_2_reg_586_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_2_reg_586_reg[28]_i_1_n_14 ,\i_2_reg_586_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_2_reg_586_reg[28]_i_1_O_UNCONNECTED [3],\i_2_reg_586_reg[28]_i_1_n_17 ,\i_2_reg_586_reg[28]_i_1_n_18 ,\i_2_reg_586_reg[28]_i_1_n_19 }),
        .S({1'b0,i_2_reg_586_reg__0[30:28]}));
  FDRE \i_2_reg_586_reg[29] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[28]_i_1_n_18 ),
        .Q(i_2_reg_586_reg__0[29]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[2] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[0]_i_2_n_17 ),
        .Q(i_2_reg_586_reg[2]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[30] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[28]_i_1_n_17 ),
        .Q(i_2_reg_586_reg__0[30]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[3] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[0]_i_2_n_16 ),
        .Q(i_2_reg_586_reg[3]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[4] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[4]_i_1_n_19 ),
        .Q(i_2_reg_586_reg[4]),
        .R(ap_CS_fsm_state29));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_586_reg[4]_i_1 
       (.CI(\i_2_reg_586_reg[0]_i_2_n_12 ),
        .CO({\i_2_reg_586_reg[4]_i_1_n_12 ,\i_2_reg_586_reg[4]_i_1_n_13 ,\i_2_reg_586_reg[4]_i_1_n_14 ,\i_2_reg_586_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_2_reg_586_reg[4]_i_1_n_16 ,\i_2_reg_586_reg[4]_i_1_n_17 ,\i_2_reg_586_reg[4]_i_1_n_18 ,\i_2_reg_586_reg[4]_i_1_n_19 }),
        .S({i_2_reg_586_reg__0[7:6],i_2_reg_586_reg[5:4]}));
  FDRE \i_2_reg_586_reg[5] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[4]_i_1_n_18 ),
        .Q(i_2_reg_586_reg[5]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[6] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[4]_i_1_n_17 ),
        .Q(i_2_reg_586_reg__0[6]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[7] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[4]_i_1_n_16 ),
        .Q(i_2_reg_586_reg__0[7]),
        .R(ap_CS_fsm_state29));
  FDRE \i_2_reg_586_reg[8] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[8]_i_1_n_19 ),
        .Q(i_2_reg_586_reg__0[8]),
        .R(ap_CS_fsm_state29));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_reg_586_reg[8]_i_1 
       (.CI(\i_2_reg_586_reg[4]_i_1_n_12 ),
        .CO({\i_2_reg_586_reg[8]_i_1_n_12 ,\i_2_reg_586_reg[8]_i_1_n_13 ,\i_2_reg_586_reg[8]_i_1_n_14 ,\i_2_reg_586_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_2_reg_586_reg[8]_i_1_n_16 ,\i_2_reg_586_reg[8]_i_1_n_17 ,\i_2_reg_586_reg[8]_i_1_n_18 ,\i_2_reg_586_reg[8]_i_1_n_19 }),
        .S(i_2_reg_586_reg__0[11:8]));
  FDRE \i_2_reg_586_reg[9] 
       (.C(ap_clk),
        .CE(i_2_reg_5860),
        .D(\i_2_reg_586_reg[8]_i_1_n_18 ),
        .Q(i_2_reg_586_reg__0[9]),
        .R(ap_CS_fsm_state29));
  LUT2 #(
    .INIT(4'h8)) 
    \i_3_reg_687[0]_i_1 
       (.I0(ap_CS_fsm_state33),
        .I1(fwprop_read_reg_1596),
        .O(ap_NS_fsm1109_out));
  LUT2 #(
    .INIT(4'h2)) 
    \i_3_reg_687[0]_i_2 
       (.I0(ap_CS_fsm_state73),
        .I1(icmp_ln51_fu_1279_p2),
        .O(ap_NS_fsm191_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_687[0]_i_4 
       (.I0(i_3_reg_687_reg[0]),
        .O(\i_3_reg_687[0]_i_4_n_12 ));
  FDRE \i_3_reg_687_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[0]_i_3_n_19 ),
        .Q(i_3_reg_687_reg[0]),
        .R(ap_NS_fsm1109_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_687_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_3_reg_687_reg[0]_i_3_n_12 ,\i_3_reg_687_reg[0]_i_3_n_13 ,\i_3_reg_687_reg[0]_i_3_n_14 ,\i_3_reg_687_reg[0]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_3_reg_687_reg[0]_i_3_n_16 ,\i_3_reg_687_reg[0]_i_3_n_17 ,\i_3_reg_687_reg[0]_i_3_n_18 ,\i_3_reg_687_reg[0]_i_3_n_19 }),
        .S({i_3_reg_687_reg[3:1],\i_3_reg_687[0]_i_4_n_12 }));
  FDRE \i_3_reg_687_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[8]_i_1_n_17 ),
        .Q(i_3_reg_687_reg[10]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[8]_i_1_n_16 ),
        .Q(i_3_reg_687_reg[11]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[12]_i_1_n_19 ),
        .Q(i_3_reg_687_reg[12]),
        .R(ap_NS_fsm1109_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_687_reg[12]_i_1 
       (.CI(\i_3_reg_687_reg[8]_i_1_n_12 ),
        .CO({\i_3_reg_687_reg[12]_i_1_n_12 ,\i_3_reg_687_reg[12]_i_1_n_13 ,\i_3_reg_687_reg[12]_i_1_n_14 ,\i_3_reg_687_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_3_reg_687_reg[12]_i_1_n_16 ,\i_3_reg_687_reg[12]_i_1_n_17 ,\i_3_reg_687_reg[12]_i_1_n_18 ,\i_3_reg_687_reg[12]_i_1_n_19 }),
        .S(i_3_reg_687_reg[15:12]));
  FDRE \i_3_reg_687_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[12]_i_1_n_18 ),
        .Q(i_3_reg_687_reg[13]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[12]_i_1_n_17 ),
        .Q(i_3_reg_687_reg[14]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[12]_i_1_n_16 ),
        .Q(i_3_reg_687_reg[15]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[16]_i_1_n_19 ),
        .Q(i_3_reg_687_reg[16]),
        .R(ap_NS_fsm1109_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_687_reg[16]_i_1 
       (.CI(\i_3_reg_687_reg[12]_i_1_n_12 ),
        .CO({\i_3_reg_687_reg[16]_i_1_n_12 ,\i_3_reg_687_reg[16]_i_1_n_13 ,\i_3_reg_687_reg[16]_i_1_n_14 ,\i_3_reg_687_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_3_reg_687_reg[16]_i_1_n_16 ,\i_3_reg_687_reg[16]_i_1_n_17 ,\i_3_reg_687_reg[16]_i_1_n_18 ,\i_3_reg_687_reg[16]_i_1_n_19 }),
        .S(i_3_reg_687_reg[19:16]));
  FDRE \i_3_reg_687_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[16]_i_1_n_18 ),
        .Q(i_3_reg_687_reg[17]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[16]_i_1_n_17 ),
        .Q(i_3_reg_687_reg[18]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[16]_i_1_n_16 ),
        .Q(i_3_reg_687_reg[19]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[0]_i_3_n_18 ),
        .Q(i_3_reg_687_reg[1]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[20]_i_1_n_19 ),
        .Q(i_3_reg_687_reg[20]),
        .R(ap_NS_fsm1109_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_687_reg[20]_i_1 
       (.CI(\i_3_reg_687_reg[16]_i_1_n_12 ),
        .CO({\i_3_reg_687_reg[20]_i_1_n_12 ,\i_3_reg_687_reg[20]_i_1_n_13 ,\i_3_reg_687_reg[20]_i_1_n_14 ,\i_3_reg_687_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_3_reg_687_reg[20]_i_1_n_16 ,\i_3_reg_687_reg[20]_i_1_n_17 ,\i_3_reg_687_reg[20]_i_1_n_18 ,\i_3_reg_687_reg[20]_i_1_n_19 }),
        .S(i_3_reg_687_reg[23:20]));
  FDRE \i_3_reg_687_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[20]_i_1_n_18 ),
        .Q(i_3_reg_687_reg[21]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[20]_i_1_n_17 ),
        .Q(i_3_reg_687_reg[22]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[20]_i_1_n_16 ),
        .Q(i_3_reg_687_reg[23]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[24]_i_1_n_19 ),
        .Q(i_3_reg_687_reg[24]),
        .R(ap_NS_fsm1109_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_687_reg[24]_i_1 
       (.CI(\i_3_reg_687_reg[20]_i_1_n_12 ),
        .CO({\i_3_reg_687_reg[24]_i_1_n_12 ,\i_3_reg_687_reg[24]_i_1_n_13 ,\i_3_reg_687_reg[24]_i_1_n_14 ,\i_3_reg_687_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_3_reg_687_reg[24]_i_1_n_16 ,\i_3_reg_687_reg[24]_i_1_n_17 ,\i_3_reg_687_reg[24]_i_1_n_18 ,\i_3_reg_687_reg[24]_i_1_n_19 }),
        .S(i_3_reg_687_reg[27:24]));
  FDRE \i_3_reg_687_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[24]_i_1_n_18 ),
        .Q(i_3_reg_687_reg[25]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[24]_i_1_n_17 ),
        .Q(i_3_reg_687_reg[26]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[24]_i_1_n_16 ),
        .Q(i_3_reg_687_reg[27]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[28]_i_1_n_19 ),
        .Q(i_3_reg_687_reg[28]),
        .R(ap_NS_fsm1109_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_687_reg[28]_i_1 
       (.CI(\i_3_reg_687_reg[24]_i_1_n_12 ),
        .CO({\NLW_i_3_reg_687_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_3_reg_687_reg[28]_i_1_n_14 ,\i_3_reg_687_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_3_reg_687_reg[28]_i_1_O_UNCONNECTED [3],\i_3_reg_687_reg[28]_i_1_n_17 ,\i_3_reg_687_reg[28]_i_1_n_18 ,\i_3_reg_687_reg[28]_i_1_n_19 }),
        .S({1'b0,i_3_reg_687_reg[30:28]}));
  FDRE \i_3_reg_687_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[28]_i_1_n_18 ),
        .Q(i_3_reg_687_reg[29]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[0]_i_3_n_17 ),
        .Q(i_3_reg_687_reg[2]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[28]_i_1_n_17 ),
        .Q(i_3_reg_687_reg[30]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[0]_i_3_n_16 ),
        .Q(i_3_reg_687_reg[3]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[4]_i_1_n_19 ),
        .Q(i_3_reg_687_reg[4]),
        .R(ap_NS_fsm1109_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_687_reg[4]_i_1 
       (.CI(\i_3_reg_687_reg[0]_i_3_n_12 ),
        .CO({\i_3_reg_687_reg[4]_i_1_n_12 ,\i_3_reg_687_reg[4]_i_1_n_13 ,\i_3_reg_687_reg[4]_i_1_n_14 ,\i_3_reg_687_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_3_reg_687_reg[4]_i_1_n_16 ,\i_3_reg_687_reg[4]_i_1_n_17 ,\i_3_reg_687_reg[4]_i_1_n_18 ,\i_3_reg_687_reg[4]_i_1_n_19 }),
        .S(i_3_reg_687_reg[7:4]));
  FDRE \i_3_reg_687_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[4]_i_1_n_18 ),
        .Q(i_3_reg_687_reg[5]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[4]_i_1_n_17 ),
        .Q(i_3_reg_687_reg[6]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[4]_i_1_n_16 ),
        .Q(i_3_reg_687_reg[7]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_3_reg_687_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[8]_i_1_n_19 ),
        .Q(i_3_reg_687_reg[8]),
        .R(ap_NS_fsm1109_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_3_reg_687_reg[8]_i_1 
       (.CI(\i_3_reg_687_reg[4]_i_1_n_12 ),
        .CO({\i_3_reg_687_reg[8]_i_1_n_12 ,\i_3_reg_687_reg[8]_i_1_n_13 ,\i_3_reg_687_reg[8]_i_1_n_14 ,\i_3_reg_687_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_3_reg_687_reg[8]_i_1_n_16 ,\i_3_reg_687_reg[8]_i_1_n_17 ,\i_3_reg_687_reg[8]_i_1_n_18 ,\i_3_reg_687_reg[8]_i_1_n_19 }),
        .S(i_3_reg_687_reg[11:8]));
  FDRE \i_3_reg_687_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm191_out),
        .D(\i_3_reg_687_reg[8]_i_1_n_18 ),
        .Q(i_3_reg_687_reg[9]),
        .R(ap_NS_fsm1109_out));
  FDRE \i_4_reg_597_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[0]),
        .Q(\i_4_reg_597_reg_n_12_[0] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[10]),
        .Q(\i_4_reg_597_reg_n_12_[10] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[11]),
        .Q(\i_4_reg_597_reg_n_12_[11] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[12]),
        .Q(\i_4_reg_597_reg_n_12_[12] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[13]),
        .Q(\i_4_reg_597_reg_n_12_[13] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[14]),
        .Q(\i_4_reg_597_reg_n_12_[14] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[15]),
        .Q(\i_4_reg_597_reg_n_12_[15] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[16]),
        .Q(\i_4_reg_597_reg_n_12_[16] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[17]),
        .Q(\i_4_reg_597_reg_n_12_[17] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[18]),
        .Q(\i_4_reg_597_reg_n_12_[18] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[19]),
        .Q(\i_4_reg_597_reg_n_12_[19] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[1]),
        .Q(\i_4_reg_597_reg_n_12_[1] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[20]),
        .Q(\i_4_reg_597_reg_n_12_[20] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[21]),
        .Q(\i_4_reg_597_reg_n_12_[21] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[22]),
        .Q(\i_4_reg_597_reg_n_12_[22] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[23]),
        .Q(\i_4_reg_597_reg_n_12_[23] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[24]),
        .Q(\i_4_reg_597_reg_n_12_[24] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[25]),
        .Q(\i_4_reg_597_reg_n_12_[25] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[26]),
        .Q(\i_4_reg_597_reg_n_12_[26] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[27]),
        .Q(\i_4_reg_597_reg_n_12_[27] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[28]),
        .Q(\i_4_reg_597_reg_n_12_[28] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[29]),
        .Q(\i_4_reg_597_reg_n_12_[29] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[2]),
        .Q(\i_4_reg_597_reg_n_12_[2] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[30]),
        .Q(\i_4_reg_597_reg_n_12_[30] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[3]),
        .Q(\i_4_reg_597_reg_n_12_[3] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[4]),
        .Q(\i_4_reg_597_reg_n_12_[4] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[5]),
        .Q(\i_4_reg_597_reg_n_12_[5] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[6]),
        .Q(\i_4_reg_597_reg_n_12_[6] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[7]),
        .Q(\i_4_reg_597_reg_n_12_[7] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[8]),
        .Q(\i_4_reg_597_reg_n_12_[8] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_4_reg_597_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln80_reg_1771[9]),
        .Q(\i_4_reg_597_reg_n_12_[9] ),
        .R(ap_NS_fsm1108_out));
  FDRE \i_5_reg_698_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[0]),
        .Q(\i_5_reg_698_reg_n_12_[0] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[10]),
        .Q(\i_5_reg_698_reg_n_12_[10] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[11]),
        .Q(\i_5_reg_698_reg_n_12_[11] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[12]),
        .Q(\i_5_reg_698_reg_n_12_[12] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[13]),
        .Q(\i_5_reg_698_reg_n_12_[13] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[14]),
        .Q(\i_5_reg_698_reg_n_12_[14] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[15]),
        .Q(\i_5_reg_698_reg_n_12_[15] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[16]),
        .Q(\i_5_reg_698_reg_n_12_[16] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[17]),
        .Q(\i_5_reg_698_reg_n_12_[17] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[18]),
        .Q(\i_5_reg_698_reg_n_12_[18] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[19]),
        .Q(\i_5_reg_698_reg_n_12_[19] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[1]),
        .Q(\i_5_reg_698_reg_n_12_[1] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[20]),
        .Q(\i_5_reg_698_reg_n_12_[20] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[21]),
        .Q(\i_5_reg_698_reg_n_12_[21] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[22]),
        .Q(\i_5_reg_698_reg_n_12_[22] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[23]),
        .Q(\i_5_reg_698_reg_n_12_[23] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[24]),
        .Q(\i_5_reg_698_reg_n_12_[24] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[25]),
        .Q(\i_5_reg_698_reg_n_12_[25] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[26]),
        .Q(\i_5_reg_698_reg_n_12_[26] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[27]),
        .Q(\i_5_reg_698_reg_n_12_[27] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[28]),
        .Q(\i_5_reg_698_reg_n_12_[28] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[29]),
        .Q(\i_5_reg_698_reg_n_12_[29] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[2]),
        .Q(\i_5_reg_698_reg_n_12_[2] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[30]),
        .Q(\i_5_reg_698_reg_n_12_[30] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[3]),
        .Q(\i_5_reg_698_reg_n_12_[3] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[4]),
        .Q(\i_5_reg_698_reg_n_12_[4] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[5]),
        .Q(\i_5_reg_698_reg_n_12_[5] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[6]),
        .Q(\i_5_reg_698_reg_n_12_[6] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[7]),
        .Q(\i_5_reg_698_reg_n_12_[7] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[8]),
        .Q(\i_5_reg_698_reg_n_12_[8] ),
        .R(ap_NS_fsm190_out));
  FDRE \i_5_reg_698_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state88),
        .D(add_ln55_reg_2010[9]),
        .Q(\i_5_reg_698_reg_n_12_[9] ),
        .R(ap_NS_fsm190_out));
  LUT4 #(
    .INIT(16'h0800)) 
    \i_6_reg_631[0]_i_1 
       (.I0(ap_enable_reg_pp4_iter0),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_condition_pp4_exit_iter0_state49),
        .I3(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(\i_6_reg_631[0]_i_1_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_631[0]_i_3 
       (.I0(i_6_reg_631_reg[0]),
        .O(trunc_ln86_fu_1051_p1));
  FDRE \i_6_reg_631_reg[0] 
       (.C(ap_clk),
        .CE(\i_6_reg_631[0]_i_1_n_12 ),
        .D(\i_6_reg_631_reg[0]_i_2_n_19 ),
        .Q(i_6_reg_631_reg[0]),
        .R(i_6_reg_631));
  CARRY4 \i_6_reg_631_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_6_reg_631_reg[0]_i_2_n_12 ,\i_6_reg_631_reg[0]_i_2_n_13 ,\i_6_reg_631_reg[0]_i_2_n_14 ,\i_6_reg_631_reg[0]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_6_reg_631_reg[0]_i_2_n_16 ,\i_6_reg_631_reg[0]_i_2_n_17 ,\i_6_reg_631_reg[0]_i_2_n_18 ,\i_6_reg_631_reg[0]_i_2_n_19 }),
        .S({i_6_reg_631_reg[3:1],trunc_ln86_fu_1051_p1}));
  FDRE \i_6_reg_631_reg[1] 
       (.C(ap_clk),
        .CE(\i_6_reg_631[0]_i_1_n_12 ),
        .D(\i_6_reg_631_reg[0]_i_2_n_18 ),
        .Q(i_6_reg_631_reg[1]),
        .R(i_6_reg_631));
  FDRE \i_6_reg_631_reg[2] 
       (.C(ap_clk),
        .CE(\i_6_reg_631[0]_i_1_n_12 ),
        .D(\i_6_reg_631_reg[0]_i_2_n_17 ),
        .Q(i_6_reg_631_reg[2]),
        .R(i_6_reg_631));
  FDRE \i_6_reg_631_reg[3] 
       (.C(ap_clk),
        .CE(\i_6_reg_631[0]_i_1_n_12 ),
        .D(\i_6_reg_631_reg[0]_i_2_n_16 ),
        .Q(i_6_reg_631_reg[3]),
        .R(i_6_reg_631));
  FDRE \i_6_reg_631_reg[4] 
       (.C(ap_clk),
        .CE(\i_6_reg_631[0]_i_1_n_12 ),
        .D(\i_6_reg_631_reg[4]_i_1_n_19 ),
        .Q(i_6_reg_631_reg[4]),
        .R(i_6_reg_631));
  CARRY4 \i_6_reg_631_reg[4]_i_1 
       (.CI(\i_6_reg_631_reg[0]_i_2_n_12 ),
        .CO({\NLW_i_6_reg_631_reg[4]_i_1_CO_UNCONNECTED [3:1],\i_6_reg_631_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_6_reg_631_reg[4]_i_1_O_UNCONNECTED [3:2],\i_6_reg_631_reg[4]_i_1_n_18 ,\i_6_reg_631_reg[4]_i_1_n_19 }),
        .S({1'b0,1'b0,i_6_reg_631_reg[5:4]}));
  FDRE \i_6_reg_631_reg[5] 
       (.C(ap_clk),
        .CE(\i_6_reg_631[0]_i_1_n_12 ),
        .D(\i_6_reg_631_reg[4]_i_1_n_18 ),
        .Q(i_6_reg_631_reg[5]),
        .R(i_6_reg_631));
  LUT2 #(
    .INIT(4'h8)) 
    \i_7_reg_721[30]_i_1 
       (.I0(ap_CS_fsm_state75),
        .I1(icmp_ln55_fu_1305_p2),
        .O(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[0]),
        .Q(\i_7_reg_721_reg_n_12_[0] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[10]),
        .Q(\i_7_reg_721_reg_n_12_[10] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[11]),
        .Q(\i_7_reg_721_reg_n_12_[11] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[12]),
        .Q(\i_7_reg_721_reg_n_12_[12] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[13]),
        .Q(\i_7_reg_721_reg_n_12_[13] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[14]),
        .Q(\i_7_reg_721_reg_n_12_[14] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[15]),
        .Q(\i_7_reg_721_reg_n_12_[15] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[16]),
        .Q(\i_7_reg_721_reg_n_12_[16] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[17]),
        .Q(\i_7_reg_721_reg_n_12_[17] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[18]),
        .Q(\i_7_reg_721_reg_n_12_[18] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[19]),
        .Q(\i_7_reg_721_reg_n_12_[19] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[1]),
        .Q(\i_7_reg_721_reg_n_12_[1] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[20]),
        .Q(\i_7_reg_721_reg_n_12_[20] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[21]),
        .Q(\i_7_reg_721_reg_n_12_[21] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[22]),
        .Q(\i_7_reg_721_reg_n_12_[22] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[23]),
        .Q(\i_7_reg_721_reg_n_12_[23] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[24]),
        .Q(\i_7_reg_721_reg_n_12_[24] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[25]),
        .Q(\i_7_reg_721_reg_n_12_[25] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[26]),
        .Q(\i_7_reg_721_reg_n_12_[26] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[27]),
        .Q(\i_7_reg_721_reg_n_12_[27] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[28]),
        .Q(\i_7_reg_721_reg_n_12_[28] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[29]),
        .Q(\i_7_reg_721_reg_n_12_[29] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[2]),
        .Q(\i_7_reg_721_reg_n_12_[2] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[30]),
        .Q(\i_7_reg_721_reg_n_12_[30] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[3]),
        .Q(\i_7_reg_721_reg_n_12_[3] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[4]),
        .Q(\i_7_reg_721_reg_n_12_[4] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[5]),
        .Q(\i_7_reg_721_reg_n_12_[5] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[6]),
        .Q(\i_7_reg_721_reg_n_12_[6] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[7]),
        .Q(\i_7_reg_721_reg_n_12_[7] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[8]),
        .Q(\i_7_reg_721_reg_n_12_[8] ),
        .R(ap_NS_fsm189_out));
  FDRE \i_7_reg_721_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(add_ln62_reg_2064[9]),
        .Q(\i_7_reg_721_reg_n_12_[9] ),
        .R(ap_NS_fsm189_out));
  LUT3 #(
    .INIT(8'h08)) 
    \i_8_reg_653[0]_i_1 
       (.I0(ap_enable_reg_pp5_iter0),
        .I1(ap_CS_fsm_pp5_stage042_in),
        .I2(ap_condition_pp5_exit_iter0_state58),
        .O(i_8_reg_6530));
  LUT1 #(
    .INIT(2'h1)) 
    \i_8_reg_653[0]_i_3 
       (.I0(i_8_reg_653_reg[0]),
        .O(\i_8_reg_653[0]_i_3_n_12 ));
  FDRE \i_8_reg_653_reg[0] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[0]_i_2_n_19 ),
        .Q(i_8_reg_653_reg[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_8_reg_653_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_8_reg_653_reg[0]_i_2_n_12 ,\i_8_reg_653_reg[0]_i_2_n_13 ,\i_8_reg_653_reg[0]_i_2_n_14 ,\i_8_reg_653_reg[0]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_8_reg_653_reg[0]_i_2_n_16 ,\i_8_reg_653_reg[0]_i_2_n_17 ,\i_8_reg_653_reg[0]_i_2_n_18 ,\i_8_reg_653_reg[0]_i_2_n_19 }),
        .S({i_8_reg_653_reg[3:1],\i_8_reg_653[0]_i_3_n_12 }));
  FDRE \i_8_reg_653_reg[10] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[8]_i_1_n_17 ),
        .Q(i_8_reg_653_reg__0[10]),
        .R(clear));
  FDRE \i_8_reg_653_reg[11] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[8]_i_1_n_16 ),
        .Q(i_8_reg_653_reg__0[11]),
        .R(clear));
  FDRE \i_8_reg_653_reg[12] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[12]_i_1_n_19 ),
        .Q(i_8_reg_653_reg__0[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_8_reg_653_reg[12]_i_1 
       (.CI(\i_8_reg_653_reg[8]_i_1_n_12 ),
        .CO({\i_8_reg_653_reg[12]_i_1_n_12 ,\i_8_reg_653_reg[12]_i_1_n_13 ,\i_8_reg_653_reg[12]_i_1_n_14 ,\i_8_reg_653_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_8_reg_653_reg[12]_i_1_n_16 ,\i_8_reg_653_reg[12]_i_1_n_17 ,\i_8_reg_653_reg[12]_i_1_n_18 ,\i_8_reg_653_reg[12]_i_1_n_19 }),
        .S(i_8_reg_653_reg__0[15:12]));
  FDRE \i_8_reg_653_reg[13] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[12]_i_1_n_18 ),
        .Q(i_8_reg_653_reg__0[13]),
        .R(clear));
  FDRE \i_8_reg_653_reg[14] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[12]_i_1_n_17 ),
        .Q(i_8_reg_653_reg__0[14]),
        .R(clear));
  FDRE \i_8_reg_653_reg[15] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[12]_i_1_n_16 ),
        .Q(i_8_reg_653_reg__0[15]),
        .R(clear));
  FDRE \i_8_reg_653_reg[16] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[16]_i_1_n_19 ),
        .Q(i_8_reg_653_reg__0[16]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_8_reg_653_reg[16]_i_1 
       (.CI(\i_8_reg_653_reg[12]_i_1_n_12 ),
        .CO({\i_8_reg_653_reg[16]_i_1_n_12 ,\i_8_reg_653_reg[16]_i_1_n_13 ,\i_8_reg_653_reg[16]_i_1_n_14 ,\i_8_reg_653_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_8_reg_653_reg[16]_i_1_n_16 ,\i_8_reg_653_reg[16]_i_1_n_17 ,\i_8_reg_653_reg[16]_i_1_n_18 ,\i_8_reg_653_reg[16]_i_1_n_19 }),
        .S(i_8_reg_653_reg__0[19:16]));
  FDRE \i_8_reg_653_reg[17] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[16]_i_1_n_18 ),
        .Q(i_8_reg_653_reg__0[17]),
        .R(clear));
  FDRE \i_8_reg_653_reg[18] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[16]_i_1_n_17 ),
        .Q(i_8_reg_653_reg__0[18]),
        .R(clear));
  FDRE \i_8_reg_653_reg[19] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[16]_i_1_n_16 ),
        .Q(i_8_reg_653_reg__0[19]),
        .R(clear));
  FDRE \i_8_reg_653_reg[1] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[0]_i_2_n_18 ),
        .Q(i_8_reg_653_reg[1]),
        .R(clear));
  FDRE \i_8_reg_653_reg[20] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[20]_i_1_n_19 ),
        .Q(i_8_reg_653_reg__0[20]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_8_reg_653_reg[20]_i_1 
       (.CI(\i_8_reg_653_reg[16]_i_1_n_12 ),
        .CO({\i_8_reg_653_reg[20]_i_1_n_12 ,\i_8_reg_653_reg[20]_i_1_n_13 ,\i_8_reg_653_reg[20]_i_1_n_14 ,\i_8_reg_653_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_8_reg_653_reg[20]_i_1_n_16 ,\i_8_reg_653_reg[20]_i_1_n_17 ,\i_8_reg_653_reg[20]_i_1_n_18 ,\i_8_reg_653_reg[20]_i_1_n_19 }),
        .S(i_8_reg_653_reg__0[23:20]));
  FDRE \i_8_reg_653_reg[21] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[20]_i_1_n_18 ),
        .Q(i_8_reg_653_reg__0[21]),
        .R(clear));
  FDRE \i_8_reg_653_reg[22] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[20]_i_1_n_17 ),
        .Q(i_8_reg_653_reg__0[22]),
        .R(clear));
  FDRE \i_8_reg_653_reg[23] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[20]_i_1_n_16 ),
        .Q(i_8_reg_653_reg__0[23]),
        .R(clear));
  FDRE \i_8_reg_653_reg[24] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[24]_i_1_n_19 ),
        .Q(i_8_reg_653_reg__0[24]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_8_reg_653_reg[24]_i_1 
       (.CI(\i_8_reg_653_reg[20]_i_1_n_12 ),
        .CO({\i_8_reg_653_reg[24]_i_1_n_12 ,\i_8_reg_653_reg[24]_i_1_n_13 ,\i_8_reg_653_reg[24]_i_1_n_14 ,\i_8_reg_653_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_8_reg_653_reg[24]_i_1_n_16 ,\i_8_reg_653_reg[24]_i_1_n_17 ,\i_8_reg_653_reg[24]_i_1_n_18 ,\i_8_reg_653_reg[24]_i_1_n_19 }),
        .S(i_8_reg_653_reg__0[27:24]));
  FDRE \i_8_reg_653_reg[25] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[24]_i_1_n_18 ),
        .Q(i_8_reg_653_reg__0[25]),
        .R(clear));
  FDRE \i_8_reg_653_reg[26] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[24]_i_1_n_17 ),
        .Q(i_8_reg_653_reg__0[26]),
        .R(clear));
  FDRE \i_8_reg_653_reg[27] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[24]_i_1_n_16 ),
        .Q(i_8_reg_653_reg__0[27]),
        .R(clear));
  FDRE \i_8_reg_653_reg[28] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[28]_i_1_n_19 ),
        .Q(i_8_reg_653_reg__0[28]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_8_reg_653_reg[28]_i_1 
       (.CI(\i_8_reg_653_reg[24]_i_1_n_12 ),
        .CO({\NLW_i_8_reg_653_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_8_reg_653_reg[28]_i_1_n_14 ,\i_8_reg_653_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_8_reg_653_reg[28]_i_1_O_UNCONNECTED [3],\i_8_reg_653_reg[28]_i_1_n_17 ,\i_8_reg_653_reg[28]_i_1_n_18 ,\i_8_reg_653_reg[28]_i_1_n_19 }),
        .S({1'b0,i_8_reg_653_reg__0[30:28]}));
  FDRE \i_8_reg_653_reg[29] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[28]_i_1_n_18 ),
        .Q(i_8_reg_653_reg__0[29]),
        .R(clear));
  FDRE \i_8_reg_653_reg[2] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[0]_i_2_n_17 ),
        .Q(i_8_reg_653_reg[2]),
        .R(clear));
  FDRE \i_8_reg_653_reg[30] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[28]_i_1_n_17 ),
        .Q(i_8_reg_653_reg__0[30]),
        .R(clear));
  FDRE \i_8_reg_653_reg[3] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[0]_i_2_n_16 ),
        .Q(i_8_reg_653_reg[3]),
        .R(clear));
  FDRE \i_8_reg_653_reg[4] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[4]_i_1_n_19 ),
        .Q(i_8_reg_653_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_8_reg_653_reg[4]_i_1 
       (.CI(\i_8_reg_653_reg[0]_i_2_n_12 ),
        .CO({\i_8_reg_653_reg[4]_i_1_n_12 ,\i_8_reg_653_reg[4]_i_1_n_13 ,\i_8_reg_653_reg[4]_i_1_n_14 ,\i_8_reg_653_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_8_reg_653_reg[4]_i_1_n_16 ,\i_8_reg_653_reg[4]_i_1_n_17 ,\i_8_reg_653_reg[4]_i_1_n_18 ,\i_8_reg_653_reg[4]_i_1_n_19 }),
        .S({i_8_reg_653_reg__0[7:6],i_8_reg_653_reg[5:4]}));
  FDRE \i_8_reg_653_reg[5] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[4]_i_1_n_18 ),
        .Q(i_8_reg_653_reg[5]),
        .R(clear));
  FDRE \i_8_reg_653_reg[6] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[4]_i_1_n_17 ),
        .Q(i_8_reg_653_reg__0[6]),
        .R(clear));
  FDRE \i_8_reg_653_reg[7] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[4]_i_1_n_16 ),
        .Q(i_8_reg_653_reg__0[7]),
        .R(clear));
  FDRE \i_8_reg_653_reg[8] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[8]_i_1_n_19 ),
        .Q(i_8_reg_653_reg__0[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_8_reg_653_reg[8]_i_1 
       (.CI(\i_8_reg_653_reg[4]_i_1_n_12 ),
        .CO({\i_8_reg_653_reg[8]_i_1_n_12 ,\i_8_reg_653_reg[8]_i_1_n_13 ,\i_8_reg_653_reg[8]_i_1_n_14 ,\i_8_reg_653_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_8_reg_653_reg[8]_i_1_n_16 ,\i_8_reg_653_reg[8]_i_1_n_17 ,\i_8_reg_653_reg[8]_i_1_n_18 ,\i_8_reg_653_reg[8]_i_1_n_19 }),
        .S(i_8_reg_653_reg__0[11:8]));
  FDRE \i_8_reg_653_reg[9] 
       (.C(ap_clk),
        .CE(i_8_reg_6530),
        .D(\i_8_reg_653_reg[8]_i_1_n_18 ),
        .Q(i_8_reg_653_reg__0[9]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \i_9_reg_754[0]_i_4 
       (.I0(i_9_reg_754_reg[0]),
        .O(\i_9_reg_754[0]_i_4_n_12 ));
  FDRE \i_9_reg_754_reg[0] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[0]_i_3_n_19 ),
        .Q(i_9_reg_754_reg[0]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_9_reg_754_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_9_reg_754_reg[0]_i_3_n_12 ,\i_9_reg_754_reg[0]_i_3_n_13 ,\i_9_reg_754_reg[0]_i_3_n_14 ,\i_9_reg_754_reg[0]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_9_reg_754_reg[0]_i_3_n_16 ,\i_9_reg_754_reg[0]_i_3_n_17 ,\i_9_reg_754_reg[0]_i_3_n_18 ,\i_9_reg_754_reg[0]_i_3_n_19 }),
        .S({i_9_reg_754_reg[3:1],\i_9_reg_754[0]_i_4_n_12 }));
  FDRE \i_9_reg_754_reg[10] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[8]_i_1_n_17 ),
        .Q(i_9_reg_754_reg[10]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[11] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[8]_i_1_n_16 ),
        .Q(i_9_reg_754_reg[11]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[12] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[12]_i_1_n_19 ),
        .Q(i_9_reg_754_reg[12]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_9_reg_754_reg[12]_i_1 
       (.CI(\i_9_reg_754_reg[8]_i_1_n_12 ),
        .CO({\i_9_reg_754_reg[12]_i_1_n_12 ,\i_9_reg_754_reg[12]_i_1_n_13 ,\i_9_reg_754_reg[12]_i_1_n_14 ,\i_9_reg_754_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_9_reg_754_reg[12]_i_1_n_16 ,\i_9_reg_754_reg[12]_i_1_n_17 ,\i_9_reg_754_reg[12]_i_1_n_18 ,\i_9_reg_754_reg[12]_i_1_n_19 }),
        .S(i_9_reg_754_reg[15:12]));
  FDRE \i_9_reg_754_reg[13] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[12]_i_1_n_18 ),
        .Q(i_9_reg_754_reg[13]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[14] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[12]_i_1_n_17 ),
        .Q(i_9_reg_754_reg[14]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[15] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[12]_i_1_n_16 ),
        .Q(i_9_reg_754_reg[15]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[16] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[16]_i_1_n_19 ),
        .Q(i_9_reg_754_reg[16]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_9_reg_754_reg[16]_i_1 
       (.CI(\i_9_reg_754_reg[12]_i_1_n_12 ),
        .CO({\i_9_reg_754_reg[16]_i_1_n_12 ,\i_9_reg_754_reg[16]_i_1_n_13 ,\i_9_reg_754_reg[16]_i_1_n_14 ,\i_9_reg_754_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_9_reg_754_reg[16]_i_1_n_16 ,\i_9_reg_754_reg[16]_i_1_n_17 ,\i_9_reg_754_reg[16]_i_1_n_18 ,\i_9_reg_754_reg[16]_i_1_n_19 }),
        .S(i_9_reg_754_reg[19:16]));
  FDRE \i_9_reg_754_reg[17] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[16]_i_1_n_18 ),
        .Q(i_9_reg_754_reg[17]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[18] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[16]_i_1_n_17 ),
        .Q(i_9_reg_754_reg[18]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[19] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[16]_i_1_n_16 ),
        .Q(i_9_reg_754_reg[19]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[1] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[0]_i_3_n_18 ),
        .Q(i_9_reg_754_reg[1]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[20] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[20]_i_1_n_19 ),
        .Q(i_9_reg_754_reg[20]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_9_reg_754_reg[20]_i_1 
       (.CI(\i_9_reg_754_reg[16]_i_1_n_12 ),
        .CO({\i_9_reg_754_reg[20]_i_1_n_12 ,\i_9_reg_754_reg[20]_i_1_n_13 ,\i_9_reg_754_reg[20]_i_1_n_14 ,\i_9_reg_754_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_9_reg_754_reg[20]_i_1_n_16 ,\i_9_reg_754_reg[20]_i_1_n_17 ,\i_9_reg_754_reg[20]_i_1_n_18 ,\i_9_reg_754_reg[20]_i_1_n_19 }),
        .S(i_9_reg_754_reg[23:20]));
  FDRE \i_9_reg_754_reg[21] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[20]_i_1_n_18 ),
        .Q(i_9_reg_754_reg[21]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[22] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[20]_i_1_n_17 ),
        .Q(i_9_reg_754_reg[22]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[23] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[20]_i_1_n_16 ),
        .Q(i_9_reg_754_reg[23]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[24] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[24]_i_1_n_19 ),
        .Q(i_9_reg_754_reg[24]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_9_reg_754_reg[24]_i_1 
       (.CI(\i_9_reg_754_reg[20]_i_1_n_12 ),
        .CO({\i_9_reg_754_reg[24]_i_1_n_12 ,\i_9_reg_754_reg[24]_i_1_n_13 ,\i_9_reg_754_reg[24]_i_1_n_14 ,\i_9_reg_754_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_9_reg_754_reg[24]_i_1_n_16 ,\i_9_reg_754_reg[24]_i_1_n_17 ,\i_9_reg_754_reg[24]_i_1_n_18 ,\i_9_reg_754_reg[24]_i_1_n_19 }),
        .S(i_9_reg_754_reg[27:24]));
  FDRE \i_9_reg_754_reg[25] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[24]_i_1_n_18 ),
        .Q(i_9_reg_754_reg[25]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[26] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[24]_i_1_n_17 ),
        .Q(i_9_reg_754_reg[26]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[27] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[24]_i_1_n_16 ),
        .Q(i_9_reg_754_reg[27]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[28] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[28]_i_1_n_19 ),
        .Q(i_9_reg_754_reg[28]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_9_reg_754_reg[28]_i_1 
       (.CI(\i_9_reg_754_reg[24]_i_1_n_12 ),
        .CO({\NLW_i_9_reg_754_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_9_reg_754_reg[28]_i_1_n_14 ,\i_9_reg_754_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_9_reg_754_reg[28]_i_1_O_UNCONNECTED [3],\i_9_reg_754_reg[28]_i_1_n_17 ,\i_9_reg_754_reg[28]_i_1_n_18 ,\i_9_reg_754_reg[28]_i_1_n_19 }),
        .S({1'b0,i_9_reg_754_reg[30:28]}));
  FDRE \i_9_reg_754_reg[29] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[28]_i_1_n_18 ),
        .Q(i_9_reg_754_reg[29]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[2] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[0]_i_3_n_17 ),
        .Q(i_9_reg_754_reg[2]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[30] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[28]_i_1_n_17 ),
        .Q(i_9_reg_754_reg[30]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[3] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[0]_i_3_n_16 ),
        .Q(i_9_reg_754_reg[3]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[4] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[4]_i_1_n_19 ),
        .Q(i_9_reg_754_reg[4]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_9_reg_754_reg[4]_i_1 
       (.CI(\i_9_reg_754_reg[0]_i_3_n_12 ),
        .CO({\i_9_reg_754_reg[4]_i_1_n_12 ,\i_9_reg_754_reg[4]_i_1_n_13 ,\i_9_reg_754_reg[4]_i_1_n_14 ,\i_9_reg_754_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_9_reg_754_reg[4]_i_1_n_16 ,\i_9_reg_754_reg[4]_i_1_n_17 ,\i_9_reg_754_reg[4]_i_1_n_18 ,\i_9_reg_754_reg[4]_i_1_n_19 }),
        .S(i_9_reg_754_reg[7:4]));
  FDRE \i_9_reg_754_reg[5] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[4]_i_1_n_18 ),
        .Q(i_9_reg_754_reg[5]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[6] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[4]_i_1_n_17 ),
        .Q(i_9_reg_754_reg[6]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[7] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[4]_i_1_n_16 ),
        .Q(i_9_reg_754_reg[7]),
        .R(gmem_AWVALID));
  FDRE \i_9_reg_754_reg[8] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[8]_i_1_n_19 ),
        .Q(i_9_reg_754_reg[8]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_9_reg_754_reg[8]_i_1 
       (.CI(\i_9_reg_754_reg[4]_i_1_n_12 ),
        .CO({\i_9_reg_754_reg[8]_i_1_n_12 ,\i_9_reg_754_reg[8]_i_1_n_13 ,\i_9_reg_754_reg[8]_i_1_n_14 ,\i_9_reg_754_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_9_reg_754_reg[8]_i_1_n_16 ,\i_9_reg_754_reg[8]_i_1_n_17 ,\i_9_reg_754_reg[8]_i_1_n_18 ,\i_9_reg_754_reg[8]_i_1_n_19 }),
        .S(i_9_reg_754_reg[11:8]));
  FDRE \i_9_reg_754_reg[9] 
       (.C(ap_clk),
        .CE(i_9_reg_7540),
        .D(\i_9_reg_754_reg[8]_i_1_n_18 ),
        .Q(i_9_reg_754_reg[9]),
        .R(gmem_AWVALID));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_564[0]_i_3 
       (.I0(i_reg_564_reg[0]),
        .O(\i_reg_564[0]_i_3_n_12 ));
  FDRE \i_reg_564_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[0]_i_2_n_19 ),
        .Q(i_reg_564_reg[0]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_564_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_reg_564_reg[0]_i_2_n_12 ,\i_reg_564_reg[0]_i_2_n_13 ,\i_reg_564_reg[0]_i_2_n_14 ,\i_reg_564_reg[0]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_564_reg[0]_i_2_n_16 ,\i_reg_564_reg[0]_i_2_n_17 ,\i_reg_564_reg[0]_i_2_n_18 ,\i_reg_564_reg[0]_i_2_n_19 }),
        .S({i_reg_564_reg[3:1],\i_reg_564[0]_i_3_n_12 }));
  FDRE \i_reg_564_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[8]_i_1_n_17 ),
        .Q(i_reg_564_reg__0[10]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[8]_i_1_n_16 ),
        .Q(i_reg_564_reg__0[11]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[12]_i_1_n_19 ),
        .Q(i_reg_564_reg__0[12]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_564_reg[12]_i_1 
       (.CI(\i_reg_564_reg[8]_i_1_n_12 ),
        .CO({\i_reg_564_reg[12]_i_1_n_12 ,\i_reg_564_reg[12]_i_1_n_13 ,\i_reg_564_reg[12]_i_1_n_14 ,\i_reg_564_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_564_reg[12]_i_1_n_16 ,\i_reg_564_reg[12]_i_1_n_17 ,\i_reg_564_reg[12]_i_1_n_18 ,\i_reg_564_reg[12]_i_1_n_19 }),
        .S(i_reg_564_reg__0[15:12]));
  FDRE \i_reg_564_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[12]_i_1_n_18 ),
        .Q(i_reg_564_reg__0[13]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[12]_i_1_n_17 ),
        .Q(i_reg_564_reg__0[14]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[12]_i_1_n_16 ),
        .Q(i_reg_564_reg__0[15]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[16]_i_1_n_19 ),
        .Q(i_reg_564_reg__0[16]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_564_reg[16]_i_1 
       (.CI(\i_reg_564_reg[12]_i_1_n_12 ),
        .CO({\i_reg_564_reg[16]_i_1_n_12 ,\i_reg_564_reg[16]_i_1_n_13 ,\i_reg_564_reg[16]_i_1_n_14 ,\i_reg_564_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_564_reg[16]_i_1_n_16 ,\i_reg_564_reg[16]_i_1_n_17 ,\i_reg_564_reg[16]_i_1_n_18 ,\i_reg_564_reg[16]_i_1_n_19 }),
        .S(i_reg_564_reg__0[19:16]));
  FDRE \i_reg_564_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[16]_i_1_n_18 ),
        .Q(i_reg_564_reg__0[17]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[16]_i_1_n_17 ),
        .Q(i_reg_564_reg__0[18]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[16]_i_1_n_16 ),
        .Q(i_reg_564_reg__0[19]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[0]_i_2_n_18 ),
        .Q(i_reg_564_reg[1]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[20]_i_1_n_19 ),
        .Q(i_reg_564_reg__0[20]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_564_reg[20]_i_1 
       (.CI(\i_reg_564_reg[16]_i_1_n_12 ),
        .CO({\i_reg_564_reg[20]_i_1_n_12 ,\i_reg_564_reg[20]_i_1_n_13 ,\i_reg_564_reg[20]_i_1_n_14 ,\i_reg_564_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_564_reg[20]_i_1_n_16 ,\i_reg_564_reg[20]_i_1_n_17 ,\i_reg_564_reg[20]_i_1_n_18 ,\i_reg_564_reg[20]_i_1_n_19 }),
        .S(i_reg_564_reg__0[23:20]));
  FDRE \i_reg_564_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[20]_i_1_n_18 ),
        .Q(i_reg_564_reg__0[21]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[20]_i_1_n_17 ),
        .Q(i_reg_564_reg__0[22]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[20]_i_1_n_16 ),
        .Q(i_reg_564_reg__0[23]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[24]_i_1_n_19 ),
        .Q(i_reg_564_reg__0[24]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_564_reg[24]_i_1 
       (.CI(\i_reg_564_reg[20]_i_1_n_12 ),
        .CO({\i_reg_564_reg[24]_i_1_n_12 ,\i_reg_564_reg[24]_i_1_n_13 ,\i_reg_564_reg[24]_i_1_n_14 ,\i_reg_564_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_564_reg[24]_i_1_n_16 ,\i_reg_564_reg[24]_i_1_n_17 ,\i_reg_564_reg[24]_i_1_n_18 ,\i_reg_564_reg[24]_i_1_n_19 }),
        .S(i_reg_564_reg__0[27:24]));
  FDRE \i_reg_564_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[24]_i_1_n_18 ),
        .Q(i_reg_564_reg__0[25]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[24]_i_1_n_17 ),
        .Q(i_reg_564_reg__0[26]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[27] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[24]_i_1_n_16 ),
        .Q(i_reg_564_reg__0[27]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[28] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[28]_i_1_n_19 ),
        .Q(i_reg_564_reg__0[28]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_564_reg[28]_i_1 
       (.CI(\i_reg_564_reg[24]_i_1_n_12 ),
        .CO({\NLW_i_reg_564_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_reg_564_reg[28]_i_1_n_14 ,\i_reg_564_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_564_reg[28]_i_1_O_UNCONNECTED [3],\i_reg_564_reg[28]_i_1_n_17 ,\i_reg_564_reg[28]_i_1_n_18 ,\i_reg_564_reg[28]_i_1_n_19 }),
        .S({1'b0,i_reg_564_reg__0[30:28]}));
  FDRE \i_reg_564_reg[29] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[28]_i_1_n_18 ),
        .Q(i_reg_564_reg__0[29]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[0]_i_2_n_17 ),
        .Q(i_reg_564_reg[2]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[30] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[28]_i_1_n_17 ),
        .Q(i_reg_564_reg__0[30]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[0]_i_2_n_16 ),
        .Q(i_reg_564_reg[3]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[4]_i_1_n_19 ),
        .Q(i_reg_564_reg[4]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_564_reg[4]_i_1 
       (.CI(\i_reg_564_reg[0]_i_2_n_12 ),
        .CO({\i_reg_564_reg[4]_i_1_n_12 ,\i_reg_564_reg[4]_i_1_n_13 ,\i_reg_564_reg[4]_i_1_n_14 ,\i_reg_564_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_564_reg[4]_i_1_n_16 ,\i_reg_564_reg[4]_i_1_n_17 ,\i_reg_564_reg[4]_i_1_n_18 ,\i_reg_564_reg[4]_i_1_n_19 }),
        .S({i_reg_564_reg__0[7:6],i_reg_564_reg[5:4]}));
  FDRE \i_reg_564_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[4]_i_1_n_18 ),
        .Q(i_reg_564_reg[5]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[4]_i_1_n_17 ),
        .Q(i_reg_564_reg__0[6]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[4]_i_1_n_16 ),
        .Q(i_reg_564_reg__0[7]),
        .R(ap_CS_fsm_state8));
  FDRE \i_reg_564_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[8]_i_1_n_19 ),
        .Q(i_reg_564_reg__0[8]),
        .R(ap_CS_fsm_state8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_564_reg[8]_i_1 
       (.CI(\i_reg_564_reg[4]_i_1_n_12 ),
        .CO({\i_reg_564_reg[8]_i_1_n_12 ,\i_reg_564_reg[8]_i_1_n_13 ,\i_reg_564_reg[8]_i_1_n_14 ,\i_reg_564_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_564_reg[8]_i_1_n_16 ,\i_reg_564_reg[8]_i_1_n_17 ,\i_reg_564_reg[8]_i_1_n_18 ,\i_reg_564_reg[8]_i_1_n_19 }),
        .S(i_reg_564_reg__0[11:8]));
  FDRE \i_reg_564_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_5640),
        .D(\i_reg_564_reg[8]_i_1_n_18 ),
        .Q(i_reg_564_reg__0[9]),
        .R(ap_CS_fsm_state8));
  FDRE \icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem2_m_axi_U_n_134),
        .Q(icmp_ln106_reg_2182_pp11_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln106_reg_2182_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem2_m_axi_U_n_135),
        .Q(icmp_ln106_reg_2182),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln37_1_reg_1684[0]_i_10 
       (.I0(i_reg_564_reg__0[16]),
        .I1(trunc_ln37_reg_1673[16]),
        .I2(i_reg_564_reg__0[15]),
        .I3(trunc_ln37_reg_1673[15]),
        .I4(trunc_ln37_reg_1673[17]),
        .I5(i_reg_564_reg__0[17]),
        .O(\icmp_ln37_1_reg_1684[0]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln37_1_reg_1684[0]_i_11 
       (.I0(i_reg_564_reg__0[13]),
        .I1(trunc_ln37_reg_1673[13]),
        .I2(i_reg_564_reg__0[12]),
        .I3(trunc_ln37_reg_1673[12]),
        .I4(trunc_ln37_reg_1673[14]),
        .I5(i_reg_564_reg__0[14]),
        .O(\icmp_ln37_1_reg_1684[0]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln37_1_reg_1684[0]_i_12 
       (.I0(i_reg_564_reg__0[10]),
        .I1(trunc_ln37_reg_1673[10]),
        .I2(i_reg_564_reg__0[9]),
        .I3(trunc_ln37_reg_1673[9]),
        .I4(trunc_ln37_reg_1673[11]),
        .I5(i_reg_564_reg__0[11]),
        .O(\icmp_ln37_1_reg_1684[0]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln37_1_reg_1684[0]_i_13 
       (.I0(i_reg_564_reg__0[7]),
        .I1(trunc_ln37_reg_1673[7]),
        .I2(i_reg_564_reg__0[6]),
        .I3(trunc_ln37_reg_1673[6]),
        .I4(trunc_ln37_reg_1673[8]),
        .I5(i_reg_564_reg__0[8]),
        .O(\icmp_ln37_1_reg_1684[0]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln37_1_reg_1684[0]_i_14 
       (.I0(i_reg_564_reg[4]),
        .I1(trunc_ln37_reg_1673[4]),
        .I2(i_reg_564_reg[3]),
        .I3(trunc_ln37_reg_1673[3]),
        .I4(trunc_ln37_reg_1673[5]),
        .I5(i_reg_564_reg[5]),
        .O(\icmp_ln37_1_reg_1684[0]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln37_1_reg_1684[0]_i_15 
       (.I0(i_reg_564_reg[1]),
        .I1(trunc_ln37_reg_1673[1]),
        .I2(i_reg_564_reg[0]),
        .I3(trunc_ln37_reg_1673[0]),
        .I4(trunc_ln37_reg_1673[2]),
        .I5(i_reg_564_reg[2]),
        .O(\icmp_ln37_1_reg_1684[0]_i_15_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln37_1_reg_1684[0]_i_4 
       (.I0(trunc_ln37_reg_1673[30]),
        .I1(i_reg_564_reg__0[30]),
        .O(\icmp_ln37_1_reg_1684[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln37_1_reg_1684[0]_i_5 
       (.I0(i_reg_564_reg__0[28]),
        .I1(trunc_ln37_reg_1673[28]),
        .I2(i_reg_564_reg__0[27]),
        .I3(trunc_ln37_reg_1673[27]),
        .I4(trunc_ln37_reg_1673[29]),
        .I5(i_reg_564_reg__0[29]),
        .O(\icmp_ln37_1_reg_1684[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln37_1_reg_1684[0]_i_6 
       (.I0(i_reg_564_reg__0[25]),
        .I1(trunc_ln37_reg_1673[25]),
        .I2(i_reg_564_reg__0[24]),
        .I3(trunc_ln37_reg_1673[24]),
        .I4(trunc_ln37_reg_1673[26]),
        .I5(i_reg_564_reg__0[26]),
        .O(\icmp_ln37_1_reg_1684[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln37_1_reg_1684[0]_i_8 
       (.I0(i_reg_564_reg__0[22]),
        .I1(trunc_ln37_reg_1673[22]),
        .I2(i_reg_564_reg__0[21]),
        .I3(trunc_ln37_reg_1673[21]),
        .I4(trunc_ln37_reg_1673[23]),
        .I5(i_reg_564_reg__0[23]),
        .O(\icmp_ln37_1_reg_1684[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln37_1_reg_1684[0]_i_9 
       (.I0(i_reg_564_reg__0[19]),
        .I1(trunc_ln37_reg_1673[19]),
        .I2(i_reg_564_reg__0[18]),
        .I3(trunc_ln37_reg_1673[18]),
        .I4(trunc_ln37_reg_1673[20]),
        .I5(i_reg_564_reg__0[20]),
        .O(\icmp_ln37_1_reg_1684[0]_i_9_n_12 ));
  FDRE \icmp_ln37_1_reg_1684_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(\icmp_ln37_1_reg_1684_reg_n_12_[0] ),
        .Q(icmp_ln37_1_reg_1684_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln37_1_reg_1684_reg[0] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(ap_condition_pp0_exit_iter0_state9),
        .Q(\icmp_ln37_1_reg_1684_reg_n_12_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln37_1_reg_1684_reg[0]_i_2 
       (.CI(\icmp_ln37_1_reg_1684_reg[0]_i_3_n_12 ),
        .CO({\NLW_icmp_ln37_1_reg_1684_reg[0]_i_2_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state9,\icmp_ln37_1_reg_1684_reg[0]_i_2_n_14 ,\icmp_ln37_1_reg_1684_reg[0]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln37_1_reg_1684_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln37_1_reg_1684[0]_i_4_n_12 ,\icmp_ln37_1_reg_1684[0]_i_5_n_12 ,\icmp_ln37_1_reg_1684[0]_i_6_n_12 }));
  CARRY4 \icmp_ln37_1_reg_1684_reg[0]_i_3 
       (.CI(\icmp_ln37_1_reg_1684_reg[0]_i_7_n_12 ),
        .CO({\icmp_ln37_1_reg_1684_reg[0]_i_3_n_12 ,\icmp_ln37_1_reg_1684_reg[0]_i_3_n_13 ,\icmp_ln37_1_reg_1684_reg[0]_i_3_n_14 ,\icmp_ln37_1_reg_1684_reg[0]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln37_1_reg_1684_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln37_1_reg_1684[0]_i_8_n_12 ,\icmp_ln37_1_reg_1684[0]_i_9_n_12 ,\icmp_ln37_1_reg_1684[0]_i_10_n_12 ,\icmp_ln37_1_reg_1684[0]_i_11_n_12 }));
  CARRY4 \icmp_ln37_1_reg_1684_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\icmp_ln37_1_reg_1684_reg[0]_i_7_n_12 ,\icmp_ln37_1_reg_1684_reg[0]_i_7_n_13 ,\icmp_ln37_1_reg_1684_reg[0]_i_7_n_14 ,\icmp_ln37_1_reg_1684_reg[0]_i_7_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln37_1_reg_1684_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_ln37_1_reg_1684[0]_i_12_n_12 ,\icmp_ln37_1_reg_1684[0]_i_13_n_12 ,\icmp_ln37_1_reg_1684[0]_i_14_n_12 ,\icmp_ln37_1_reg_1684[0]_i_15_n_12 }));
  FDRE \icmp_ln37_reg_1663_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln37_fu_785_p2),
        .Q(icmp_ln37_reg_1663),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln41_reg_1709[0]_i_10 
       (.I0(i_1_reg_575_reg__0[16]),
        .I1(trunc_ln37_reg_1673[16]),
        .I2(i_1_reg_575_reg__0[15]),
        .I3(trunc_ln37_reg_1673[15]),
        .I4(trunc_ln37_reg_1673[17]),
        .I5(i_1_reg_575_reg__0[17]),
        .O(\icmp_ln41_reg_1709[0]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln41_reg_1709[0]_i_11 
       (.I0(i_1_reg_575_reg__0[13]),
        .I1(trunc_ln37_reg_1673[13]),
        .I2(i_1_reg_575_reg__0[12]),
        .I3(trunc_ln37_reg_1673[12]),
        .I4(trunc_ln37_reg_1673[14]),
        .I5(i_1_reg_575_reg__0[14]),
        .O(\icmp_ln41_reg_1709[0]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln41_reg_1709[0]_i_12 
       (.I0(i_1_reg_575_reg__0[10]),
        .I1(trunc_ln37_reg_1673[10]),
        .I2(i_1_reg_575_reg__0[9]),
        .I3(trunc_ln37_reg_1673[9]),
        .I4(trunc_ln37_reg_1673[11]),
        .I5(i_1_reg_575_reg__0[11]),
        .O(\icmp_ln41_reg_1709[0]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln41_reg_1709[0]_i_13 
       (.I0(i_1_reg_575_reg__0[7]),
        .I1(trunc_ln37_reg_1673[7]),
        .I2(i_1_reg_575_reg__0[6]),
        .I3(trunc_ln37_reg_1673[6]),
        .I4(trunc_ln37_reg_1673[8]),
        .I5(i_1_reg_575_reg__0[8]),
        .O(\icmp_ln41_reg_1709[0]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln41_reg_1709[0]_i_14 
       (.I0(i_1_reg_575_reg[4]),
        .I1(trunc_ln37_reg_1673[4]),
        .I2(i_1_reg_575_reg[3]),
        .I3(trunc_ln37_reg_1673[3]),
        .I4(trunc_ln37_reg_1673[5]),
        .I5(i_1_reg_575_reg[5]),
        .O(\icmp_ln41_reg_1709[0]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln41_reg_1709[0]_i_15 
       (.I0(i_1_reg_575_reg[1]),
        .I1(trunc_ln37_reg_1673[1]),
        .I2(i_1_reg_575_reg[0]),
        .I3(trunc_ln37_reg_1673[0]),
        .I4(trunc_ln37_reg_1673[2]),
        .I5(i_1_reg_575_reg[2]),
        .O(\icmp_ln41_reg_1709[0]_i_15_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln41_reg_1709[0]_i_4 
       (.I0(trunc_ln37_reg_1673[30]),
        .I1(i_1_reg_575_reg__0[30]),
        .O(\icmp_ln41_reg_1709[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln41_reg_1709[0]_i_5 
       (.I0(i_1_reg_575_reg__0[28]),
        .I1(trunc_ln37_reg_1673[28]),
        .I2(i_1_reg_575_reg__0[27]),
        .I3(trunc_ln37_reg_1673[27]),
        .I4(trunc_ln37_reg_1673[29]),
        .I5(i_1_reg_575_reg__0[29]),
        .O(\icmp_ln41_reg_1709[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln41_reg_1709[0]_i_6 
       (.I0(i_1_reg_575_reg__0[25]),
        .I1(trunc_ln37_reg_1673[25]),
        .I2(i_1_reg_575_reg__0[24]),
        .I3(trunc_ln37_reg_1673[24]),
        .I4(trunc_ln37_reg_1673[26]),
        .I5(i_1_reg_575_reg__0[26]),
        .O(\icmp_ln41_reg_1709[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln41_reg_1709[0]_i_8 
       (.I0(i_1_reg_575_reg__0[22]),
        .I1(trunc_ln37_reg_1673[22]),
        .I2(i_1_reg_575_reg__0[21]),
        .I3(trunc_ln37_reg_1673[21]),
        .I4(trunc_ln37_reg_1673[23]),
        .I5(i_1_reg_575_reg__0[23]),
        .O(\icmp_ln41_reg_1709[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln41_reg_1709[0]_i_9 
       (.I0(i_1_reg_575_reg__0[19]),
        .I1(trunc_ln37_reg_1673[19]),
        .I2(i_1_reg_575_reg__0[18]),
        .I3(trunc_ln37_reg_1673[18]),
        .I4(trunc_ln37_reg_1673[20]),
        .I5(i_1_reg_575_reg__0[20]),
        .O(\icmp_ln41_reg_1709[0]_i_9_n_12 ));
  FDRE \icmp_ln41_reg_1709_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(\icmp_ln41_reg_1709_reg_n_12_[0] ),
        .Q(icmp_ln41_reg_1709_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln41_reg_1709_reg[0] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(ap_condition_pp1_exit_iter0_state19),
        .Q(\icmp_ln41_reg_1709_reg_n_12_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln41_reg_1709_reg[0]_i_2 
       (.CI(\icmp_ln41_reg_1709_reg[0]_i_3_n_12 ),
        .CO({\NLW_icmp_ln41_reg_1709_reg[0]_i_2_CO_UNCONNECTED [3],ap_condition_pp1_exit_iter0_state19,\icmp_ln41_reg_1709_reg[0]_i_2_n_14 ,\icmp_ln41_reg_1709_reg[0]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln41_reg_1709_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln41_reg_1709[0]_i_4_n_12 ,\icmp_ln41_reg_1709[0]_i_5_n_12 ,\icmp_ln41_reg_1709[0]_i_6_n_12 }));
  CARRY4 \icmp_ln41_reg_1709_reg[0]_i_3 
       (.CI(\icmp_ln41_reg_1709_reg[0]_i_7_n_12 ),
        .CO({\icmp_ln41_reg_1709_reg[0]_i_3_n_12 ,\icmp_ln41_reg_1709_reg[0]_i_3_n_13 ,\icmp_ln41_reg_1709_reg[0]_i_3_n_14 ,\icmp_ln41_reg_1709_reg[0]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln41_reg_1709_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln41_reg_1709[0]_i_8_n_12 ,\icmp_ln41_reg_1709[0]_i_9_n_12 ,\icmp_ln41_reg_1709[0]_i_10_n_12 ,\icmp_ln41_reg_1709[0]_i_11_n_12 }));
  CARRY4 \icmp_ln41_reg_1709_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\icmp_ln41_reg_1709_reg[0]_i_7_n_12 ,\icmp_ln41_reg_1709_reg[0]_i_7_n_13 ,\icmp_ln41_reg_1709_reg[0]_i_7_n_14 ,\icmp_ln41_reg_1709_reg[0]_i_7_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln41_reg_1709_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_ln41_reg_1709[0]_i_12_n_12 ,\icmp_ln41_reg_1709[0]_i_13_n_12 ,\icmp_ln41_reg_1709[0]_i_14_n_12 ,\icmp_ln41_reg_1709[0]_i_15_n_12 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln45_1_reg_1743[0]_i_10 
       (.I0(i_2_reg_586_reg__0[16]),
        .I1(trunc_ln45_reg_1733[16]),
        .I2(i_2_reg_586_reg__0[15]),
        .I3(trunc_ln45_reg_1733[15]),
        .I4(trunc_ln45_reg_1733[17]),
        .I5(i_2_reg_586_reg__0[17]),
        .O(\icmp_ln45_1_reg_1743[0]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln45_1_reg_1743[0]_i_11 
       (.I0(i_2_reg_586_reg__0[13]),
        .I1(trunc_ln45_reg_1733[13]),
        .I2(i_2_reg_586_reg__0[12]),
        .I3(trunc_ln45_reg_1733[12]),
        .I4(trunc_ln45_reg_1733[14]),
        .I5(i_2_reg_586_reg__0[14]),
        .O(\icmp_ln45_1_reg_1743[0]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln45_1_reg_1743[0]_i_12 
       (.I0(i_2_reg_586_reg__0[10]),
        .I1(trunc_ln45_reg_1733[10]),
        .I2(i_2_reg_586_reg__0[9]),
        .I3(trunc_ln45_reg_1733[9]),
        .I4(trunc_ln45_reg_1733[11]),
        .I5(i_2_reg_586_reg__0[11]),
        .O(\icmp_ln45_1_reg_1743[0]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln45_1_reg_1743[0]_i_13 
       (.I0(i_2_reg_586_reg__0[7]),
        .I1(trunc_ln45_reg_1733[7]),
        .I2(i_2_reg_586_reg__0[6]),
        .I3(trunc_ln45_reg_1733[6]),
        .I4(trunc_ln45_reg_1733[8]),
        .I5(i_2_reg_586_reg__0[8]),
        .O(\icmp_ln45_1_reg_1743[0]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln45_1_reg_1743[0]_i_14 
       (.I0(i_2_reg_586_reg[4]),
        .I1(trunc_ln45_reg_1733[4]),
        .I2(i_2_reg_586_reg[3]),
        .I3(trunc_ln45_reg_1733[3]),
        .I4(trunc_ln45_reg_1733[5]),
        .I5(i_2_reg_586_reg[5]),
        .O(\icmp_ln45_1_reg_1743[0]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln45_1_reg_1743[0]_i_15 
       (.I0(i_2_reg_586_reg[1]),
        .I1(trunc_ln45_reg_1733[1]),
        .I2(i_2_reg_586_reg[0]),
        .I3(trunc_ln45_reg_1733[0]),
        .I4(trunc_ln45_reg_1733[2]),
        .I5(i_2_reg_586_reg[2]),
        .O(\icmp_ln45_1_reg_1743[0]_i_15_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln45_1_reg_1743[0]_i_4 
       (.I0(trunc_ln45_reg_1733[30]),
        .I1(i_2_reg_586_reg__0[30]),
        .O(\icmp_ln45_1_reg_1743[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln45_1_reg_1743[0]_i_5 
       (.I0(i_2_reg_586_reg__0[28]),
        .I1(trunc_ln45_reg_1733[28]),
        .I2(i_2_reg_586_reg__0[27]),
        .I3(trunc_ln45_reg_1733[27]),
        .I4(trunc_ln45_reg_1733[29]),
        .I5(i_2_reg_586_reg__0[29]),
        .O(\icmp_ln45_1_reg_1743[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln45_1_reg_1743[0]_i_6 
       (.I0(i_2_reg_586_reg__0[25]),
        .I1(trunc_ln45_reg_1733[25]),
        .I2(i_2_reg_586_reg__0[24]),
        .I3(trunc_ln45_reg_1733[24]),
        .I4(trunc_ln45_reg_1733[26]),
        .I5(i_2_reg_586_reg__0[26]),
        .O(\icmp_ln45_1_reg_1743[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln45_1_reg_1743[0]_i_8 
       (.I0(i_2_reg_586_reg__0[22]),
        .I1(trunc_ln45_reg_1733[22]),
        .I2(i_2_reg_586_reg__0[21]),
        .I3(trunc_ln45_reg_1733[21]),
        .I4(trunc_ln45_reg_1733[23]),
        .I5(i_2_reg_586_reg__0[23]),
        .O(\icmp_ln45_1_reg_1743[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln45_1_reg_1743[0]_i_9 
       (.I0(i_2_reg_586_reg__0[19]),
        .I1(trunc_ln45_reg_1733[19]),
        .I2(i_2_reg_586_reg__0[18]),
        .I3(trunc_ln45_reg_1733[18]),
        .I4(trunc_ln45_reg_1733[20]),
        .I5(i_2_reg_586_reg__0[20]),
        .O(\icmp_ln45_1_reg_1743[0]_i_9_n_12 ));
  FDRE \icmp_ln45_1_reg_1743_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(\icmp_ln45_1_reg_1743_reg_n_12_[0] ),
        .Q(icmp_ln45_1_reg_1743_pp2_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln45_1_reg_1743_reg[0] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(ap_condition_pp2_exit_iter0_state30),
        .Q(\icmp_ln45_1_reg_1743_reg_n_12_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln45_1_reg_1743_reg[0]_i_2 
       (.CI(\icmp_ln45_1_reg_1743_reg[0]_i_3_n_12 ),
        .CO({\NLW_icmp_ln45_1_reg_1743_reg[0]_i_2_CO_UNCONNECTED [3],ap_condition_pp2_exit_iter0_state30,\icmp_ln45_1_reg_1743_reg[0]_i_2_n_14 ,\icmp_ln45_1_reg_1743_reg[0]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln45_1_reg_1743_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln45_1_reg_1743[0]_i_4_n_12 ,\icmp_ln45_1_reg_1743[0]_i_5_n_12 ,\icmp_ln45_1_reg_1743[0]_i_6_n_12 }));
  CARRY4 \icmp_ln45_1_reg_1743_reg[0]_i_3 
       (.CI(\icmp_ln45_1_reg_1743_reg[0]_i_7_n_12 ),
        .CO({\icmp_ln45_1_reg_1743_reg[0]_i_3_n_12 ,\icmp_ln45_1_reg_1743_reg[0]_i_3_n_13 ,\icmp_ln45_1_reg_1743_reg[0]_i_3_n_14 ,\icmp_ln45_1_reg_1743_reg[0]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln45_1_reg_1743_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln45_1_reg_1743[0]_i_8_n_12 ,\icmp_ln45_1_reg_1743[0]_i_9_n_12 ,\icmp_ln45_1_reg_1743[0]_i_10_n_12 ,\icmp_ln45_1_reg_1743[0]_i_11_n_12 }));
  CARRY4 \icmp_ln45_1_reg_1743_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\icmp_ln45_1_reg_1743_reg[0]_i_7_n_12 ,\icmp_ln45_1_reg_1743_reg[0]_i_7_n_13 ,\icmp_ln45_1_reg_1743_reg[0]_i_7_n_14 ,\icmp_ln45_1_reg_1743_reg[0]_i_7_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln45_1_reg_1743_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_ln45_1_reg_1743[0]_i_12_n_12 ,\icmp_ln45_1_reg_1743[0]_i_13_n_12 ,\icmp_ln45_1_reg_1743[0]_i_14_n_12 ,\icmp_ln45_1_reg_1743[0]_i_15_n_12 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln45_reg_1723[0]_i_1 
       (.I0(icmp_ln45_fu_872_p2),
        .I1(ap_CS_fsm_state22),
        .I2(icmp_ln45_reg_1723),
        .O(\icmp_ln45_reg_1723[0]_i_1_n_12 ));
  FDRE \icmp_ln45_reg_1723_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln45_reg_1723[0]_i_1_n_12 ),
        .Q(icmp_ln45_reg_1723),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2050[0]_i_10 
       (.I0(j_2_reg_710_reg[16]),
        .I1(xdim_read_reg_1610[16]),
        .I2(j_2_reg_710_reg[15]),
        .I3(xdim_read_reg_1610[15]),
        .I4(xdim_read_reg_1610[17]),
        .I5(j_2_reg_710_reg[17]),
        .O(\icmp_ln56_reg_2050[0]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2050[0]_i_11 
       (.I0(j_2_reg_710_reg[13]),
        .I1(xdim_read_reg_1610[13]),
        .I2(j_2_reg_710_reg[12]),
        .I3(xdim_read_reg_1610[12]),
        .I4(xdim_read_reg_1610[14]),
        .I5(j_2_reg_710_reg[14]),
        .O(\icmp_ln56_reg_2050[0]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2050[0]_i_12 
       (.I0(j_2_reg_710_reg[10]),
        .I1(xdim_read_reg_1610[10]),
        .I2(j_2_reg_710_reg[9]),
        .I3(xdim_read_reg_1610[9]),
        .I4(xdim_read_reg_1610[11]),
        .I5(j_2_reg_710_reg[11]),
        .O(\icmp_ln56_reg_2050[0]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2050[0]_i_13 
       (.I0(j_2_reg_710_reg[7]),
        .I1(xdim_read_reg_1610[7]),
        .I2(j_2_reg_710_reg[6]),
        .I3(xdim_read_reg_1610[6]),
        .I4(xdim_read_reg_1610[8]),
        .I5(j_2_reg_710_reg[8]),
        .O(\icmp_ln56_reg_2050[0]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2050[0]_i_14 
       (.I0(j_2_reg_710_reg[4]),
        .I1(xdim_read_reg_1610[4]),
        .I2(j_2_reg_710_reg[3]),
        .I3(xdim_read_reg_1610[3]),
        .I4(xdim_read_reg_1610[5]),
        .I5(j_2_reg_710_reg[5]),
        .O(\icmp_ln56_reg_2050[0]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2050[0]_i_15 
       (.I0(j_2_reg_710_reg[1]),
        .I1(xdim_read_reg_1610[1]),
        .I2(add_ln57_fu_1389_p2[0]),
        .I3(xdim_read_reg_1610[0]),
        .I4(xdim_read_reg_1610[2]),
        .I5(j_2_reg_710_reg[2]),
        .O(\icmp_ln56_reg_2050[0]_i_15_n_12 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln56_reg_2050[0]_i_4 
       (.I0(j_2_reg_710_reg[30]),
        .I1(xdim_read_reg_1610[30]),
        .I2(xdim_read_reg_1610[31]),
        .O(\icmp_ln56_reg_2050[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2050[0]_i_5 
       (.I0(j_2_reg_710_reg[28]),
        .I1(xdim_read_reg_1610[28]),
        .I2(j_2_reg_710_reg[27]),
        .I3(xdim_read_reg_1610[27]),
        .I4(xdim_read_reg_1610[29]),
        .I5(j_2_reg_710_reg[29]),
        .O(\icmp_ln56_reg_2050[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2050[0]_i_6 
       (.I0(j_2_reg_710_reg[25]),
        .I1(xdim_read_reg_1610[25]),
        .I2(j_2_reg_710_reg[24]),
        .I3(xdim_read_reg_1610[24]),
        .I4(xdim_read_reg_1610[26]),
        .I5(j_2_reg_710_reg[26]),
        .O(\icmp_ln56_reg_2050[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2050[0]_i_8 
       (.I0(j_2_reg_710_reg[22]),
        .I1(xdim_read_reg_1610[22]),
        .I2(j_2_reg_710_reg[21]),
        .I3(xdim_read_reg_1610[21]),
        .I4(xdim_read_reg_1610[23]),
        .I5(j_2_reg_710_reg[23]),
        .O(\icmp_ln56_reg_2050[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2050[0]_i_9 
       (.I0(j_2_reg_710_reg[19]),
        .I1(xdim_read_reg_1610[19]),
        .I2(j_2_reg_710_reg[18]),
        .I3(xdim_read_reg_1610[18]),
        .I4(xdim_read_reg_1610[20]),
        .I5(j_2_reg_710_reg[20]),
        .O(\icmp_ln56_reg_2050[0]_i_9_n_12 ));
  FDRE \icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(\icmp_ln56_reg_2050_reg_n_12_[0] ),
        .Q(icmp_ln56_reg_2050_pp8_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln56_reg_2050_reg[0] 
       (.C(ap_clk),
        .CE(p_72_in),
        .D(ap_condition_pp8_exit_iter0_state85),
        .Q(\icmp_ln56_reg_2050_reg_n_12_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln56_reg_2050_reg[0]_i_2 
       (.CI(\icmp_ln56_reg_2050_reg[0]_i_3_n_12 ),
        .CO({\NLW_icmp_ln56_reg_2050_reg[0]_i_2_CO_UNCONNECTED [3],ap_condition_pp8_exit_iter0_state85,\icmp_ln56_reg_2050_reg[0]_i_2_n_14 ,\icmp_ln56_reg_2050_reg[0]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln56_reg_2050_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln56_reg_2050[0]_i_4_n_12 ,\icmp_ln56_reg_2050[0]_i_5_n_12 ,\icmp_ln56_reg_2050[0]_i_6_n_12 }));
  CARRY4 \icmp_ln56_reg_2050_reg[0]_i_3 
       (.CI(\icmp_ln56_reg_2050_reg[0]_i_7_n_12 ),
        .CO({\icmp_ln56_reg_2050_reg[0]_i_3_n_12 ,\icmp_ln56_reg_2050_reg[0]_i_3_n_13 ,\icmp_ln56_reg_2050_reg[0]_i_3_n_14 ,\icmp_ln56_reg_2050_reg[0]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln56_reg_2050_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln56_reg_2050[0]_i_8_n_12 ,\icmp_ln56_reg_2050[0]_i_9_n_12 ,\icmp_ln56_reg_2050[0]_i_10_n_12 ,\icmp_ln56_reg_2050[0]_i_11_n_12 }));
  CARRY4 \icmp_ln56_reg_2050_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\icmp_ln56_reg_2050_reg[0]_i_7_n_12 ,\icmp_ln56_reg_2050_reg[0]_i_7_n_13 ,\icmp_ln56_reg_2050_reg[0]_i_7_n_14 ,\icmp_ln56_reg_2050_reg[0]_i_7_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln56_reg_2050_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_ln56_reg_2050[0]_i_12_n_12 ,\icmp_ln56_reg_2050[0]_i_13_n_12 ,\icmp_ln56_reg_2050[0]_i_14_n_12 ,\icmp_ln56_reg_2050[0]_i_15_n_12 }));
  FDRE \icmp_ln66_reg_2108_pp9_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_113),
        .Q(icmp_ln66_reg_2108_pp9_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\icmp_ln66_reg_2108_pp9_iter3_reg_reg " *) 
  (* srl_name = "inst/\icmp_ln66_reg_2108_pp9_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln66_reg_2108_pp9_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp9_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln66_reg_2108_pp9_iter1_reg),
        .Q(\icmp_ln66_reg_2108_pp9_iter3_reg_reg[0]_srl2_n_12 ));
  FDRE \icmp_ln66_reg_2108_pp9_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp9_stage0_subdone),
        .D(\icmp_ln66_reg_2108_pp9_iter3_reg_reg[0]_srl2_n_12 ),
        .Q(icmp_ln66_reg_2108_pp9_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln66_reg_2108_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_114),
        .Q(\icmp_ln66_reg_2108_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \icmp_ln71_reg_2152_pp10_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_115),
        .Q(icmp_ln71_reg_2152_pp10_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln71_reg_2152_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_116),
        .Q(icmp_ln71_reg_2152),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln81_reg_1815[0]_i_10 
       (.I0(j_reg_609_reg[16]),
        .I1(xdim_read_reg_1610[16]),
        .I2(j_reg_609_reg[15]),
        .I3(xdim_read_reg_1610[15]),
        .I4(xdim_read_reg_1610[17]),
        .I5(j_reg_609_reg[17]),
        .O(\icmp_ln81_reg_1815[0]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln81_reg_1815[0]_i_11 
       (.I0(j_reg_609_reg[13]),
        .I1(xdim_read_reg_1610[13]),
        .I2(j_reg_609_reg[12]),
        .I3(xdim_read_reg_1610[12]),
        .I4(xdim_read_reg_1610[14]),
        .I5(j_reg_609_reg[14]),
        .O(\icmp_ln81_reg_1815[0]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln81_reg_1815[0]_i_12 
       (.I0(j_reg_609_reg[10]),
        .I1(xdim_read_reg_1610[10]),
        .I2(j_reg_609_reg[9]),
        .I3(xdim_read_reg_1610[9]),
        .I4(xdim_read_reg_1610[11]),
        .I5(j_reg_609_reg[11]),
        .O(\icmp_ln81_reg_1815[0]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln81_reg_1815[0]_i_13 
       (.I0(j_reg_609_reg[7]),
        .I1(xdim_read_reg_1610[7]),
        .I2(j_reg_609_reg[6]),
        .I3(xdim_read_reg_1610[6]),
        .I4(xdim_read_reg_1610[8]),
        .I5(j_reg_609_reg[8]),
        .O(\icmp_ln81_reg_1815[0]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln81_reg_1815[0]_i_14 
       (.I0(j_reg_609_reg[4]),
        .I1(xdim_read_reg_1610[4]),
        .I2(j_reg_609_reg[3]),
        .I3(xdim_read_reg_1610[3]),
        .I4(xdim_read_reg_1610[5]),
        .I5(j_reg_609_reg[5]),
        .O(\icmp_ln81_reg_1815[0]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln81_reg_1815[0]_i_15 
       (.I0(j_reg_609_reg[1]),
        .I1(xdim_read_reg_1610[1]),
        .I2(add_ln82_fu_1008_p2[0]),
        .I3(xdim_read_reg_1610[0]),
        .I4(xdim_read_reg_1610[2]),
        .I5(j_reg_609_reg[2]),
        .O(\icmp_ln81_reg_1815[0]_i_15_n_12 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln81_reg_1815[0]_i_4 
       (.I0(j_reg_609_reg[30]),
        .I1(xdim_read_reg_1610[30]),
        .I2(xdim_read_reg_1610[31]),
        .O(\icmp_ln81_reg_1815[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln81_reg_1815[0]_i_5 
       (.I0(j_reg_609_reg[28]),
        .I1(xdim_read_reg_1610[28]),
        .I2(j_reg_609_reg[27]),
        .I3(xdim_read_reg_1610[27]),
        .I4(xdim_read_reg_1610[29]),
        .I5(j_reg_609_reg[29]),
        .O(\icmp_ln81_reg_1815[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln81_reg_1815[0]_i_6 
       (.I0(j_reg_609_reg[25]),
        .I1(xdim_read_reg_1610[25]),
        .I2(j_reg_609_reg[24]),
        .I3(xdim_read_reg_1610[24]),
        .I4(xdim_read_reg_1610[26]),
        .I5(j_reg_609_reg[26]),
        .O(\icmp_ln81_reg_1815[0]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln81_reg_1815[0]_i_8 
       (.I0(j_reg_609_reg[22]),
        .I1(xdim_read_reg_1610[22]),
        .I2(j_reg_609_reg[21]),
        .I3(xdim_read_reg_1610[21]),
        .I4(xdim_read_reg_1610[23]),
        .I5(j_reg_609_reg[23]),
        .O(\icmp_ln81_reg_1815[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln81_reg_1815[0]_i_9 
       (.I0(j_reg_609_reg[19]),
        .I1(xdim_read_reg_1610[19]),
        .I2(j_reg_609_reg[18]),
        .I3(xdim_read_reg_1610[18]),
        .I4(xdim_read_reg_1610[20]),
        .I5(j_reg_609_reg[20]),
        .O(\icmp_ln81_reg_1815[0]_i_9_n_12 ));
  FDRE \icmp_ln81_reg_1815_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_73_in),
        .D(\icmp_ln81_reg_1815_reg_n_12_[0] ),
        .Q(icmp_ln81_reg_1815_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln81_reg_1815_reg[0] 
       (.C(ap_clk),
        .CE(p_73_in),
        .D(ap_condition_pp3_exit_iter0_state44),
        .Q(\icmp_ln81_reg_1815_reg_n_12_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln81_reg_1815_reg[0]_i_2 
       (.CI(\icmp_ln81_reg_1815_reg[0]_i_3_n_12 ),
        .CO({\NLW_icmp_ln81_reg_1815_reg[0]_i_2_CO_UNCONNECTED [3],ap_condition_pp3_exit_iter0_state44,\icmp_ln81_reg_1815_reg[0]_i_2_n_14 ,\icmp_ln81_reg_1815_reg[0]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln81_reg_1815_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln81_reg_1815[0]_i_4_n_12 ,\icmp_ln81_reg_1815[0]_i_5_n_12 ,\icmp_ln81_reg_1815[0]_i_6_n_12 }));
  CARRY4 \icmp_ln81_reg_1815_reg[0]_i_3 
       (.CI(\icmp_ln81_reg_1815_reg[0]_i_7_n_12 ),
        .CO({\icmp_ln81_reg_1815_reg[0]_i_3_n_12 ,\icmp_ln81_reg_1815_reg[0]_i_3_n_13 ,\icmp_ln81_reg_1815_reg[0]_i_3_n_14 ,\icmp_ln81_reg_1815_reg[0]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln81_reg_1815_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln81_reg_1815[0]_i_8_n_12 ,\icmp_ln81_reg_1815[0]_i_9_n_12 ,\icmp_ln81_reg_1815[0]_i_10_n_12 ,\icmp_ln81_reg_1815[0]_i_11_n_12 }));
  CARRY4 \icmp_ln81_reg_1815_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\icmp_ln81_reg_1815_reg[0]_i_7_n_12 ,\icmp_ln81_reg_1815_reg[0]_i_7_n_13 ,\icmp_ln81_reg_1815_reg[0]_i_7_n_14 ,\icmp_ln81_reg_1815_reg[0]_i_7_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln81_reg_1815_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_ln81_reg_1815[0]_i_12_n_12 ,\icmp_ln81_reg_1815[0]_i_13_n_12 ,\icmp_ln81_reg_1815[0]_i_14_n_12 ,\icmp_ln81_reg_1815[0]_i_15_n_12 }));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln86_reg_1839[0]_i_1 
       (.I0(ap_condition_pp4_exit_iter0_state49),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(icmp_ln86_reg_1839),
        .O(\icmp_ln86_reg_1839[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln86_reg_1839_pp4_iter1_reg[0]_i_1 
       (.I0(icmp_ln86_reg_1839),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(icmp_ln86_reg_1839_pp4_iter1_reg),
        .O(\icmp_ln86_reg_1839_pp4_iter1_reg[0]_i_1_n_12 ));
  FDRE \icmp_ln86_reg_1839_pp4_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln86_reg_1839_pp4_iter1_reg[0]_i_1_n_12 ),
        .Q(icmp_ln86_reg_1839_pp4_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln86_reg_1839_pp4_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln86_reg_1839_pp4_iter1_reg),
        .Q(icmp_ln86_reg_1839_pp4_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln86_reg_1839_pp4_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln86_reg_1839_pp4_iter2_reg),
        .Q(icmp_ln86_reg_1839_pp4_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln86_reg_1839_pp4_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln86_reg_1839_pp4_iter3_reg),
        .Q(icmp_ln86_reg_1839_pp4_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln86_reg_1839_pp4_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln86_reg_1839_pp4_iter4_reg),
        .Q(icmp_ln86_reg_1839_pp4_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln86_reg_1839_pp4_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln86_reg_1839_pp4_iter5_reg),
        .Q(icmp_ln86_reg_1839_pp4_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln86_reg_1839_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln86_reg_1839[0]_i_1_n_12 ),
        .Q(icmp_ln86_reg_1839),
        .R(1'b0));
  FDRE \icmp_ln98_reg_1976_pp6_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem2_m_axi_U_n_132),
        .Q(icmp_ln98_reg_1976_pp6_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln98_reg_1976_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem2_m_axi_U_n_133),
        .Q(icmp_ln98_reg_1976),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_620[0]_i_2 
       (.I0(indvar_flatten_reg_620_reg[0]),
        .O(\indvar_flatten_reg_620[0]_i_2_n_12 ));
  FDRE \indvar_flatten_reg_620_reg[0] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[0]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[0]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_620_reg[0]_i_1_n_12 ,\indvar_flatten_reg_620_reg[0]_i_1_n_13 ,\indvar_flatten_reg_620_reg[0]_i_1_n_14 ,\indvar_flatten_reg_620_reg[0]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_620_reg[0]_i_1_n_16 ,\indvar_flatten_reg_620_reg[0]_i_1_n_17 ,\indvar_flatten_reg_620_reg[0]_i_1_n_18 ,\indvar_flatten_reg_620_reg[0]_i_1_n_19 }),
        .S({indvar_flatten_reg_620_reg[3:1],\indvar_flatten_reg_620[0]_i_2_n_12 }));
  FDRE \indvar_flatten_reg_620_reg[10] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[8]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[10]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[11] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[8]_i_1_n_16 ),
        .Q(indvar_flatten_reg_620_reg[11]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[12] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[12]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[12]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_620_reg[8]_i_1_n_12 ),
        .CO({\indvar_flatten_reg_620_reg[12]_i_1_n_12 ,\indvar_flatten_reg_620_reg[12]_i_1_n_13 ,\indvar_flatten_reg_620_reg[12]_i_1_n_14 ,\indvar_flatten_reg_620_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_620_reg[12]_i_1_n_16 ,\indvar_flatten_reg_620_reg[12]_i_1_n_17 ,\indvar_flatten_reg_620_reg[12]_i_1_n_18 ,\indvar_flatten_reg_620_reg[12]_i_1_n_19 }),
        .S(indvar_flatten_reg_620_reg[15:12]));
  FDRE \indvar_flatten_reg_620_reg[13] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[12]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[13]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[14] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[12]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[14]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[15] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[12]_i_1_n_16 ),
        .Q(indvar_flatten_reg_620_reg[15]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[16] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[16]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[16]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_620_reg[12]_i_1_n_12 ),
        .CO({\indvar_flatten_reg_620_reg[16]_i_1_n_12 ,\indvar_flatten_reg_620_reg[16]_i_1_n_13 ,\indvar_flatten_reg_620_reg[16]_i_1_n_14 ,\indvar_flatten_reg_620_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_620_reg[16]_i_1_n_16 ,\indvar_flatten_reg_620_reg[16]_i_1_n_17 ,\indvar_flatten_reg_620_reg[16]_i_1_n_18 ,\indvar_flatten_reg_620_reg[16]_i_1_n_19 }),
        .S(indvar_flatten_reg_620_reg[19:16]));
  FDRE \indvar_flatten_reg_620_reg[17] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[16]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[17]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[18] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[16]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[18]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[19] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[16]_i_1_n_16 ),
        .Q(indvar_flatten_reg_620_reg[19]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[1] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[0]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[1]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[20] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[20]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[20]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[20]_i_1 
       (.CI(\indvar_flatten_reg_620_reg[16]_i_1_n_12 ),
        .CO({\indvar_flatten_reg_620_reg[20]_i_1_n_12 ,\indvar_flatten_reg_620_reg[20]_i_1_n_13 ,\indvar_flatten_reg_620_reg[20]_i_1_n_14 ,\indvar_flatten_reg_620_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_620_reg[20]_i_1_n_16 ,\indvar_flatten_reg_620_reg[20]_i_1_n_17 ,\indvar_flatten_reg_620_reg[20]_i_1_n_18 ,\indvar_flatten_reg_620_reg[20]_i_1_n_19 }),
        .S(indvar_flatten_reg_620_reg[23:20]));
  FDRE \indvar_flatten_reg_620_reg[21] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[20]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[21]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[22] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[20]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[22]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[23] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[20]_i_1_n_16 ),
        .Q(indvar_flatten_reg_620_reg[23]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[24] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[24]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[24]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[24]_i_1 
       (.CI(\indvar_flatten_reg_620_reg[20]_i_1_n_12 ),
        .CO({\indvar_flatten_reg_620_reg[24]_i_1_n_12 ,\indvar_flatten_reg_620_reg[24]_i_1_n_13 ,\indvar_flatten_reg_620_reg[24]_i_1_n_14 ,\indvar_flatten_reg_620_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_620_reg[24]_i_1_n_16 ,\indvar_flatten_reg_620_reg[24]_i_1_n_17 ,\indvar_flatten_reg_620_reg[24]_i_1_n_18 ,\indvar_flatten_reg_620_reg[24]_i_1_n_19 }),
        .S(indvar_flatten_reg_620_reg[27:24]));
  FDRE \indvar_flatten_reg_620_reg[25] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[24]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[25]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[26] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[24]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[26]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[27] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[24]_i_1_n_16 ),
        .Q(indvar_flatten_reg_620_reg[27]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[28] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[28]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[28]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[28]_i_1 
       (.CI(\indvar_flatten_reg_620_reg[24]_i_1_n_12 ),
        .CO({\indvar_flatten_reg_620_reg[28]_i_1_n_12 ,\indvar_flatten_reg_620_reg[28]_i_1_n_13 ,\indvar_flatten_reg_620_reg[28]_i_1_n_14 ,\indvar_flatten_reg_620_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_620_reg[28]_i_1_n_16 ,\indvar_flatten_reg_620_reg[28]_i_1_n_17 ,\indvar_flatten_reg_620_reg[28]_i_1_n_18 ,\indvar_flatten_reg_620_reg[28]_i_1_n_19 }),
        .S(indvar_flatten_reg_620_reg[31:28]));
  FDRE \indvar_flatten_reg_620_reg[29] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[28]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[29]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[2] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[0]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[2]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[30] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[28]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[30]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[31] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[28]_i_1_n_16 ),
        .Q(indvar_flatten_reg_620_reg[31]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[32] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[32]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[32]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[32]_i_1 
       (.CI(\indvar_flatten_reg_620_reg[28]_i_1_n_12 ),
        .CO({\indvar_flatten_reg_620_reg[32]_i_1_n_12 ,\indvar_flatten_reg_620_reg[32]_i_1_n_13 ,\indvar_flatten_reg_620_reg[32]_i_1_n_14 ,\indvar_flatten_reg_620_reg[32]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_620_reg[32]_i_1_n_16 ,\indvar_flatten_reg_620_reg[32]_i_1_n_17 ,\indvar_flatten_reg_620_reg[32]_i_1_n_18 ,\indvar_flatten_reg_620_reg[32]_i_1_n_19 }),
        .S(indvar_flatten_reg_620_reg[35:32]));
  FDRE \indvar_flatten_reg_620_reg[33] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[32]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[33]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[34] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[32]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[34]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[35] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[32]_i_1_n_16 ),
        .Q(indvar_flatten_reg_620_reg[35]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[36] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[36]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[36]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[36]_i_1 
       (.CI(\indvar_flatten_reg_620_reg[32]_i_1_n_12 ),
        .CO({\indvar_flatten_reg_620_reg[36]_i_1_n_12 ,\indvar_flatten_reg_620_reg[36]_i_1_n_13 ,\indvar_flatten_reg_620_reg[36]_i_1_n_14 ,\indvar_flatten_reg_620_reg[36]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_620_reg[36]_i_1_n_16 ,\indvar_flatten_reg_620_reg[36]_i_1_n_17 ,\indvar_flatten_reg_620_reg[36]_i_1_n_18 ,\indvar_flatten_reg_620_reg[36]_i_1_n_19 }),
        .S(indvar_flatten_reg_620_reg[39:36]));
  FDRE \indvar_flatten_reg_620_reg[37] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[36]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[37]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[38] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[36]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[38]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[39] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[36]_i_1_n_16 ),
        .Q(indvar_flatten_reg_620_reg[39]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[3] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[0]_i_1_n_16 ),
        .Q(indvar_flatten_reg_620_reg[3]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[40] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[40]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[40]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[40]_i_1 
       (.CI(\indvar_flatten_reg_620_reg[36]_i_1_n_12 ),
        .CO({\indvar_flatten_reg_620_reg[40]_i_1_n_12 ,\indvar_flatten_reg_620_reg[40]_i_1_n_13 ,\indvar_flatten_reg_620_reg[40]_i_1_n_14 ,\indvar_flatten_reg_620_reg[40]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_620_reg[40]_i_1_n_16 ,\indvar_flatten_reg_620_reg[40]_i_1_n_17 ,\indvar_flatten_reg_620_reg[40]_i_1_n_18 ,\indvar_flatten_reg_620_reg[40]_i_1_n_19 }),
        .S(indvar_flatten_reg_620_reg[43:40]));
  FDRE \indvar_flatten_reg_620_reg[41] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[40]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[41]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[42] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[40]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[42]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[43] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[40]_i_1_n_16 ),
        .Q(indvar_flatten_reg_620_reg[43]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[44] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[44]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[44]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[44]_i_1 
       (.CI(\indvar_flatten_reg_620_reg[40]_i_1_n_12 ),
        .CO({\indvar_flatten_reg_620_reg[44]_i_1_n_12 ,\indvar_flatten_reg_620_reg[44]_i_1_n_13 ,\indvar_flatten_reg_620_reg[44]_i_1_n_14 ,\indvar_flatten_reg_620_reg[44]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_620_reg[44]_i_1_n_16 ,\indvar_flatten_reg_620_reg[44]_i_1_n_17 ,\indvar_flatten_reg_620_reg[44]_i_1_n_18 ,\indvar_flatten_reg_620_reg[44]_i_1_n_19 }),
        .S(indvar_flatten_reg_620_reg[47:44]));
  FDRE \indvar_flatten_reg_620_reg[45] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[44]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[45]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[46] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[44]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[46]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[47] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[44]_i_1_n_16 ),
        .Q(indvar_flatten_reg_620_reg[47]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[48] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[48]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[48]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[48]_i_1 
       (.CI(\indvar_flatten_reg_620_reg[44]_i_1_n_12 ),
        .CO({\indvar_flatten_reg_620_reg[48]_i_1_n_12 ,\indvar_flatten_reg_620_reg[48]_i_1_n_13 ,\indvar_flatten_reg_620_reg[48]_i_1_n_14 ,\indvar_flatten_reg_620_reg[48]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_620_reg[48]_i_1_n_16 ,\indvar_flatten_reg_620_reg[48]_i_1_n_17 ,\indvar_flatten_reg_620_reg[48]_i_1_n_18 ,\indvar_flatten_reg_620_reg[48]_i_1_n_19 }),
        .S(indvar_flatten_reg_620_reg[51:48]));
  FDRE \indvar_flatten_reg_620_reg[49] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[48]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[49]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[4] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[4]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[4]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_620_reg[0]_i_1_n_12 ),
        .CO({\indvar_flatten_reg_620_reg[4]_i_1_n_12 ,\indvar_flatten_reg_620_reg[4]_i_1_n_13 ,\indvar_flatten_reg_620_reg[4]_i_1_n_14 ,\indvar_flatten_reg_620_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_620_reg[4]_i_1_n_16 ,\indvar_flatten_reg_620_reg[4]_i_1_n_17 ,\indvar_flatten_reg_620_reg[4]_i_1_n_18 ,\indvar_flatten_reg_620_reg[4]_i_1_n_19 }),
        .S(indvar_flatten_reg_620_reg[7:4]));
  FDRE \indvar_flatten_reg_620_reg[50] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[48]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[50]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[51] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[48]_i_1_n_16 ),
        .Q(indvar_flatten_reg_620_reg[51]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[52] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[52]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[52]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[52]_i_1 
       (.CI(\indvar_flatten_reg_620_reg[48]_i_1_n_12 ),
        .CO({\indvar_flatten_reg_620_reg[52]_i_1_n_12 ,\indvar_flatten_reg_620_reg[52]_i_1_n_13 ,\indvar_flatten_reg_620_reg[52]_i_1_n_14 ,\indvar_flatten_reg_620_reg[52]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_620_reg[52]_i_1_n_16 ,\indvar_flatten_reg_620_reg[52]_i_1_n_17 ,\indvar_flatten_reg_620_reg[52]_i_1_n_18 ,\indvar_flatten_reg_620_reg[52]_i_1_n_19 }),
        .S(indvar_flatten_reg_620_reg[55:52]));
  FDRE \indvar_flatten_reg_620_reg[53] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[52]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[53]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[54] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[52]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[54]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[55] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[52]_i_1_n_16 ),
        .Q(indvar_flatten_reg_620_reg[55]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[56] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[56]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[56]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[56]_i_1 
       (.CI(\indvar_flatten_reg_620_reg[52]_i_1_n_12 ),
        .CO({\indvar_flatten_reg_620_reg[56]_i_1_n_12 ,\indvar_flatten_reg_620_reg[56]_i_1_n_13 ,\indvar_flatten_reg_620_reg[56]_i_1_n_14 ,\indvar_flatten_reg_620_reg[56]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_620_reg[56]_i_1_n_16 ,\indvar_flatten_reg_620_reg[56]_i_1_n_17 ,\indvar_flatten_reg_620_reg[56]_i_1_n_18 ,\indvar_flatten_reg_620_reg[56]_i_1_n_19 }),
        .S(indvar_flatten_reg_620_reg[59:56]));
  FDRE \indvar_flatten_reg_620_reg[57] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[56]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[57]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[58] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[56]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[58]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[59] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[56]_i_1_n_16 ),
        .Q(indvar_flatten_reg_620_reg[59]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[5] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[4]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[5]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[60] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[60]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[60]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[60]_i_1 
       (.CI(\indvar_flatten_reg_620_reg[56]_i_1_n_12 ),
        .CO({\NLW_indvar_flatten_reg_620_reg[60]_i_1_CO_UNCONNECTED [3:2],\indvar_flatten_reg_620_reg[60]_i_1_n_14 ,\indvar_flatten_reg_620_reg[60]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_620_reg[60]_i_1_O_UNCONNECTED [3],\indvar_flatten_reg_620_reg[60]_i_1_n_17 ,\indvar_flatten_reg_620_reg[60]_i_1_n_18 ,\indvar_flatten_reg_620_reg[60]_i_1_n_19 }),
        .S({1'b0,indvar_flatten_reg_620_reg[62:60]}));
  FDRE \indvar_flatten_reg_620_reg[61] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[60]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[61]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[62] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[60]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[62]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[6] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[4]_i_1_n_17 ),
        .Q(indvar_flatten_reg_620_reg[6]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[7] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[4]_i_1_n_16 ),
        .Q(indvar_flatten_reg_620_reg[7]),
        .R(i_6_reg_631));
  FDRE \indvar_flatten_reg_620_reg[8] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[8]_i_1_n_19 ),
        .Q(indvar_flatten_reg_620_reg[8]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_620_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_620_reg[4]_i_1_n_12 ),
        .CO({\indvar_flatten_reg_620_reg[8]_i_1_n_12 ,\indvar_flatten_reg_620_reg[8]_i_1_n_13 ,\indvar_flatten_reg_620_reg[8]_i_1_n_14 ,\indvar_flatten_reg_620_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_620_reg[8]_i_1_n_16 ,\indvar_flatten_reg_620_reg[8]_i_1_n_17 ,\indvar_flatten_reg_620_reg[8]_i_1_n_18 ,\indvar_flatten_reg_620_reg[8]_i_1_n_19 }),
        .S(indvar_flatten_reg_620_reg[11:8]));
  FDRE \indvar_flatten_reg_620_reg[9] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(\indvar_flatten_reg_620_reg[8]_i_1_n_18 ),
        .Q(indvar_flatten_reg_620_reg[9]),
        .R(i_6_reg_631));
  LUT2 #(
    .INIT(4'hB)) 
    \j_1_reg_642[0]_i_1 
       (.I0(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .I1(j_1_reg_642[0]),
        .O(add_ln87_fu_1083_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[12]_i_2 
       (.I0(j_1_reg_642[12]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[12]_i_3 
       (.I0(j_1_reg_642[11]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[12]_i_4 
       (.I0(j_1_reg_642[10]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[12]_i_5 
       (.I0(j_1_reg_642[9]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[16]_i_2 
       (.I0(j_1_reg_642[16]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[16]_i_3 
       (.I0(j_1_reg_642[15]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[16]_i_4 
       (.I0(j_1_reg_642[14]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[16]_i_5 
       (.I0(j_1_reg_642[13]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[20]_i_2 
       (.I0(j_1_reg_642[20]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[20]_i_3 
       (.I0(j_1_reg_642[19]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[20]_i_4 
       (.I0(j_1_reg_642[18]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[20]_i_5 
       (.I0(j_1_reg_642[17]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[24]_i_2 
       (.I0(j_1_reg_642[24]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[24]_i_3 
       (.I0(j_1_reg_642[23]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[24]_i_4 
       (.I0(j_1_reg_642[22]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[24]_i_5 
       (.I0(j_1_reg_642[21]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[28]_i_2 
       (.I0(j_1_reg_642[28]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[28]_i_3 
       (.I0(j_1_reg_642[27]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[28]_i_4 
       (.I0(j_1_reg_642[26]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[28]_i_5 
       (.I0(j_1_reg_642[25]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[25]));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \j_1_reg_642[30]_i_1 
       (.I0(ap_CS_fsm_state48),
        .I1(ap_enable_reg_pp4_iter0),
        .I2(ap_CS_fsm_pp4_stage0),
        .I3(ap_condition_pp4_exit_iter0_state49),
        .O(i_6_reg_631));
  LUT3 #(
    .INIT(8'h40)) 
    \j_1_reg_642[30]_i_2 
       (.I0(ap_condition_pp4_exit_iter0_state49),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_enable_reg_pp4_iter0),
        .O(i_6_reg_6311));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[30]_i_4 
       (.I0(j_1_reg_642[30]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[30]_i_5 
       (.I0(j_1_reg_642[29]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3__0[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[4]_i_2 
       (.I0(j_1_reg_642[0]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[4]_i_3 
       (.I0(j_1_reg_642[4]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[4]_i_4 
       (.I0(j_1_reg_642[3]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[4]_i_5 
       (.I0(j_1_reg_642[2]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[4]_i_6 
       (.I0(j_1_reg_642[1]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[8]_i_2 
       (.I0(j_1_reg_642[8]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[8]_i_3 
       (.I0(j_1_reg_642[7]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[8]_i_4 
       (.I0(j_1_reg_642[6]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_642[8]_i_5 
       (.I0(j_1_reg_642[5]),
        .I1(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .O(select_ln86_fu_1043_p3[5]));
  FDRE \j_1_reg_642_reg[0] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[0]),
        .Q(j_1_reg_642[0]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[10] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[10]),
        .Q(j_1_reg_642[10]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[11] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[11]),
        .Q(j_1_reg_642[11]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[12] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[12]),
        .Q(j_1_reg_642[12]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_1_reg_642_reg[12]_i_1 
       (.CI(\j_1_reg_642_reg[8]_i_1_n_12 ),
        .CO({\j_1_reg_642_reg[12]_i_1_n_12 ,\j_1_reg_642_reg[12]_i_1_n_13 ,\j_1_reg_642_reg[12]_i_1_n_14 ,\j_1_reg_642_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln87_fu_1083_p2[12:9]),
        .S({select_ln86_fu_1043_p3__0[12],select_ln86_fu_1043_p3[11:9]}));
  FDRE \j_1_reg_642_reg[13] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[13]),
        .Q(j_1_reg_642[13]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[14] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[14]),
        .Q(j_1_reg_642[14]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[15] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[15]),
        .Q(j_1_reg_642[15]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[16] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[16]),
        .Q(j_1_reg_642[16]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_1_reg_642_reg[16]_i_1 
       (.CI(\j_1_reg_642_reg[12]_i_1_n_12 ),
        .CO({\j_1_reg_642_reg[16]_i_1_n_12 ,\j_1_reg_642_reg[16]_i_1_n_13 ,\j_1_reg_642_reg[16]_i_1_n_14 ,\j_1_reg_642_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln87_fu_1083_p2[16:13]),
        .S(select_ln86_fu_1043_p3__0[16:13]));
  FDRE \j_1_reg_642_reg[17] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[17]),
        .Q(j_1_reg_642[17]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[18] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[18]),
        .Q(j_1_reg_642[18]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[19] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[19]),
        .Q(j_1_reg_642[19]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[1] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[1]),
        .Q(j_1_reg_642[1]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[20] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[20]),
        .Q(j_1_reg_642[20]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_1_reg_642_reg[20]_i_1 
       (.CI(\j_1_reg_642_reg[16]_i_1_n_12 ),
        .CO({\j_1_reg_642_reg[20]_i_1_n_12 ,\j_1_reg_642_reg[20]_i_1_n_13 ,\j_1_reg_642_reg[20]_i_1_n_14 ,\j_1_reg_642_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln87_fu_1083_p2[20:17]),
        .S(select_ln86_fu_1043_p3__0[20:17]));
  FDRE \j_1_reg_642_reg[21] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[21]),
        .Q(j_1_reg_642[21]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[22] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[22]),
        .Q(j_1_reg_642[22]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[23] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[23]),
        .Q(j_1_reg_642[23]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[24] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[24]),
        .Q(j_1_reg_642[24]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_1_reg_642_reg[24]_i_1 
       (.CI(\j_1_reg_642_reg[20]_i_1_n_12 ),
        .CO({\j_1_reg_642_reg[24]_i_1_n_12 ,\j_1_reg_642_reg[24]_i_1_n_13 ,\j_1_reg_642_reg[24]_i_1_n_14 ,\j_1_reg_642_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln87_fu_1083_p2[24:21]),
        .S(select_ln86_fu_1043_p3__0[24:21]));
  FDRE \j_1_reg_642_reg[25] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[25]),
        .Q(j_1_reg_642[25]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[26] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[26]),
        .Q(j_1_reg_642[26]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[27] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[27]),
        .Q(j_1_reg_642[27]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[28] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[28]),
        .Q(j_1_reg_642[28]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_1_reg_642_reg[28]_i_1 
       (.CI(\j_1_reg_642_reg[24]_i_1_n_12 ),
        .CO({\j_1_reg_642_reg[28]_i_1_n_12 ,\j_1_reg_642_reg[28]_i_1_n_13 ,\j_1_reg_642_reg[28]_i_1_n_14 ,\j_1_reg_642_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln87_fu_1083_p2[28:25]),
        .S(select_ln86_fu_1043_p3__0[28:25]));
  FDRE \j_1_reg_642_reg[29] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[29]),
        .Q(j_1_reg_642[29]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[2] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[2]),
        .Q(j_1_reg_642[2]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[30] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[30]),
        .Q(j_1_reg_642[30]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_1_reg_642_reg[30]_i_3 
       (.CI(\j_1_reg_642_reg[28]_i_1_n_12 ),
        .CO({\NLW_j_1_reg_642_reg[30]_i_3_CO_UNCONNECTED [3:1],\j_1_reg_642_reg[30]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_1_reg_642_reg[30]_i_3_O_UNCONNECTED [3:2],add_ln87_fu_1083_p2[30:29]}),
        .S({1'b0,1'b0,select_ln86_fu_1043_p3__0[30:29]}));
  FDRE \j_1_reg_642_reg[3] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[3]),
        .Q(j_1_reg_642[3]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[4] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[4]),
        .Q(j_1_reg_642[4]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_1_reg_642_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_1_reg_642_reg[4]_i_1_n_12 ,\j_1_reg_642_reg[4]_i_1_n_13 ,\j_1_reg_642_reg[4]_i_1_n_14 ,\j_1_reg_642_reg[4]_i_1_n_15 }),
        .CYINIT(select_ln86_fu_1043_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln87_fu_1083_p2[4:1]),
        .S(select_ln86_fu_1043_p3[4:1]));
  FDRE \j_1_reg_642_reg[5] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[5]),
        .Q(j_1_reg_642[5]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[6] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[6]),
        .Q(j_1_reg_642[6]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[7] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[7]),
        .Q(j_1_reg_642[7]),
        .R(i_6_reg_631));
  FDRE \j_1_reg_642_reg[8] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[8]),
        .Q(j_1_reg_642[8]),
        .R(i_6_reg_631));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_1_reg_642_reg[8]_i_1 
       (.CI(\j_1_reg_642_reg[4]_i_1_n_12 ),
        .CO({\j_1_reg_642_reg[8]_i_1_n_12 ,\j_1_reg_642_reg[8]_i_1_n_13 ,\j_1_reg_642_reg[8]_i_1_n_14 ,\j_1_reg_642_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln87_fu_1083_p2[8:5]),
        .S(select_ln86_fu_1043_p3[8:5]));
  FDRE \j_1_reg_642_reg[9] 
       (.C(ap_clk),
        .CE(i_6_reg_6311),
        .D(add_ln87_fu_1083_p2[9]),
        .Q(j_1_reg_642[9]),
        .R(i_6_reg_631));
  LUT1 #(
    .INIT(2'h1)) 
    \j_2_reg_710[0]_i_3 
       (.I0(add_ln57_fu_1389_p2[0]),
        .O(\j_2_reg_710[0]_i_3_n_12 ));
  FDRE \j_2_reg_710_reg[0] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[0]_i_2_n_19 ),
        .Q(add_ln57_fu_1389_p2[0]),
        .R(ap_CS_fsm_state84));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_2_reg_710_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\j_2_reg_710_reg[0]_i_2_n_12 ,\j_2_reg_710_reg[0]_i_2_n_13 ,\j_2_reg_710_reg[0]_i_2_n_14 ,\j_2_reg_710_reg[0]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_2_reg_710_reg[0]_i_2_n_16 ,\j_2_reg_710_reg[0]_i_2_n_17 ,\j_2_reg_710_reg[0]_i_2_n_18 ,\j_2_reg_710_reg[0]_i_2_n_19 }),
        .S({j_2_reg_710_reg[3:1],\j_2_reg_710[0]_i_3_n_12 }));
  FDRE \j_2_reg_710_reg[10] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[8]_i_1_n_17 ),
        .Q(j_2_reg_710_reg[10]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[11] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[8]_i_1_n_16 ),
        .Q(j_2_reg_710_reg[11]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[12] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[12]_i_1_n_19 ),
        .Q(j_2_reg_710_reg[12]),
        .R(ap_CS_fsm_state84));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_2_reg_710_reg[12]_i_1 
       (.CI(\j_2_reg_710_reg[8]_i_1_n_12 ),
        .CO({\j_2_reg_710_reg[12]_i_1_n_12 ,\j_2_reg_710_reg[12]_i_1_n_13 ,\j_2_reg_710_reg[12]_i_1_n_14 ,\j_2_reg_710_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_2_reg_710_reg[12]_i_1_n_16 ,\j_2_reg_710_reg[12]_i_1_n_17 ,\j_2_reg_710_reg[12]_i_1_n_18 ,\j_2_reg_710_reg[12]_i_1_n_19 }),
        .S(j_2_reg_710_reg[15:12]));
  FDRE \j_2_reg_710_reg[13] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[12]_i_1_n_18 ),
        .Q(j_2_reg_710_reg[13]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[14] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[12]_i_1_n_17 ),
        .Q(j_2_reg_710_reg[14]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[15] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[12]_i_1_n_16 ),
        .Q(j_2_reg_710_reg[15]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[16] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[16]_i_1_n_19 ),
        .Q(j_2_reg_710_reg[16]),
        .R(ap_CS_fsm_state84));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_2_reg_710_reg[16]_i_1 
       (.CI(\j_2_reg_710_reg[12]_i_1_n_12 ),
        .CO({\j_2_reg_710_reg[16]_i_1_n_12 ,\j_2_reg_710_reg[16]_i_1_n_13 ,\j_2_reg_710_reg[16]_i_1_n_14 ,\j_2_reg_710_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_2_reg_710_reg[16]_i_1_n_16 ,\j_2_reg_710_reg[16]_i_1_n_17 ,\j_2_reg_710_reg[16]_i_1_n_18 ,\j_2_reg_710_reg[16]_i_1_n_19 }),
        .S(j_2_reg_710_reg[19:16]));
  FDRE \j_2_reg_710_reg[17] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[16]_i_1_n_18 ),
        .Q(j_2_reg_710_reg[17]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[18] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[16]_i_1_n_17 ),
        .Q(j_2_reg_710_reg[18]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[19] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[16]_i_1_n_16 ),
        .Q(j_2_reg_710_reg[19]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[1] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[0]_i_2_n_18 ),
        .Q(j_2_reg_710_reg[1]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[20] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[20]_i_1_n_19 ),
        .Q(j_2_reg_710_reg[20]),
        .R(ap_CS_fsm_state84));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_2_reg_710_reg[20]_i_1 
       (.CI(\j_2_reg_710_reg[16]_i_1_n_12 ),
        .CO({\j_2_reg_710_reg[20]_i_1_n_12 ,\j_2_reg_710_reg[20]_i_1_n_13 ,\j_2_reg_710_reg[20]_i_1_n_14 ,\j_2_reg_710_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_2_reg_710_reg[20]_i_1_n_16 ,\j_2_reg_710_reg[20]_i_1_n_17 ,\j_2_reg_710_reg[20]_i_1_n_18 ,\j_2_reg_710_reg[20]_i_1_n_19 }),
        .S(j_2_reg_710_reg[23:20]));
  FDRE \j_2_reg_710_reg[21] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[20]_i_1_n_18 ),
        .Q(j_2_reg_710_reg[21]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[22] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[20]_i_1_n_17 ),
        .Q(j_2_reg_710_reg[22]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[23] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[20]_i_1_n_16 ),
        .Q(j_2_reg_710_reg[23]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[24] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[24]_i_1_n_19 ),
        .Q(j_2_reg_710_reg[24]),
        .R(ap_CS_fsm_state84));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_2_reg_710_reg[24]_i_1 
       (.CI(\j_2_reg_710_reg[20]_i_1_n_12 ),
        .CO({\j_2_reg_710_reg[24]_i_1_n_12 ,\j_2_reg_710_reg[24]_i_1_n_13 ,\j_2_reg_710_reg[24]_i_1_n_14 ,\j_2_reg_710_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_2_reg_710_reg[24]_i_1_n_16 ,\j_2_reg_710_reg[24]_i_1_n_17 ,\j_2_reg_710_reg[24]_i_1_n_18 ,\j_2_reg_710_reg[24]_i_1_n_19 }),
        .S(j_2_reg_710_reg[27:24]));
  FDRE \j_2_reg_710_reg[25] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[24]_i_1_n_18 ),
        .Q(j_2_reg_710_reg[25]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[26] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[24]_i_1_n_17 ),
        .Q(j_2_reg_710_reg[26]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[27] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[24]_i_1_n_16 ),
        .Q(j_2_reg_710_reg[27]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[28] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[28]_i_1_n_19 ),
        .Q(j_2_reg_710_reg[28]),
        .R(ap_CS_fsm_state84));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_2_reg_710_reg[28]_i_1 
       (.CI(\j_2_reg_710_reg[24]_i_1_n_12 ),
        .CO({\NLW_j_2_reg_710_reg[28]_i_1_CO_UNCONNECTED [3:2],\j_2_reg_710_reg[28]_i_1_n_14 ,\j_2_reg_710_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_2_reg_710_reg[28]_i_1_O_UNCONNECTED [3],\j_2_reg_710_reg[28]_i_1_n_17 ,\j_2_reg_710_reg[28]_i_1_n_18 ,\j_2_reg_710_reg[28]_i_1_n_19 }),
        .S({1'b0,j_2_reg_710_reg[30:28]}));
  FDRE \j_2_reg_710_reg[29] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[28]_i_1_n_18 ),
        .Q(j_2_reg_710_reg[29]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[2] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[0]_i_2_n_17 ),
        .Q(j_2_reg_710_reg[2]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[30] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[28]_i_1_n_17 ),
        .Q(j_2_reg_710_reg[30]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[3] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[0]_i_2_n_16 ),
        .Q(j_2_reg_710_reg[3]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[4] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[4]_i_1_n_19 ),
        .Q(j_2_reg_710_reg[4]),
        .R(ap_CS_fsm_state84));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_2_reg_710_reg[4]_i_1 
       (.CI(\j_2_reg_710_reg[0]_i_2_n_12 ),
        .CO({\j_2_reg_710_reg[4]_i_1_n_12 ,\j_2_reg_710_reg[4]_i_1_n_13 ,\j_2_reg_710_reg[4]_i_1_n_14 ,\j_2_reg_710_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_2_reg_710_reg[4]_i_1_n_16 ,\j_2_reg_710_reg[4]_i_1_n_17 ,\j_2_reg_710_reg[4]_i_1_n_18 ,\j_2_reg_710_reg[4]_i_1_n_19 }),
        .S(j_2_reg_710_reg[7:4]));
  FDRE \j_2_reg_710_reg[5] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[4]_i_1_n_18 ),
        .Q(j_2_reg_710_reg[5]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[6] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[4]_i_1_n_17 ),
        .Q(j_2_reg_710_reg[6]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[7] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[4]_i_1_n_16 ),
        .Q(j_2_reg_710_reg[7]),
        .R(ap_CS_fsm_state84));
  FDRE \j_2_reg_710_reg[8] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[8]_i_1_n_19 ),
        .Q(j_2_reg_710_reg[8]),
        .R(ap_CS_fsm_state84));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_2_reg_710_reg[8]_i_1 
       (.CI(\j_2_reg_710_reg[4]_i_1_n_12 ),
        .CO({\j_2_reg_710_reg[8]_i_1_n_12 ,\j_2_reg_710_reg[8]_i_1_n_13 ,\j_2_reg_710_reg[8]_i_1_n_14 ,\j_2_reg_710_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_2_reg_710_reg[8]_i_1_n_16 ,\j_2_reg_710_reg[8]_i_1_n_17 ,\j_2_reg_710_reg[8]_i_1_n_18 ,\j_2_reg_710_reg[8]_i_1_n_19 }),
        .S(j_2_reg_710_reg[11:8]));
  FDRE \j_2_reg_710_reg[9] 
       (.C(ap_clk),
        .CE(j_2_reg_7100),
        .D(\j_2_reg_710_reg[8]_i_1_n_18 ),
        .Q(j_2_reg_710_reg[9]),
        .R(ap_CS_fsm_state84));
  LUT1 #(
    .INIT(2'h1)) 
    \j_3_reg_732[0]_i_4 
       (.I0(add_ln1116_fu_1466_p2[0]),
        .O(\j_3_reg_732[0]_i_4_n_12 ));
  FDRE \j_3_reg_732_reg[0] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[0]_i_3_n_19 ),
        .Q(add_ln1116_fu_1466_p2[0]),
        .R(j_3_reg_732));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_3_reg_732_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_3_reg_732_reg[0]_i_3_n_12 ,\j_3_reg_732_reg[0]_i_3_n_13 ,\j_3_reg_732_reg[0]_i_3_n_14 ,\j_3_reg_732_reg[0]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_3_reg_732_reg[0]_i_3_n_16 ,\j_3_reg_732_reg[0]_i_3_n_17 ,\j_3_reg_732_reg[0]_i_3_n_18 ,\j_3_reg_732_reg[0]_i_3_n_19 }),
        .S({j_3_reg_732_reg[3:1],\j_3_reg_732[0]_i_4_n_12 }));
  FDRE \j_3_reg_732_reg[10] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[8]_i_1_n_17 ),
        .Q(j_3_reg_732_reg[10]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[11] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[8]_i_1_n_16 ),
        .Q(j_3_reg_732_reg[11]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[12] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[12]_i_1_n_19 ),
        .Q(j_3_reg_732_reg[12]),
        .R(j_3_reg_732));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_3_reg_732_reg[12]_i_1 
       (.CI(\j_3_reg_732_reg[8]_i_1_n_12 ),
        .CO({\j_3_reg_732_reg[12]_i_1_n_12 ,\j_3_reg_732_reg[12]_i_1_n_13 ,\j_3_reg_732_reg[12]_i_1_n_14 ,\j_3_reg_732_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_3_reg_732_reg[12]_i_1_n_16 ,\j_3_reg_732_reg[12]_i_1_n_17 ,\j_3_reg_732_reg[12]_i_1_n_18 ,\j_3_reg_732_reg[12]_i_1_n_19 }),
        .S(j_3_reg_732_reg[15:12]));
  FDRE \j_3_reg_732_reg[13] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[12]_i_1_n_18 ),
        .Q(j_3_reg_732_reg[13]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[14] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[12]_i_1_n_17 ),
        .Q(j_3_reg_732_reg[14]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[15] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[12]_i_1_n_16 ),
        .Q(j_3_reg_732_reg[15]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[16] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[16]_i_1_n_19 ),
        .Q(j_3_reg_732_reg[16]),
        .R(j_3_reg_732));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_3_reg_732_reg[16]_i_1 
       (.CI(\j_3_reg_732_reg[12]_i_1_n_12 ),
        .CO({\j_3_reg_732_reg[16]_i_1_n_12 ,\j_3_reg_732_reg[16]_i_1_n_13 ,\j_3_reg_732_reg[16]_i_1_n_14 ,\j_3_reg_732_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_3_reg_732_reg[16]_i_1_n_16 ,\j_3_reg_732_reg[16]_i_1_n_17 ,\j_3_reg_732_reg[16]_i_1_n_18 ,\j_3_reg_732_reg[16]_i_1_n_19 }),
        .S(j_3_reg_732_reg[19:16]));
  FDRE \j_3_reg_732_reg[17] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[16]_i_1_n_18 ),
        .Q(j_3_reg_732_reg[17]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[18] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[16]_i_1_n_17 ),
        .Q(j_3_reg_732_reg[18]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[19] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[16]_i_1_n_16 ),
        .Q(j_3_reg_732_reg[19]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[1] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[0]_i_3_n_18 ),
        .Q(j_3_reg_732_reg[1]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[20] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[20]_i_1_n_19 ),
        .Q(j_3_reg_732_reg[20]),
        .R(j_3_reg_732));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_3_reg_732_reg[20]_i_1 
       (.CI(\j_3_reg_732_reg[16]_i_1_n_12 ),
        .CO({\j_3_reg_732_reg[20]_i_1_n_12 ,\j_3_reg_732_reg[20]_i_1_n_13 ,\j_3_reg_732_reg[20]_i_1_n_14 ,\j_3_reg_732_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_3_reg_732_reg[20]_i_1_n_16 ,\j_3_reg_732_reg[20]_i_1_n_17 ,\j_3_reg_732_reg[20]_i_1_n_18 ,\j_3_reg_732_reg[20]_i_1_n_19 }),
        .S(j_3_reg_732_reg[23:20]));
  FDRE \j_3_reg_732_reg[21] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[20]_i_1_n_18 ),
        .Q(j_3_reg_732_reg[21]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[22] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[20]_i_1_n_17 ),
        .Q(j_3_reg_732_reg[22]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[23] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[20]_i_1_n_16 ),
        .Q(j_3_reg_732_reg[23]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[24] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[24]_i_1_n_19 ),
        .Q(j_3_reg_732_reg[24]),
        .R(j_3_reg_732));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_3_reg_732_reg[24]_i_1 
       (.CI(\j_3_reg_732_reg[20]_i_1_n_12 ),
        .CO({\j_3_reg_732_reg[24]_i_1_n_12 ,\j_3_reg_732_reg[24]_i_1_n_13 ,\j_3_reg_732_reg[24]_i_1_n_14 ,\j_3_reg_732_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_3_reg_732_reg[24]_i_1_n_16 ,\j_3_reg_732_reg[24]_i_1_n_17 ,\j_3_reg_732_reg[24]_i_1_n_18 ,\j_3_reg_732_reg[24]_i_1_n_19 }),
        .S(j_3_reg_732_reg[27:24]));
  FDRE \j_3_reg_732_reg[25] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[24]_i_1_n_18 ),
        .Q(j_3_reg_732_reg[25]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[26] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[24]_i_1_n_17 ),
        .Q(j_3_reg_732_reg[26]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[27] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[24]_i_1_n_16 ),
        .Q(j_3_reg_732_reg[27]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[28] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[28]_i_1_n_19 ),
        .Q(j_3_reg_732_reg[28]),
        .R(j_3_reg_732));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_3_reg_732_reg[28]_i_1 
       (.CI(\j_3_reg_732_reg[24]_i_1_n_12 ),
        .CO({\NLW_j_3_reg_732_reg[28]_i_1_CO_UNCONNECTED [3:2],\j_3_reg_732_reg[28]_i_1_n_14 ,\j_3_reg_732_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_3_reg_732_reg[28]_i_1_O_UNCONNECTED [3],\j_3_reg_732_reg[28]_i_1_n_17 ,\j_3_reg_732_reg[28]_i_1_n_18 ,\j_3_reg_732_reg[28]_i_1_n_19 }),
        .S({1'b0,j_3_reg_732_reg[30:28]}));
  FDRE \j_3_reg_732_reg[29] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[28]_i_1_n_18 ),
        .Q(j_3_reg_732_reg[29]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[2] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[0]_i_3_n_17 ),
        .Q(j_3_reg_732_reg[2]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[30] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[28]_i_1_n_17 ),
        .Q(j_3_reg_732_reg[30]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[3] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[0]_i_3_n_16 ),
        .Q(j_3_reg_732_reg[3]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[4] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[4]_i_1_n_19 ),
        .Q(j_3_reg_732_reg[4]),
        .R(j_3_reg_732));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_3_reg_732_reg[4]_i_1 
       (.CI(\j_3_reg_732_reg[0]_i_3_n_12 ),
        .CO({\j_3_reg_732_reg[4]_i_1_n_12 ,\j_3_reg_732_reg[4]_i_1_n_13 ,\j_3_reg_732_reg[4]_i_1_n_14 ,\j_3_reg_732_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_3_reg_732_reg[4]_i_1_n_16 ,\j_3_reg_732_reg[4]_i_1_n_17 ,\j_3_reg_732_reg[4]_i_1_n_18 ,\j_3_reg_732_reg[4]_i_1_n_19 }),
        .S(j_3_reg_732_reg[7:4]));
  FDRE \j_3_reg_732_reg[5] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[4]_i_1_n_18 ),
        .Q(j_3_reg_732_reg[5]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[6] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[4]_i_1_n_17 ),
        .Q(j_3_reg_732_reg[6]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[7] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[4]_i_1_n_16 ),
        .Q(j_3_reg_732_reg[7]),
        .R(j_3_reg_732));
  FDRE \j_3_reg_732_reg[8] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[8]_i_1_n_19 ),
        .Q(j_3_reg_732_reg[8]),
        .R(j_3_reg_732));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_3_reg_732_reg[8]_i_1 
       (.CI(\j_3_reg_732_reg[4]_i_1_n_12 ),
        .CO({\j_3_reg_732_reg[8]_i_1_n_12 ,\j_3_reg_732_reg[8]_i_1_n_13 ,\j_3_reg_732_reg[8]_i_1_n_14 ,\j_3_reg_732_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_3_reg_732_reg[8]_i_1_n_16 ,\j_3_reg_732_reg[8]_i_1_n_17 ,\j_3_reg_732_reg[8]_i_1_n_18 ,\j_3_reg_732_reg[8]_i_1_n_19 }),
        .S(j_3_reg_732_reg[11:8]));
  FDRE \j_3_reg_732_reg[9] 
       (.C(ap_clk),
        .CE(j_3_reg_7320),
        .D(\j_3_reg_732_reg[8]_i_1_n_18 ),
        .Q(j_3_reg_732_reg[9]),
        .R(j_3_reg_732));
  LUT1 #(
    .INIT(2'h1)) 
    \j_4_reg_676[0]_i_4 
       (.I0(j_4_reg_676_reg[0]),
        .O(\j_4_reg_676[0]_i_4_n_12 ));
  FDRE \j_4_reg_676_reg[0] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[0]_i_3_n_19 ),
        .Q(j_4_reg_676_reg[0]),
        .R(I_AWVALID1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_4_reg_676_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_4_reg_676_reg[0]_i_3_n_12 ,\j_4_reg_676_reg[0]_i_3_n_13 ,\j_4_reg_676_reg[0]_i_3_n_14 ,\j_4_reg_676_reg[0]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_4_reg_676_reg[0]_i_3_n_16 ,\j_4_reg_676_reg[0]_i_3_n_17 ,\j_4_reg_676_reg[0]_i_3_n_18 ,\j_4_reg_676_reg[0]_i_3_n_19 }),
        .S({j_4_reg_676_reg[3:1],\j_4_reg_676[0]_i_4_n_12 }));
  FDRE \j_4_reg_676_reg[10] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[8]_i_1_n_17 ),
        .Q(j_4_reg_676_reg[10]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[11] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[8]_i_1_n_16 ),
        .Q(j_4_reg_676_reg[11]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[12] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[12]_i_1_n_19 ),
        .Q(j_4_reg_676_reg[12]),
        .R(I_AWVALID1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_4_reg_676_reg[12]_i_1 
       (.CI(\j_4_reg_676_reg[8]_i_1_n_12 ),
        .CO({\j_4_reg_676_reg[12]_i_1_n_12 ,\j_4_reg_676_reg[12]_i_1_n_13 ,\j_4_reg_676_reg[12]_i_1_n_14 ,\j_4_reg_676_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_4_reg_676_reg[12]_i_1_n_16 ,\j_4_reg_676_reg[12]_i_1_n_17 ,\j_4_reg_676_reg[12]_i_1_n_18 ,\j_4_reg_676_reg[12]_i_1_n_19 }),
        .S(j_4_reg_676_reg[15:12]));
  FDRE \j_4_reg_676_reg[13] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[12]_i_1_n_18 ),
        .Q(j_4_reg_676_reg[13]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[14] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[12]_i_1_n_17 ),
        .Q(j_4_reg_676_reg[14]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[15] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[12]_i_1_n_16 ),
        .Q(j_4_reg_676_reg[15]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[16] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[16]_i_1_n_19 ),
        .Q(j_4_reg_676_reg[16]),
        .R(I_AWVALID1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_4_reg_676_reg[16]_i_1 
       (.CI(\j_4_reg_676_reg[12]_i_1_n_12 ),
        .CO({\j_4_reg_676_reg[16]_i_1_n_12 ,\j_4_reg_676_reg[16]_i_1_n_13 ,\j_4_reg_676_reg[16]_i_1_n_14 ,\j_4_reg_676_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_4_reg_676_reg[16]_i_1_n_16 ,\j_4_reg_676_reg[16]_i_1_n_17 ,\j_4_reg_676_reg[16]_i_1_n_18 ,\j_4_reg_676_reg[16]_i_1_n_19 }),
        .S(j_4_reg_676_reg[19:16]));
  FDRE \j_4_reg_676_reg[17] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[16]_i_1_n_18 ),
        .Q(j_4_reg_676_reg[17]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[18] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[16]_i_1_n_17 ),
        .Q(j_4_reg_676_reg[18]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[19] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[16]_i_1_n_16 ),
        .Q(j_4_reg_676_reg[19]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[1] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[0]_i_3_n_18 ),
        .Q(j_4_reg_676_reg[1]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[20] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[20]_i_1_n_19 ),
        .Q(j_4_reg_676_reg[20]),
        .R(I_AWVALID1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_4_reg_676_reg[20]_i_1 
       (.CI(\j_4_reg_676_reg[16]_i_1_n_12 ),
        .CO({\j_4_reg_676_reg[20]_i_1_n_12 ,\j_4_reg_676_reg[20]_i_1_n_13 ,\j_4_reg_676_reg[20]_i_1_n_14 ,\j_4_reg_676_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_4_reg_676_reg[20]_i_1_n_16 ,\j_4_reg_676_reg[20]_i_1_n_17 ,\j_4_reg_676_reg[20]_i_1_n_18 ,\j_4_reg_676_reg[20]_i_1_n_19 }),
        .S(j_4_reg_676_reg[23:20]));
  FDRE \j_4_reg_676_reg[21] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[20]_i_1_n_18 ),
        .Q(j_4_reg_676_reg[21]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[22] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[20]_i_1_n_17 ),
        .Q(j_4_reg_676_reg[22]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[23] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[20]_i_1_n_16 ),
        .Q(j_4_reg_676_reg[23]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[24] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[24]_i_1_n_19 ),
        .Q(j_4_reg_676_reg[24]),
        .R(I_AWVALID1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_4_reg_676_reg[24]_i_1 
       (.CI(\j_4_reg_676_reg[20]_i_1_n_12 ),
        .CO({\j_4_reg_676_reg[24]_i_1_n_12 ,\j_4_reg_676_reg[24]_i_1_n_13 ,\j_4_reg_676_reg[24]_i_1_n_14 ,\j_4_reg_676_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_4_reg_676_reg[24]_i_1_n_16 ,\j_4_reg_676_reg[24]_i_1_n_17 ,\j_4_reg_676_reg[24]_i_1_n_18 ,\j_4_reg_676_reg[24]_i_1_n_19 }),
        .S(j_4_reg_676_reg[27:24]));
  FDRE \j_4_reg_676_reg[25] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[24]_i_1_n_18 ),
        .Q(j_4_reg_676_reg[25]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[26] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[24]_i_1_n_17 ),
        .Q(j_4_reg_676_reg[26]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[27] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[24]_i_1_n_16 ),
        .Q(j_4_reg_676_reg[27]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[28] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[28]_i_1_n_19 ),
        .Q(j_4_reg_676_reg[28]),
        .R(I_AWVALID1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_4_reg_676_reg[28]_i_1 
       (.CI(\j_4_reg_676_reg[24]_i_1_n_12 ),
        .CO({\NLW_j_4_reg_676_reg[28]_i_1_CO_UNCONNECTED [3:2],\j_4_reg_676_reg[28]_i_1_n_14 ,\j_4_reg_676_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_4_reg_676_reg[28]_i_1_O_UNCONNECTED [3],\j_4_reg_676_reg[28]_i_1_n_17 ,\j_4_reg_676_reg[28]_i_1_n_18 ,\j_4_reg_676_reg[28]_i_1_n_19 }),
        .S({1'b0,j_4_reg_676_reg[30:28]}));
  FDRE \j_4_reg_676_reg[29] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[28]_i_1_n_18 ),
        .Q(j_4_reg_676_reg[29]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[2] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[0]_i_3_n_17 ),
        .Q(j_4_reg_676_reg[2]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[30] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[28]_i_1_n_17 ),
        .Q(j_4_reg_676_reg[30]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[3] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[0]_i_3_n_16 ),
        .Q(j_4_reg_676_reg[3]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[4] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[4]_i_1_n_19 ),
        .Q(j_4_reg_676_reg[4]),
        .R(I_AWVALID1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_4_reg_676_reg[4]_i_1 
       (.CI(\j_4_reg_676_reg[0]_i_3_n_12 ),
        .CO({\j_4_reg_676_reg[4]_i_1_n_12 ,\j_4_reg_676_reg[4]_i_1_n_13 ,\j_4_reg_676_reg[4]_i_1_n_14 ,\j_4_reg_676_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_4_reg_676_reg[4]_i_1_n_16 ,\j_4_reg_676_reg[4]_i_1_n_17 ,\j_4_reg_676_reg[4]_i_1_n_18 ,\j_4_reg_676_reg[4]_i_1_n_19 }),
        .S(j_4_reg_676_reg[7:4]));
  FDRE \j_4_reg_676_reg[5] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[4]_i_1_n_18 ),
        .Q(j_4_reg_676_reg[5]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[6] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[4]_i_1_n_17 ),
        .Q(j_4_reg_676_reg[6]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[7] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[4]_i_1_n_16 ),
        .Q(j_4_reg_676_reg[7]),
        .R(I_AWVALID1));
  FDRE \j_4_reg_676_reg[8] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[8]_i_1_n_19 ),
        .Q(j_4_reg_676_reg[8]),
        .R(I_AWVALID1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_4_reg_676_reg[8]_i_1 
       (.CI(\j_4_reg_676_reg[4]_i_1_n_12 ),
        .CO({\j_4_reg_676_reg[8]_i_1_n_12 ,\j_4_reg_676_reg[8]_i_1_n_13 ,\j_4_reg_676_reg[8]_i_1_n_14 ,\j_4_reg_676_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_4_reg_676_reg[8]_i_1_n_16 ,\j_4_reg_676_reg[8]_i_1_n_17 ,\j_4_reg_676_reg[8]_i_1_n_18 ,\j_4_reg_676_reg[8]_i_1_n_19 }),
        .S(j_4_reg_676_reg[11:8]));
  FDRE \j_4_reg_676_reg[9] 
       (.C(ap_clk),
        .CE(j_4_reg_6760),
        .D(\j_4_reg_676_reg[8]_i_1_n_18 ),
        .Q(j_4_reg_676_reg[9]),
        .R(I_AWVALID1));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_609[0]_i_3 
       (.I0(add_ln82_fu_1008_p2[0]),
        .O(\j_reg_609[0]_i_3_n_12 ));
  FDRE \j_reg_609_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[0]_i_2_n_19 ),
        .Q(add_ln82_fu_1008_p2[0]),
        .R(ap_CS_fsm_state43));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_609_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\j_reg_609_reg[0]_i_2_n_12 ,\j_reg_609_reg[0]_i_2_n_13 ,\j_reg_609_reg[0]_i_2_n_14 ,\j_reg_609_reg[0]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_reg_609_reg[0]_i_2_n_16 ,\j_reg_609_reg[0]_i_2_n_17 ,\j_reg_609_reg[0]_i_2_n_18 ,\j_reg_609_reg[0]_i_2_n_19 }),
        .S({j_reg_609_reg[3:1],\j_reg_609[0]_i_3_n_12 }));
  FDRE \j_reg_609_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[8]_i_1_n_17 ),
        .Q(j_reg_609_reg[10]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[11] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[8]_i_1_n_16 ),
        .Q(j_reg_609_reg[11]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[12] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[12]_i_1_n_19 ),
        .Q(j_reg_609_reg[12]),
        .R(ap_CS_fsm_state43));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_609_reg[12]_i_1 
       (.CI(\j_reg_609_reg[8]_i_1_n_12 ),
        .CO({\j_reg_609_reg[12]_i_1_n_12 ,\j_reg_609_reg[12]_i_1_n_13 ,\j_reg_609_reg[12]_i_1_n_14 ,\j_reg_609_reg[12]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_609_reg[12]_i_1_n_16 ,\j_reg_609_reg[12]_i_1_n_17 ,\j_reg_609_reg[12]_i_1_n_18 ,\j_reg_609_reg[12]_i_1_n_19 }),
        .S(j_reg_609_reg[15:12]));
  FDRE \j_reg_609_reg[13] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[12]_i_1_n_18 ),
        .Q(j_reg_609_reg[13]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[14] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[12]_i_1_n_17 ),
        .Q(j_reg_609_reg[14]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[15] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[12]_i_1_n_16 ),
        .Q(j_reg_609_reg[15]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[16] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[16]_i_1_n_19 ),
        .Q(j_reg_609_reg[16]),
        .R(ap_CS_fsm_state43));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_609_reg[16]_i_1 
       (.CI(\j_reg_609_reg[12]_i_1_n_12 ),
        .CO({\j_reg_609_reg[16]_i_1_n_12 ,\j_reg_609_reg[16]_i_1_n_13 ,\j_reg_609_reg[16]_i_1_n_14 ,\j_reg_609_reg[16]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_609_reg[16]_i_1_n_16 ,\j_reg_609_reg[16]_i_1_n_17 ,\j_reg_609_reg[16]_i_1_n_18 ,\j_reg_609_reg[16]_i_1_n_19 }),
        .S(j_reg_609_reg[19:16]));
  FDRE \j_reg_609_reg[17] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[16]_i_1_n_18 ),
        .Q(j_reg_609_reg[17]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[18] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[16]_i_1_n_17 ),
        .Q(j_reg_609_reg[18]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[19] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[16]_i_1_n_16 ),
        .Q(j_reg_609_reg[19]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[0]_i_2_n_18 ),
        .Q(j_reg_609_reg[1]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[20] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[20]_i_1_n_19 ),
        .Q(j_reg_609_reg[20]),
        .R(ap_CS_fsm_state43));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_609_reg[20]_i_1 
       (.CI(\j_reg_609_reg[16]_i_1_n_12 ),
        .CO({\j_reg_609_reg[20]_i_1_n_12 ,\j_reg_609_reg[20]_i_1_n_13 ,\j_reg_609_reg[20]_i_1_n_14 ,\j_reg_609_reg[20]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_609_reg[20]_i_1_n_16 ,\j_reg_609_reg[20]_i_1_n_17 ,\j_reg_609_reg[20]_i_1_n_18 ,\j_reg_609_reg[20]_i_1_n_19 }),
        .S(j_reg_609_reg[23:20]));
  FDRE \j_reg_609_reg[21] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[20]_i_1_n_18 ),
        .Q(j_reg_609_reg[21]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[22] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[20]_i_1_n_17 ),
        .Q(j_reg_609_reg[22]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[23] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[20]_i_1_n_16 ),
        .Q(j_reg_609_reg[23]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[24] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[24]_i_1_n_19 ),
        .Q(j_reg_609_reg[24]),
        .R(ap_CS_fsm_state43));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_609_reg[24]_i_1 
       (.CI(\j_reg_609_reg[20]_i_1_n_12 ),
        .CO({\j_reg_609_reg[24]_i_1_n_12 ,\j_reg_609_reg[24]_i_1_n_13 ,\j_reg_609_reg[24]_i_1_n_14 ,\j_reg_609_reg[24]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_609_reg[24]_i_1_n_16 ,\j_reg_609_reg[24]_i_1_n_17 ,\j_reg_609_reg[24]_i_1_n_18 ,\j_reg_609_reg[24]_i_1_n_19 }),
        .S(j_reg_609_reg[27:24]));
  FDRE \j_reg_609_reg[25] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[24]_i_1_n_18 ),
        .Q(j_reg_609_reg[25]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[26] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[24]_i_1_n_17 ),
        .Q(j_reg_609_reg[26]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[27] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[24]_i_1_n_16 ),
        .Q(j_reg_609_reg[27]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[28] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[28]_i_1_n_19 ),
        .Q(j_reg_609_reg[28]),
        .R(ap_CS_fsm_state43));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_609_reg[28]_i_1 
       (.CI(\j_reg_609_reg[24]_i_1_n_12 ),
        .CO({\NLW_j_reg_609_reg[28]_i_1_CO_UNCONNECTED [3:2],\j_reg_609_reg[28]_i_1_n_14 ,\j_reg_609_reg[28]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_reg_609_reg[28]_i_1_O_UNCONNECTED [3],\j_reg_609_reg[28]_i_1_n_17 ,\j_reg_609_reg[28]_i_1_n_18 ,\j_reg_609_reg[28]_i_1_n_19 }),
        .S({1'b0,j_reg_609_reg[30:28]}));
  FDRE \j_reg_609_reg[29] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[28]_i_1_n_18 ),
        .Q(j_reg_609_reg[29]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[0]_i_2_n_17 ),
        .Q(j_reg_609_reg[2]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[30] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[28]_i_1_n_17 ),
        .Q(j_reg_609_reg[30]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[0]_i_2_n_16 ),
        .Q(j_reg_609_reg[3]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[4]_i_1_n_19 ),
        .Q(j_reg_609_reg[4]),
        .R(ap_CS_fsm_state43));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_609_reg[4]_i_1 
       (.CI(\j_reg_609_reg[0]_i_2_n_12 ),
        .CO({\j_reg_609_reg[4]_i_1_n_12 ,\j_reg_609_reg[4]_i_1_n_13 ,\j_reg_609_reg[4]_i_1_n_14 ,\j_reg_609_reg[4]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_609_reg[4]_i_1_n_16 ,\j_reg_609_reg[4]_i_1_n_17 ,\j_reg_609_reg[4]_i_1_n_18 ,\j_reg_609_reg[4]_i_1_n_19 }),
        .S(j_reg_609_reg[7:4]));
  FDRE \j_reg_609_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[4]_i_1_n_18 ),
        .Q(j_reg_609_reg[5]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[4]_i_1_n_17 ),
        .Q(j_reg_609_reg[6]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[4]_i_1_n_16 ),
        .Q(j_reg_609_reg[7]),
        .R(ap_CS_fsm_state43));
  FDRE \j_reg_609_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[8]_i_1_n_19 ),
        .Q(j_reg_609_reg[8]),
        .R(ap_CS_fsm_state43));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_609_reg[8]_i_1 
       (.CI(\j_reg_609_reg[4]_i_1_n_12 ),
        .CO({\j_reg_609_reg[8]_i_1_n_12 ,\j_reg_609_reg[8]_i_1_n_13 ,\j_reg_609_reg[8]_i_1_n_14 ,\j_reg_609_reg[8]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_609_reg[8]_i_1_n_16 ,\j_reg_609_reg[8]_i_1_n_17 ,\j_reg_609_reg[8]_i_1_n_18 ,\j_reg_609_reg[8]_i_1_n_19 }),
        .S(j_reg_609_reg[11:8]));
  FDRE \j_reg_609_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_6090),
        .D(\j_reg_609_reg[8]_i_1_n_18 ),
        .Q(j_reg_609_reg[9]),
        .R(ap_CS_fsm_state43));
  design_1_fcc_combined_0_0_fcc_combined_mac_muladd_16s_16s_29ns_29_4_1 mac_muladd_16s_16s_29ns_29_4_1_U10
       (.D(dwbuf_V_q1),
        .DOADO(dybuf_V_q0),
        .Q(gmem2_addr_read_reg_1824),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp4_iter5(ap_enable_reg_pp4_iter5),
        .d0(dwbuf_V_d0),
        .p_reg_reg(xbuf_V_q0));
  design_1_fcc_combined_0_0_fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_1 mac_muladd_16s_16s_29ns_29_4_1_U11
       (.D(dxbuf_V_q1),
        .DIADI(dxbuf_V_d0),
        .Q(sext_ln86_reg_1885),
        .ap_clk(ap_clk),
        .q0(wbuf_V_q0),
        .ram_reg(ap_CS_fsm_state73));
  design_1_fcc_combined_0_0_fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_2 mac_muladd_16s_16s_29ns_29_4_1_U12
       (.D(p_1_in),
        .I_RDATA(gmem_RDATA),
        .Q(bbuf_V_load_reg_2098),
        .ap_clk(ap_clk),
        .gmem_addr_3_read_reg_21220(gmem_addr_3_read_reg_21220),
        .icmp_ln66_reg_2108_pp9_iter4_reg(icmp_ln66_reg_2108_pp9_iter4_reg),
        .p_71_in(p_71_in),
        .p_reg_reg(ap_enable_reg_pp9_iter5_reg_n_12),
        .p_reg_reg_0(rhs_reg_743),
        .q0(wbuf_V_q0),
        .rhs_reg_7431(rhs_reg_7431));
  design_1_fcc_combined_0_0_fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1 mac_muladd_6ns_7ns_12ns_12_4_1_U9
       (.C({trunc_ln1118_reg_1858__0,trunc_ln1118_reg_1858}),
        .CO(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .D({mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_12,mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_13,mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_14,mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_15,mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_16,mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_17,mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_18,mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_19,mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_20,mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_21,mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_22,mac_muladd_6ns_7ns_12ns_12_4_1_U9_n_23}),
        .Q({ap_CS_fsm_pp9_stage0,ap_CS_fsm_pp6_stage0,ap_CS_fsm_pp4_stage0}),
        .add_ln99_fu_1259_p2(add_ln99_fu_1259_p2),
        .addr0(wbuf_V_address0),
        .addr1(dwbuf_V_address1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp6_iter0(ap_enable_reg_pp6_iter0),
        .ap_enable_reg_pp9_iter1(ap_enable_reg_pp9_iter1),
        .\i_6_reg_631_reg[5] (grp_fu_1562_p0),
        .j_4_reg_676_reg(j_4_reg_676_reg[1:0]),
        .out(i_6_reg_631_reg),
        .ram_reg_0(mul_ln99_reg_1960[1]),
        .ram_reg_0_0(ap_enable_reg_pp8_iter2_reg_n_12),
        .ram_reg_0_1(add_ln57_reg_2054_pp8_iter1_reg),
        .ram_reg_0_2(add_ln1116_reg_2112));
  design_1_fcc_combined_0_0_fcc_combined_mul_31ns_32ns_63_2_1 mul_31ns_32ns_63_2_1_U2
       (.D(ydim[30:0]),
        .Q(ap_CS_fsm_state1),
        .ap_NS_fsm1108_out(ap_NS_fsm1108_out),
        .ap_clk(ap_clk),
        .p_reg__0({\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 ,mul_31ns_32ns_63_2_1_U2_n_59,mul_31ns_32ns_63_2_1_U2_n_60,mul_31ns_32ns_63_2_1_U2_n_61,mul_31ns_32ns_63_2_1_U2_n_62,mul_31ns_32ns_63_2_1_U2_n_63,mul_31ns_32ns_63_2_1_U2_n_64,mul_31ns_32ns_63_2_1_U2_n_65,mul_31ns_32ns_63_2_1_U2_n_66,mul_31ns_32ns_63_2_1_U2_n_67,mul_31ns_32ns_63_2_1_U2_n_68,mul_31ns_32ns_63_2_1_U2_n_69,mul_31ns_32ns_63_2_1_U2_n_70,mul_31ns_32ns_63_2_1_U2_n_71,mul_31ns_32ns_63_2_1_U2_n_72,mul_31ns_32ns_63_2_1_U2_n_73,mul_31ns_32ns_63_2_1_U2_n_74}),
        .xdim(xdim));
  design_1_fcc_combined_0_0_fcc_combined_mul_31s_31s_31_2_1 mul_31s_31s_31_2_1_U1
       (.D({\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1 ,mul_31s_31s_31_2_1_U1_n_28,mul_31s_31s_31_2_1_U1_n_29,mul_31s_31s_31_2_1_U1_n_30,mul_31s_31s_31_2_1_U1_n_31,mul_31s_31s_31_2_1_U1_n_32,mul_31s_31s_31_2_1_U1_n_33,mul_31s_31s_31_2_1_U1_n_34,mul_31s_31s_31_2_1_U1_n_35,mul_31s_31s_31_2_1_U1_n_36,mul_31s_31s_31_2_1_U1_n_37,mul_31s_31s_31_2_1_U1_n_38,mul_31s_31s_31_2_1_U1_n_39,mul_31s_31s_31_2_1_U1_n_40,mul_31s_31s_31_2_1_U1_n_41,mul_31s_31s_31_2_1_U1_n_42,mul_31s_31s_31_2_1_U1_n_43}),
        .Q({ap_CS_fsm_state47,ap_CS_fsm_state33,ap_CS_fsm_state1}),
        .add_ln80_reg_1771(add_ln80_reg_1771),
        .ap_NS_fsm1108_out(ap_NS_fsm1108_out),
        .ap_clk(ap_clk),
        .fwprop_read_reg_1596(fwprop_read_reg_1596),
        .icmp_ln37_reg_1663(icmp_ln37_reg_1663),
        .xdim(xdim[30:0]));
  design_1_fcc_combined_0_0_fcc_combined_mul_31s_31s_31_2_1_3 mul_31s_31s_31_2_1_U4
       (.D({\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_0 ,mul_31s_31s_31_2_1_U4_n_27,mul_31s_31s_31_2_1_U4_n_28,mul_31s_31s_31_2_1_U4_n_29,mul_31s_31s_31_2_1_U4_n_30,mul_31s_31s_31_2_1_U4_n_31,mul_31s_31s_31_2_1_U4_n_32,mul_31s_31s_31_2_1_U4_n_33,mul_31s_31s_31_2_1_U4_n_34,mul_31s_31s_31_2_1_U4_n_35,mul_31s_31s_31_2_1_U4_n_36,mul_31s_31s_31_2_1_U4_n_37,mul_31s_31s_31_2_1_U4_n_38,mul_31s_31s_31_2_1_U4_n_39,mul_31s_31s_31_2_1_U4_n_40,mul_31s_31s_31_2_1_U4_n_41,mul_31s_31s_31_2_1_U4_n_42}),
        .Q({ap_CS_fsm_state60,ap_CS_fsm_state1}),
        .add_ln97_reg_1942(add_ln97_reg_1942),
        .ap_NS_fsm1108_out(ap_NS_fsm1108_out),
        .ap_NS_fsm192_out(ap_NS_fsm192_out),
        .ap_clk(ap_clk),
        .xdim(xdim[30:0]));
  design_1_fcc_combined_0_0_fcc_combined_mul_31s_31s_31_2_1_4 mul_31s_31s_31_2_1_U6
       (.D({\fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/p_reg__1_1 ,mul_31s_31s_31_2_1_U6_n_28,mul_31s_31s_31_2_1_U6_n_29,mul_31s_31s_31_2_1_U6_n_30,mul_31s_31s_31_2_1_U6_n_31,mul_31s_31s_31_2_1_U6_n_32,mul_31s_31s_31_2_1_U6_n_33,mul_31s_31s_31_2_1_U6_n_34,mul_31s_31s_31_2_1_U6_n_35,mul_31s_31s_31_2_1_U6_n_36,mul_31s_31s_31_2_1_U6_n_37,mul_31s_31s_31_2_1_U6_n_38,mul_31s_31s_31_2_1_U6_n_39,mul_31s_31s_31_2_1_U6_n_40,mul_31s_31s_31_2_1_U6_n_41,mul_31s_31s_31_2_1_U6_n_42,mul_31s_31s_31_2_1_U6_n_43}),
        .Q({ap_CS_fsm_state88,ap_CS_fsm_state74,ap_CS_fsm_state1}),
        .add_ln55_reg_2010(add_ln55_reg_2010),
        .ap_NS_fsm190_out(ap_NS_fsm190_out),
        .ap_clk(ap_clk),
        .icmp_ln37_reg_1663(icmp_ln37_reg_1663),
        .xdim(xdim[30:0]));
  design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1 mul_6ns_7ns_12_1_1_U3
       (.Q(empty_65_reg_1779),
        .p(p));
  design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1_5 mul_6ns_7ns_12_1_1_U5
       (.Q(empty_72_reg_1950),
        .p({mul_6ns_7ns_12_1_1_U5_n_12,mul_6ns_7ns_12_1_1_U5_n_13,mul_6ns_7ns_12_1_1_U5_n_14,mul_6ns_7ns_12_1_1_U5_n_15,mul_6ns_7ns_12_1_1_U5_n_16,mul_6ns_7ns_12_1_1_U5_n_17,mul_6ns_7ns_12_1_1_U5_n_18,mul_6ns_7ns_12_1_1_U5_n_19,mul_6ns_7ns_12_1_1_U5_n_20,mul_6ns_7ns_12_1_1_U5_n_21,mul_6ns_7ns_12_1_1_U5_n_22}));
  design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1_6 mul_6ns_7ns_12_1_1_U7
       (.Q(empty_52_reg_2018),
        .p({mul_6ns_7ns_12_1_1_U7_n_12,mul_6ns_7ns_12_1_1_U7_n_13,mul_6ns_7ns_12_1_1_U7_n_14,mul_6ns_7ns_12_1_1_U7_n_15,mul_6ns_7ns_12_1_1_U7_n_16,mul_6ns_7ns_12_1_1_U7_n_17,mul_6ns_7ns_12_1_1_U7_n_18,mul_6ns_7ns_12_1_1_U7_n_19,mul_6ns_7ns_12_1_1_U7_n_20,mul_6ns_7ns_12_1_1_U7_n_21,mul_6ns_7ns_12_1_1_U7_n_22}));
  design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1_7 mul_6ns_7ns_12_1_1_U8
       (.D({mul_6ns_7ns_12_1_1_U8_n_12,mul_6ns_7ns_12_1_1_U8_n_13,mul_6ns_7ns_12_1_1_U8_n_14,mul_6ns_7ns_12_1_1_U8_n_15,mul_6ns_7ns_12_1_1_U8_n_16,mul_6ns_7ns_12_1_1_U8_n_17,mul_6ns_7ns_12_1_1_U8_n_18,mul_6ns_7ns_12_1_1_U8_n_19,mul_6ns_7ns_12_1_1_U8_n_20,mul_6ns_7ns_12_1_1_U8_n_21,mul_6ns_7ns_12_1_1_U8_n_22}),
        .Q(ybuf_V_addr_reg_2082));
  FDRE \mul_ln1116_reg_2093_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(mul_6ns_7ns_12_1_1_U8_n_13),
        .Q(mul_ln1116_reg_2093[10]),
        .R(1'b0));
  FDRE \mul_ln1116_reg_2093_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(mul_6ns_7ns_12_1_1_U8_n_12),
        .Q(mul_ln1116_reg_2093[11]),
        .R(1'b0));
  FDRE \mul_ln1116_reg_2093_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(mul_6ns_7ns_12_1_1_U8_n_22),
        .Q(mul_ln1116_reg_2093[1]),
        .R(1'b0));
  FDRE \mul_ln1116_reg_2093_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(mul_6ns_7ns_12_1_1_U8_n_21),
        .Q(mul_ln1116_reg_2093[2]),
        .R(1'b0));
  FDRE \mul_ln1116_reg_2093_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(mul_6ns_7ns_12_1_1_U8_n_20),
        .Q(mul_ln1116_reg_2093[3]),
        .R(1'b0));
  FDRE \mul_ln1116_reg_2093_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(mul_6ns_7ns_12_1_1_U8_n_19),
        .Q(mul_ln1116_reg_2093[4]),
        .R(1'b0));
  FDRE \mul_ln1116_reg_2093_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(mul_6ns_7ns_12_1_1_U8_n_18),
        .Q(mul_ln1116_reg_2093[5]),
        .R(1'b0));
  FDRE \mul_ln1116_reg_2093_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(mul_6ns_7ns_12_1_1_U8_n_17),
        .Q(mul_ln1116_reg_2093[6]),
        .R(1'b0));
  FDRE \mul_ln1116_reg_2093_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(mul_6ns_7ns_12_1_1_U8_n_16),
        .Q(mul_ln1116_reg_2093[7]),
        .R(1'b0));
  FDRE \mul_ln1116_reg_2093_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(mul_6ns_7ns_12_1_1_U8_n_15),
        .Q(mul_ln1116_reg_2093[8]),
        .R(1'b0));
  FDRE \mul_ln1116_reg_2093_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(mul_6ns_7ns_12_1_1_U8_n_14),
        .Q(mul_ln1116_reg_2093[9]),
        .R(1'b0));
  FDRE \mul_ln57_reg_2034_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_6ns_7ns_12_1_1_U7_n_13),
        .Q(mul_ln57_reg_2034[10]),
        .R(1'b0));
  FDRE \mul_ln57_reg_2034_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_6ns_7ns_12_1_1_U7_n_12),
        .Q(mul_ln57_reg_2034[11]),
        .R(1'b0));
  FDRE \mul_ln57_reg_2034_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_6ns_7ns_12_1_1_U7_n_22),
        .Q(mul_ln57_reg_2034[1]),
        .R(1'b0));
  FDRE \mul_ln57_reg_2034_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_6ns_7ns_12_1_1_U7_n_21),
        .Q(mul_ln57_reg_2034[2]),
        .R(1'b0));
  FDRE \mul_ln57_reg_2034_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_6ns_7ns_12_1_1_U7_n_20),
        .Q(mul_ln57_reg_2034[3]),
        .R(1'b0));
  FDRE \mul_ln57_reg_2034_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_6ns_7ns_12_1_1_U7_n_19),
        .Q(mul_ln57_reg_2034[4]),
        .R(1'b0));
  FDRE \mul_ln57_reg_2034_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_6ns_7ns_12_1_1_U7_n_18),
        .Q(mul_ln57_reg_2034[5]),
        .R(1'b0));
  FDRE \mul_ln57_reg_2034_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_6ns_7ns_12_1_1_U7_n_17),
        .Q(mul_ln57_reg_2034[6]),
        .R(1'b0));
  FDRE \mul_ln57_reg_2034_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_6ns_7ns_12_1_1_U7_n_16),
        .Q(mul_ln57_reg_2034[7]),
        .R(1'b0));
  FDRE \mul_ln57_reg_2034_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_6ns_7ns_12_1_1_U7_n_15),
        .Q(mul_ln57_reg_2034[8]),
        .R(1'b0));
  FDRE \mul_ln57_reg_2034_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_6ns_7ns_12_1_1_U7_n_14),
        .Q(mul_ln57_reg_2034[9]),
        .R(1'b0));
  FDRE \mul_ln82_reg_1799_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(p[10]),
        .Q(mul_ln82_reg_1799[10]),
        .R(1'b0));
  FDRE \mul_ln82_reg_1799_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(p[11]),
        .Q(mul_ln82_reg_1799[11]),
        .R(1'b0));
  FDRE \mul_ln82_reg_1799_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(p[1]),
        .Q(mul_ln82_reg_1799[1]),
        .R(1'b0));
  FDRE \mul_ln82_reg_1799_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(p[2]),
        .Q(mul_ln82_reg_1799[2]),
        .R(1'b0));
  FDRE \mul_ln82_reg_1799_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(p[3]),
        .Q(mul_ln82_reg_1799[3]),
        .R(1'b0));
  FDRE \mul_ln82_reg_1799_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(p[4]),
        .Q(mul_ln82_reg_1799[4]),
        .R(1'b0));
  FDRE \mul_ln82_reg_1799_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(p[5]),
        .Q(mul_ln82_reg_1799[5]),
        .R(1'b0));
  FDRE \mul_ln82_reg_1799_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(p[6]),
        .Q(mul_ln82_reg_1799[6]),
        .R(1'b0));
  FDRE \mul_ln82_reg_1799_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(p[7]),
        .Q(mul_ln82_reg_1799[7]),
        .R(1'b0));
  FDRE \mul_ln82_reg_1799_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(p[8]),
        .Q(mul_ln82_reg_1799[8]),
        .R(1'b0));
  FDRE \mul_ln82_reg_1799_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(p[9]),
        .Q(mul_ln82_reg_1799[9]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_74),
        .Q(mul_ln86_reg_1829[0]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_64),
        .Q(mul_ln86_reg_1829[10]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_63),
        .Q(mul_ln86_reg_1829[11]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_62),
        .Q(mul_ln86_reg_1829[12]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_61),
        .Q(mul_ln86_reg_1829[13]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_60),
        .Q(mul_ln86_reg_1829[14]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_59),
        .Q(mul_ln86_reg_1829[15]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [16]),
        .Q(mul_ln86_reg_1829[16]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [17]),
        .Q(mul_ln86_reg_1829[17]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [18]),
        .Q(mul_ln86_reg_1829[18]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [19]),
        .Q(mul_ln86_reg_1829[19]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_73),
        .Q(mul_ln86_reg_1829[1]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [20]),
        .Q(mul_ln86_reg_1829[20]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [21]),
        .Q(mul_ln86_reg_1829[21]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [22]),
        .Q(mul_ln86_reg_1829[22]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [23]),
        .Q(mul_ln86_reg_1829[23]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [24]),
        .Q(mul_ln86_reg_1829[24]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [25]),
        .Q(mul_ln86_reg_1829[25]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [26]),
        .Q(mul_ln86_reg_1829[26]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [27]),
        .Q(mul_ln86_reg_1829[27]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [28]),
        .Q(mul_ln86_reg_1829[28]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [29]),
        .Q(mul_ln86_reg_1829[29]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_72),
        .Q(mul_ln86_reg_1829[2]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [30]),
        .Q(mul_ln86_reg_1829[30]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [31]),
        .Q(mul_ln86_reg_1829[31]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [32]),
        .Q(mul_ln86_reg_1829[32]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [33]),
        .Q(mul_ln86_reg_1829[33]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [34]),
        .Q(mul_ln86_reg_1829[34]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [35]),
        .Q(mul_ln86_reg_1829[35]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [36]),
        .Q(mul_ln86_reg_1829[36]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [37]),
        .Q(mul_ln86_reg_1829[37]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [38]),
        .Q(mul_ln86_reg_1829[38]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [39]),
        .Q(mul_ln86_reg_1829[39]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_71),
        .Q(mul_ln86_reg_1829[3]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [40]),
        .Q(mul_ln86_reg_1829[40]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [41]),
        .Q(mul_ln86_reg_1829[41]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [42]),
        .Q(mul_ln86_reg_1829[42]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [43]),
        .Q(mul_ln86_reg_1829[43]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [44]),
        .Q(mul_ln86_reg_1829[44]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [45]),
        .Q(mul_ln86_reg_1829[45]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [46]),
        .Q(mul_ln86_reg_1829[46]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [47]),
        .Q(mul_ln86_reg_1829[47]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [48]),
        .Q(mul_ln86_reg_1829[48]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [49]),
        .Q(mul_ln86_reg_1829[49]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_70),
        .Q(mul_ln86_reg_1829[4]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [50]),
        .Q(mul_ln86_reg_1829[50]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [51]),
        .Q(mul_ln86_reg_1829[51]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [52]),
        .Q(mul_ln86_reg_1829[52]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [53]),
        .Q(mul_ln86_reg_1829[53]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [54]),
        .Q(mul_ln86_reg_1829[54]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [55]),
        .Q(mul_ln86_reg_1829[55]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [56]),
        .Q(mul_ln86_reg_1829[56]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [57]),
        .Q(mul_ln86_reg_1829[57]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [58]),
        .Q(mul_ln86_reg_1829[58]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [59]),
        .Q(mul_ln86_reg_1829[59]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_69),
        .Q(mul_ln86_reg_1829[5]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [60]),
        .Q(mul_ln86_reg_1829[60]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [61]),
        .Q(mul_ln86_reg_1829[61]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__1 [62]),
        .Q(mul_ln86_reg_1829[62]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_68),
        .Q(mul_ln86_reg_1829[6]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_67),
        .Q(mul_ln86_reg_1829[7]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_66),
        .Q(mul_ln86_reg_1829[8]),
        .R(1'b0));
  FDRE \mul_ln86_reg_1829_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(mul_31ns_32ns_63_2_1_U2_n_65),
        .Q(mul_ln86_reg_1829[9]),
        .R(1'b0));
  FDRE \mul_ln99_reg_1960_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_6ns_7ns_12_1_1_U5_n_13),
        .Q(mul_ln99_reg_1960[10]),
        .R(1'b0));
  FDRE \mul_ln99_reg_1960_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_6ns_7ns_12_1_1_U5_n_12),
        .Q(mul_ln99_reg_1960[11]),
        .R(1'b0));
  FDRE \mul_ln99_reg_1960_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_6ns_7ns_12_1_1_U5_n_22),
        .Q(mul_ln99_reg_1960[1]),
        .R(1'b0));
  FDRE \mul_ln99_reg_1960_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_6ns_7ns_12_1_1_U5_n_21),
        .Q(mul_ln99_reg_1960[2]),
        .R(1'b0));
  FDRE \mul_ln99_reg_1960_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_6ns_7ns_12_1_1_U5_n_20),
        .Q(mul_ln99_reg_1960[3]),
        .R(1'b0));
  FDRE \mul_ln99_reg_1960_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_6ns_7ns_12_1_1_U5_n_19),
        .Q(mul_ln99_reg_1960[4]),
        .R(1'b0));
  FDRE \mul_ln99_reg_1960_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_6ns_7ns_12_1_1_U5_n_18),
        .Q(mul_ln99_reg_1960[5]),
        .R(1'b0));
  FDRE \mul_ln99_reg_1960_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_6ns_7ns_12_1_1_U5_n_17),
        .Q(mul_ln99_reg_1960[6]),
        .R(1'b0));
  FDRE \mul_ln99_reg_1960_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_6ns_7ns_12_1_1_U5_n_16),
        .Q(mul_ln99_reg_1960[7]),
        .R(1'b0));
  FDRE \mul_ln99_reg_1960_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_6ns_7ns_12_1_1_U5_n_15),
        .Q(mul_ln99_reg_1960[8]),
        .R(1'b0));
  FDRE \mul_ln99_reg_1960_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_6ns_7ns_12_1_1_U5_n_14),
        .Q(mul_ln99_reg_1960[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_38
       (.CI(dwbuf_V_U_n_19),
        .CO({NLW_ram_reg_0_i_38_CO_UNCONNECTED[3:2],ram_reg_0_i_38_n_14,ram_reg_0_i_38_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mul_ln99_reg_1960[10:9]}),
        .O({NLW_ram_reg_0_i_38_O_UNCONNECTED[3],add_ln99_fu_1259_p2[11:9]}),
        .S({1'b0,ram_reg_0_i_41_n_12,ram_reg_0_i_42_n_12,ram_reg_0_i_43_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_41
       (.I0(mul_ln99_reg_1960[11]),
        .I1(j_4_reg_676_reg[11]),
        .O(ram_reg_0_i_41_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_42
       (.I0(mul_ln99_reg_1960[10]),
        .I1(j_4_reg_676_reg[10]),
        .O(ram_reg_0_i_42_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_43
       (.I0(mul_ln99_reg_1960[9]),
        .I1(j_4_reg_676_reg[9]),
        .O(ram_reg_0_i_43_n_12));
  FDRE \rhs_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[0]),
        .Q(rhs_reg_743[0]),
        .R(1'b0));
  FDRE \rhs_reg_743_reg[10] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[10]),
        .Q(rhs_reg_743[10]),
        .R(1'b0));
  FDRE \rhs_reg_743_reg[11] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[11]),
        .Q(rhs_reg_743[11]),
        .R(1'b0));
  FDRE \rhs_reg_743_reg[12] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[12]),
        .Q(rhs_reg_743[12]),
        .R(1'b0));
  FDRE \rhs_reg_743_reg[13] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[13]),
        .Q(rhs_reg_743[13]),
        .R(1'b0));
  FDRE \rhs_reg_743_reg[14] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[14]),
        .Q(rhs_reg_743[14]),
        .R(1'b0));
  FDRE \rhs_reg_743_reg[15] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[15]),
        .Q(rhs_reg_743[15]),
        .R(1'b0));
  FDRE \rhs_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[1]),
        .Q(rhs_reg_743[1]),
        .R(1'b0));
  FDRE \rhs_reg_743_reg[2] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[2]),
        .Q(rhs_reg_743[2]),
        .R(1'b0));
  FDRE \rhs_reg_743_reg[3] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[3]),
        .Q(rhs_reg_743[3]),
        .R(1'b0));
  FDRE \rhs_reg_743_reg[4] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[4]),
        .Q(rhs_reg_743[4]),
        .R(1'b0));
  FDRE \rhs_reg_743_reg[5] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[5]),
        .Q(rhs_reg_743[5]),
        .R(1'b0));
  FDRE \rhs_reg_743_reg[6] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[6]),
        .Q(rhs_reg_743[6]),
        .R(1'b0));
  FDRE \rhs_reg_743_reg[7] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[7]),
        .Q(rhs_reg_743[7]),
        .R(1'b0));
  FDRE \rhs_reg_743_reg[8] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[8]),
        .Q(rhs_reg_743[8]),
        .R(1'b0));
  FDRE \rhs_reg_743_reg[9] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_62),
        .D(p_1_in[9]),
        .Q(rhs_reg_743[9]),
        .R(1'b0));
  FDRE \select_ln86_2_reg_1843_reg[0] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(grp_fu_1562_p0[0]),
        .Q(select_ln86_2_reg_1843[0]),
        .R(1'b0));
  FDRE \select_ln86_2_reg_1843_reg[1] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(grp_fu_1562_p0[1]),
        .Q(select_ln86_2_reg_1843[1]),
        .R(1'b0));
  FDRE \select_ln86_2_reg_1843_reg[2] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(grp_fu_1562_p0[2]),
        .Q(select_ln86_2_reg_1843[2]),
        .R(1'b0));
  FDRE \select_ln86_2_reg_1843_reg[3] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(grp_fu_1562_p0[3]),
        .Q(select_ln86_2_reg_1843[3]),
        .R(1'b0));
  FDRE \select_ln86_2_reg_1843_reg[4] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(grp_fu_1562_p0[4]),
        .Q(select_ln86_2_reg_1843[4]),
        .R(1'b0));
  FDRE \select_ln86_2_reg_1843_reg[5] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(grp_fu_1562_p0[5]),
        .Q(select_ln86_2_reg_1843[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln86_reg_1885[15]_i_1 
       (.I0(icmp_ln86_reg_1839_pp4_iter1_reg),
        .O(\sext_ln86_reg_1885[15]_i_1_n_12 ));
  FDRE \sext_ln86_reg_1885_reg[0] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[0]),
        .Q(sext_ln86_reg_1885[0]),
        .R(1'b0));
  FDRE \sext_ln86_reg_1885_reg[10] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[10]),
        .Q(sext_ln86_reg_1885[10]),
        .R(1'b0));
  FDRE \sext_ln86_reg_1885_reg[11] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[11]),
        .Q(sext_ln86_reg_1885[11]),
        .R(1'b0));
  FDRE \sext_ln86_reg_1885_reg[12] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[12]),
        .Q(sext_ln86_reg_1885[12]),
        .R(1'b0));
  FDRE \sext_ln86_reg_1885_reg[13] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[13]),
        .Q(sext_ln86_reg_1885[13]),
        .R(1'b0));
  FDRE \sext_ln86_reg_1885_reg[14] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[14]),
        .Q(sext_ln86_reg_1885[14]),
        .R(1'b0));
  FDRE \sext_ln86_reg_1885_reg[15] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[15]),
        .Q(sext_ln86_reg_1885[15]),
        .R(1'b0));
  FDRE \sext_ln86_reg_1885_reg[1] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[1]),
        .Q(sext_ln86_reg_1885[1]),
        .R(1'b0));
  FDRE \sext_ln86_reg_1885_reg[2] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[2]),
        .Q(sext_ln86_reg_1885[2]),
        .R(1'b0));
  FDRE \sext_ln86_reg_1885_reg[3] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[3]),
        .Q(sext_ln86_reg_1885[3]),
        .R(1'b0));
  FDRE \sext_ln86_reg_1885_reg[4] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[4]),
        .Q(sext_ln86_reg_1885[4]),
        .R(1'b0));
  FDRE \sext_ln86_reg_1885_reg[5] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[5]),
        .Q(sext_ln86_reg_1885[5]),
        .R(1'b0));
  FDRE \sext_ln86_reg_1885_reg[6] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[6]),
        .Q(sext_ln86_reg_1885[6]),
        .R(1'b0));
  FDRE \sext_ln86_reg_1885_reg[7] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[7]),
        .Q(sext_ln86_reg_1885[7]),
        .R(1'b0));
  FDRE \sext_ln86_reg_1885_reg[8] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[8]),
        .Q(sext_ln86_reg_1885[8]),
        .R(1'b0));
  FDRE \sext_ln86_reg_1885_reg[9] 
       (.C(ap_clk),
        .CE(\sext_ln86_reg_1885[15]_i_1_n_12 ),
        .D(dybuf_V_q0[9]),
        .Q(sext_ln86_reg_1885[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln106_reg_2166[30]_i_1 
       (.I0(icmp_ln45_reg_1723),
        .I1(ap_CS_fsm_state112),
        .O(trunc_ln106_reg_21660));
  FDRE \trunc_ln106_reg_2166_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[0]),
        .Q(trunc_ln106_reg_2166[0]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[10]),
        .Q(trunc_ln106_reg_2166[10]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[11]),
        .Q(trunc_ln106_reg_2166[11]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[12]),
        .Q(trunc_ln106_reg_2166[12]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[13]),
        .Q(trunc_ln106_reg_2166[13]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[14]),
        .Q(trunc_ln106_reg_2166[14]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[15]),
        .Q(trunc_ln106_reg_2166[15]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[16]),
        .Q(trunc_ln106_reg_2166[16]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[17]),
        .Q(trunc_ln106_reg_2166[17]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[18]),
        .Q(trunc_ln106_reg_2166[18]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[19]),
        .Q(trunc_ln106_reg_2166[19]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[1]),
        .Q(trunc_ln106_reg_2166[1]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[20]),
        .Q(trunc_ln106_reg_2166[20]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[21]),
        .Q(trunc_ln106_reg_2166[21]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[22]),
        .Q(trunc_ln106_reg_2166[22]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[23]),
        .Q(trunc_ln106_reg_2166[23]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[24]),
        .Q(trunc_ln106_reg_2166[24]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[25]),
        .Q(trunc_ln106_reg_2166[25]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[26]),
        .Q(trunc_ln106_reg_2166[26]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[27]),
        .Q(trunc_ln106_reg_2166[27]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[28]),
        .Q(trunc_ln106_reg_2166[28]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[29]),
        .Q(trunc_ln106_reg_2166[29]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[2]),
        .Q(trunc_ln106_reg_2166[2]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[30]),
        .Q(trunc_ln106_reg_2166[30]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[3]),
        .Q(trunc_ln106_reg_2166[3]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[4]),
        .Q(trunc_ln106_reg_2166[4]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[5]),
        .Q(trunc_ln106_reg_2166[5]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[6]),
        .Q(trunc_ln106_reg_2166[6]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[7]),
        .Q(trunc_ln106_reg_2166[7]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[8]),
        .Q(trunc_ln106_reg_2166[8]),
        .R(1'b0));
  FDRE \trunc_ln106_reg_2166_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln106_reg_21660),
        .D(xdim_read_reg_1610[9]),
        .Q(trunc_ln106_reg_2166[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \trunc_ln1118_reg_1858[11]_i_1 
       (.I0(\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ),
        .I1(ap_condition_pp4_exit_iter0_state49),
        .I2(ap_CS_fsm_pp4_stage0),
        .O(\trunc_ln1118_reg_1858[11]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \trunc_ln1118_reg_1858[11]_i_10 
       (.I0(j_1_reg_642[19]),
        .I1(xdim_read_reg_1610[19]),
        .I2(j_1_reg_642[18]),
        .I3(xdim_read_reg_1610[18]),
        .I4(xdim_read_reg_1610[20]),
        .I5(j_1_reg_642[20]),
        .O(\trunc_ln1118_reg_1858[11]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \trunc_ln1118_reg_1858[11]_i_11 
       (.I0(j_1_reg_642[16]),
        .I1(xdim_read_reg_1610[16]),
        .I2(j_1_reg_642[15]),
        .I3(xdim_read_reg_1610[15]),
        .I4(xdim_read_reg_1610[17]),
        .I5(j_1_reg_642[17]),
        .O(\trunc_ln1118_reg_1858[11]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \trunc_ln1118_reg_1858[11]_i_12 
       (.I0(j_1_reg_642[13]),
        .I1(xdim_read_reg_1610[13]),
        .I2(j_1_reg_642[12]),
        .I3(xdim_read_reg_1610[12]),
        .I4(xdim_read_reg_1610[14]),
        .I5(j_1_reg_642[14]),
        .O(\trunc_ln1118_reg_1858[11]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \trunc_ln1118_reg_1858[11]_i_13 
       (.I0(j_1_reg_642[10]),
        .I1(xdim_read_reg_1610[10]),
        .I2(j_1_reg_642[9]),
        .I3(xdim_read_reg_1610[9]),
        .I4(xdim_read_reg_1610[11]),
        .I5(j_1_reg_642[11]),
        .O(\trunc_ln1118_reg_1858[11]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \trunc_ln1118_reg_1858[11]_i_14 
       (.I0(j_1_reg_642[7]),
        .I1(xdim_read_reg_1610[7]),
        .I2(j_1_reg_642[6]),
        .I3(xdim_read_reg_1610[6]),
        .I4(xdim_read_reg_1610[8]),
        .I5(j_1_reg_642[8]),
        .O(\trunc_ln1118_reg_1858[11]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \trunc_ln1118_reg_1858[11]_i_15 
       (.I0(j_1_reg_642[4]),
        .I1(xdim_read_reg_1610[4]),
        .I2(j_1_reg_642[3]),
        .I3(xdim_read_reg_1610[3]),
        .I4(xdim_read_reg_1610[5]),
        .I5(j_1_reg_642[5]),
        .O(\trunc_ln1118_reg_1858[11]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \trunc_ln1118_reg_1858[11]_i_16 
       (.I0(j_1_reg_642[1]),
        .I1(xdim_read_reg_1610[1]),
        .I2(j_1_reg_642[0]),
        .I3(xdim_read_reg_1610[0]),
        .I4(xdim_read_reg_1610[2]),
        .I5(j_1_reg_642[2]),
        .O(\trunc_ln1118_reg_1858[11]_i_16_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln1118_reg_1858[11]_i_2 
       (.I0(ap_CS_fsm_pp4_stage0),
        .I1(ap_condition_pp4_exit_iter0_state49),
        .O(select_ln86_2_reg_18430));
  LUT3 #(
    .INIT(8'h09)) 
    \trunc_ln1118_reg_1858[11]_i_5 
       (.I0(j_1_reg_642[30]),
        .I1(xdim_read_reg_1610[30]),
        .I2(xdim_read_reg_1610[31]),
        .O(\trunc_ln1118_reg_1858[11]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \trunc_ln1118_reg_1858[11]_i_6 
       (.I0(j_1_reg_642[28]),
        .I1(xdim_read_reg_1610[28]),
        .I2(j_1_reg_642[27]),
        .I3(xdim_read_reg_1610[27]),
        .I4(xdim_read_reg_1610[29]),
        .I5(j_1_reg_642[29]),
        .O(\trunc_ln1118_reg_1858[11]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \trunc_ln1118_reg_1858[11]_i_7 
       (.I0(j_1_reg_642[25]),
        .I1(xdim_read_reg_1610[25]),
        .I2(j_1_reg_642[24]),
        .I3(xdim_read_reg_1610[24]),
        .I4(xdim_read_reg_1610[26]),
        .I5(j_1_reg_642[26]),
        .O(\trunc_ln1118_reg_1858[11]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \trunc_ln1118_reg_1858[11]_i_9 
       (.I0(j_1_reg_642[22]),
        .I1(xdim_read_reg_1610[22]),
        .I2(j_1_reg_642[21]),
        .I3(xdim_read_reg_1610[21]),
        .I4(xdim_read_reg_1610[23]),
        .I5(j_1_reg_642[23]),
        .O(\trunc_ln1118_reg_1858[11]_i_9_n_12 ));
  FDRE \trunc_ln1118_reg_1858_reg[0] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(j_1_reg_642[0]),
        .Q(trunc_ln1118_reg_1858[0]),
        .R(\trunc_ln1118_reg_1858[11]_i_1_n_12 ));
  FDRE \trunc_ln1118_reg_1858_reg[10] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(j_1_reg_642[10]),
        .Q(trunc_ln1118_reg_1858__0[10]),
        .R(\trunc_ln1118_reg_1858[11]_i_1_n_12 ));
  FDRE \trunc_ln1118_reg_1858_reg[11] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(j_1_reg_642[11]),
        .Q(trunc_ln1118_reg_1858__0[11]),
        .R(\trunc_ln1118_reg_1858[11]_i_1_n_12 ));
  CARRY4 \trunc_ln1118_reg_1858_reg[11]_i_3 
       (.CI(\trunc_ln1118_reg_1858_reg[11]_i_4_n_12 ),
        .CO({\NLW_trunc_ln1118_reg_1858_reg[11]_i_3_CO_UNCONNECTED [3],\trunc_ln1118_reg_1858_reg[11]_i_3_n_13 ,\trunc_ln1118_reg_1858_reg[11]_i_3_n_14 ,\trunc_ln1118_reg_1858_reg[11]_i_3_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln1118_reg_1858_reg[11]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\trunc_ln1118_reg_1858[11]_i_5_n_12 ,\trunc_ln1118_reg_1858[11]_i_6_n_12 ,\trunc_ln1118_reg_1858[11]_i_7_n_12 }));
  CARRY4 \trunc_ln1118_reg_1858_reg[11]_i_4 
       (.CI(\trunc_ln1118_reg_1858_reg[11]_i_8_n_12 ),
        .CO({\trunc_ln1118_reg_1858_reg[11]_i_4_n_12 ,\trunc_ln1118_reg_1858_reg[11]_i_4_n_13 ,\trunc_ln1118_reg_1858_reg[11]_i_4_n_14 ,\trunc_ln1118_reg_1858_reg[11]_i_4_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln1118_reg_1858_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\trunc_ln1118_reg_1858[11]_i_9_n_12 ,\trunc_ln1118_reg_1858[11]_i_10_n_12 ,\trunc_ln1118_reg_1858[11]_i_11_n_12 ,\trunc_ln1118_reg_1858[11]_i_12_n_12 }));
  CARRY4 \trunc_ln1118_reg_1858_reg[11]_i_8 
       (.CI(1'b0),
        .CO({\trunc_ln1118_reg_1858_reg[11]_i_8_n_12 ,\trunc_ln1118_reg_1858_reg[11]_i_8_n_13 ,\trunc_ln1118_reg_1858_reg[11]_i_8_n_14 ,\trunc_ln1118_reg_1858_reg[11]_i_8_n_15 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln1118_reg_1858_reg[11]_i_8_O_UNCONNECTED [3:0]),
        .S({\trunc_ln1118_reg_1858[11]_i_13_n_12 ,\trunc_ln1118_reg_1858[11]_i_14_n_12 ,\trunc_ln1118_reg_1858[11]_i_15_n_12 ,\trunc_ln1118_reg_1858[11]_i_16_n_12 }));
  FDRE \trunc_ln1118_reg_1858_reg[1] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(j_1_reg_642[1]),
        .Q(trunc_ln1118_reg_1858[1]),
        .R(\trunc_ln1118_reg_1858[11]_i_1_n_12 ));
  FDRE \trunc_ln1118_reg_1858_reg[2] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(j_1_reg_642[2]),
        .Q(trunc_ln1118_reg_1858[2]),
        .R(\trunc_ln1118_reg_1858[11]_i_1_n_12 ));
  FDRE \trunc_ln1118_reg_1858_reg[3] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(j_1_reg_642[3]),
        .Q(trunc_ln1118_reg_1858[3]),
        .R(\trunc_ln1118_reg_1858[11]_i_1_n_12 ));
  FDRE \trunc_ln1118_reg_1858_reg[4] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(j_1_reg_642[4]),
        .Q(trunc_ln1118_reg_1858[4]),
        .R(\trunc_ln1118_reg_1858[11]_i_1_n_12 ));
  FDRE \trunc_ln1118_reg_1858_reg[5] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(j_1_reg_642[5]),
        .Q(trunc_ln1118_reg_1858[5]),
        .R(\trunc_ln1118_reg_1858[11]_i_1_n_12 ));
  FDRE \trunc_ln1118_reg_1858_reg[6] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(j_1_reg_642[6]),
        .Q(trunc_ln1118_reg_1858__0[6]),
        .R(\trunc_ln1118_reg_1858[11]_i_1_n_12 ));
  FDRE \trunc_ln1118_reg_1858_reg[7] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(j_1_reg_642[7]),
        .Q(trunc_ln1118_reg_1858__0[7]),
        .R(\trunc_ln1118_reg_1858[11]_i_1_n_12 ));
  FDRE \trunc_ln1118_reg_1858_reg[8] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(j_1_reg_642[8]),
        .Q(trunc_ln1118_reg_1858__0[8]),
        .R(\trunc_ln1118_reg_1858[11]_i_1_n_12 ));
  FDRE \trunc_ln1118_reg_1858_reg[9] 
       (.C(ap_clk),
        .CE(select_ln86_2_reg_18430),
        .D(j_1_reg_642[9]),
        .Q(trunc_ln1118_reg_1858__0[9]),
        .R(\trunc_ln1118_reg_1858[11]_i_1_n_12 ));
  FDRE \trunc_ln37_reg_1673_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[0]),
        .Q(trunc_ln37_reg_1673[0]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[10]),
        .Q(trunc_ln37_reg_1673[10]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[11]),
        .Q(trunc_ln37_reg_1673[11]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[12]),
        .Q(trunc_ln37_reg_1673[12]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[13]),
        .Q(trunc_ln37_reg_1673[13]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[14]),
        .Q(trunc_ln37_reg_1673[14]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[15]),
        .Q(trunc_ln37_reg_1673[15]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[16]),
        .Q(trunc_ln37_reg_1673[16]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[17]),
        .Q(trunc_ln37_reg_1673[17]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[18]),
        .Q(trunc_ln37_reg_1673[18]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[19]),
        .Q(trunc_ln37_reg_1673[19]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[1]),
        .Q(trunc_ln37_reg_1673[1]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[20]),
        .Q(trunc_ln37_reg_1673[20]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[21]),
        .Q(trunc_ln37_reg_1673[21]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[22]),
        .Q(trunc_ln37_reg_1673[22]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[23]),
        .Q(trunc_ln37_reg_1673[23]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[24]),
        .Q(trunc_ln37_reg_1673[24]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[25]),
        .Q(trunc_ln37_reg_1673[25]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[26]),
        .Q(trunc_ln37_reg_1673[26]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[27]),
        .Q(trunc_ln37_reg_1673[27]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[28]),
        .Q(trunc_ln37_reg_1673[28]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[29]),
        .Q(trunc_ln37_reg_1673[29]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[2]),
        .Q(trunc_ln37_reg_1673[2]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[30]),
        .Q(trunc_ln37_reg_1673[30]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[3]),
        .Q(trunc_ln37_reg_1673[3]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[4]),
        .Q(trunc_ln37_reg_1673[4]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[5]),
        .Q(trunc_ln37_reg_1673[5]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[6]),
        .Q(trunc_ln37_reg_1673[6]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[7]),
        .Q(trunc_ln37_reg_1673[7]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[8]),
        .Q(trunc_ln37_reg_1673[8]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1673_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(ydim_read_reg_1600[9]),
        .Q(trunc_ln37_reg_1673[9]),
        .R(1'b0));
  FDRE \trunc_ln38_reg_1688_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(trunc_ln38_reg_1688[0]),
        .Q(trunc_ln38_reg_1688_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln38_reg_1688_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(trunc_ln38_reg_1688[1]),
        .Q(trunc_ln38_reg_1688_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln38_reg_1688_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(trunc_ln38_reg_1688[2]),
        .Q(trunc_ln38_reg_1688_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln38_reg_1688_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(trunc_ln38_reg_1688[3]),
        .Q(trunc_ln38_reg_1688_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln38_reg_1688_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(trunc_ln38_reg_1688[4]),
        .Q(trunc_ln38_reg_1688_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln38_reg_1688_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(trunc_ln38_reg_1688[5]),
        .Q(trunc_ln38_reg_1688_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln38_reg_1688_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln38_reg_16880),
        .D(i_reg_564_reg[0]),
        .Q(trunc_ln38_reg_1688[0]),
        .R(1'b0));
  FDRE \trunc_ln38_reg_1688_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln38_reg_16880),
        .D(i_reg_564_reg[1]),
        .Q(trunc_ln38_reg_1688[1]),
        .R(1'b0));
  FDRE \trunc_ln38_reg_1688_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln38_reg_16880),
        .D(i_reg_564_reg[2]),
        .Q(trunc_ln38_reg_1688[2]),
        .R(1'b0));
  FDRE \trunc_ln38_reg_1688_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln38_reg_16880),
        .D(i_reg_564_reg[3]),
        .Q(trunc_ln38_reg_1688[3]),
        .R(1'b0));
  FDRE \trunc_ln38_reg_1688_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln38_reg_16880),
        .D(i_reg_564_reg[4]),
        .Q(trunc_ln38_reg_1688[4]),
        .R(1'b0));
  FDRE \trunc_ln38_reg_1688_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln38_reg_16880),
        .D(i_reg_564_reg[5]),
        .Q(trunc_ln38_reg_1688[5]),
        .R(1'b0));
  FDRE \trunc_ln42_reg_1713_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(trunc_ln42_reg_1713[0]),
        .Q(trunc_ln42_reg_1713_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln42_reg_1713_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(trunc_ln42_reg_1713[1]),
        .Q(trunc_ln42_reg_1713_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln42_reg_1713_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(trunc_ln42_reg_1713[2]),
        .Q(trunc_ln42_reg_1713_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln42_reg_1713_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(trunc_ln42_reg_1713[3]),
        .Q(trunc_ln42_reg_1713_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln42_reg_1713_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(trunc_ln42_reg_1713[4]),
        .Q(trunc_ln42_reg_1713_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln42_reg_1713_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(trunc_ln42_reg_1713[5]),
        .Q(trunc_ln42_reg_1713_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln42_reg_1713_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln42_reg_17130),
        .D(i_1_reg_575_reg[0]),
        .Q(trunc_ln42_reg_1713[0]),
        .R(1'b0));
  FDRE \trunc_ln42_reg_1713_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln42_reg_17130),
        .D(i_1_reg_575_reg[1]),
        .Q(trunc_ln42_reg_1713[1]),
        .R(1'b0));
  FDRE \trunc_ln42_reg_1713_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln42_reg_17130),
        .D(i_1_reg_575_reg[2]),
        .Q(trunc_ln42_reg_1713[2]),
        .R(1'b0));
  FDRE \trunc_ln42_reg_1713_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln42_reg_17130),
        .D(i_1_reg_575_reg[3]),
        .Q(trunc_ln42_reg_1713[3]),
        .R(1'b0));
  FDRE \trunc_ln42_reg_1713_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln42_reg_17130),
        .D(i_1_reg_575_reg[4]),
        .Q(trunc_ln42_reg_1713[4]),
        .R(1'b0));
  FDRE \trunc_ln42_reg_1713_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln42_reg_17130),
        .D(i_1_reg_575_reg[5]),
        .Q(trunc_ln42_reg_1713[5]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[0]),
        .Q(trunc_ln45_reg_1733[0]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[10]),
        .Q(trunc_ln45_reg_1733[10]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[11]),
        .Q(trunc_ln45_reg_1733[11]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[12]),
        .Q(trunc_ln45_reg_1733[12]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[13]),
        .Q(trunc_ln45_reg_1733[13]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[14]),
        .Q(trunc_ln45_reg_1733[14]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[15]),
        .Q(trunc_ln45_reg_1733[15]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[16]),
        .Q(trunc_ln45_reg_1733[16]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[17]),
        .Q(trunc_ln45_reg_1733[17]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[18]),
        .Q(trunc_ln45_reg_1733[18]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[19]),
        .Q(trunc_ln45_reg_1733[19]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[1]),
        .Q(trunc_ln45_reg_1733[1]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[20]),
        .Q(trunc_ln45_reg_1733[20]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[21]),
        .Q(trunc_ln45_reg_1733[21]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[22]),
        .Q(trunc_ln45_reg_1733[22]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[23]),
        .Q(trunc_ln45_reg_1733[23]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[24]),
        .Q(trunc_ln45_reg_1733[24]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[25]),
        .Q(trunc_ln45_reg_1733[25]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[26]),
        .Q(trunc_ln45_reg_1733[26]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[27]),
        .Q(trunc_ln45_reg_1733[27]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[28]),
        .Q(trunc_ln45_reg_1733[28]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[29]),
        .Q(trunc_ln45_reg_1733[29]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[2]),
        .Q(trunc_ln45_reg_1733[2]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[30]),
        .Q(trunc_ln45_reg_1733[30]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[3]),
        .Q(trunc_ln45_reg_1733[3]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[4]),
        .Q(trunc_ln45_reg_1733[4]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[5]),
        .Q(trunc_ln45_reg_1733[5]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[6]),
        .Q(trunc_ln45_reg_1733[6]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[7]),
        .Q(trunc_ln45_reg_1733[7]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[8]),
        .Q(trunc_ln45_reg_1733[8]),
        .R(1'b0));
  FDRE \trunc_ln45_reg_1733_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(xdim_read_reg_1610[9]),
        .Q(trunc_ln45_reg_1733[9]),
        .R(1'b0));
  FDRE \trunc_ln46_reg_1747_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(trunc_ln46_reg_1747[0]),
        .Q(trunc_ln46_reg_1747_pp2_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln46_reg_1747_pp2_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(trunc_ln46_reg_1747[1]),
        .Q(trunc_ln46_reg_1747_pp2_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln46_reg_1747_pp2_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(trunc_ln46_reg_1747[2]),
        .Q(trunc_ln46_reg_1747_pp2_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln46_reg_1747_pp2_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(trunc_ln46_reg_1747[3]),
        .Q(trunc_ln46_reg_1747_pp2_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln46_reg_1747_pp2_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(trunc_ln46_reg_1747[4]),
        .Q(trunc_ln46_reg_1747_pp2_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln46_reg_1747_pp2_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(trunc_ln46_reg_1747[5]),
        .Q(trunc_ln46_reg_1747_pp2_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln46_reg_1747_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln46_reg_17470),
        .D(i_2_reg_586_reg[0]),
        .Q(trunc_ln46_reg_1747[0]),
        .R(1'b0));
  FDRE \trunc_ln46_reg_1747_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln46_reg_17470),
        .D(i_2_reg_586_reg[1]),
        .Q(trunc_ln46_reg_1747[1]),
        .R(1'b0));
  FDRE \trunc_ln46_reg_1747_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln46_reg_17470),
        .D(i_2_reg_586_reg[2]),
        .Q(trunc_ln46_reg_1747[2]),
        .R(1'b0));
  FDRE \trunc_ln46_reg_1747_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln46_reg_17470),
        .D(i_2_reg_586_reg[3]),
        .Q(trunc_ln46_reg_1747[3]),
        .R(1'b0));
  FDRE \trunc_ln46_reg_1747_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln46_reg_17470),
        .D(i_2_reg_586_reg[4]),
        .Q(trunc_ln46_reg_1747[4]),
        .R(1'b0));
  FDRE \trunc_ln46_reg_1747_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln46_reg_17470),
        .D(i_2_reg_586_reg[5]),
        .Q(trunc_ln46_reg_1747[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln64_reg_2072[5]_i_1 
       (.I0(ap_CS_fsm_state89),
        .I1(icmp_ln62_fu_1404_p2),
        .O(trunc_ln64_reg_20720));
  FDRE \trunc_ln64_reg_2072_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln64_reg_20720),
        .D(\i_7_reg_721_reg_n_12_[0] ),
        .Q(ybuf_V_addr_reg_2082[0]),
        .R(1'b0));
  FDRE \trunc_ln64_reg_2072_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln64_reg_20720),
        .D(\i_7_reg_721_reg_n_12_[1] ),
        .Q(ybuf_V_addr_reg_2082[1]),
        .R(1'b0));
  FDRE \trunc_ln64_reg_2072_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln64_reg_20720),
        .D(\i_7_reg_721_reg_n_12_[2] ),
        .Q(ybuf_V_addr_reg_2082[2]),
        .R(1'b0));
  FDRE \trunc_ln64_reg_2072_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln64_reg_20720),
        .D(\i_7_reg_721_reg_n_12_[3] ),
        .Q(ybuf_V_addr_reg_2082[3]),
        .R(1'b0));
  FDRE \trunc_ln64_reg_2072_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln64_reg_20720),
        .D(\i_7_reg_721_reg_n_12_[4] ),
        .Q(ybuf_V_addr_reg_2082[4]),
        .R(1'b0));
  FDRE \trunc_ln64_reg_2072_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln64_reg_20720),
        .D(\i_7_reg_721_reg_n_12_[5] ),
        .Q(ybuf_V_addr_reg_2082[5]),
        .R(1'b0));
  design_1_fcc_combined_0_0_fcc_combined_wbuf_V wbuf_V_U
       (.Q(gmem2_addr_1_read_reg_2059),
        .addr0(wbuf_V_address0),
        .ap_clk(ap_clk),
        .ce0(wbuf_V_ce0),
        .q0(wbuf_V_q0),
        .ram_reg_0(wbuf_V_we0));
  FDRE \wt_read_reg_1648_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[0]),
        .Q(wt_read_reg_1648[0]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[10]),
        .Q(wt_read_reg_1648[10]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[11]),
        .Q(wt_read_reg_1648[11]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[12]),
        .Q(wt_read_reg_1648[12]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[13]),
        .Q(wt_read_reg_1648[13]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[14]),
        .Q(wt_read_reg_1648[14]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[15]),
        .Q(wt_read_reg_1648[15]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[16]),
        .Q(wt_read_reg_1648[16]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[17]),
        .Q(wt_read_reg_1648[17]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[18]),
        .Q(wt_read_reg_1648[18]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[19]),
        .Q(wt_read_reg_1648[19]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[1]),
        .Q(wt_read_reg_1648[1]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[20]),
        .Q(wt_read_reg_1648[20]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[21]),
        .Q(wt_read_reg_1648[21]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[22]),
        .Q(wt_read_reg_1648[22]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[23]),
        .Q(wt_read_reg_1648[23]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[24]),
        .Q(wt_read_reg_1648[24]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[25]),
        .Q(wt_read_reg_1648[25]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[26]),
        .Q(wt_read_reg_1648[26]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[27]),
        .Q(wt_read_reg_1648[27]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[28]),
        .Q(wt_read_reg_1648[28]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[29]),
        .Q(wt_read_reg_1648[29]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[2]),
        .Q(wt_read_reg_1648[2]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[30]),
        .Q(wt_read_reg_1648[30]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[31]),
        .Q(wt_read_reg_1648[31]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[3]),
        .Q(wt_read_reg_1648[3]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[4]),
        .Q(wt_read_reg_1648[4]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[5]),
        .Q(wt_read_reg_1648[5]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[6]),
        .Q(wt_read_reg_1648[6]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[7]),
        .Q(wt_read_reg_1648[7]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[8]),
        .Q(wt_read_reg_1648[8]),
        .R(1'b0));
  FDRE \wt_read_reg_1648_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[9]),
        .Q(wt_read_reg_1648[9]),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[10]),
        .Q(\x_read_reg_1658_reg_n_12_[10] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[11]),
        .Q(\x_read_reg_1658_reg_n_12_[11] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[12]),
        .Q(\x_read_reg_1658_reg_n_12_[12] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[13]),
        .Q(\x_read_reg_1658_reg_n_12_[13] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[14]),
        .Q(\x_read_reg_1658_reg_n_12_[14] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[15]),
        .Q(\x_read_reg_1658_reg_n_12_[15] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[16]),
        .Q(\x_read_reg_1658_reg_n_12_[16] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[17]),
        .Q(\x_read_reg_1658_reg_n_12_[17] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[18]),
        .Q(\x_read_reg_1658_reg_n_12_[18] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[19]),
        .Q(\x_read_reg_1658_reg_n_12_[19] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[1]),
        .Q(\x_read_reg_1658_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[20]),
        .Q(\x_read_reg_1658_reg_n_12_[20] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[21]),
        .Q(\x_read_reg_1658_reg_n_12_[21] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[22]),
        .Q(\x_read_reg_1658_reg_n_12_[22] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[23]),
        .Q(\x_read_reg_1658_reg_n_12_[23] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[24]),
        .Q(\x_read_reg_1658_reg_n_12_[24] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[25]),
        .Q(\x_read_reg_1658_reg_n_12_[25] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[26]),
        .Q(\x_read_reg_1658_reg_n_12_[26] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[27]),
        .Q(\x_read_reg_1658_reg_n_12_[27] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[28]),
        .Q(\x_read_reg_1658_reg_n_12_[28] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[29]),
        .Q(\x_read_reg_1658_reg_n_12_[29] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[2]),
        .Q(\x_read_reg_1658_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[30]),
        .Q(\x_read_reg_1658_reg_n_12_[30] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[31]),
        .Q(sext_ln45_fu_877_p10),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[3]),
        .Q(\x_read_reg_1658_reg_n_12_[3] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[4]),
        .Q(\x_read_reg_1658_reg_n_12_[4] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[5]),
        .Q(\x_read_reg_1658_reg_n_12_[5] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[6]),
        .Q(\x_read_reg_1658_reg_n_12_[6] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[7]),
        .Q(\x_read_reg_1658_reg_n_12_[7] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[8]),
        .Q(\x_read_reg_1658_reg_n_12_[8] ),
        .R(1'b0));
  FDRE \x_read_reg_1658_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(x[9]),
        .Q(\x_read_reg_1658_reg_n_12_[9] ),
        .R(1'b0));
  design_1_fcc_combined_0_0_fcc_combined_xbuf_V_8 xbuf_V_U
       (.D(trunc_ln1118_reg_1858),
        .Q(gmem_addr_2_read_reg_1752),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .ram_reg(xbuf_V_q0),
        .ram_reg_0(xbuf_V_we0),
        .ram_reg_1(ap_CS_fsm_pp4_stage0),
        .ram_reg_2(trunc_ln46_reg_1747_pp2_iter1_reg),
        .xbuf_V_ce0(xbuf_V_ce0));
  FDRE \xdim_read_reg_1610_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[0]),
        .Q(xdim_read_reg_1610[0]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[10]),
        .Q(xdim_read_reg_1610[10]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[11]),
        .Q(xdim_read_reg_1610[11]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[12]),
        .Q(xdim_read_reg_1610[12]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[13]),
        .Q(xdim_read_reg_1610[13]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[14]),
        .Q(xdim_read_reg_1610[14]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[15]),
        .Q(xdim_read_reg_1610[15]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[16]),
        .Q(xdim_read_reg_1610[16]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[17]),
        .Q(xdim_read_reg_1610[17]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[18]),
        .Q(xdim_read_reg_1610[18]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[19]),
        .Q(xdim_read_reg_1610[19]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[1]),
        .Q(xdim_read_reg_1610[1]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[20]),
        .Q(xdim_read_reg_1610[20]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[21]),
        .Q(xdim_read_reg_1610[21]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[22]),
        .Q(xdim_read_reg_1610[22]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[23]),
        .Q(xdim_read_reg_1610[23]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[24]),
        .Q(xdim_read_reg_1610[24]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[25]),
        .Q(xdim_read_reg_1610[25]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[26]),
        .Q(xdim_read_reg_1610[26]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[27]),
        .Q(xdim_read_reg_1610[27]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[28]),
        .Q(xdim_read_reg_1610[28]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[29]),
        .Q(xdim_read_reg_1610[29]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[2]),
        .Q(xdim_read_reg_1610[2]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[30]),
        .Q(xdim_read_reg_1610[30]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[31]),
        .Q(xdim_read_reg_1610[31]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[3]),
        .Q(xdim_read_reg_1610[3]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[4]),
        .Q(xdim_read_reg_1610[4]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[5]),
        .Q(xdim_read_reg_1610[5]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[6]),
        .Q(xdim_read_reg_1610[6]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[7]),
        .Q(xdim_read_reg_1610[7]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[8]),
        .Q(xdim_read_reg_1610[8]),
        .R(1'b0));
  FDRE \xdim_read_reg_1610_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(xdim[9]),
        .Q(xdim_read_reg_1610[9]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[10]),
        .Q(y_read_reg_1637[10]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[11]),
        .Q(y_read_reg_1637[11]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[12]),
        .Q(y_read_reg_1637[12]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[13]),
        .Q(y_read_reg_1637[13]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[14]),
        .Q(y_read_reg_1637[14]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[15]),
        .Q(y_read_reg_1637[15]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[16]),
        .Q(y_read_reg_1637[16]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[17]),
        .Q(y_read_reg_1637[17]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[18]),
        .Q(y_read_reg_1637[18]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[19]),
        .Q(y_read_reg_1637[19]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[1]),
        .Q(y_read_reg_1637[1]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[20]),
        .Q(y_read_reg_1637[20]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[21]),
        .Q(y_read_reg_1637[21]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[22]),
        .Q(y_read_reg_1637[22]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[23]),
        .Q(y_read_reg_1637[23]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[24]),
        .Q(y_read_reg_1637[24]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[25]),
        .Q(y_read_reg_1637[25]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[26]),
        .Q(y_read_reg_1637[26]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[27]),
        .Q(y_read_reg_1637[27]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[28]),
        .Q(y_read_reg_1637[28]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[29]),
        .Q(y_read_reg_1637[29]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[2]),
        .Q(y_read_reg_1637[2]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[30]),
        .Q(y_read_reg_1637[30]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[31]),
        .Q(y_read_reg_1637[31]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[3]),
        .Q(y_read_reg_1637[3]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[4]),
        .Q(y_read_reg_1637[4]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[5]),
        .Q(y_read_reg_1637[5]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[6]),
        .Q(y_read_reg_1637[6]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[7]),
        .Q(y_read_reg_1637[7]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[8]),
        .Q(y_read_reg_1637[8]),
        .R(1'b0));
  FDRE \y_read_reg_1637_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(y[9]),
        .Q(y_read_reg_1637[9]),
        .R(1'b0));
  design_1_fcc_combined_0_0_fcc_combined_xbuf_V_9 ybuf_V_U
       (.DIADI(ybuf_V_d0),
        .I_WDATA(ybuf_V_load_reg_2161),
        .Q(ap_CS_fsm_pp10_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp10_iter0(ap_enable_reg_pp10_iter0),
        .i_9_reg_754_reg(i_9_reg_754_reg[5:0]),
        .ram_reg(ybuf_V_we0),
        .ram_reg_0(ybuf_V_addr_reg_2082),
        .ybuf_V_ce0(ybuf_V_ce0),
        .ybuf_V_load_reg_21610(ybuf_V_load_reg_21610));
  FDRE \ydim_read_reg_1600_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[0]),
        .Q(ydim_read_reg_1600[0]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[10]),
        .Q(ydim_read_reg_1600[10]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[11]),
        .Q(ydim_read_reg_1600[11]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[12]),
        .Q(ydim_read_reg_1600[12]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[13]),
        .Q(ydim_read_reg_1600[13]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[14]),
        .Q(ydim_read_reg_1600[14]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[15]),
        .Q(ydim_read_reg_1600[15]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[16]),
        .Q(ydim_read_reg_1600[16]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[17]),
        .Q(ydim_read_reg_1600[17]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[18]),
        .Q(ydim_read_reg_1600[18]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[19]),
        .Q(ydim_read_reg_1600[19]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[1]),
        .Q(ydim_read_reg_1600[1]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[20]),
        .Q(ydim_read_reg_1600[20]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[21]),
        .Q(ydim_read_reg_1600[21]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[22]),
        .Q(ydim_read_reg_1600[22]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[23]),
        .Q(ydim_read_reg_1600[23]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[24]),
        .Q(ydim_read_reg_1600[24]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[25]),
        .Q(ydim_read_reg_1600[25]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[26]),
        .Q(ydim_read_reg_1600[26]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[27]),
        .Q(ydim_read_reg_1600[27]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[28]),
        .Q(ydim_read_reg_1600[28]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[29]),
        .Q(ydim_read_reg_1600[29]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[2]),
        .Q(ydim_read_reg_1600[2]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[30]),
        .Q(ydim_read_reg_1600[30]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[31]),
        .Q(ydim_read_reg_1600[31]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[3]),
        .Q(ydim_read_reg_1600[3]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[4]),
        .Q(ydim_read_reg_1600[4]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[5]),
        .Q(ydim_read_reg_1600[5]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[6]),
        .Q(ydim_read_reg_1600[6]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[7]),
        .Q(ydim_read_reg_1600[7]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[8]),
        .Q(ydim_read_reg_1600[8]),
        .R(1'b0));
  FDRE \ydim_read_reg_1600_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(ydim[9]),
        .Q(ydim_read_reg_1600[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fcc_combined_control_s_axi" *) 
module design_1_fcc_combined_0_0_fcc_combined_control_s_axi
   (D,
    CO,
    ydim,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    x,
    dx,
    wt,
    dwt,
    b,
    y,
    dy,
    xdim,
    s_axi_control_RDATA,
    interrupt,
    fwprop,
    Q,
    \ap_CS_fsm_reg[17] ,
    gmem_ARREADY,
    int_ap_start_reg_0,
    icmp_ln45_reg_1723,
    s_axi_control_ARVALID,
    SR,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    ap_done,
    s_axi_control_ARADDR,
    s_axi_control_BREADY,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_RREADY);
  output [2:0]D;
  output [0:0]CO;
  output [31:0]ydim;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [30:0]x;
  output [30:0]dx;
  output [31:0]wt;
  output [31:0]dwt;
  output [30:0]b;
  output [30:0]y;
  output [30:0]dy;
  output [31:0]xdim;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  output fwprop;
  input [3:0]Q;
  input \ap_CS_fsm_reg[17] ;
  input gmem_ARREADY;
  input int_ap_start_reg_0;
  input icmp_ln45_reg_1723;
  input s_axi_control_ARVALID;
  input [0:0]SR;
  input ap_clk;
  input [6:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input ap_done;
  input [6:0]s_axi_control_ARADDR;
  input s_axi_control_BREADY;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;

  wire [0:0]CO;
  wire [2:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_12 ;
  wire \FSM_onehot_rstate[2]_i_1_n_12 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_12 ;
  wire \FSM_onehot_wstate[2]_i_1_n_12 ;
  wire \FSM_onehot_wstate[3]_i_1_n_12 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[17] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_start;
  wire [30:0]b;
  wire [7:1]data0;
  wire [31:0]dwt;
  wire [30:0]dx;
  wire [30:0]dy;
  wire fwprop;
  wire gmem_ARREADY;
  wire \icmp_ln37_reg_1663[0]_i_10_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_11_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_12_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_13_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_14_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_15_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_16_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_17_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_19_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_20_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_21_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_22_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_23_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_24_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_25_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_26_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_27_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_28_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_29_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_30_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_31_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_32_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_33_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_34_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_35_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_3_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_4_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_5_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_6_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_7_n_12 ;
  wire \icmp_ln37_reg_1663[0]_i_8_n_12 ;
  wire \icmp_ln37_reg_1663_reg[0]_i_18_n_12 ;
  wire \icmp_ln37_reg_1663_reg[0]_i_18_n_13 ;
  wire \icmp_ln37_reg_1663_reg[0]_i_18_n_14 ;
  wire \icmp_ln37_reg_1663_reg[0]_i_18_n_15 ;
  wire \icmp_ln37_reg_1663_reg[0]_i_1_n_14 ;
  wire \icmp_ln37_reg_1663_reg[0]_i_1_n_15 ;
  wire \icmp_ln37_reg_1663_reg[0]_i_2_n_12 ;
  wire \icmp_ln37_reg_1663_reg[0]_i_2_n_13 ;
  wire \icmp_ln37_reg_1663_reg[0]_i_2_n_14 ;
  wire \icmp_ln37_reg_1663_reg[0]_i_2_n_15 ;
  wire \icmp_ln37_reg_1663_reg[0]_i_9_n_12 ;
  wire \icmp_ln37_reg_1663_reg[0]_i_9_n_13 ;
  wire \icmp_ln37_reg_1663_reg[0]_i_9_n_14 ;
  wire \icmp_ln37_reg_1663_reg[0]_i_9_n_15 ;
  wire icmp_ln45_reg_1723;
  wire int_ap_done_i_1_n_12;
  wire int_ap_done_i_2_n_12;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_12;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_12;
  wire [31:0]int_b0;
  wire \int_b[31]_i_1_n_12 ;
  wire \int_b_reg_n_12_[0] ;
  wire [31:0]int_db0;
  wire \int_db[31]_i_1_n_12 ;
  wire \int_db_reg_n_12_[0] ;
  wire \int_db_reg_n_12_[10] ;
  wire \int_db_reg_n_12_[11] ;
  wire \int_db_reg_n_12_[12] ;
  wire \int_db_reg_n_12_[13] ;
  wire \int_db_reg_n_12_[14] ;
  wire \int_db_reg_n_12_[15] ;
  wire \int_db_reg_n_12_[16] ;
  wire \int_db_reg_n_12_[17] ;
  wire \int_db_reg_n_12_[18] ;
  wire \int_db_reg_n_12_[19] ;
  wire \int_db_reg_n_12_[1] ;
  wire \int_db_reg_n_12_[20] ;
  wire \int_db_reg_n_12_[21] ;
  wire \int_db_reg_n_12_[22] ;
  wire \int_db_reg_n_12_[23] ;
  wire \int_db_reg_n_12_[24] ;
  wire \int_db_reg_n_12_[25] ;
  wire \int_db_reg_n_12_[26] ;
  wire \int_db_reg_n_12_[27] ;
  wire \int_db_reg_n_12_[28] ;
  wire \int_db_reg_n_12_[29] ;
  wire \int_db_reg_n_12_[2] ;
  wire \int_db_reg_n_12_[30] ;
  wire \int_db_reg_n_12_[31] ;
  wire \int_db_reg_n_12_[3] ;
  wire \int_db_reg_n_12_[4] ;
  wire \int_db_reg_n_12_[5] ;
  wire \int_db_reg_n_12_[6] ;
  wire \int_db_reg_n_12_[7] ;
  wire \int_db_reg_n_12_[8] ;
  wire \int_db_reg_n_12_[9] ;
  wire [31:0]int_dwt0;
  wire \int_dwt[31]_i_1_n_12 ;
  wire [31:0]int_dx0;
  wire \int_dx[31]_i_1_n_12 ;
  wire \int_dx_reg_n_12_[0] ;
  wire [31:0]int_dy0;
  wire \int_dy[31]_i_1_n_12 ;
  wire \int_dy_reg_n_12_[0] ;
  wire \int_fwprop[0]_i_1_n_12 ;
  wire \int_fwprop[0]_i_2_n_12 ;
  wire int_gie_i_1_n_12;
  wire int_gie_i_2_n_12;
  wire int_gie_i_3_n_12;
  wire int_gie_reg_n_12;
  wire \int_ier[0]_i_1_n_12 ;
  wire \int_ier[1]_i_1_n_12 ;
  wire \int_ier[1]_i_2_n_12 ;
  wire \int_ier[1]_i_3_n_12 ;
  wire \int_ier_reg_n_12_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_12 ;
  wire \int_isr[1]_i_1_n_12 ;
  wire \int_isr_reg_n_12_[0] ;
  wire [31:0]int_wt0;
  wire \int_wt[31]_i_1_n_12 ;
  wire [31:0]int_x0;
  wire \int_x[31]_i_1_n_12 ;
  wire \int_x[31]_i_3_n_12 ;
  wire \int_x_reg_n_12_[0] ;
  wire [31:0]int_xdim0;
  wire \int_xdim[31]_i_1_n_12 ;
  wire [31:0]int_y0;
  wire \int_y[31]_i_1_n_12 ;
  wire \int_y[31]_i_3_n_12 ;
  wire \int_y_reg_n_12_[0] ;
  wire [31:0]int_ydim0;
  wire \int_ydim[31]_i_1_n_12 ;
  wire interrupt;
  wire p_0_in;
  wire p_1_in;
  wire \rdata[0]_i_1_n_12 ;
  wire \rdata[0]_i_3_n_12 ;
  wire \rdata[0]_i_4_n_12 ;
  wire \rdata[0]_i_5_n_12 ;
  wire \rdata[0]_i_6_n_12 ;
  wire \rdata[0]_i_7_n_12 ;
  wire \rdata[0]_i_8_n_12 ;
  wire \rdata[10]_i_1_n_12 ;
  wire \rdata[10]_i_3_n_12 ;
  wire \rdata[10]_i_4_n_12 ;
  wire \rdata[10]_i_5_n_12 ;
  wire \rdata[10]_i_6_n_12 ;
  wire \rdata[10]_i_7_n_12 ;
  wire \rdata[11]_i_1_n_12 ;
  wire \rdata[11]_i_3_n_12 ;
  wire \rdata[11]_i_4_n_12 ;
  wire \rdata[11]_i_5_n_12 ;
  wire \rdata[11]_i_6_n_12 ;
  wire \rdata[11]_i_7_n_12 ;
  wire \rdata[12]_i_1_n_12 ;
  wire \rdata[12]_i_3_n_12 ;
  wire \rdata[12]_i_4_n_12 ;
  wire \rdata[12]_i_5_n_12 ;
  wire \rdata[12]_i_6_n_12 ;
  wire \rdata[12]_i_7_n_12 ;
  wire \rdata[13]_i_1_n_12 ;
  wire \rdata[13]_i_3_n_12 ;
  wire \rdata[13]_i_4_n_12 ;
  wire \rdata[13]_i_5_n_12 ;
  wire \rdata[13]_i_6_n_12 ;
  wire \rdata[13]_i_7_n_12 ;
  wire \rdata[14]_i_1_n_12 ;
  wire \rdata[14]_i_3_n_12 ;
  wire \rdata[14]_i_4_n_12 ;
  wire \rdata[14]_i_5_n_12 ;
  wire \rdata[14]_i_6_n_12 ;
  wire \rdata[14]_i_7_n_12 ;
  wire \rdata[15]_i_1_n_12 ;
  wire \rdata[15]_i_3_n_12 ;
  wire \rdata[15]_i_4_n_12 ;
  wire \rdata[15]_i_5_n_12 ;
  wire \rdata[15]_i_6_n_12 ;
  wire \rdata[15]_i_7_n_12 ;
  wire \rdata[16]_i_1_n_12 ;
  wire \rdata[16]_i_3_n_12 ;
  wire \rdata[16]_i_4_n_12 ;
  wire \rdata[16]_i_5_n_12 ;
  wire \rdata[16]_i_6_n_12 ;
  wire \rdata[16]_i_7_n_12 ;
  wire \rdata[17]_i_1_n_12 ;
  wire \rdata[17]_i_3_n_12 ;
  wire \rdata[17]_i_4_n_12 ;
  wire \rdata[17]_i_5_n_12 ;
  wire \rdata[17]_i_6_n_12 ;
  wire \rdata[17]_i_7_n_12 ;
  wire \rdata[18]_i_1_n_12 ;
  wire \rdata[18]_i_3_n_12 ;
  wire \rdata[18]_i_4_n_12 ;
  wire \rdata[18]_i_5_n_12 ;
  wire \rdata[18]_i_6_n_12 ;
  wire \rdata[18]_i_7_n_12 ;
  wire \rdata[19]_i_1_n_12 ;
  wire \rdata[19]_i_3_n_12 ;
  wire \rdata[19]_i_4_n_12 ;
  wire \rdata[19]_i_5_n_12 ;
  wire \rdata[19]_i_6_n_12 ;
  wire \rdata[19]_i_7_n_12 ;
  wire \rdata[1]_i_1_n_12 ;
  wire \rdata[1]_i_3_n_12 ;
  wire \rdata[1]_i_4_n_12 ;
  wire \rdata[1]_i_5_n_12 ;
  wire \rdata[1]_i_6_n_12 ;
  wire \rdata[1]_i_7_n_12 ;
  wire \rdata[1]_i_8_n_12 ;
  wire \rdata[20]_i_1_n_12 ;
  wire \rdata[20]_i_3_n_12 ;
  wire \rdata[20]_i_4_n_12 ;
  wire \rdata[20]_i_5_n_12 ;
  wire \rdata[20]_i_6_n_12 ;
  wire \rdata[20]_i_7_n_12 ;
  wire \rdata[21]_i_1_n_12 ;
  wire \rdata[21]_i_3_n_12 ;
  wire \rdata[21]_i_4_n_12 ;
  wire \rdata[21]_i_5_n_12 ;
  wire \rdata[21]_i_6_n_12 ;
  wire \rdata[21]_i_7_n_12 ;
  wire \rdata[22]_i_1_n_12 ;
  wire \rdata[22]_i_3_n_12 ;
  wire \rdata[22]_i_4_n_12 ;
  wire \rdata[22]_i_5_n_12 ;
  wire \rdata[22]_i_6_n_12 ;
  wire \rdata[22]_i_7_n_12 ;
  wire \rdata[23]_i_1_n_12 ;
  wire \rdata[23]_i_3_n_12 ;
  wire \rdata[23]_i_4_n_12 ;
  wire \rdata[23]_i_5_n_12 ;
  wire \rdata[23]_i_6_n_12 ;
  wire \rdata[23]_i_7_n_12 ;
  wire \rdata[24]_i_1_n_12 ;
  wire \rdata[24]_i_3_n_12 ;
  wire \rdata[24]_i_4_n_12 ;
  wire \rdata[24]_i_5_n_12 ;
  wire \rdata[24]_i_6_n_12 ;
  wire \rdata[24]_i_7_n_12 ;
  wire \rdata[25]_i_1_n_12 ;
  wire \rdata[25]_i_3_n_12 ;
  wire \rdata[25]_i_4_n_12 ;
  wire \rdata[25]_i_5_n_12 ;
  wire \rdata[25]_i_6_n_12 ;
  wire \rdata[25]_i_7_n_12 ;
  wire \rdata[26]_i_1_n_12 ;
  wire \rdata[26]_i_3_n_12 ;
  wire \rdata[26]_i_4_n_12 ;
  wire \rdata[26]_i_5_n_12 ;
  wire \rdata[26]_i_6_n_12 ;
  wire \rdata[26]_i_7_n_12 ;
  wire \rdata[27]_i_1_n_12 ;
  wire \rdata[27]_i_3_n_12 ;
  wire \rdata[27]_i_4_n_12 ;
  wire \rdata[27]_i_5_n_12 ;
  wire \rdata[27]_i_6_n_12 ;
  wire \rdata[27]_i_7_n_12 ;
  wire \rdata[28]_i_1_n_12 ;
  wire \rdata[28]_i_3_n_12 ;
  wire \rdata[28]_i_4_n_12 ;
  wire \rdata[28]_i_5_n_12 ;
  wire \rdata[28]_i_6_n_12 ;
  wire \rdata[28]_i_7_n_12 ;
  wire \rdata[29]_i_1_n_12 ;
  wire \rdata[29]_i_3_n_12 ;
  wire \rdata[29]_i_4_n_12 ;
  wire \rdata[29]_i_5_n_12 ;
  wire \rdata[29]_i_6_n_12 ;
  wire \rdata[29]_i_7_n_12 ;
  wire \rdata[2]_i_1_n_12 ;
  wire \rdata[2]_i_3_n_12 ;
  wire \rdata[2]_i_4_n_12 ;
  wire \rdata[2]_i_5_n_12 ;
  wire \rdata[2]_i_6_n_12 ;
  wire \rdata[2]_i_7_n_12 ;
  wire \rdata[30]_i_1_n_12 ;
  wire \rdata[30]_i_3_n_12 ;
  wire \rdata[30]_i_4_n_12 ;
  wire \rdata[30]_i_5_n_12 ;
  wire \rdata[30]_i_6_n_12 ;
  wire \rdata[30]_i_7_n_12 ;
  wire \rdata[31]_i_1_n_12 ;
  wire \rdata[31]_i_2_n_12 ;
  wire \rdata[31]_i_3_n_12 ;
  wire \rdata[31]_i_5_n_12 ;
  wire \rdata[31]_i_6_n_12 ;
  wire \rdata[31]_i_7_n_12 ;
  wire \rdata[31]_i_8_n_12 ;
  wire \rdata[31]_i_9_n_12 ;
  wire \rdata[3]_i_1_n_12 ;
  wire \rdata[3]_i_3_n_12 ;
  wire \rdata[3]_i_4_n_12 ;
  wire \rdata[3]_i_5_n_12 ;
  wire \rdata[3]_i_6_n_12 ;
  wire \rdata[3]_i_7_n_12 ;
  wire \rdata[4]_i_1_n_12 ;
  wire \rdata[4]_i_3_n_12 ;
  wire \rdata[4]_i_4_n_12 ;
  wire \rdata[4]_i_5_n_12 ;
  wire \rdata[4]_i_6_n_12 ;
  wire \rdata[4]_i_7_n_12 ;
  wire \rdata[5]_i_1_n_12 ;
  wire \rdata[5]_i_3_n_12 ;
  wire \rdata[5]_i_4_n_12 ;
  wire \rdata[5]_i_5_n_12 ;
  wire \rdata[5]_i_6_n_12 ;
  wire \rdata[5]_i_7_n_12 ;
  wire \rdata[6]_i_1_n_12 ;
  wire \rdata[6]_i_3_n_12 ;
  wire \rdata[6]_i_4_n_12 ;
  wire \rdata[6]_i_5_n_12 ;
  wire \rdata[6]_i_6_n_12 ;
  wire \rdata[6]_i_7_n_12 ;
  wire \rdata[7]_i_1_n_12 ;
  wire \rdata[7]_i_3_n_12 ;
  wire \rdata[7]_i_4_n_12 ;
  wire \rdata[7]_i_5_n_12 ;
  wire \rdata[7]_i_6_n_12 ;
  wire \rdata[7]_i_7_n_12 ;
  wire \rdata[8]_i_1_n_12 ;
  wire \rdata[8]_i_3_n_12 ;
  wire \rdata[8]_i_4_n_12 ;
  wire \rdata[8]_i_5_n_12 ;
  wire \rdata[8]_i_6_n_12 ;
  wire \rdata[8]_i_7_n_12 ;
  wire \rdata[9]_i_1_n_12 ;
  wire \rdata[9]_i_3_n_12 ;
  wire \rdata[9]_i_4_n_12 ;
  wire \rdata[9]_i_5_n_12 ;
  wire \rdata[9]_i_6_n_12 ;
  wire \rdata[9]_i_7_n_12 ;
  wire \rdata_reg[0]_i_2_n_12 ;
  wire \rdata_reg[10]_i_2_n_12 ;
  wire \rdata_reg[11]_i_2_n_12 ;
  wire \rdata_reg[12]_i_2_n_12 ;
  wire \rdata_reg[13]_i_2_n_12 ;
  wire \rdata_reg[14]_i_2_n_12 ;
  wire \rdata_reg[15]_i_2_n_12 ;
  wire \rdata_reg[16]_i_2_n_12 ;
  wire \rdata_reg[17]_i_2_n_12 ;
  wire \rdata_reg[18]_i_2_n_12 ;
  wire \rdata_reg[19]_i_2_n_12 ;
  wire \rdata_reg[1]_i_2_n_12 ;
  wire \rdata_reg[20]_i_2_n_12 ;
  wire \rdata_reg[21]_i_2_n_12 ;
  wire \rdata_reg[22]_i_2_n_12 ;
  wire \rdata_reg[23]_i_2_n_12 ;
  wire \rdata_reg[24]_i_2_n_12 ;
  wire \rdata_reg[25]_i_2_n_12 ;
  wire \rdata_reg[26]_i_2_n_12 ;
  wire \rdata_reg[27]_i_2_n_12 ;
  wire \rdata_reg[28]_i_2_n_12 ;
  wire \rdata_reg[29]_i_2_n_12 ;
  wire \rdata_reg[2]_i_2_n_12 ;
  wire \rdata_reg[30]_i_2_n_12 ;
  wire \rdata_reg[31]_i_4_n_12 ;
  wire \rdata_reg[3]_i_2_n_12 ;
  wire \rdata_reg[4]_i_2_n_12 ;
  wire \rdata_reg[5]_i_2_n_12 ;
  wire \rdata_reg[6]_i_2_n_12 ;
  wire \rdata_reg[7]_i_2_n_12 ;
  wire \rdata_reg[8]_i_2_n_12 ;
  wire \rdata_reg[9]_i_2_n_12 ;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_12_[0] ;
  wire \waddr_reg_n_12_[1] ;
  wire \waddr_reg_n_12_[2] ;
  wire \waddr_reg_n_12_[3] ;
  wire \waddr_reg_n_12_[4] ;
  wire \waddr_reg_n_12_[5] ;
  wire \waddr_reg_n_12_[6] ;
  wire [31:0]wt;
  wire [30:0]x;
  wire [31:0]xdim;
  wire [30:0]y;
  wire [31:0]ydim;
  wire [3:3]\NLW_icmp_ln37_reg_1663_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln37_reg_1663_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln37_reg_1663_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln37_reg_1663_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln37_reg_1663_reg[0]_i_9_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8FBB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_12 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_12 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_12 ),
        .Q(s_axi_control_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hF444F477)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[2]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_12 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_12 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_12 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_12 ),
        .Q(s_axi_control_BVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDDDC0CC)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[3]),
        .I2(int_ap_start_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF200F2F0)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(ap_start),
        .I1(CO),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg[17] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0080FF80)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(CO),
        .I3(Q[1]),
        .I4(gmem_ARREADY),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln37_reg_1663[0]_i_10 
       (.I0(ydim[24]),
        .I1(ydim[25]),
        .O(\icmp_ln37_reg_1663[0]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln37_reg_1663[0]_i_11 
       (.I0(ydim[22]),
        .I1(ydim[23]),
        .O(\icmp_ln37_reg_1663[0]_i_11_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln37_reg_1663[0]_i_12 
       (.I0(ydim[20]),
        .I1(ydim[21]),
        .O(\icmp_ln37_reg_1663[0]_i_12_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln37_reg_1663[0]_i_13 
       (.I0(ydim[18]),
        .I1(ydim[19]),
        .O(\icmp_ln37_reg_1663[0]_i_13_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln37_reg_1663[0]_i_14 
       (.I0(ydim[25]),
        .I1(ydim[24]),
        .O(\icmp_ln37_reg_1663[0]_i_14_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln37_reg_1663[0]_i_15 
       (.I0(ydim[23]),
        .I1(ydim[22]),
        .O(\icmp_ln37_reg_1663[0]_i_15_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln37_reg_1663[0]_i_16 
       (.I0(ydim[21]),
        .I1(ydim[20]),
        .O(\icmp_ln37_reg_1663[0]_i_16_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln37_reg_1663[0]_i_17 
       (.I0(ydim[19]),
        .I1(ydim[18]),
        .O(\icmp_ln37_reg_1663[0]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln37_reg_1663[0]_i_19 
       (.I0(ydim[16]),
        .I1(ydim[17]),
        .O(\icmp_ln37_reg_1663[0]_i_19_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln37_reg_1663[0]_i_20 
       (.I0(ydim[14]),
        .I1(ydim[15]),
        .O(\icmp_ln37_reg_1663[0]_i_20_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln37_reg_1663[0]_i_21 
       (.I0(ydim[12]),
        .I1(ydim[13]),
        .O(\icmp_ln37_reg_1663[0]_i_21_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln37_reg_1663[0]_i_22 
       (.I0(ydim[10]),
        .I1(ydim[11]),
        .O(\icmp_ln37_reg_1663[0]_i_22_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln37_reg_1663[0]_i_23 
       (.I0(ydim[17]),
        .I1(ydim[16]),
        .O(\icmp_ln37_reg_1663[0]_i_23_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln37_reg_1663[0]_i_24 
       (.I0(ydim[15]),
        .I1(ydim[14]),
        .O(\icmp_ln37_reg_1663[0]_i_24_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln37_reg_1663[0]_i_25 
       (.I0(ydim[13]),
        .I1(ydim[12]),
        .O(\icmp_ln37_reg_1663[0]_i_25_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln37_reg_1663[0]_i_26 
       (.I0(ydim[11]),
        .I1(ydim[10]),
        .O(\icmp_ln37_reg_1663[0]_i_26_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln37_reg_1663[0]_i_27 
       (.I0(ydim[1]),
        .I1(ydim[0]),
        .O(\icmp_ln37_reg_1663[0]_i_27_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln37_reg_1663[0]_i_28 
       (.I0(ydim[8]),
        .I1(ydim[9]),
        .O(\icmp_ln37_reg_1663[0]_i_28_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln37_reg_1663[0]_i_29 
       (.I0(ydim[6]),
        .I1(ydim[7]),
        .O(\icmp_ln37_reg_1663[0]_i_29_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln37_reg_1663[0]_i_3 
       (.I0(ydim[30]),
        .I1(ydim[31]),
        .O(\icmp_ln37_reg_1663[0]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln37_reg_1663[0]_i_30 
       (.I0(ydim[4]),
        .I1(ydim[5]),
        .O(\icmp_ln37_reg_1663[0]_i_30_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln37_reg_1663[0]_i_31 
       (.I0(ydim[2]),
        .I1(ydim[3]),
        .O(\icmp_ln37_reg_1663[0]_i_31_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln37_reg_1663[0]_i_32 
       (.I0(ydim[9]),
        .I1(ydim[8]),
        .O(\icmp_ln37_reg_1663[0]_i_32_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln37_reg_1663[0]_i_33 
       (.I0(ydim[7]),
        .I1(ydim[6]),
        .O(\icmp_ln37_reg_1663[0]_i_33_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln37_reg_1663[0]_i_34 
       (.I0(ydim[5]),
        .I1(ydim[4]),
        .O(\icmp_ln37_reg_1663[0]_i_34_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln37_reg_1663[0]_i_35 
       (.I0(ydim[3]),
        .I1(ydim[2]),
        .O(\icmp_ln37_reg_1663[0]_i_35_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln37_reg_1663[0]_i_4 
       (.I0(ydim[28]),
        .I1(ydim[29]),
        .O(\icmp_ln37_reg_1663[0]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln37_reg_1663[0]_i_5 
       (.I0(ydim[26]),
        .I1(ydim[27]),
        .O(\icmp_ln37_reg_1663[0]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln37_reg_1663[0]_i_6 
       (.I0(ydim[31]),
        .I1(ydim[30]),
        .O(\icmp_ln37_reg_1663[0]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln37_reg_1663[0]_i_7 
       (.I0(ydim[29]),
        .I1(ydim[28]),
        .O(\icmp_ln37_reg_1663[0]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln37_reg_1663[0]_i_8 
       (.I0(ydim[27]),
        .I1(ydim[26]),
        .O(\icmp_ln37_reg_1663[0]_i_8_n_12 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln37_reg_1663_reg[0]_i_1 
       (.CI(\icmp_ln37_reg_1663_reg[0]_i_2_n_12 ),
        .CO({\NLW_icmp_ln37_reg_1663_reg[0]_i_1_CO_UNCONNECTED [3],CO,\icmp_ln37_reg_1663_reg[0]_i_1_n_14 ,\icmp_ln37_reg_1663_reg[0]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,\icmp_ln37_reg_1663[0]_i_3_n_12 ,\icmp_ln37_reg_1663[0]_i_4_n_12 ,\icmp_ln37_reg_1663[0]_i_5_n_12 }),
        .O(\NLW_icmp_ln37_reg_1663_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln37_reg_1663[0]_i_6_n_12 ,\icmp_ln37_reg_1663[0]_i_7_n_12 ,\icmp_ln37_reg_1663[0]_i_8_n_12 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln37_reg_1663_reg[0]_i_18 
       (.CI(1'b0),
        .CO({\icmp_ln37_reg_1663_reg[0]_i_18_n_12 ,\icmp_ln37_reg_1663_reg[0]_i_18_n_13 ,\icmp_ln37_reg_1663_reg[0]_i_18_n_14 ,\icmp_ln37_reg_1663_reg[0]_i_18_n_15 }),
        .CYINIT(\icmp_ln37_reg_1663[0]_i_27_n_12 ),
        .DI({\icmp_ln37_reg_1663[0]_i_28_n_12 ,\icmp_ln37_reg_1663[0]_i_29_n_12 ,\icmp_ln37_reg_1663[0]_i_30_n_12 ,\icmp_ln37_reg_1663[0]_i_31_n_12 }),
        .O(\NLW_icmp_ln37_reg_1663_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\icmp_ln37_reg_1663[0]_i_32_n_12 ,\icmp_ln37_reg_1663[0]_i_33_n_12 ,\icmp_ln37_reg_1663[0]_i_34_n_12 ,\icmp_ln37_reg_1663[0]_i_35_n_12 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln37_reg_1663_reg[0]_i_2 
       (.CI(\icmp_ln37_reg_1663_reg[0]_i_9_n_12 ),
        .CO({\icmp_ln37_reg_1663_reg[0]_i_2_n_12 ,\icmp_ln37_reg_1663_reg[0]_i_2_n_13 ,\icmp_ln37_reg_1663_reg[0]_i_2_n_14 ,\icmp_ln37_reg_1663_reg[0]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln37_reg_1663[0]_i_10_n_12 ,\icmp_ln37_reg_1663[0]_i_11_n_12 ,\icmp_ln37_reg_1663[0]_i_12_n_12 ,\icmp_ln37_reg_1663[0]_i_13_n_12 }),
        .O(\NLW_icmp_ln37_reg_1663_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln37_reg_1663[0]_i_14_n_12 ,\icmp_ln37_reg_1663[0]_i_15_n_12 ,\icmp_ln37_reg_1663[0]_i_16_n_12 ,\icmp_ln37_reg_1663[0]_i_17_n_12 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln37_reg_1663_reg[0]_i_9 
       (.CI(\icmp_ln37_reg_1663_reg[0]_i_18_n_12 ),
        .CO({\icmp_ln37_reg_1663_reg[0]_i_9_n_12 ,\icmp_ln37_reg_1663_reg[0]_i_9_n_13 ,\icmp_ln37_reg_1663_reg[0]_i_9_n_14 ,\icmp_ln37_reg_1663_reg[0]_i_9_n_15 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln37_reg_1663[0]_i_19_n_12 ,\icmp_ln37_reg_1663[0]_i_20_n_12 ,\icmp_ln37_reg_1663[0]_i_21_n_12 ,\icmp_ln37_reg_1663[0]_i_22_n_12 }),
        .O(\NLW_icmp_ln37_reg_1663_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\icmp_ln37_reg_1663[0]_i_23_n_12 ,\icmp_ln37_reg_1663[0]_i_24_n_12 ,\icmp_ln37_reg_1663[0]_i_25_n_12 ,\icmp_ln37_reg_1663[0]_i_26_n_12 }));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFF0000)) 
    int_ap_done_i_1
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARADDR[1]),
        .I2(int_ap_done_i_2_n_12),
        .I3(s_axi_control_ARVALID),
        .I4(ap_done),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_12));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[0]),
        .O(int_ap_done_i_2_n_12));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_12),
        .Q(data0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(SR));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(data0[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFBFBBFFFF8088)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(Q[3]),
        .I2(int_ap_start_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(int_ap_start3_out),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_12));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_12_[5] ),
        .I2(\int_x[31]_i_3_n_12 ),
        .I3(\waddr_reg_n_12_[4] ),
        .I4(\waddr_reg_n_12_[3] ),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_12),
        .Q(ap_start),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_12_[3] ),
        .I2(\int_ier[1]_i_2_n_12 ),
        .I3(\waddr_reg_n_12_[5] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(data0[7]),
        .O(int_auto_restart_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_12),
        .Q(data0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_b_reg_n_12_[0] ),
        .O(int_b0[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(b[9]),
        .O(int_b0[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(b[10]),
        .O(int_b0[11]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(b[11]),
        .O(int_b0[12]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(b[12]),
        .O(int_b0[13]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(b[13]),
        .O(int_b0[14]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(b[14]),
        .O(int_b0[15]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(b[15]),
        .O(int_b0[16]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(b[16]),
        .O(int_b0[17]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(b[17]),
        .O(int_b0[18]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(b[18]),
        .O(int_b0[19]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(b[0]),
        .O(int_b0[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(b[19]),
        .O(int_b0[20]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(b[20]),
        .O(int_b0[21]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(b[21]),
        .O(int_b0[22]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(b[22]),
        .O(int_b0[23]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(b[23]),
        .O(int_b0[24]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(b[24]),
        .O(int_b0[25]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(b[25]),
        .O(int_b0[26]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(b[26]),
        .O(int_b0[27]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(b[27]),
        .O(int_b0[28]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(b[28]),
        .O(int_b0[29]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(b[1]),
        .O(int_b0[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(b[29]),
        .O(int_b0[30]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_b[31]_i_1 
       (.I0(\waddr_reg_n_12_[5] ),
        .I1(\int_x[31]_i_3_n_12 ),
        .I2(\waddr_reg_n_12_[4] ),
        .I3(\waddr_reg_n_12_[3] ),
        .O(\int_b[31]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(b[30]),
        .O(int_b0[31]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(b[2]),
        .O(int_b0[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(b[3]),
        .O(int_b0[4]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(b[4]),
        .O(int_b0[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(b[5]),
        .O(int_b0[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(b[6]),
        .O(int_b0[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(b[7]),
        .O(int_b0[8]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(b[8]),
        .O(int_b0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[0] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[0]),
        .Q(\int_b_reg_n_12_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[10] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[10]),
        .Q(b[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[11] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[11]),
        .Q(b[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[12] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[12]),
        .Q(b[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[13] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[13]),
        .Q(b[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[14] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[14]),
        .Q(b[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[15] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[15]),
        .Q(b[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[16] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[16]),
        .Q(b[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[17] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[17]),
        .Q(b[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[18] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[18]),
        .Q(b[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[19] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[19]),
        .Q(b[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[1] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[1]),
        .Q(b[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[20] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[20]),
        .Q(b[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[21] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[21]),
        .Q(b[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[22] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[22]),
        .Q(b[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[23] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[23]),
        .Q(b[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[24] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[24]),
        .Q(b[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[25] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[25]),
        .Q(b[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[26] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[26]),
        .Q(b[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[27] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[27]),
        .Q(b[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[28] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[28]),
        .Q(b[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[29] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[29]),
        .Q(b[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[2] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[2]),
        .Q(b[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[30] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[30]),
        .Q(b[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[31] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[31]),
        .Q(b[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[3] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[3]),
        .Q(b[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[4] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[4]),
        .Q(b[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[5] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[5]),
        .Q(b[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[6] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[6]),
        .Q(b[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[7] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[7]),
        .Q(b[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[8] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[8]),
        .Q(b[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[9] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_12 ),
        .D(int_b0[9]),
        .Q(b[8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_db_reg_n_12_[0] ),
        .O(int_db0[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_db_reg_n_12_[10] ),
        .O(int_db0[10]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_db_reg_n_12_[11] ),
        .O(int_db0[11]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_db_reg_n_12_[12] ),
        .O(int_db0[12]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_db_reg_n_12_[13] ),
        .O(int_db0[13]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_db_reg_n_12_[14] ),
        .O(int_db0[14]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_db_reg_n_12_[15] ),
        .O(int_db0[15]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_db_reg_n_12_[16] ),
        .O(int_db0[16]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_db_reg_n_12_[17] ),
        .O(int_db0[17]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_db_reg_n_12_[18] ),
        .O(int_db0[18]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_db_reg_n_12_[19] ),
        .O(int_db0[19]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_db_reg_n_12_[1] ),
        .O(int_db0[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_db_reg_n_12_[20] ),
        .O(int_db0[20]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_db_reg_n_12_[21] ),
        .O(int_db0[21]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_db_reg_n_12_[22] ),
        .O(int_db0[22]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_db_reg_n_12_[23] ),
        .O(int_db0[23]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_db_reg_n_12_[24] ),
        .O(int_db0[24]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_db_reg_n_12_[25] ),
        .O(int_db0[25]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_db_reg_n_12_[26] ),
        .O(int_db0[26]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_db_reg_n_12_[27] ),
        .O(int_db0[27]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_db_reg_n_12_[28] ),
        .O(int_db0[28]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_db_reg_n_12_[29] ),
        .O(int_db0[29]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_db_reg_n_12_[2] ),
        .O(int_db0[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_db_reg_n_12_[30] ),
        .O(int_db0[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_db[31]_i_1 
       (.I0(\waddr_reg_n_12_[5] ),
        .I1(\int_x[31]_i_3_n_12 ),
        .I2(\waddr_reg_n_12_[4] ),
        .I3(\waddr_reg_n_12_[3] ),
        .O(\int_db[31]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_db_reg_n_12_[31] ),
        .O(int_db0[31]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_db_reg_n_12_[3] ),
        .O(int_db0[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_db_reg_n_12_[4] ),
        .O(int_db0[4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_db_reg_n_12_[5] ),
        .O(int_db0[5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_db_reg_n_12_[6] ),
        .O(int_db0[6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_db_reg_n_12_[7] ),
        .O(int_db0[7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_db_reg_n_12_[8] ),
        .O(int_db0[8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_db_reg_n_12_[9] ),
        .O(int_db0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[0] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[0]),
        .Q(\int_db_reg_n_12_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[10] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[10]),
        .Q(\int_db_reg_n_12_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[11] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[11]),
        .Q(\int_db_reg_n_12_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[12] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[12]),
        .Q(\int_db_reg_n_12_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[13] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[13]),
        .Q(\int_db_reg_n_12_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[14] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[14]),
        .Q(\int_db_reg_n_12_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[15] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[15]),
        .Q(\int_db_reg_n_12_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[16] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[16]),
        .Q(\int_db_reg_n_12_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[17] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[17]),
        .Q(\int_db_reg_n_12_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[18] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[18]),
        .Q(\int_db_reg_n_12_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[19] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[19]),
        .Q(\int_db_reg_n_12_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[1] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[1]),
        .Q(\int_db_reg_n_12_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[20] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[20]),
        .Q(\int_db_reg_n_12_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[21] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[21]),
        .Q(\int_db_reg_n_12_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[22] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[22]),
        .Q(\int_db_reg_n_12_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[23] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[23]),
        .Q(\int_db_reg_n_12_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[24] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[24]),
        .Q(\int_db_reg_n_12_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[25] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[25]),
        .Q(\int_db_reg_n_12_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[26] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[26]),
        .Q(\int_db_reg_n_12_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[27] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[27]),
        .Q(\int_db_reg_n_12_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[28] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[28]),
        .Q(\int_db_reg_n_12_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[29] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[29]),
        .Q(\int_db_reg_n_12_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[2] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[2]),
        .Q(\int_db_reg_n_12_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[30] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[30]),
        .Q(\int_db_reg_n_12_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[31] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[31]),
        .Q(\int_db_reg_n_12_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[3] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[3]),
        .Q(\int_db_reg_n_12_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[4] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[4]),
        .Q(\int_db_reg_n_12_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[5] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[5]),
        .Q(\int_db_reg_n_12_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[6] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[6]),
        .Q(\int_db_reg_n_12_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[7] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[7]),
        .Q(\int_db_reg_n_12_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[8] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[8]),
        .Q(\int_db_reg_n_12_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[9] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_12 ),
        .D(int_db0[9]),
        .Q(\int_db_reg_n_12_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dwt[0]),
        .O(int_dwt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dwt[10]),
        .O(int_dwt0[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dwt[11]),
        .O(int_dwt0[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dwt[12]),
        .O(int_dwt0[12]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dwt[13]),
        .O(int_dwt0[13]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dwt[14]),
        .O(int_dwt0[14]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dwt[15]),
        .O(int_dwt0[15]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dwt[16]),
        .O(int_dwt0[16]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dwt[17]),
        .O(int_dwt0[17]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dwt[18]),
        .O(int_dwt0[18]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dwt[19]),
        .O(int_dwt0[19]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dwt[1]),
        .O(int_dwt0[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dwt[20]),
        .O(int_dwt0[20]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dwt[21]),
        .O(int_dwt0[21]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dwt[22]),
        .O(int_dwt0[22]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dwt[23]),
        .O(int_dwt0[23]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dwt[24]),
        .O(int_dwt0[24]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dwt[25]),
        .O(int_dwt0[25]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dwt[26]),
        .O(int_dwt0[26]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dwt[27]),
        .O(int_dwt0[27]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dwt[28]),
        .O(int_dwt0[28]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dwt[29]),
        .O(int_dwt0[29]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dwt[2]),
        .O(int_dwt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dwt[30]),
        .O(int_dwt0[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_dwt[31]_i_1 
       (.I0(\waddr_reg_n_12_[5] ),
        .I1(\int_x[31]_i_3_n_12 ),
        .I2(\waddr_reg_n_12_[4] ),
        .I3(\waddr_reg_n_12_[3] ),
        .O(\int_dwt[31]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dwt[31]),
        .O(int_dwt0[31]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dwt[3]),
        .O(int_dwt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dwt[4]),
        .O(int_dwt0[4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dwt[5]),
        .O(int_dwt0[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dwt[6]),
        .O(int_dwt0[6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dwt[7]),
        .O(int_dwt0[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dwt[8]),
        .O(int_dwt0[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dwt[9]),
        .O(int_dwt0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[0] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[0]),
        .Q(dwt[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[10] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[10]),
        .Q(dwt[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[11] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[11]),
        .Q(dwt[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[12] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[12]),
        .Q(dwt[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[13] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[13]),
        .Q(dwt[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[14] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[14]),
        .Q(dwt[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[15] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[15]),
        .Q(dwt[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[16] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[16]),
        .Q(dwt[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[17] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[17]),
        .Q(dwt[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[18] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[18]),
        .Q(dwt[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[19] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[19]),
        .Q(dwt[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[1] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[1]),
        .Q(dwt[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[20] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[20]),
        .Q(dwt[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[21] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[21]),
        .Q(dwt[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[22] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[22]),
        .Q(dwt[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[23] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[23]),
        .Q(dwt[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[24] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[24]),
        .Q(dwt[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[25] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[25]),
        .Q(dwt[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[26] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[26]),
        .Q(dwt[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[27] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[27]),
        .Q(dwt[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[28] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[28]),
        .Q(dwt[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[29] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[29]),
        .Q(dwt[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[2] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[2]),
        .Q(dwt[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[30] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[30]),
        .Q(dwt[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[31] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[31]),
        .Q(dwt[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[3] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[3]),
        .Q(dwt[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[4] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[4]),
        .Q(dwt[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[5] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[5]),
        .Q(dwt[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[6] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[6]),
        .Q(dwt[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[7] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[7]),
        .Q(dwt[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[8] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[8]),
        .Q(dwt[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[9] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_12 ),
        .D(int_dwt0[9]),
        .Q(dwt[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dx_reg_n_12_[0] ),
        .O(int_dx0[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dx[9]),
        .O(int_dx0[10]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dx[10]),
        .O(int_dx0[11]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dx[11]),
        .O(int_dx0[12]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dx[12]),
        .O(int_dx0[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dx[13]),
        .O(int_dx0[14]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dx[14]),
        .O(int_dx0[15]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dx[15]),
        .O(int_dx0[16]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dx[16]),
        .O(int_dx0[17]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dx[17]),
        .O(int_dx0[18]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dx[18]),
        .O(int_dx0[19]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dx[0]),
        .O(int_dx0[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dx[19]),
        .O(int_dx0[20]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dx[20]),
        .O(int_dx0[21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dx[21]),
        .O(int_dx0[22]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dx[22]),
        .O(int_dx0[23]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dx[23]),
        .O(int_dx0[24]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dx[24]),
        .O(int_dx0[25]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dx[25]),
        .O(int_dx0[26]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dx[26]),
        .O(int_dx0[27]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dx[27]),
        .O(int_dx0[28]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dx[28]),
        .O(int_dx0[29]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dx[1]),
        .O(int_dx0[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dx[29]),
        .O(int_dx0[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_dx[31]_i_1 
       (.I0(\waddr_reg_n_12_[5] ),
        .I1(\int_x[31]_i_3_n_12 ),
        .I2(\waddr_reg_n_12_[4] ),
        .I3(\waddr_reg_n_12_[3] ),
        .O(\int_dx[31]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dx[30]),
        .O(int_dx0[31]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dx[2]),
        .O(int_dx0[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dx[3]),
        .O(int_dx0[4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dx[4]),
        .O(int_dx0[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dx[5]),
        .O(int_dx0[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dx[6]),
        .O(int_dx0[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dx[7]),
        .O(int_dx0[8]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dx[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dx[8]),
        .O(int_dx0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[0] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[0]),
        .Q(\int_dx_reg_n_12_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[10] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[10]),
        .Q(dx[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[11] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[11]),
        .Q(dx[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[12] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[12]),
        .Q(dx[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[13] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[13]),
        .Q(dx[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[14] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[14]),
        .Q(dx[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[15] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[15]),
        .Q(dx[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[16] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[16]),
        .Q(dx[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[17] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[17]),
        .Q(dx[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[18] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[18]),
        .Q(dx[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[19] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[19]),
        .Q(dx[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[1] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[1]),
        .Q(dx[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[20] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[20]),
        .Q(dx[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[21] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[21]),
        .Q(dx[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[22] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[22]),
        .Q(dx[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[23] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[23]),
        .Q(dx[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[24] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[24]),
        .Q(dx[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[25] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[25]),
        .Q(dx[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[26] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[26]),
        .Q(dx[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[27] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[27]),
        .Q(dx[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[28] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[28]),
        .Q(dx[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[29] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[29]),
        .Q(dx[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[2] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[2]),
        .Q(dx[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[30] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[30]),
        .Q(dx[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[31] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[31]),
        .Q(dx[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[3] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[3]),
        .Q(dx[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[4] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[4]),
        .Q(dx[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[5] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[5]),
        .Q(dx[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[6] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[6]),
        .Q(dx[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[7] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[7]),
        .Q(dx[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[8] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[8]),
        .Q(dx[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dx_reg[9] 
       (.C(ap_clk),
        .CE(\int_dx[31]_i_1_n_12 ),
        .D(int_dx0[9]),
        .Q(dx[8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_dy_reg_n_12_[0] ),
        .O(int_dy0[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dy[9]),
        .O(int_dy0[10]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dy[10]),
        .O(int_dy0[11]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dy[11]),
        .O(int_dy0[12]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dy[12]),
        .O(int_dy0[13]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dy[13]),
        .O(int_dy0[14]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dy[14]),
        .O(int_dy0[15]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dy[15]),
        .O(int_dy0[16]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dy[16]),
        .O(int_dy0[17]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dy[17]),
        .O(int_dy0[18]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dy[18]),
        .O(int_dy0[19]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dy[0]),
        .O(int_dy0[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dy[19]),
        .O(int_dy0[20]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dy[20]),
        .O(int_dy0[21]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dy[21]),
        .O(int_dy0[22]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(dy[22]),
        .O(int_dy0[23]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dy[23]),
        .O(int_dy0[24]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dy[24]),
        .O(int_dy0[25]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dy[25]),
        .O(int_dy0[26]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dy[26]),
        .O(int_dy0[27]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dy[27]),
        .O(int_dy0[28]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dy[28]),
        .O(int_dy0[29]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dy[1]),
        .O(int_dy0[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dy[29]),
        .O(int_dy0[30]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_dy[31]_i_1 
       (.I0(\waddr_reg_n_12_[5] ),
        .I1(\int_y[31]_i_3_n_12 ),
        .I2(\waddr_reg_n_12_[4] ),
        .I3(\waddr_reg_n_12_[3] ),
        .O(\int_dy[31]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(dy[30]),
        .O(int_dy0[31]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dy[2]),
        .O(int_dy0[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dy[3]),
        .O(int_dy0[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dy[4]),
        .O(int_dy0[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dy[5]),
        .O(int_dy0[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(dy[6]),
        .O(int_dy0[7]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dy[7]),
        .O(int_dy0[8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dy[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(dy[8]),
        .O(int_dy0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[0] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[0]),
        .Q(\int_dy_reg_n_12_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[10] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[10]),
        .Q(dy[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[11] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[11]),
        .Q(dy[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[12] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[12]),
        .Q(dy[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[13] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[13]),
        .Q(dy[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[14] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[14]),
        .Q(dy[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[15] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[15]),
        .Q(dy[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[16] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[16]),
        .Q(dy[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[17] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[17]),
        .Q(dy[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[18] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[18]),
        .Q(dy[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[19] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[19]),
        .Q(dy[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[1] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[1]),
        .Q(dy[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[20] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[20]),
        .Q(dy[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[21] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[21]),
        .Q(dy[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[22] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[22]),
        .Q(dy[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[23] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[23]),
        .Q(dy[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[24] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[24]),
        .Q(dy[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[25] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[25]),
        .Q(dy[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[26] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[26]),
        .Q(dy[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[27] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[27]),
        .Q(dy[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[28] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[28]),
        .Q(dy[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[29] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[29]),
        .Q(dy[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[2] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[2]),
        .Q(dy[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[30] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[30]),
        .Q(dy[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[31] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[31]),
        .Q(dy[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[3] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[3]),
        .Q(dy[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[4] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[4]),
        .Q(dy[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[5] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[5]),
        .Q(dy[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[6] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[6]),
        .Q(dy[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[7] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[7]),
        .Q(dy[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[8] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[8]),
        .Q(dy[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_dy_reg[9] 
       (.C(ap_clk),
        .CE(\int_dy[31]_i_1_n_12 ),
        .D(int_dy0[9]),
        .Q(dy[8]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \int_fwprop[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_12_[5] ),
        .I3(\int_fwprop[0]_i_2_n_12 ),
        .I4(\waddr_reg_n_12_[3] ),
        .I5(fwprop),
        .O(\int_fwprop[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_fwprop[0]_i_2 
       (.I0(\waddr_reg_n_12_[6] ),
        .I1(\waddr_reg_n_12_[1] ),
        .I2(\int_ier[1]_i_3_n_12 ),
        .I3(\waddr_reg_n_12_[0] ),
        .I4(\waddr_reg_n_12_[2] ),
        .I5(\waddr_reg_n_12_[4] ),
        .O(\int_fwprop[0]_i_2_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_fwprop_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_fwprop[0]_i_1_n_12 ),
        .Q(fwprop),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_12_[3] ),
        .I2(int_gie_i_2_n_12),
        .I3(s_axi_control_WSTRB[0]),
        .I4(int_gie_reg_n_12),
        .O(int_gie_i_1_n_12));
  LUT5 #(
    .INIT(32'h00000040)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_12_[4] ),
        .I1(\waddr_reg_n_12_[2] ),
        .I2(int_gie_i_3_n_12),
        .I3(\waddr_reg_n_12_[6] ),
        .I4(\waddr_reg_n_12_[5] ),
        .O(int_gie_i_2_n_12));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    int_gie_i_3
       (.I0(\waddr_reg_n_12_[0] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_12_[1] ),
        .O(int_gie_i_3_n_12));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_12),
        .Q(int_gie_reg_n_12),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_12_[3] ),
        .I2(\int_ier[1]_i_2_n_12 ),
        .I3(\waddr_reg_n_12_[5] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(\int_ier_reg_n_12_[0] ),
        .O(\int_ier[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_12_[3] ),
        .I2(\int_ier[1]_i_2_n_12 ),
        .I3(\waddr_reg_n_12_[5] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_12_[6] ),
        .I1(\waddr_reg_n_12_[1] ),
        .I2(\int_ier[1]_i_3_n_12 ),
        .I3(\waddr_reg_n_12_[0] ),
        .I4(\waddr_reg_n_12_[2] ),
        .I5(\waddr_reg_n_12_[4] ),
        .O(\int_ier[1]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_ier[1]_i_3 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_ier[1]_i_3_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_12 ),
        .Q(\int_ier_reg_n_12_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_12 ),
        .Q(p_0_in),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(ap_done),
        .I3(\int_ier_reg_n_12_[0] ),
        .I4(\int_isr_reg_n_12_[0] ),
        .O(\int_isr[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_12_[3] ),
        .I1(int_gie_i_2_n_12),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(ap_done),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_12 ),
        .Q(\int_isr_reg_n_12_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_12 ),
        .Q(p_1_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(wt[0]),
        .O(int_wt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(wt[10]),
        .O(int_wt0[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(wt[11]),
        .O(int_wt0[11]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(wt[12]),
        .O(int_wt0[12]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(wt[13]),
        .O(int_wt0[13]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(wt[14]),
        .O(int_wt0[14]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(wt[15]),
        .O(int_wt0[15]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(wt[16]),
        .O(int_wt0[16]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(wt[17]),
        .O(int_wt0[17]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(wt[18]),
        .O(int_wt0[18]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(wt[19]),
        .O(int_wt0[19]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(wt[1]),
        .O(int_wt0[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(wt[20]),
        .O(int_wt0[20]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(wt[21]),
        .O(int_wt0[21]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(wt[22]),
        .O(int_wt0[22]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(wt[23]),
        .O(int_wt0[23]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(wt[24]),
        .O(int_wt0[24]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(wt[25]),
        .O(int_wt0[25]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(wt[26]),
        .O(int_wt0[26]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(wt[27]),
        .O(int_wt0[27]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(wt[28]),
        .O(int_wt0[28]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(wt[29]),
        .O(int_wt0[29]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(wt[2]),
        .O(int_wt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(wt[30]),
        .O(int_wt0[30]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_wt[31]_i_1 
       (.I0(\waddr_reg_n_12_[5] ),
        .I1(\int_x[31]_i_3_n_12 ),
        .I2(\waddr_reg_n_12_[4] ),
        .I3(\waddr_reg_n_12_[3] ),
        .O(\int_wt[31]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(wt[31]),
        .O(int_wt0[31]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(wt[3]),
        .O(int_wt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(wt[4]),
        .O(int_wt0[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(wt[5]),
        .O(int_wt0[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(wt[6]),
        .O(int_wt0[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(wt[7]),
        .O(int_wt0[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(wt[8]),
        .O(int_wt0[8]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(wt[9]),
        .O(int_wt0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[0] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[0]),
        .Q(wt[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[10] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[10]),
        .Q(wt[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[11] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[11]),
        .Q(wt[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[12] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[12]),
        .Q(wt[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[13] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[13]),
        .Q(wt[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[14] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[14]),
        .Q(wt[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[15] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[15]),
        .Q(wt[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[16] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[16]),
        .Q(wt[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[17] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[17]),
        .Q(wt[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[18] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[18]),
        .Q(wt[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[19] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[19]),
        .Q(wt[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[1] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[1]),
        .Q(wt[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[20] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[20]),
        .Q(wt[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[21] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[21]),
        .Q(wt[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[22] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[22]),
        .Q(wt[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[23] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[23]),
        .Q(wt[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[24] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[24]),
        .Q(wt[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[25] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[25]),
        .Q(wt[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[26] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[26]),
        .Q(wt[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[27] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[27]),
        .Q(wt[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[28] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[28]),
        .Q(wt[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[29] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[29]),
        .Q(wt[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[2] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[2]),
        .Q(wt[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[30] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[30]),
        .Q(wt[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[31] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[31]),
        .Q(wt[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[3] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[3]),
        .Q(wt[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[4] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[4]),
        .Q(wt[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[5] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[5]),
        .Q(wt[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[6] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[6]),
        .Q(wt[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[7] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[7]),
        .Q(wt[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[8] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[8]),
        .Q(wt[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[9] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_12 ),
        .D(int_wt0[9]),
        .Q(wt[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_x_reg_n_12_[0] ),
        .O(int_x0[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(x[9]),
        .O(int_x0[10]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(x[10]),
        .O(int_x0[11]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(x[11]),
        .O(int_x0[12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(x[12]),
        .O(int_x0[13]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(x[13]),
        .O(int_x0[14]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(x[14]),
        .O(int_x0[15]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(x[15]),
        .O(int_x0[16]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(x[16]),
        .O(int_x0[17]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(x[17]),
        .O(int_x0[18]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(x[18]),
        .O(int_x0[19]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(x[0]),
        .O(int_x0[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(x[19]),
        .O(int_x0[20]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(x[20]),
        .O(int_x0[21]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(x[21]),
        .O(int_x0[22]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(x[22]),
        .O(int_x0[23]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(x[23]),
        .O(int_x0[24]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(x[24]),
        .O(int_x0[25]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(x[25]),
        .O(int_x0[26]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(x[26]),
        .O(int_x0[27]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(x[27]),
        .O(int_x0[28]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(x[28]),
        .O(int_x0[29]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(x[1]),
        .O(int_x0[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(x[29]),
        .O(int_x0[30]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_x[31]_i_1 
       (.I0(\waddr_reg_n_12_[5] ),
        .I1(\int_x[31]_i_3_n_12 ),
        .I2(\waddr_reg_n_12_[4] ),
        .I3(\waddr_reg_n_12_[3] ),
        .O(\int_x[31]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(x[30]),
        .O(int_x0[31]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_x[31]_i_3 
       (.I0(\waddr_reg_n_12_[2] ),
        .I1(\waddr_reg_n_12_[0] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_12_[1] ),
        .I5(\waddr_reg_n_12_[6] ),
        .O(\int_x[31]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(x[2]),
        .O(int_x0[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(x[3]),
        .O(int_x0[4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(x[4]),
        .O(int_x0[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(x[5]),
        .O(int_x0[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(x[6]),
        .O(int_x0[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(x[7]),
        .O(int_x0[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_x[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(x[8]),
        .O(int_x0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[0] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[0]),
        .Q(\int_x_reg_n_12_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[10] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[10]),
        .Q(x[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[11] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[11]),
        .Q(x[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[12] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[12]),
        .Q(x[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[13] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[13]),
        .Q(x[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[14] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[14]),
        .Q(x[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[15] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[15]),
        .Q(x[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[16] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[16]),
        .Q(x[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[17] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[17]),
        .Q(x[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[18] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[18]),
        .Q(x[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[19] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[19]),
        .Q(x[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[1] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[1]),
        .Q(x[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[20] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[20]),
        .Q(x[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[21] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[21]),
        .Q(x[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[22] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[22]),
        .Q(x[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[23] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[23]),
        .Q(x[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[24] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[24]),
        .Q(x[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[25] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[25]),
        .Q(x[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[26] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[26]),
        .Q(x[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[27] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[27]),
        .Q(x[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[28] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[28]),
        .Q(x[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[29] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[29]),
        .Q(x[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[2] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[2]),
        .Q(x[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[30] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[30]),
        .Q(x[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[31] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[31]),
        .Q(x[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[3] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[3]),
        .Q(x[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[4] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[4]),
        .Q(x[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[5] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[5]),
        .Q(x[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[6] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[6]),
        .Q(x[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[7] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[7]),
        .Q(x[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[8] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[8]),
        .Q(x[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_x_reg[9] 
       (.C(ap_clk),
        .CE(\int_x[31]_i_1_n_12 ),
        .D(int_x0[9]),
        .Q(x[8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(xdim[0]),
        .O(int_xdim0[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(xdim[10]),
        .O(int_xdim0[10]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(xdim[11]),
        .O(int_xdim0[11]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(xdim[12]),
        .O(int_xdim0[12]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(xdim[13]),
        .O(int_xdim0[13]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(xdim[14]),
        .O(int_xdim0[14]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(xdim[15]),
        .O(int_xdim0[15]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(xdim[16]),
        .O(int_xdim0[16]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(xdim[17]),
        .O(int_xdim0[17]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(xdim[18]),
        .O(int_xdim0[18]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(xdim[19]),
        .O(int_xdim0[19]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(xdim[1]),
        .O(int_xdim0[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(xdim[20]),
        .O(int_xdim0[20]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(xdim[21]),
        .O(int_xdim0[21]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(xdim[22]),
        .O(int_xdim0[22]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(xdim[23]),
        .O(int_xdim0[23]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(xdim[24]),
        .O(int_xdim0[24]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(xdim[25]),
        .O(int_xdim0[25]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(xdim[26]),
        .O(int_xdim0[26]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(xdim[27]),
        .O(int_xdim0[27]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(xdim[28]),
        .O(int_xdim0[28]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(xdim[29]),
        .O(int_xdim0[29]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(xdim[2]),
        .O(int_xdim0[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(xdim[30]),
        .O(int_xdim0[30]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_xdim[31]_i_1 
       (.I0(\waddr_reg_n_12_[5] ),
        .I1(\int_y[31]_i_3_n_12 ),
        .I2(\waddr_reg_n_12_[4] ),
        .I3(\waddr_reg_n_12_[3] ),
        .O(\int_xdim[31]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(xdim[31]),
        .O(int_xdim0[31]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(xdim[3]),
        .O(int_xdim0[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(xdim[4]),
        .O(int_xdim0[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(xdim[5]),
        .O(int_xdim0[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(xdim[6]),
        .O(int_xdim0[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(xdim[7]),
        .O(int_xdim0[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(xdim[8]),
        .O(int_xdim0[8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_xdim[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(xdim[9]),
        .O(int_xdim0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[0] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[0]),
        .Q(xdim[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[10] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[10]),
        .Q(xdim[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[11] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[11]),
        .Q(xdim[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[12] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[12]),
        .Q(xdim[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[13] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[13]),
        .Q(xdim[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[14] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[14]),
        .Q(xdim[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[15] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[15]),
        .Q(xdim[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[16] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[16]),
        .Q(xdim[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[17] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[17]),
        .Q(xdim[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[18] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[18]),
        .Q(xdim[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[19] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[19]),
        .Q(xdim[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[1] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[1]),
        .Q(xdim[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[20] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[20]),
        .Q(xdim[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[21] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[21]),
        .Q(xdim[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[22] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[22]),
        .Q(xdim[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[23] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[23]),
        .Q(xdim[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[24] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[24]),
        .Q(xdim[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[25] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[25]),
        .Q(xdim[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[26] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[26]),
        .Q(xdim[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[27] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[27]),
        .Q(xdim[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[28] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[28]),
        .Q(xdim[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[29] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[29]),
        .Q(xdim[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[2] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[2]),
        .Q(xdim[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[30] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[30]),
        .Q(xdim[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[31] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[31]),
        .Q(xdim[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[3] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[3]),
        .Q(xdim[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[4] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[4]),
        .Q(xdim[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[5] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[5]),
        .Q(xdim[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[6] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[6]),
        .Q(xdim[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[7] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[7]),
        .Q(xdim[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[8] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[8]),
        .Q(xdim[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_xdim_reg[9] 
       (.C(ap_clk),
        .CE(\int_xdim[31]_i_1_n_12 ),
        .D(int_xdim0[9]),
        .Q(xdim[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_y_reg_n_12_[0] ),
        .O(int_y0[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(y[9]),
        .O(int_y0[10]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(y[10]),
        .O(int_y0[11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(y[11]),
        .O(int_y0[12]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(y[12]),
        .O(int_y0[13]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(y[13]),
        .O(int_y0[14]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(y[14]),
        .O(int_y0[15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(y[15]),
        .O(int_y0[16]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(y[16]),
        .O(int_y0[17]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(y[17]),
        .O(int_y0[18]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(y[18]),
        .O(int_y0[19]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(y[0]),
        .O(int_y0[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(y[19]),
        .O(int_y0[20]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(y[20]),
        .O(int_y0[21]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(y[21]),
        .O(int_y0[22]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(y[22]),
        .O(int_y0[23]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(y[23]),
        .O(int_y0[24]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(y[24]),
        .O(int_y0[25]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(y[25]),
        .O(int_y0[26]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(y[26]),
        .O(int_y0[27]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(y[27]),
        .O(int_y0[28]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(y[28]),
        .O(int_y0[29]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(y[1]),
        .O(int_y0[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(y[29]),
        .O(int_y0[30]));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_y[31]_i_1 
       (.I0(\waddr_reg_n_12_[5] ),
        .I1(\int_y[31]_i_3_n_12 ),
        .I2(\waddr_reg_n_12_[4] ),
        .I3(\waddr_reg_n_12_[3] ),
        .O(\int_y[31]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(y[30]),
        .O(int_y0[31]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \int_y[31]_i_3 
       (.I0(\waddr_reg_n_12_[2] ),
        .I1(\waddr_reg_n_12_[0] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_12_[1] ),
        .I5(\waddr_reg_n_12_[6] ),
        .O(\int_y[31]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(y[2]),
        .O(int_y0[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(y[3]),
        .O(int_y0[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(y[4]),
        .O(int_y0[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(y[5]),
        .O(int_y0[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(y[6]),
        .O(int_y0[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(y[7]),
        .O(int_y0[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_y[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(y[8]),
        .O(int_y0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[0] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[0]),
        .Q(\int_y_reg_n_12_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[10] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[10]),
        .Q(y[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[11] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[11]),
        .Q(y[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[12] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[12]),
        .Q(y[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[13] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[13]),
        .Q(y[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[14] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[14]),
        .Q(y[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[15] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[15]),
        .Q(y[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[16] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[16]),
        .Q(y[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[17] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[17]),
        .Q(y[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[18] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[18]),
        .Q(y[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[19] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[19]),
        .Q(y[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[1] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[1]),
        .Q(y[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[20] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[20]),
        .Q(y[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[21] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[21]),
        .Q(y[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[22] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[22]),
        .Q(y[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[23] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[23]),
        .Q(y[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[24] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[24]),
        .Q(y[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[25] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[25]),
        .Q(y[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[26] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[26]),
        .Q(y[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[27] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[27]),
        .Q(y[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[28] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[28]),
        .Q(y[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[29] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[29]),
        .Q(y[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[2] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[2]),
        .Q(y[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[30] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[30]),
        .Q(y[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[31] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[31]),
        .Q(y[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[3] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[3]),
        .Q(y[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[4] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[4]),
        .Q(y[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[5] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[5]),
        .Q(y[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[6] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[6]),
        .Q(y[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[7] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[7]),
        .Q(y[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[8] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[8]),
        .Q(y[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_y_reg[9] 
       (.C(ap_clk),
        .CE(\int_y[31]_i_1_n_12 ),
        .D(int_y0[9]),
        .Q(y[8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(ydim[0]),
        .O(int_ydim0[0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(ydim[10]),
        .O(int_ydim0[10]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(ydim[11]),
        .O(int_ydim0[11]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(ydim[12]),
        .O(int_ydim0[12]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(ydim[13]),
        .O(int_ydim0[13]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(ydim[14]),
        .O(int_ydim0[14]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(ydim[15]),
        .O(int_ydim0[15]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(ydim[16]),
        .O(int_ydim0[16]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(ydim[17]),
        .O(int_ydim0[17]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(ydim[18]),
        .O(int_ydim0[18]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(ydim[19]),
        .O(int_ydim0[19]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(ydim[1]),
        .O(int_ydim0[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(ydim[20]),
        .O(int_ydim0[20]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(ydim[21]),
        .O(int_ydim0[21]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(ydim[22]),
        .O(int_ydim0[22]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(ydim[23]),
        .O(int_ydim0[23]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(ydim[24]),
        .O(int_ydim0[24]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(ydim[25]),
        .O(int_ydim0[25]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(ydim[26]),
        .O(int_ydim0[26]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(ydim[27]),
        .O(int_ydim0[27]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(ydim[28]),
        .O(int_ydim0[28]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(ydim[29]),
        .O(int_ydim0[29]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(ydim[2]),
        .O(int_ydim0[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(ydim[30]),
        .O(int_ydim0[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_ydim[31]_i_1 
       (.I0(\waddr_reg_n_12_[5] ),
        .I1(\int_y[31]_i_3_n_12 ),
        .I2(\waddr_reg_n_12_[4] ),
        .I3(\waddr_reg_n_12_[3] ),
        .O(\int_ydim[31]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(ydim[31]),
        .O(int_ydim0[31]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(ydim[3]),
        .O(int_ydim0[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(ydim[4]),
        .O(int_ydim0[4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(ydim[5]),
        .O(int_ydim0[5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(ydim[6]),
        .O(int_ydim0[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(ydim[7]),
        .O(int_ydim0[7]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(ydim[8]),
        .O(int_ydim0[8]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ydim[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(ydim[9]),
        .O(int_ydim0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[0] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[0]),
        .Q(ydim[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[10] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[10]),
        .Q(ydim[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[11] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[11]),
        .Q(ydim[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[12] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[12]),
        .Q(ydim[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[13] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[13]),
        .Q(ydim[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[14] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[14]),
        .Q(ydim[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[15] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[15]),
        .Q(ydim[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[16] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[16]),
        .Q(ydim[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[17] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[17]),
        .Q(ydim[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[18] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[18]),
        .Q(ydim[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[19] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[19]),
        .Q(ydim[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[1] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[1]),
        .Q(ydim[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[20] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[20]),
        .Q(ydim[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[21] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[21]),
        .Q(ydim[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[22] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[22]),
        .Q(ydim[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[23] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[23]),
        .Q(ydim[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[24] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[24]),
        .Q(ydim[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[25] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[25]),
        .Q(ydim[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[26] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[26]),
        .Q(ydim[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[27] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[27]),
        .Q(ydim[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[28] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[28]),
        .Q(ydim[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[29] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[29]),
        .Q(ydim[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[2] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[2]),
        .Q(ydim[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[30] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[30]),
        .Q(ydim[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[31] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[31]),
        .Q(ydim[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[3] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[3]),
        .Q(ydim[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[4] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[4]),
        .Q(ydim[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[5] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[5]),
        .Q(ydim[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[6] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[6]),
        .Q(ydim[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[7] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[7]),
        .Q(ydim[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[8] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[8]),
        .Q(ydim[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ydim_reg[9] 
       (.C(ap_clk),
        .CE(\int_ydim[31]_i_1_n_12 ),
        .D(int_ydim0[9]),
        .Q(ydim[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_12_[0] ),
        .I2(int_gie_reg_n_12),
        .O(interrupt));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[0]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[0]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[0]_i_3 
       (.I0(xdim[0]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[0]_i_7_n_12 ),
        .O(\rdata[0]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[0]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[0] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_b_reg_n_12_[0] ),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[0]_i_5 
       (.I0(\int_y_reg_n_12_[0] ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_dy_reg_n_12_[0] ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[0]_i_8_n_12 ),
        .O(\rdata[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h0000000033B800B8)) 
    \rdata[0]_i_6 
       (.I0(fwprop),
        .I1(s_axi_control_ARADDR[6]),
        .I2(wt[0]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(dwt[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[0]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[0]_i_7 
       (.I0(\int_x_reg_n_12_[0] ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_dx_reg_n_12_[0] ),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[0]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_8 
       (.I0(\int_isr_reg_n_12_[0] ),
        .I1(int_gie_reg_n_12),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_ier_reg_n_12_[0] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[10]_i_1 
       (.I0(\rdata_reg[10]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[10]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[10]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[10]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[10]_i_3 
       (.I0(xdim[10]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[10]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[10]_i_7_n_12 ),
        .O(\rdata[10]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[10]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[10] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[9]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[10]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[10]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[9]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[9]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[10]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[10]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[10]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[10]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[10]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[10]_i_7 
       (.I0(x[9]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[9]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[10]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[11]_i_1 
       (.I0(\rdata_reg[11]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[11]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[11]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[11]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[11]_i_3 
       (.I0(xdim[11]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[11]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[11]_i_7_n_12 ),
        .O(\rdata[11]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[11]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[11] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[10]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[11]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[11]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[10]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[10]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[11]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[11]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[11]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[11]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[11]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[11]_i_7 
       (.I0(x[10]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[10]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[11]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[12]_i_1 
       (.I0(\rdata_reg[12]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[12]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[12]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[12]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[12]_i_3 
       (.I0(xdim[12]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[12]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[12]_i_7_n_12 ),
        .O(\rdata[12]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[12]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[12] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[11]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[12]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[12]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[11]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[11]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[12]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[12]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[12]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[12]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[12]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[12]_i_7 
       (.I0(x[11]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[11]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[12]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[13]_i_1 
       (.I0(\rdata_reg[13]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[13]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[13]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[13]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[13]_i_3 
       (.I0(xdim[13]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[13]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[13]_i_7_n_12 ),
        .O(\rdata[13]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[13]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[13] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[12]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[13]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[13]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[12]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[12]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[13]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[13]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[13]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[13]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[13]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[13]_i_7 
       (.I0(x[12]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[12]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[13]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[14]_i_1 
       (.I0(\rdata_reg[14]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[14]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[14]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[14]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[14]_i_3 
       (.I0(xdim[14]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[14]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[14]_i_7_n_12 ),
        .O(\rdata[14]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[14]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[14] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[13]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[14]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[14]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[13]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[13]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[14]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[14]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[14]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[14]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[14]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[14]_i_7 
       (.I0(x[13]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[13]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[14]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[15]_i_1 
       (.I0(\rdata_reg[15]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[15]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[15]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[15]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[15]_i_3 
       (.I0(xdim[15]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[15]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[15]_i_7_n_12 ),
        .O(\rdata[15]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[15]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[15] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[14]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[15]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[15]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[14]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[14]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[15]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[15]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[15]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[15]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[15]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[15]_i_7 
       (.I0(x[14]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[14]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[15]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[16]_i_1 
       (.I0(\rdata_reg[16]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[16]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[16]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[16]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[16]_i_3 
       (.I0(xdim[16]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[16]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[16]_i_7_n_12 ),
        .O(\rdata[16]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[16]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[16] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[15]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[16]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[16]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[15]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[15]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[16]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[16]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[16]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[16]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[16]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[16]_i_7 
       (.I0(x[15]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[15]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[16]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[17]_i_1 
       (.I0(\rdata_reg[17]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[17]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[17]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[17]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[17]_i_3 
       (.I0(xdim[17]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[17]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[17]_i_7_n_12 ),
        .O(\rdata[17]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[17]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[17] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[16]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[17]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[17]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[16]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[16]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[17]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[17]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[17]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[17]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[17]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[17]_i_7 
       (.I0(x[16]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[16]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[17]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[18]_i_1 
       (.I0(\rdata_reg[18]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[18]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[18]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[18]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[18]_i_3 
       (.I0(xdim[18]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[18]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[18]_i_7_n_12 ),
        .O(\rdata[18]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[18]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[18] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[17]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[18]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[18]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[17]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[17]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[18]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[18]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[18]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[18]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[18]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[18]_i_7 
       (.I0(x[17]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[17]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[18]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[19]_i_1 
       (.I0(\rdata_reg[19]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[19]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[19]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[19]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[19]_i_3 
       (.I0(xdim[19]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[19]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[19]_i_7_n_12 ),
        .O(\rdata[19]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[19]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[19] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[18]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[19]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[19]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[18]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[18]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[19]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[19]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[19]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[19]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[19]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[19]_i_7 
       (.I0(x[18]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[18]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[19]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[1]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[1]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[1]_i_3 
       (.I0(xdim[1]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[1]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[1]_i_7_n_12 ),
        .O(\rdata[1]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[1]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[1] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[0]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[1]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[1]_i_5 
       (.I0(y[0]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dy[0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[1]_i_8_n_12 ),
        .O(\rdata[1]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[1]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[1]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[1]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[1]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[1]_i_7 
       (.I0(x[0]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[0]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[1]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_8 
       (.I0(p_1_in),
        .I1(s_axi_control_ARADDR[2]),
        .I2(p_0_in),
        .I3(s_axi_control_ARADDR[3]),
        .I4(data0[1]),
        .O(\rdata[1]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[20]_i_1 
       (.I0(\rdata_reg[20]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[20]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[20]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[20]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[20]_i_3 
       (.I0(xdim[20]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[20]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[20]_i_7_n_12 ),
        .O(\rdata[20]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[20]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[20] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[19]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[20]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[20]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[19]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[19]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[20]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[20]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[20]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[20]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[20]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[20]_i_7 
       (.I0(x[19]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[19]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[20]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[21]_i_1 
       (.I0(\rdata_reg[21]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[21]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[21]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[21]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[21]_i_3 
       (.I0(xdim[21]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[21]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[21]_i_7_n_12 ),
        .O(\rdata[21]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[21]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[21] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[20]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[21]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[21]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[20]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[20]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[21]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[21]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[21]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[21]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[21]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[21]_i_7 
       (.I0(x[20]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[20]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[21]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[22]_i_1 
       (.I0(\rdata_reg[22]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[22]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[22]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[22]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[22]_i_3 
       (.I0(xdim[22]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[22]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[22]_i_7_n_12 ),
        .O(\rdata[22]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[22]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[22] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[21]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[22]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[22]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[21]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[21]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[22]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[22]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[22]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[22]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[22]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[22]_i_7 
       (.I0(x[21]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[21]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[22]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[23]_i_1 
       (.I0(\rdata_reg[23]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[23]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[23]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[23]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[23]_i_3 
       (.I0(xdim[23]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[23]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[23]_i_7_n_12 ),
        .O(\rdata[23]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[23]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[23] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[22]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[23]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[23]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[22]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[22]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[23]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[23]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[23]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[23]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[23]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[23]_i_7 
       (.I0(x[22]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[22]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[23]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[24]_i_1 
       (.I0(\rdata_reg[24]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[24]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[24]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[24]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[24]_i_3 
       (.I0(xdim[24]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[24]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[24]_i_7_n_12 ),
        .O(\rdata[24]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[24]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[24] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[23]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[24]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[24]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[23]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[23]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[24]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[24]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[24]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[24]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[24]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[24]_i_7 
       (.I0(x[23]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[23]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[24]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[25]_i_1 
       (.I0(\rdata_reg[25]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[25]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[25]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[25]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[25]_i_3 
       (.I0(xdim[25]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[25]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[25]_i_7_n_12 ),
        .O(\rdata[25]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[25]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[25] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[24]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[25]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[25]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[24]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[24]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[25]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[25]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[25]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[25]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[25]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[25]_i_7 
       (.I0(x[24]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[24]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[25]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[26]_i_1 
       (.I0(\rdata_reg[26]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[26]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[26]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[26]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[26]_i_3 
       (.I0(xdim[26]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[26]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[26]_i_7_n_12 ),
        .O(\rdata[26]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[26]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[26] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[25]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[26]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[26]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[25]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[25]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[26]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[26]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[26]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[26]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[26]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[26]_i_7 
       (.I0(x[25]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[25]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[26]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[27]_i_1 
       (.I0(\rdata_reg[27]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[27]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[27]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[27]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[27]_i_3 
       (.I0(xdim[27]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[27]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[27]_i_7_n_12 ),
        .O(\rdata[27]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[27]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[27] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[26]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[27]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[27]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[26]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[26]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[27]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[27]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[27]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[27]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[27]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[27]_i_7 
       (.I0(x[26]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[26]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[27]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[28]_i_1 
       (.I0(\rdata_reg[28]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[28]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[28]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[28]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[28]_i_3 
       (.I0(xdim[28]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[28]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[28]_i_7_n_12 ),
        .O(\rdata[28]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[28]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[28] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[27]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[28]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[28]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[27]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[27]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[28]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[28]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[28]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[28]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[28]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[28]_i_7 
       (.I0(x[27]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[27]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[28]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[29]_i_1 
       (.I0(\rdata_reg[29]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[29]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[29]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[29]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[29]_i_3 
       (.I0(xdim[29]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[29]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[29]_i_7_n_12 ),
        .O(\rdata[29]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[29]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[29] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[28]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[29]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[29]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[28]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[28]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[29]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[29]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[29]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[29]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[29]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[29]_i_7 
       (.I0(x[28]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[28]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[29]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[2]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[2]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[2]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[2]_i_3 
       (.I0(xdim[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[2]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[2]_i_7_n_12 ),
        .O(\rdata[2]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[2]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[2] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[1]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[2]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h00C000AF00C000A0)) 
    \rdata[2]_i_5 
       (.I0(y[1]),
        .I1(dy[1]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(data0[2]),
        .O(\rdata[2]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[2]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[2]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[2]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[2]_i_7 
       (.I0(x[1]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[1]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[2]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[30]_i_1 
       (.I0(\rdata_reg[30]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[30]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[30]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[30]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[30]_i_3 
       (.I0(xdim[30]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[30]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[30]_i_7_n_12 ),
        .O(\rdata[30]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[30]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[30] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[29]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[30]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[30]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[29]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[29]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[30]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[30]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[30]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[30]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[30]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[30]_i_7 
       (.I0(x[29]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[29]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[30]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(\rdata[31]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[31]_i_3 
       (.I0(\rdata_reg[31]_i_4_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[31]_i_5_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[31]_i_6_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[31]_i_5 
       (.I0(xdim[31]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[31]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[31]_i_9_n_12 ),
        .O(\rdata[31]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[31]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[31] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[30]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[31]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[31]_i_7 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[30]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[30]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[31]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[31]_i_8 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[31]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[31]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[31]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[31]_i_9 
       (.I0(x[30]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[30]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[3]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[3]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[3]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[3]_i_3 
       (.I0(xdim[3]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[3]_i_7_n_12 ),
        .O(\rdata[3]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[3]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[3] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[2]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[3]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h00C000AF00C000A0)) 
    \rdata[3]_i_5 
       (.I0(y[2]),
        .I1(dy[2]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(data0[3]),
        .O(\rdata[3]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[3]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[3]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[3]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[3]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[3]_i_7 
       (.I0(x[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[2]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[3]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[4]_i_1 
       (.I0(\rdata_reg[4]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[4]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[4]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[4]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[4]_i_3 
       (.I0(xdim[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[4]_i_7_n_12 ),
        .O(\rdata[4]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[4]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[4] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[3]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[4]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[4]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[3]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[3]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[4]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[4]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[4]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[4]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[4]_i_7 
       (.I0(x[3]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[3]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[4]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[5]_i_1 
       (.I0(\rdata_reg[5]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[5]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[5]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[5]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[5]_i_3 
       (.I0(xdim[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[5]_i_7_n_12 ),
        .O(\rdata[5]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[5]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[5] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[4]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[5]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[5]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[4]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[5]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[5]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[5]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[5]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[5]_i_7 
       (.I0(x[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[4]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[5]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[6]_i_1 
       (.I0(\rdata_reg[6]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[6]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[6]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[6]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[6]_i_3 
       (.I0(xdim[6]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[6]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[6]_i_7_n_12 ),
        .O(\rdata[6]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[6]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[6] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[5]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[6]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[6]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[5]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[6]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[6]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[6]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[6]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[6]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[6]_i_7 
       (.I0(x[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[5]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[6]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[7]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[7]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[7]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[7]_i_3 
       (.I0(xdim[7]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[7]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[7]_i_7_n_12 ),
        .O(\rdata[7]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[7]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[7] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[6]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[7]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h00C000AF00C000A0)) 
    \rdata[7]_i_5 
       (.I0(y[6]),
        .I1(dy[6]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(data0[7]),
        .O(\rdata[7]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[7]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[7]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[7]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[7]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[7]_i_7 
       (.I0(x[6]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[6]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[7]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[8]_i_1 
       (.I0(\rdata_reg[8]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[8]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[8]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[8]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[8]_i_3 
       (.I0(xdim[8]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[8]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[8]_i_7_n_12 ),
        .O(\rdata[8]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[8]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[8] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[7]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[8]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[8]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[7]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[7]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[8]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[8]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[8]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[8]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[8]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[8]_i_7 
       (.I0(x[7]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[7]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[8]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9]_i_2_n_12 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[9]_i_3_n_12 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[9]_i_4_n_12 ),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[9]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[9]_i_3 
       (.I0(xdim[9]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(ydim[9]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[9]_i_7_n_12 ),
        .O(\rdata[9]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[9]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\int_db_reg_n_12_[9] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(b[8]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[9]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \rdata[9]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dy[8]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(y[8]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[9]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[9]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(dwt[9]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(wt[9]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[9]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[9]_i_7 
       (.I0(x[8]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(dx[8]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_7_n_12 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[0]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_5_n_12 ),
        .I1(\rdata[0]_i_6_n_12 ),
        .O(\rdata_reg[0]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[10]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[10]_i_2 
       (.I0(\rdata[10]_i_5_n_12 ),
        .I1(\rdata[10]_i_6_n_12 ),
        .O(\rdata_reg[10]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[11]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[11]_i_2 
       (.I0(\rdata[11]_i_5_n_12 ),
        .I1(\rdata[11]_i_6_n_12 ),
        .O(\rdata_reg[11]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[12]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[12]_i_2 
       (.I0(\rdata[12]_i_5_n_12 ),
        .I1(\rdata[12]_i_6_n_12 ),
        .O(\rdata_reg[12]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[13]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[13]_i_2 
       (.I0(\rdata[13]_i_5_n_12 ),
        .I1(\rdata[13]_i_6_n_12 ),
        .O(\rdata_reg[13]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[14]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[14]_i_2 
       (.I0(\rdata[14]_i_5_n_12 ),
        .I1(\rdata[14]_i_6_n_12 ),
        .O(\rdata_reg[14]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[15]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[15]_i_2 
       (.I0(\rdata[15]_i_5_n_12 ),
        .I1(\rdata[15]_i_6_n_12 ),
        .O(\rdata_reg[15]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[16]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[16]_i_2 
       (.I0(\rdata[16]_i_5_n_12 ),
        .I1(\rdata[16]_i_6_n_12 ),
        .O(\rdata_reg[16]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[17]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[17]_i_2 
       (.I0(\rdata[17]_i_5_n_12 ),
        .I1(\rdata[17]_i_6_n_12 ),
        .O(\rdata_reg[17]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[18]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[18]_i_2 
       (.I0(\rdata[18]_i_5_n_12 ),
        .I1(\rdata[18]_i_6_n_12 ),
        .O(\rdata_reg[18]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[19]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[19]_i_2 
       (.I0(\rdata[19]_i_5_n_12 ),
        .I1(\rdata[19]_i_6_n_12 ),
        .O(\rdata_reg[19]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[1]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[1]_i_2 
       (.I0(\rdata[1]_i_5_n_12 ),
        .I1(\rdata[1]_i_6_n_12 ),
        .O(\rdata_reg[1]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[20]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[20]_i_2 
       (.I0(\rdata[20]_i_5_n_12 ),
        .I1(\rdata[20]_i_6_n_12 ),
        .O(\rdata_reg[20]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[21]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[21]_i_2 
       (.I0(\rdata[21]_i_5_n_12 ),
        .I1(\rdata[21]_i_6_n_12 ),
        .O(\rdata_reg[21]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[22]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[22]_i_2 
       (.I0(\rdata[22]_i_5_n_12 ),
        .I1(\rdata[22]_i_6_n_12 ),
        .O(\rdata_reg[22]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[23]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[23]_i_2 
       (.I0(\rdata[23]_i_5_n_12 ),
        .I1(\rdata[23]_i_6_n_12 ),
        .O(\rdata_reg[23]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[24]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[24]_i_2 
       (.I0(\rdata[24]_i_5_n_12 ),
        .I1(\rdata[24]_i_6_n_12 ),
        .O(\rdata_reg[24]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[25]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[25]_i_2 
       (.I0(\rdata[25]_i_5_n_12 ),
        .I1(\rdata[25]_i_6_n_12 ),
        .O(\rdata_reg[25]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[26]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[26]_i_2 
       (.I0(\rdata[26]_i_5_n_12 ),
        .I1(\rdata[26]_i_6_n_12 ),
        .O(\rdata_reg[26]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[27]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[27]_i_2 
       (.I0(\rdata[27]_i_5_n_12 ),
        .I1(\rdata[27]_i_6_n_12 ),
        .O(\rdata_reg[27]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[28]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[28]_i_2 
       (.I0(\rdata[28]_i_5_n_12 ),
        .I1(\rdata[28]_i_6_n_12 ),
        .O(\rdata_reg[28]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[29]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[29]_i_2 
       (.I0(\rdata[29]_i_5_n_12 ),
        .I1(\rdata[29]_i_6_n_12 ),
        .O(\rdata_reg[29]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[2]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[2]_i_2 
       (.I0(\rdata[2]_i_5_n_12 ),
        .I1(\rdata[2]_i_6_n_12 ),
        .O(\rdata_reg[2]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[30]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[30]_i_2 
       (.I0(\rdata[30]_i_5_n_12 ),
        .I1(\rdata[30]_i_6_n_12 ),
        .O(\rdata_reg[30]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[31]_i_3_n_12 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[31]_i_4 
       (.I0(\rdata[31]_i_7_n_12 ),
        .I1(\rdata[31]_i_8_n_12 ),
        .O(\rdata_reg[31]_i_4_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[3]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[3]_i_2 
       (.I0(\rdata[3]_i_5_n_12 ),
        .I1(\rdata[3]_i_6_n_12 ),
        .O(\rdata_reg[3]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[4]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[4]_i_2 
       (.I0(\rdata[4]_i_5_n_12 ),
        .I1(\rdata[4]_i_6_n_12 ),
        .O(\rdata_reg[4]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[5]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[5]_i_2 
       (.I0(\rdata[5]_i_5_n_12 ),
        .I1(\rdata[5]_i_6_n_12 ),
        .O(\rdata_reg[5]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[6]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[6]_i_2 
       (.I0(\rdata[6]_i_5_n_12 ),
        .I1(\rdata[6]_i_6_n_12 ),
        .O(\rdata_reg[6]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[7]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[7]_i_2 
       (.I0(\rdata[7]_i_5_n_12 ),
        .I1(\rdata[7]_i_6_n_12 ),
        .O(\rdata_reg[7]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[8]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[8]_i_2 
       (.I0(\rdata[8]_i_5_n_12 ),
        .I1(\rdata[8]_i_6_n_12 ),
        .O(\rdata_reg[8]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_12 ),
        .D(\rdata[9]_i_1_n_12 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_12 ));
  MUXF7 \rdata_reg[9]_i_2 
       (.I0(\rdata[9]_i_5_n_12 ),
        .I1(\rdata[9]_i_6_n_12 ),
        .O(\rdata_reg[9]_i_2_n_12 ),
        .S(s_axi_control_ARADDR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_12_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_12_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_12_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_12_[6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fcc_combined_dwbuf_V" *) 
module design_1_fcc_combined_0_0_fcc_combined_dwbuf_V
   (add_ln99_fu_1259_p2,
    CO,
    q1,
    Q,
    ap_enable_reg_pp4_iter5,
    ram_reg_0,
    ram_reg_0_0,
    j_4_reg_676_reg,
    ap_clk,
    we0,
    ce1,
    addr1,
    d0,
    WEA);
  output [6:0]add_ln99_fu_1259_p2;
  output [0:0]CO;
  output [15:0]q1;
  input [11:0]Q;
  input ap_enable_reg_pp4_iter5;
  input [11:0]ram_reg_0;
  input [7:0]ram_reg_0_0;
  input [7:0]j_4_reg_676_reg;
  input ap_clk;
  input we0;
  input ce1;
  input [11:0]addr1;
  input [15:0]d0;
  input [0:0]WEA;

  wire [0:0]CO;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [6:0]add_ln99_fu_1259_p2;
  wire [11:0]addr1;
  wire ap_clk;
  wire ap_enable_reg_pp4_iter5;
  wire ce1;
  wire [15:0]d0;
  wire [7:0]j_4_reg_676_reg;
  wire [15:0]q1;
  wire [11:0]ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire we0;

  design_1_fcc_combined_0_0_fcc_combined_dwbuf_V_ram fcc_combined_dwbuf_V_ram_U
       (.CO(CO),
        .Q(Q),
        .WEA(WEA),
        .add_ln99_fu_1259_p2(add_ln99_fu_1259_p2),
        .addr1(addr1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp4_iter5(ap_enable_reg_pp4_iter5),
        .ce1(ce1),
        .d0(d0),
        .j_4_reg_676_reg(j_4_reg_676_reg),
        .q1(q1),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .we0(we0));
endmodule

(* ORIG_REF_NAME = "fcc_combined_dwbuf_V_ram" *) 
module design_1_fcc_combined_0_0_fcc_combined_dwbuf_V_ram
   (add_ln99_fu_1259_p2,
    CO,
    q1,
    Q,
    ap_enable_reg_pp4_iter5,
    ram_reg_0_0,
    ram_reg_0_1,
    j_4_reg_676_reg,
    ap_clk,
    we0,
    ce1,
    addr1,
    d0,
    WEA);
  output [6:0]add_ln99_fu_1259_p2;
  output [0:0]CO;
  output [15:0]q1;
  input [11:0]Q;
  input ap_enable_reg_pp4_iter5;
  input [11:0]ram_reg_0_0;
  input [7:0]ram_reg_0_1;
  input [7:0]j_4_reg_676_reg;
  input ap_clk;
  input we0;
  input ce1;
  input [11:0]addr1;
  input [15:0]d0;
  input [0:0]WEA;

  wire [0:0]CO;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [6:0]add_ln99_fu_1259_p2;
  wire [11:0]addr1;
  wire ap_clk;
  wire ap_enable_reg_pp4_iter5;
  wire ce1;
  wire [15:0]d0;
  wire [11:0]dwbuf_V_address0;
  wire [7:0]j_4_reg_676_reg;
  wire [15:0]q1;
  wire [11:0]ram_reg_0_0;
  wire [7:0]ram_reg_0_1;
  wire ram_reg_0_i_39_n_13;
  wire ram_reg_0_i_39_n_14;
  wire ram_reg_0_i_39_n_15;
  wire ram_reg_0_i_40_n_12;
  wire ram_reg_0_i_40_n_13;
  wire ram_reg_0_i_40_n_14;
  wire ram_reg_0_i_40_n_15;
  wire ram_reg_0_i_44_n_12;
  wire ram_reg_0_i_45_n_12;
  wire ram_reg_0_i_46_n_12;
  wire ram_reg_0_i_47_n_12;
  wire ram_reg_0_i_48_n_12;
  wire ram_reg_0_i_49_n_12;
  wire ram_reg_0_i_50_n_12;
  wire ram_reg_0_i_51_n_12;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_40_O_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "40000" *) 
  (* RTL_RAM_NAME = "dwbuf_V_U/fcc_combined_dwbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,dwbuf_V_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d0[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q1[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q1[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(ram_reg_0_0[4]),
        .O(dwbuf_V_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(ram_reg_0_0[3]),
        .O(dwbuf_V_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(ram_reg_0_0[2]),
        .O(dwbuf_V_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_13
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(ram_reg_0_0[1]),
        .O(dwbuf_V_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_14__0
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(ram_reg_0_0[0]),
        .O(dwbuf_V_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3
       (.I0(Q[11]),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(ram_reg_0_0[11]),
        .O(dwbuf_V_address0[11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_39
       (.CI(ram_reg_0_i_40_n_12),
        .CO({CO,ram_reg_0_i_39_n_13,ram_reg_0_i_39_n_14,ram_reg_0_i_39_n_15}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_1[7:4]),
        .O(add_ln99_fu_1259_p2[6:3]),
        .S({ram_reg_0_i_44_n_12,ram_reg_0_i_45_n_12,ram_reg_0_i_46_n_12,ram_reg_0_i_47_n_12}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(ram_reg_0_0[10]),
        .O(dwbuf_V_address0[10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_40
       (.CI(1'b0),
        .CO({ram_reg_0_i_40_n_12,ram_reg_0_i_40_n_13,ram_reg_0_i_40_n_14,ram_reg_0_i_40_n_15}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_1[3:0]),
        .O({add_ln99_fu_1259_p2[2:0],NLW_ram_reg_0_i_40_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_48_n_12,ram_reg_0_i_49_n_12,ram_reg_0_i_50_n_12,ram_reg_0_i_51_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_44
       (.I0(ram_reg_0_1[7]),
        .I1(j_4_reg_676_reg[7]),
        .O(ram_reg_0_i_44_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_45
       (.I0(ram_reg_0_1[6]),
        .I1(j_4_reg_676_reg[6]),
        .O(ram_reg_0_i_45_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_46
       (.I0(ram_reg_0_1[5]),
        .I1(j_4_reg_676_reg[5]),
        .O(ram_reg_0_i_46_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_47
       (.I0(ram_reg_0_1[4]),
        .I1(j_4_reg_676_reg[4]),
        .O(ram_reg_0_i_47_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_48
       (.I0(ram_reg_0_1[3]),
        .I1(j_4_reg_676_reg[3]),
        .O(ram_reg_0_i_48_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_49
       (.I0(ram_reg_0_1[2]),
        .I1(j_4_reg_676_reg[2]),
        .O(ram_reg_0_i_49_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5
       (.I0(Q[9]),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(ram_reg_0_0[9]),
        .O(dwbuf_V_address0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_50
       (.I0(ram_reg_0_1[1]),
        .I1(j_4_reg_676_reg[1]),
        .O(ram_reg_0_i_50_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_51
       (.I0(ram_reg_0_1[0]),
        .I1(j_4_reg_676_reg[0]),
        .O(ram_reg_0_i_51_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6
       (.I0(Q[8]),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(ram_reg_0_0[8]),
        .O(dwbuf_V_address0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(ram_reg_0_0[7]),
        .O(dwbuf_V_address0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(ram_reg_0_0[6]),
        .O(dwbuf_V_address0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(ram_reg_0_0[5]),
        .O(dwbuf_V_address0[5]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "40000" *) 
  (* RTL_RAM_NAME = "dwbuf_V_U/fcc_combined_dwbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,dwbuf_V_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:7],q1[15:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fcc_combined_dxbuf_V" *) 
module design_1_fcc_combined_0_0_fcc_combined_dxbuf_V
   (D,
    CO,
    ap_clk,
    dxbuf_V_ce1,
    DIADI,
    icmp_ln86_reg_1839_pp4_iter6_reg,
    ap_enable_reg_pp4_iter7,
    Q,
    i_3_reg_687_reg,
    ram_reg_i_32,
    ram_reg,
    i_11_reg_765_reg,
    ap_enable_reg_pp11_iter0,
    ram_reg_0);
  output [15:0]D;
  output [0:0]CO;
  input ap_clk;
  input dxbuf_V_ce1;
  input [15:0]DIADI;
  input icmp_ln86_reg_1839_pp4_iter6_reg;
  input ap_enable_reg_pp4_iter7;
  input [1:0]Q;
  input [30:0]i_3_reg_687_reg;
  input [31:0]ram_reg_i_32;
  input [5:0]ram_reg;
  input [5:0]i_11_reg_765_reg;
  input ap_enable_reg_pp11_iter0;
  input [5:0]ram_reg_0;

  wire [0:0]CO;
  wire [15:0]D;
  wire [15:0]DIADI;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp11_iter0;
  wire ap_enable_reg_pp4_iter7;
  wire dxbuf_V_ce1;
  wire [5:0]i_11_reg_765_reg;
  wire [30:0]i_3_reg_687_reg;
  wire icmp_ln86_reg_1839_pp4_iter6_reg;
  wire [5:0]ram_reg;
  wire [5:0]ram_reg_0;
  wire [31:0]ram_reg_i_32;

  design_1_fcc_combined_0_0_fcc_combined_dxbuf_V_ram fcc_combined_dxbuf_V_ram_U
       (.CO(CO),
        .D(D),
        .DIADI(DIADI),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp11_iter0(ap_enable_reg_pp11_iter0),
        .ap_enable_reg_pp4_iter7(ap_enable_reg_pp4_iter7),
        .dxbuf_V_ce1(dxbuf_V_ce1),
        .i_11_reg_765_reg(i_11_reg_765_reg),
        .i_3_reg_687_reg(i_3_reg_687_reg),
        .icmp_ln86_reg_1839_pp4_iter6_reg(icmp_ln86_reg_1839_pp4_iter6_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_i_32_0(ram_reg_i_32));
endmodule

(* ORIG_REF_NAME = "fcc_combined_dxbuf_V_ram" *) 
module design_1_fcc_combined_0_0_fcc_combined_dxbuf_V_ram
   (D,
    CO,
    ap_clk,
    dxbuf_V_ce1,
    DIADI,
    icmp_ln86_reg_1839_pp4_iter6_reg,
    ap_enable_reg_pp4_iter7,
    Q,
    i_3_reg_687_reg,
    ram_reg_i_32_0,
    ram_reg_0,
    i_11_reg_765_reg,
    ap_enable_reg_pp11_iter0,
    ram_reg_1);
  output [15:0]D;
  output [0:0]CO;
  input ap_clk;
  input dxbuf_V_ce1;
  input [15:0]DIADI;
  input icmp_ln86_reg_1839_pp4_iter6_reg;
  input ap_enable_reg_pp4_iter7;
  input [1:0]Q;
  input [30:0]i_3_reg_687_reg;
  input [31:0]ram_reg_i_32_0;
  input [5:0]ram_reg_0;
  input [5:0]i_11_reg_765_reg;
  input ap_enable_reg_pp11_iter0;
  input [5:0]ram_reg_1;

  wire [0:0]CO;
  wire [15:0]D;
  wire [15:0]DIADI;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp11_iter0;
  wire ap_enable_reg_pp4_iter7;
  wire [5:0]dxbuf_V_address0;
  wire [5:0]dxbuf_V_address1;
  wire dxbuf_V_ce0;
  wire dxbuf_V_ce1;
  wire dxbuf_V_we0;
  wire [5:0]i_11_reg_765_reg;
  wire [30:0]i_3_reg_687_reg;
  wire icmp_ln86_reg_1839_pp4_iter6_reg;
  wire [5:0]ram_reg_0;
  wire [5:0]ram_reg_1;
  wire [31:0]ram_reg_i_32_0;
  wire ram_reg_i_32_n_14;
  wire ram_reg_i_32_n_15;
  wire ram_reg_i_33_n_12;
  wire ram_reg_i_33_n_13;
  wire ram_reg_i_33_n_14;
  wire ram_reg_i_33_n_15;
  wire ram_reg_i_34_n_12;
  wire ram_reg_i_35_n_12;
  wire ram_reg_i_36_n_12;
  wire ram_reg_i_37_n_12;
  wire ram_reg_i_37_n_13;
  wire ram_reg_i_37_n_14;
  wire ram_reg_i_37_n_15;
  wire ram_reg_i_38_n_12;
  wire ram_reg_i_39_n_12;
  wire ram_reg_i_40_n_12;
  wire ram_reg_i_41_n_12;
  wire ram_reg_i_42_n_12;
  wire ram_reg_i_43_n_12;
  wire ram_reg_i_44_n_12;
  wire ram_reg_i_45_n_12;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_32_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_32_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_33_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_37_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "800" *) 
  (* RTL_RAM_NAME = "dxbuf_V_U/fcc_combined_dxbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,dxbuf_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,dxbuf_V_address1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(D),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(dxbuf_V_we0),
        .ENBWREN(dxbuf_V_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({dxbuf_V_ce0,dxbuf_V_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_10__1
       (.I0(i_11_reg_765_reg[4]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp11_iter0),
        .I3(ram_reg_1[4]),
        .O(dxbuf_V_address1[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_11__0
       (.I0(i_11_reg_765_reg[3]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp11_iter0),
        .I3(ram_reg_1[3]),
        .O(dxbuf_V_address1[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_12__0
       (.I0(i_11_reg_765_reg[2]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp11_iter0),
        .I3(ram_reg_1[2]),
        .O(dxbuf_V_address1[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_13__0
       (.I0(i_11_reg_765_reg[1]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp11_iter0),
        .I3(ram_reg_1[1]),
        .O(dxbuf_V_address1[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_14__0
       (.I0(i_11_reg_765_reg[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp11_iter0),
        .I3(ram_reg_1[0]),
        .O(dxbuf_V_address1[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_i_1__2
       (.I0(icmp_ln86_reg_1839_pp4_iter6_reg),
        .I1(ap_enable_reg_pp4_iter7),
        .I2(CO),
        .I3(Q[0]),
        .O(dxbuf_V_we0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_31
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp4_iter7),
        .O(dxbuf_V_ce0));
  CARRY4 ram_reg_i_32
       (.CI(ram_reg_i_33_n_12),
        .CO({NLW_ram_reg_i_32_CO_UNCONNECTED[3],CO,ram_reg_i_32_n_14,ram_reg_i_32_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_32_O_UNCONNECTED[3:0]),
        .S({1'b0,ram_reg_i_34_n_12,ram_reg_i_35_n_12,ram_reg_i_36_n_12}));
  CARRY4 ram_reg_i_33
       (.CI(ram_reg_i_37_n_12),
        .CO({ram_reg_i_33_n_12,ram_reg_i_33_n_13,ram_reg_i_33_n_14,ram_reg_i_33_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_33_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_38_n_12,ram_reg_i_39_n_12,ram_reg_i_40_n_12,ram_reg_i_41_n_12}));
  LUT3 #(
    .INIT(8'h09)) 
    ram_reg_i_34
       (.I0(i_3_reg_687_reg[30]),
        .I1(ram_reg_i_32_0[30]),
        .I2(ram_reg_i_32_0[31]),
        .O(ram_reg_i_34_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_35
       (.I0(i_3_reg_687_reg[28]),
        .I1(ram_reg_i_32_0[28]),
        .I2(i_3_reg_687_reg[27]),
        .I3(ram_reg_i_32_0[27]),
        .I4(ram_reg_i_32_0[29]),
        .I5(i_3_reg_687_reg[29]),
        .O(ram_reg_i_35_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_36
       (.I0(i_3_reg_687_reg[25]),
        .I1(ram_reg_i_32_0[25]),
        .I2(i_3_reg_687_reg[24]),
        .I3(ram_reg_i_32_0[24]),
        .I4(ram_reg_i_32_0[26]),
        .I5(i_3_reg_687_reg[26]),
        .O(ram_reg_i_36_n_12));
  CARRY4 ram_reg_i_37
       (.CI(1'b0),
        .CO({ram_reg_i_37_n_12,ram_reg_i_37_n_13,ram_reg_i_37_n_14,ram_reg_i_37_n_15}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_37_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_42_n_12,ram_reg_i_43_n_12,ram_reg_i_44_n_12,ram_reg_i_45_n_12}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_38
       (.I0(i_3_reg_687_reg[22]),
        .I1(ram_reg_i_32_0[22]),
        .I2(i_3_reg_687_reg[21]),
        .I3(ram_reg_i_32_0[21]),
        .I4(ram_reg_i_32_0[23]),
        .I5(i_3_reg_687_reg[23]),
        .O(ram_reg_i_38_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_39
       (.I0(i_3_reg_687_reg[19]),
        .I1(ram_reg_i_32_0[19]),
        .I2(i_3_reg_687_reg[18]),
        .I3(ram_reg_i_32_0[18]),
        .I4(ram_reg_i_32_0[20]),
        .I5(i_3_reg_687_reg[20]),
        .O(ram_reg_i_39_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__2
       (.I0(i_3_reg_687_reg[5]),
        .I1(Q[0]),
        .I2(ram_reg_0[5]),
        .O(dxbuf_V_address0[5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_40
       (.I0(i_3_reg_687_reg[16]),
        .I1(ram_reg_i_32_0[16]),
        .I2(i_3_reg_687_reg[15]),
        .I3(ram_reg_i_32_0[15]),
        .I4(ram_reg_i_32_0[17]),
        .I5(i_3_reg_687_reg[17]),
        .O(ram_reg_i_40_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_41
       (.I0(i_3_reg_687_reg[13]),
        .I1(ram_reg_i_32_0[13]),
        .I2(i_3_reg_687_reg[12]),
        .I3(ram_reg_i_32_0[12]),
        .I4(ram_reg_i_32_0[14]),
        .I5(i_3_reg_687_reg[14]),
        .O(ram_reg_i_41_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_42
       (.I0(i_3_reg_687_reg[10]),
        .I1(ram_reg_i_32_0[10]),
        .I2(i_3_reg_687_reg[9]),
        .I3(ram_reg_i_32_0[9]),
        .I4(ram_reg_i_32_0[11]),
        .I5(i_3_reg_687_reg[11]),
        .O(ram_reg_i_42_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_43
       (.I0(i_3_reg_687_reg[7]),
        .I1(ram_reg_i_32_0[7]),
        .I2(i_3_reg_687_reg[6]),
        .I3(ram_reg_i_32_0[6]),
        .I4(ram_reg_i_32_0[8]),
        .I5(i_3_reg_687_reg[8]),
        .O(ram_reg_i_43_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_44
       (.I0(i_3_reg_687_reg[4]),
        .I1(ram_reg_i_32_0[4]),
        .I2(i_3_reg_687_reg[3]),
        .I3(ram_reg_i_32_0[3]),
        .I4(ram_reg_i_32_0[5]),
        .I5(i_3_reg_687_reg[5]),
        .O(ram_reg_i_44_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_45
       (.I0(i_3_reg_687_reg[1]),
        .I1(ram_reg_i_32_0[1]),
        .I2(i_3_reg_687_reg[0]),
        .I3(ram_reg_i_32_0[0]),
        .I4(ram_reg_i_32_0[2]),
        .I5(i_3_reg_687_reg[2]),
        .O(ram_reg_i_45_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__2
       (.I0(i_3_reg_687_reg[4]),
        .I1(Q[0]),
        .I2(ram_reg_0[4]),
        .O(dxbuf_V_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__2
       (.I0(i_3_reg_687_reg[3]),
        .I1(Q[0]),
        .I2(ram_reg_0[3]),
        .O(dxbuf_V_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__2
       (.I0(i_3_reg_687_reg[2]),
        .I1(Q[0]),
        .I2(ram_reg_0[2]),
        .O(dxbuf_V_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__2
       (.I0(i_3_reg_687_reg[1]),
        .I1(Q[0]),
        .I2(ram_reg_0[1]),
        .O(dxbuf_V_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__3
       (.I0(i_3_reg_687_reg[0]),
        .I1(Q[0]),
        .I2(ram_reg_0[0]),
        .O(dxbuf_V_address0[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__1
       (.I0(i_11_reg_765_reg[5]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp11_iter0),
        .I3(ram_reg_1[5]),
        .O(dxbuf_V_address1[5]));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi
   (gmem2_WREADY,
    SR,
    full_n_reg,
    gmem2_AWREADY,
    full_n_reg_0,
    empty_n_reg,
    m_axi_gmem2_WLAST,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    m_axi_gmem2_WVALID,
    Q,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_ARADDR,
    ap_enable_reg_pp3_iter0_reg,
    ap_enable_reg_pp3_iter2_reg,
    ap_rst_n_0,
    ap_enable_reg_pp6_iter1_reg,
    I_AWVALID1,
    ap_enable_reg_pp8_iter0_reg,
    ap_enable_reg_pp8_iter2_reg,
    ap_enable_reg_pp11_iter1_reg,
    we0,
    WEA,
    E,
    \state_reg[0] ,
    ap_enable_reg_pp3_iter0_reg_0,
    p_73_in,
    j_reg_6090,
    p_72_in,
    \ap_CS_fsm_reg[89] ,
    gmem2_AWADDR3,
    ap_done,
    ap_NS_fsm192_out,
    ap_enable_reg_pp6_iter0_reg,
    j_4_reg_6760,
    \icmp_ln98_reg_1976_reg[0] ,
    ce1,
    \icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] ,
    \state_reg[0]_0 ,
    j_2_reg_7100,
    \state_reg[0]_1 ,
    ap_enable_reg_pp8_iter0_reg_0,
    ap_block_pp8_stage0_11001,
    i_11_reg_7650,
    \icmp_ln106_reg_2182_reg[0] ,
    dxbuf_V_ce1,
    ap_block_pp11_stage0_subdone,
    ap_enable_reg_pp11_iter1_reg_0,
    \icmp_ln98_reg_1976_reg[0]_0 ,
    \ap_CS_fsm_reg[48] ,
    \icmp_ln106_reg_2182_reg[0]_0 ,
    \ap_CS_fsm_reg[85] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WDATA,
    \data_p1_reg[15] ,
    ap_clk,
    D,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_RVALID,
    ap_rst_n,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_AWREADY,
    \mOutPtr_reg[0] ,
    icmp_ln98_reg_1976_pp6_iter1_reg,
    icmp_ln106_reg_2182_pp11_iter1_reg,
    \mOutPtr_reg[0]_0 ,
    \ap_CS_fsm_reg[90] ,
    gmem2_AWADDR1,
    m_axi_gmem2_BVALID,
    icmp_ln45_reg_1723,
    \data_p2_reg[63] ,
    \data_p1_reg[30] ,
    \data_p1_reg[30]_0 ,
    \data_p1_reg[30]_1 ,
    \data_p1_reg[30]_2 ,
    ap_enable_reg_pp3_iter0,
    CO,
    ap_enable_reg_pp3_iter1_reg,
    ap_enable_reg_pp3_iter1_reg_0,
    ap_enable_reg_pp3_iter2_reg_0,
    ap_enable_reg_pp6_iter1_reg_0,
    ap_enable_reg_pp6_iter0,
    ap_enable_reg_pp6_iter0_reg_0,
    ap_enable_reg_pp8_iter0,
    ap_enable_reg_pp8_iter1_reg,
    ap_enable_reg_pp8_iter1_reg_0,
    ap_enable_reg_pp8_iter1_reg_1,
    ap_enable_reg_pp8_iter2_reg_0,
    ap_enable_reg_pp11_iter1_reg_1,
    ap_enable_reg_pp11_iter0,
    ap_enable_reg_pp11_iter1_reg_2,
    icmp_ln81_reg_1815_pp3_iter1_reg,
    icmp_ln86_reg_1839_pp4_iter4_reg,
    ap_enable_reg_pp4_iter5,
    icmp_ln98_reg_1976,
    ap_enable_reg_pp4_iter3,
    icmp_ln56_reg_2050_pp8_iter1_reg,
    fwprop_read_reg_1596,
    icmp_ln37_reg_1663,
    \ap_CS_fsm_reg[90]_0 ,
    mem_reg,
    mem_reg_0,
    icmp_ln106_reg_2182,
    \ap_CS_fsm_reg[84] ,
    \data_p2_reg[63]_0 ,
    \data_p2_reg[30] );
  output gmem2_WREADY;
  output [0:0]SR;
  output full_n_reg;
  output gmem2_AWREADY;
  output full_n_reg_0;
  output empty_n_reg;
  output m_axi_gmem2_WLAST;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output m_axi_gmem2_WVALID;
  output [3:0]Q;
  output m_axi_gmem2_AWVALID;
  output [29:0]m_axi_gmem2_AWADDR;
  output [29:0]m_axi_gmem2_ARADDR;
  output ap_enable_reg_pp3_iter0_reg;
  output ap_enable_reg_pp3_iter2_reg;
  output ap_rst_n_0;
  output ap_enable_reg_pp6_iter1_reg;
  output I_AWVALID1;
  output ap_enable_reg_pp8_iter0_reg;
  output ap_enable_reg_pp8_iter2_reg;
  output ap_enable_reg_pp11_iter1_reg;
  output we0;
  output [0:0]WEA;
  output [0:0]E;
  output [0:0]\state_reg[0] ;
  output ap_enable_reg_pp3_iter0_reg_0;
  output p_73_in;
  output j_reg_6090;
  output p_72_in;
  output [11:0]\ap_CS_fsm_reg[89] ;
  output gmem2_AWADDR3;
  output ap_done;
  output ap_NS_fsm192_out;
  output ap_enable_reg_pp6_iter0_reg;
  output j_4_reg_6760;
  output [0:0]\icmp_ln98_reg_1976_reg[0] ;
  output ce1;
  output [0:0]\icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] ;
  output [0:0]\state_reg[0]_0 ;
  output j_2_reg_7100;
  output [0:0]\state_reg[0]_1 ;
  output ap_enable_reg_pp8_iter0_reg_0;
  output ap_block_pp8_stage0_11001;
  output i_11_reg_7650;
  output [0:0]\icmp_ln106_reg_2182_reg[0] ;
  output dxbuf_V_ce1;
  output ap_block_pp11_stage0_subdone;
  output ap_enable_reg_pp11_iter1_reg_0;
  output \icmp_ln98_reg_1976_reg[0]_0 ;
  output \ap_CS_fsm_reg[48] ;
  output \icmp_ln106_reg_2182_reg[0]_0 ;
  output \ap_CS_fsm_reg[85] ;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [3:0]m_axi_gmem2_WSTRB;
  output [31:0]m_axi_gmem2_WDATA;
  output [15:0]\data_p1_reg[15] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem2_RRESP;
  input m_axi_gmem2_RVALID;
  input ap_rst_n;
  input m_axi_gmem2_ARREADY;
  input m_axi_gmem2_WREADY;
  input m_axi_gmem2_AWREADY;
  input \mOutPtr_reg[0] ;
  input icmp_ln98_reg_1976_pp6_iter1_reg;
  input icmp_ln106_reg_2182_pp11_iter1_reg;
  input \mOutPtr_reg[0]_0 ;
  input [17:0]\ap_CS_fsm_reg[90] ;
  input gmem2_AWADDR1;
  input m_axi_gmem2_BVALID;
  input icmp_ln45_reg_1723;
  input [31:0]\data_p2_reg[63] ;
  input [30:0]\data_p1_reg[30] ;
  input [30:0]\data_p1_reg[30]_0 ;
  input [30:0]\data_p1_reg[30]_1 ;
  input [30:0]\data_p1_reg[30]_2 ;
  input ap_enable_reg_pp3_iter0;
  input [0:0]CO;
  input ap_enable_reg_pp3_iter1_reg;
  input ap_enable_reg_pp3_iter1_reg_0;
  input ap_enable_reg_pp3_iter2_reg_0;
  input ap_enable_reg_pp6_iter1_reg_0;
  input ap_enable_reg_pp6_iter0;
  input [0:0]ap_enable_reg_pp6_iter0_reg_0;
  input ap_enable_reg_pp8_iter0;
  input [0:0]ap_enable_reg_pp8_iter1_reg;
  input ap_enable_reg_pp8_iter1_reg_0;
  input ap_enable_reg_pp8_iter1_reg_1;
  input ap_enable_reg_pp8_iter2_reg_0;
  input ap_enable_reg_pp11_iter1_reg_1;
  input ap_enable_reg_pp11_iter0;
  input [0:0]ap_enable_reg_pp11_iter1_reg_2;
  input icmp_ln81_reg_1815_pp3_iter1_reg;
  input icmp_ln86_reg_1839_pp4_iter4_reg;
  input ap_enable_reg_pp4_iter5;
  input icmp_ln98_reg_1976;
  input ap_enable_reg_pp4_iter3;
  input icmp_ln56_reg_2050_pp8_iter1_reg;
  input fwprop_read_reg_1596;
  input icmp_ln37_reg_1663;
  input \ap_CS_fsm_reg[90]_0 ;
  input [15:0]mem_reg;
  input [15:0]mem_reg_0;
  input icmp_ln106_reg_2182;
  input \ap_CS_fsm_reg[84] ;
  input [0:0]\data_p2_reg[63]_0 ;
  input [30:0]\data_p2_reg[30] ;

  wire [3:0]A;
  wire [0:0]CO;
  wire [32:0]D;
  wire [0:0]E;
  wire I_AWVALID1;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[48] ;
  wire \ap_CS_fsm_reg[84] ;
  wire \ap_CS_fsm_reg[85] ;
  wire [11:0]\ap_CS_fsm_reg[89] ;
  wire [17:0]\ap_CS_fsm_reg[90] ;
  wire \ap_CS_fsm_reg[90]_0 ;
  wire ap_NS_fsm192_out;
  wire ap_block_pp11_stage0_subdone;
  wire ap_block_pp8_stage0_11001;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp11_iter0;
  wire ap_enable_reg_pp11_iter1_reg;
  wire ap_enable_reg_pp11_iter1_reg_0;
  wire ap_enable_reg_pp11_iter1_reg_1;
  wire [0:0]ap_enable_reg_pp11_iter1_reg_2;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_reg;
  wire ap_enable_reg_pp3_iter0_reg_0;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter2_reg;
  wire ap_enable_reg_pp3_iter2_reg_0;
  wire ap_enable_reg_pp4_iter3;
  wire ap_enable_reg_pp4_iter5;
  wire ap_enable_reg_pp6_iter0;
  wire ap_enable_reg_pp6_iter0_reg;
  wire [0:0]ap_enable_reg_pp6_iter0_reg_0;
  wire ap_enable_reg_pp6_iter1_reg;
  wire ap_enable_reg_pp6_iter1_reg_0;
  wire ap_enable_reg_pp8_iter0;
  wire ap_enable_reg_pp8_iter0_reg;
  wire ap_enable_reg_pp8_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp8_iter1_reg;
  wire ap_enable_reg_pp8_iter1_reg_0;
  wire ap_enable_reg_pp8_iter1_reg_1;
  wire ap_enable_reg_pp8_iter2_reg;
  wire ap_enable_reg_pp8_iter2_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_wide_gen.data_buf1_out ;
  wire \bus_wide_gen.data_buf4_out ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire bus_write_n_18;
  wire bus_write_n_19;
  wire bus_write_n_21;
  wire bus_write_n_31;
  wire bus_write_n_33;
  wire bus_write_n_88;
  wire bus_write_n_89;
  wire bus_write_n_90;
  wire ce1;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [15:0]\data_p1_reg[15] ;
  wire [30:0]\data_p1_reg[30] ;
  wire [30:0]\data_p1_reg[30]_0 ;
  wire [30:0]\data_p1_reg[30]_1 ;
  wire [30:0]\data_p1_reg[30]_2 ;
  wire [30:0]\data_p2_reg[30] ;
  wire [31:0]\data_p2_reg[63] ;
  wire [0:0]\data_p2_reg[63]_0 ;
  wire dxbuf_V_ce1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire fwprop_read_reg_1596;
  wire gmem2_AWADDR1;
  wire gmem2_AWADDR3;
  wire gmem2_AWREADY;
  wire gmem2_WREADY;
  wire i_11_reg_7650;
  wire icmp_ln106_reg_2182;
  wire icmp_ln106_reg_2182_pp11_iter1_reg;
  wire [0:0]\icmp_ln106_reg_2182_reg[0] ;
  wire \icmp_ln106_reg_2182_reg[0]_0 ;
  wire icmp_ln37_reg_1663;
  wire icmp_ln45_reg_1723;
  wire icmp_ln56_reg_2050_pp8_iter1_reg;
  wire [0:0]\icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] ;
  wire icmp_ln81_reg_1815_pp3_iter1_reg;
  wire icmp_ln86_reg_1839_pp4_iter4_reg;
  wire icmp_ln98_reg_1976;
  wire icmp_ln98_reg_1976_pp6_iter1_reg;
  wire [0:0]\icmp_ln98_reg_1976_reg[0] ;
  wire \icmp_ln98_reg_1976_reg[0]_0 ;
  wire j_2_reg_7100;
  wire j_4_reg_6760;
  wire j_reg_6090;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [29:0]m_axi_gmem2_ARADDR;
  wire m_axi_gmem2_ARREADY;
  wire [29:0]m_axi_gmem2_AWADDR;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BVALID;
  wire [1:0]m_axi_gmem2_RRESP;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire [15:0]mem_reg;
  wire [15:0]mem_reg_0;
  wire out_BUS_WVALID0__7;
  wire p_72_in;
  wire p_73_in;
  wire req_en__17;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire throttl_cnt1;
  wire [3:0]throttl_cnt_reg;
  wire we0;

  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_read bus_read
       (.CO(CO),
        .D(D),
        .E(E),
        .Q(\could_multi_bursts.arlen_buf_reg[3] ),
        .SR(SR),
        .WEA(WEA),
        .\add_ln57_reg_2054_reg[0] ({\ap_CS_fsm_reg[90] [13:10],\ap_CS_fsm_reg[90] [3:0]}),
        .ap_block_pp8_stage0_11001(ap_block_pp8_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter0_reg(ap_enable_reg_pp3_iter0_reg),
        .ap_enable_reg_pp3_iter0_reg_0(ap_enable_reg_pp3_iter0_reg_0),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .ap_enable_reg_pp3_iter1_reg_0(ap_enable_reg_pp3_iter1_reg_0),
        .ap_enable_reg_pp3_iter2_reg(ap_enable_reg_pp3_iter2_reg),
        .ap_enable_reg_pp3_iter2_reg_0(ap_enable_reg_pp3_iter2_reg_0),
        .ap_enable_reg_pp4_iter5(ap_enable_reg_pp4_iter5),
        .ap_enable_reg_pp8_iter0(ap_enable_reg_pp8_iter0),
        .ap_enable_reg_pp8_iter0_reg(ap_enable_reg_pp8_iter0_reg),
        .ap_enable_reg_pp8_iter0_reg_0(ap_enable_reg_pp8_iter0_reg_0),
        .ap_enable_reg_pp8_iter1_reg(ap_enable_reg_pp8_iter1_reg),
        .ap_enable_reg_pp8_iter1_reg_0(ap_enable_reg_pp8_iter1_reg_0),
        .ap_enable_reg_pp8_iter1_reg_1(ap_enable_reg_pp8_iter1_reg_1),
        .ap_enable_reg_pp8_iter2_reg(ap_enable_reg_pp8_iter2_reg),
        .ap_enable_reg_pp8_iter2_reg_0(ap_enable_reg_pp8_iter2_reg_0),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\data_p1_reg[15] (\data_p1_reg[15] ),
        .\data_p1_reg[30] (\data_p1_reg[30]_1 ),
        .\data_p1_reg[30]_0 (\data_p1_reg[30]_2 ),
        .\data_p2_reg[63] (\data_p2_reg[63] ),
        .full_n_reg(full_n_reg),
        .icmp_ln45_reg_1723(icmp_ln45_reg_1723),
        .icmp_ln56_reg_2050_pp8_iter1_reg(icmp_ln56_reg_2050_pp8_iter1_reg),
        .\icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] (\icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] ),
        .icmp_ln81_reg_1815_pp3_iter1_reg(icmp_ln81_reg_1815_pp3_iter1_reg),
        .icmp_ln86_reg_1839_pp4_iter4_reg(icmp_ln86_reg_1839_pp4_iter4_reg),
        .j_2_reg_7100(j_2_reg_7100),
        .j_reg_6090(j_reg_6090),
        .m_axi_gmem2_ARADDR(m_axi_gmem2_ARADDR),
        .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
        .m_axi_gmem2_RRESP(m_axi_gmem2_RRESP),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .p_72_in(p_72_in),
        .p_73_in(p_73_in),
        .s_ready_t_reg({\ap_CS_fsm_reg[89] [8:7],\ap_CS_fsm_reg[89] [1:0]}),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[0]_0 (\state_reg[0]_0 ),
        .\state_reg[0]_1 (\state_reg[0]_1 ),
        .we0(we0));
  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_write bus_write
       (.A(A),
        .D(bus_write_n_31),
        .E(bus_write_n_21),
        .I_AWVALID1(I_AWVALID1),
        .Q(Q),
        .S({bus_write_n_88,bus_write_n_89,bus_write_n_90}),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[48] (\ap_CS_fsm_reg[48] ),
        .\ap_CS_fsm_reg[84] (\ap_CS_fsm_reg[84] ),
        .\ap_CS_fsm_reg[85] (\ap_CS_fsm_reg[85] ),
        .\ap_CS_fsm_reg[89] ({\ap_CS_fsm_reg[89] [11:9],\ap_CS_fsm_reg[89] [6:2]}),
        .\ap_CS_fsm_reg[90] ({\ap_CS_fsm_reg[90] [17:14],\ap_CS_fsm_reg[90] [9:4]}),
        .\ap_CS_fsm_reg[90]_0 (\ap_CS_fsm_reg[90]_0 ),
        .ap_NS_fsm192_out(ap_NS_fsm192_out),
        .ap_block_pp11_stage0_subdone(ap_block_pp11_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp11_iter0(ap_enable_reg_pp11_iter0),
        .ap_enable_reg_pp11_iter1_reg(ap_enable_reg_pp11_iter1_reg),
        .ap_enable_reg_pp11_iter1_reg_0(ap_enable_reg_pp11_iter1_reg_0),
        .ap_enable_reg_pp11_iter1_reg_1(ap_enable_reg_pp11_iter1_reg_1),
        .ap_enable_reg_pp11_iter1_reg_2(ap_enable_reg_pp11_iter1_reg_2),
        .ap_enable_reg_pp4_iter3(ap_enable_reg_pp4_iter3),
        .ap_enable_reg_pp4_iter5(ap_enable_reg_pp4_iter5),
        .ap_enable_reg_pp6_iter0(ap_enable_reg_pp6_iter0),
        .ap_enable_reg_pp6_iter0_reg(ap_enable_reg_pp6_iter0_reg),
        .ap_enable_reg_pp6_iter0_reg_0(ap_enable_reg_pp6_iter0_reg_0),
        .ap_enable_reg_pp6_iter1_reg(ap_enable_reg_pp6_iter1_reg),
        .ap_enable_reg_pp6_iter1_reg_0(ap_enable_reg_pp6_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\bus_wide_gen.data_buf_reg[15]_0 (\bus_wide_gen.data_buf4_out ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf1_out ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .ce1(ce1),
        .\data_p1_reg[30] (\data_p1_reg[30] ),
        .\data_p1_reg[30]_0 (\data_p1_reg[30]_0 ),
        .\data_p2_reg[63] ({\data_p2_reg[63] ,\data_p2_reg[30] }),
        .\data_p2_reg[63]_0 (\data_p2_reg[63]_0 ),
        .dxbuf_V_ce1(dxbuf_V_ce1),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(gmem2_WREADY),
        .full_n_reg_0(full_n_reg_0),
        .fwprop_read_reg_1596(fwprop_read_reg_1596),
        .gmem2_AWADDR1(gmem2_AWADDR1),
        .gmem2_AWADDR3(gmem2_AWADDR3),
        .i_11_reg_7650(i_11_reg_7650),
        .icmp_ln106_reg_2182(icmp_ln106_reg_2182),
        .icmp_ln106_reg_2182_pp11_iter1_reg(icmp_ln106_reg_2182_pp11_iter1_reg),
        .\icmp_ln106_reg_2182_reg[0] (\icmp_ln106_reg_2182_reg[0] ),
        .\icmp_ln106_reg_2182_reg[0]_0 (\icmp_ln106_reg_2182_reg[0]_0 ),
        .icmp_ln37_reg_1663(icmp_ln37_reg_1663),
        .icmp_ln45_reg_1723(icmp_ln45_reg_1723),
        .icmp_ln98_reg_1976(icmp_ln98_reg_1976),
        .icmp_ln98_reg_1976_pp6_iter1_reg(icmp_ln98_reg_1976_pp6_iter1_reg),
        .\icmp_ln98_reg_1976_reg[0] (\icmp_ln98_reg_1976_reg[0] ),
        .\icmp_ln98_reg_1976_reg[0]_0 (\icmp_ln98_reg_1976_reg[0]_0 ),
        .j_4_reg_6760(j_4_reg_6760),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .m_axi_gmem2_AWADDR(m_axi_gmem2_AWADDR),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WREADY_0(bus_write_n_33),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .out_BUS_WVALID0__7(out_BUS_WVALID0__7),
        .\q_reg[8] (bus_write_n_19),
        .\q_reg[9] (bus_write_n_18),
        .req_en__17(req_en__17),
        .s_ready_t_reg(gmem2_AWREADY),
        .throttl_cnt1(throttl_cnt1),
        .\throttl_cnt_reg[4] (throttl_cnt_reg));
  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_throttle wreq_throttle
       (.D(bus_write_n_31),
        .E(bus_write_n_21),
        .Q(throttl_cnt_reg),
        .S({bus_write_n_88,bus_write_n_89,bus_write_n_90}),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_buf_reg[15] (bus_write_n_18),
        .\bus_wide_gen.data_buf_reg[31] (bus_write_n_19),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\could_multi_bursts.AWVALID_Dummy_reg (bus_write_n_33),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WREADY_0(\bus_wide_gen.data_buf1_out ),
        .m_axi_gmem2_WREADY_1(\bus_wide_gen.data_buf4_out ),
        .out_BUS_WVALID0__7(out_BUS_WVALID0__7),
        .req_en__17(req_en__17),
        .throttl_cnt1(throttl_cnt1),
        .\throttl_cnt_reg[4]_0 (A),
        .\throttl_cnt_reg[4]_1 (Q[3]));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi_buffer" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_buffer
   (full_n_reg_0,
    data_valid,
    \bus_wide_gen.first_pad_reg ,
    E,
    Q,
    DI,
    ap_rst_n_0,
    ap_block_pp6_stage0_11001,
    ap_enable_reg_pp6_iter1_reg,
    ap_enable_reg_pp11_iter1_reg,
    ap_enable_reg_pp11_iter0_reg,
    ap_enable_reg_pp6_iter0_reg,
    j_4_reg_6760,
    \icmp_ln98_reg_1976_reg[0] ,
    ce1,
    i_11_reg_7650,
    \icmp_ln106_reg_2182_reg[0] ,
    dxbuf_V_ce1,
    ap_block_pp11_stage0_subdone,
    ap_enable_reg_pp11_iter1_reg_0,
    S,
    \mOutPtr_reg[6]_0 ,
    \icmp_ln98_reg_1976_reg[0]_0 ,
    \ap_CS_fsm_reg[48] ,
    \icmp_ln106_reg_2182_reg[0]_0 ,
    \ap_CS_fsm_reg[85] ,
    \bus_wide_gen.strb_buf_reg[2] ,
    \dout_buf_reg[17]_0 ,
    \bus_wide_gen.strb_buf_reg[3] ,
    ap_clk,
    SR,
    ap_rst_n,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[16]_0 ,
    \bus_wide_gen.data_buf_reg[16]_1 ,
    \bus_wide_gen.ready_for_data__0 ,
    \mOutPtr_reg[0]_0 ,
    icmp_ln98_reg_1976_pp6_iter1_reg,
    icmp_ln106_reg_2182_pp11_iter1_reg,
    \mOutPtr_reg[0]_1 ,
    burst_valid,
    ap_enable_reg_pp6_iter1_reg_0,
    ap_enable_reg_pp6_iter0,
    ap_enable_reg_pp6_iter1_reg_1,
    I_AWVALID1,
    ap_enable_reg_pp11_iter1_reg_1,
    ap_enable_reg_pp11_iter0,
    gmem2_WDATA1,
    ap_enable_reg_pp11_iter1_reg_2,
    \icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] ,
    icmp_ln98_reg_1976,
    ap_enable_reg_pp4_iter3,
    mem_reg_0,
    mem_reg_1,
    icmp_ln106_reg_2182,
    ap_enable_reg_pp4_iter5,
    \bus_wide_gen.strb_buf_reg[3]_0 ,
    m_axi_gmem2_WSTRB,
    D);
  output full_n_reg_0;
  output data_valid;
  output \bus_wide_gen.first_pad_reg ;
  output [0:0]E;
  output [5:0]Q;
  output [0:0]DI;
  output ap_rst_n_0;
  output ap_block_pp6_stage0_11001;
  output ap_enable_reg_pp6_iter1_reg;
  output ap_enable_reg_pp11_iter1_reg;
  output [1:0]ap_enable_reg_pp11_iter0_reg;
  output ap_enable_reg_pp6_iter0_reg;
  output j_4_reg_6760;
  output [0:0]\icmp_ln98_reg_1976_reg[0] ;
  output ce1;
  output i_11_reg_7650;
  output [0:0]\icmp_ln106_reg_2182_reg[0] ;
  output dxbuf_V_ce1;
  output ap_block_pp11_stage0_subdone;
  output ap_enable_reg_pp11_iter1_reg_0;
  output [3:0]S;
  output [2:0]\mOutPtr_reg[6]_0 ;
  output \icmp_ln98_reg_1976_reg[0]_0 ;
  output \ap_CS_fsm_reg[48] ;
  output \icmp_ln106_reg_2182_reg[0]_0 ;
  output \ap_CS_fsm_reg[85] ;
  output \bus_wide_gen.strb_buf_reg[2] ;
  output [17:0]\dout_buf_reg[17]_0 ;
  output \bus_wide_gen.strb_buf_reg[3] ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[16]_0 ;
  input \bus_wide_gen.data_buf_reg[16]_1 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input \mOutPtr_reg[0]_0 ;
  input icmp_ln98_reg_1976_pp6_iter1_reg;
  input icmp_ln106_reg_2182_pp11_iter1_reg;
  input \mOutPtr_reg[0]_1 ;
  input burst_valid;
  input ap_enable_reg_pp6_iter1_reg_0;
  input ap_enable_reg_pp6_iter0;
  input [0:0]ap_enable_reg_pp6_iter1_reg_1;
  input I_AWVALID1;
  input ap_enable_reg_pp11_iter1_reg_1;
  input ap_enable_reg_pp11_iter0;
  input gmem2_WDATA1;
  input [0:0]ap_enable_reg_pp11_iter1_reg_2;
  input [1:0]\icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] ;
  input icmp_ln98_reg_1976;
  input ap_enable_reg_pp4_iter3;
  input [15:0]mem_reg_0;
  input [15:0]mem_reg_1;
  input icmp_ln106_reg_2182;
  input ap_enable_reg_pp4_iter5;
  input \bus_wide_gen.strb_buf_reg[3]_0 ;
  input [1:0]m_axi_gmem2_WSTRB;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire I_AWVALID1;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[48] ;
  wire \ap_CS_fsm_reg[85] ;
  wire ap_block_pp11_stage0_subdone;
  wire ap_block_pp6_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp11_iter0;
  wire [1:0]ap_enable_reg_pp11_iter0_reg;
  wire ap_enable_reg_pp11_iter1_reg;
  wire ap_enable_reg_pp11_iter1_reg_0;
  wire ap_enable_reg_pp11_iter1_reg_1;
  wire [0:0]ap_enable_reg_pp11_iter1_reg_2;
  wire ap_enable_reg_pp4_iter3;
  wire ap_enable_reg_pp4_iter5;
  wire ap_enable_reg_pp6_iter0;
  wire ap_enable_reg_pp6_iter0_reg;
  wire ap_enable_reg_pp6_iter1_reg;
  wire ap_enable_reg_pp6_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp6_iter1_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[16]_0 ;
  wire \bus_wide_gen.data_buf_reg[16]_1 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.strb_buf_reg[2] ;
  wire \bus_wide_gen.strb_buf_reg[3] ;
  wire \bus_wide_gen.strb_buf_reg[3]_0 ;
  wire ce1;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_12 ;
  wire \dout_buf[10]_i_1_n_12 ;
  wire \dout_buf[11]_i_1_n_12 ;
  wire \dout_buf[12]_i_1_n_12 ;
  wire \dout_buf[13]_i_1_n_12 ;
  wire \dout_buf[14]_i_1_n_12 ;
  wire \dout_buf[15]_i_1_n_12 ;
  wire \dout_buf[16]_i_1_n_12 ;
  wire \dout_buf[17]_i_2_n_12 ;
  wire \dout_buf[1]_i_1_n_12 ;
  wire \dout_buf[2]_i_1_n_12 ;
  wire \dout_buf[3]_i_1_n_12 ;
  wire \dout_buf[4]_i_1_n_12 ;
  wire \dout_buf[5]_i_1_n_12 ;
  wire \dout_buf[6]_i_1_n_12 ;
  wire \dout_buf[7]_i_1_n_12 ;
  wire \dout_buf[8]_i_1_n_12 ;
  wire \dout_buf[9]_i_1_n_12 ;
  wire [17:0]\dout_buf_reg[17]_0 ;
  wire dout_valid_i_1__1_n_12;
  wire dxbuf_V_ce1;
  wire empty_n_i_1__0_n_12;
  wire empty_n_i_2__5_n_12;
  wire empty_n_i_3__4_n_12;
  wire empty_n_i_4__2_n_12;
  wire empty_n_reg_n_12;
  wire full_n_i_1__8_n_12;
  wire full_n_i_3__5_n_12;
  wire full_n_reg_0;
  wire [15:0]gmem2_WDATA;
  wire gmem2_WDATA1;
  wire i_11_reg_7650;
  wire icmp_ln106_reg_2182;
  wire icmp_ln106_reg_2182_pp11_iter1_reg;
  wire [1:0]\icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln106_reg_2182_reg[0] ;
  wire \icmp_ln106_reg_2182_reg[0]_0 ;
  wire icmp_ln98_reg_1976;
  wire icmp_ln98_reg_1976_pp6_iter1_reg;
  wire [0:0]\icmp_ln98_reg_1976_reg[0] ;
  wire \icmp_ln98_reg_1976_reg[0]_0 ;
  wire j_4_reg_6760;
  wire \mOutPtr[0]_i_1__1_n_12 ;
  wire \mOutPtr[7]_i_1__1_n_12 ;
  wire [7:6]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire [1:0]m_axi_gmem2_WSTRB;
  wire [15:0]mem_reg_0;
  wire [15:0]mem_reg_1;
  wire mem_reg_i_26_n_12;
  wire mem_reg_i_27_n_12;
  wire p_1_in;
  wire pop;
  wire push;
  wire [17:0]q_buf;
  wire [17:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__1_n_12;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__1_n_12 ;
  wire \waddr[1]_i_1__1_n_12 ;
  wire \waddr[2]_i_1__1_n_12 ;
  wire \waddr[3]_i_1__1_n_12 ;
  wire \waddr[4]_i_1__1_n_12 ;
  wire \waddr[5]_i_1__1_n_12 ;
  wire \waddr[6]_i_1__2_n_12 ;
  wire \waddr[6]_i_2__1_n_12 ;
  wire \waddr[7]_i_1__2_n_12 ;
  wire \waddr[7]_i_2__1_n_12 ;
  wire \waddr[7]_i_3__1_n_12 ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000FF88F088)) 
    \ap_CS_fsm[48]_i_2 
       (.I0(ap_enable_reg_pp6_iter1_reg_1),
        .I1(ap_enable_reg_pp6_iter0),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(icmp_ln98_reg_1976_pp6_iter1_reg),
        .I5(ap_enable_reg_pp6_iter1_reg_0),
        .O(ap_enable_reg_pp6_iter0_reg));
  LUT6 #(
    .INIT(64'h0504040400000000)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(ap_enable_reg_pp6_iter1_reg_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_block_pp6_stage0_11001),
        .I3(ap_enable_reg_pp6_iter0),
        .I4(ap_enable_reg_pp6_iter1_reg_1),
        .I5(\icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] [0]),
        .O(ap_enable_reg_pp11_iter0_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[49]_i_2 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(icmp_ln98_reg_1976_pp6_iter1_reg),
        .O(ap_block_pp6_stage0_11001));
  LUT6 #(
    .INIT(64'h5455540054005400)) 
    \ap_CS_fsm[85]_i_2 
       (.I0(ap_enable_reg_pp11_iter1_reg_1),
        .I1(full_n_reg_0),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(ap_enable_reg_pp11_iter0),
        .I5(ap_enable_reg_pp11_iter1_reg_2),
        .O(ap_enable_reg_pp11_iter1_reg_0));
  LUT6 #(
    .INIT(64'h0000F80000000000)) 
    \ap_CS_fsm[86]_i_1 
       (.I0(ap_enable_reg_pp11_iter1_reg_2),
        .I1(ap_enable_reg_pp11_iter0),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(ap_block_pp11_stage0_subdone),
        .I4(ap_enable_reg_pp11_iter1_reg_1),
        .I5(\icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] [1]),
        .O(ap_enable_reg_pp11_iter0_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ap_CS_fsm[86]_i_3 
       (.I0(full_n_reg_0),
        .I1(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I2(\mOutPtr_reg[0]_1 ),
        .O(ap_block_pp11_stage0_subdone));
  LUT6 #(
    .INIT(64'h0000A000C0C0A0C0)) 
    ap_enable_reg_pp11_iter1_i_1
       (.I0(ap_enable_reg_pp11_iter1_reg_1),
        .I1(ap_enable_reg_pp11_iter0),
        .I2(ap_rst_n),
        .I3(gmem2_WDATA1),
        .I4(full_n_reg_0),
        .I5(ap_enable_reg_pp11_iter1_reg_2),
        .O(ap_enable_reg_pp11_iter1_reg));
  LUT5 #(
    .INIT(32'h880088A0)) 
    ap_enable_reg_pp6_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp6_iter1_reg_0),
        .I2(ap_enable_reg_pp6_iter0),
        .I3(ap_block_pp6_stage0_11001),
        .I4(ap_enable_reg_pp6_iter1_reg_1),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h8888808888888C88)) 
    ap_enable_reg_pp6_iter2_i_1
       (.I0(ap_enable_reg_pp6_iter1_reg_0),
        .I1(ap_rst_n),
        .I2(icmp_ln98_reg_1976_pp6_iter1_reg),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(full_n_reg_0),
        .I5(I_AWVALID1),
        .O(ap_enable_reg_pp6_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h2A200000)) 
    \bus_wide_gen.data_buf[31]_i_2__0 
       (.I0(data_valid),
        .I1(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] ),
        .I3(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I4(\bus_wide_gen.ready_for_data__0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hDDD000D000000000)) 
    \bus_wide_gen.strb_buf[2]_i_1__0 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.strb_buf_reg[3]_0 ),
        .I2(m_axi_gmem2_WSTRB[0]),
        .I3(E),
        .I4(\dout_buf_reg[17]_0 [16]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hDDD000D000000000)) 
    \bus_wide_gen.strb_buf[3]_i_1__0 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.strb_buf_reg[3]_0 ),
        .I2(m_axi_gmem2_WSTRB[1]),
        .I3(E),
        .I4(\dout_buf_reg[17]_0 [17]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \dout_buf[17]_i_1__0 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(empty_n_reg_n_12),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_2 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_2_n_12 ),
        .Q(\dout_buf_reg[17]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_valid_i_1__1
       (.I0(empty_n_reg_n_12),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .O(dout_valid_i_1__1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_12),
        .Q(data_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'h4444404400000000)) 
    \dwbuf_V_load_reg_1985[15]_i_1 
       (.I0(icmp_ln98_reg_1976),
        .I1(ap_enable_reg_pp6_iter1_reg_0),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(icmp_ln98_reg_1976_pp6_iter1_reg),
        .I5(\icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] [0]),
        .O(\icmp_ln98_reg_1976_reg[0] ));
  LUT6 #(
    .INIT(64'h4440444400000000)) 
    \dxbuf_V_load_reg_2191[15]_i_1 
       (.I0(icmp_ln106_reg_2182),
        .I1(ap_enable_reg_pp11_iter1_reg_1),
        .I2(full_n_reg_0),
        .I3(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] [1]),
        .O(\icmp_ln106_reg_2182_reg[0] ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFE0000FF)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__5_n_12),
        .I1(Q[4]),
        .I2(empty_n_i_3__4_n_12),
        .I3(pop),
        .I4(empty_n_i_4__2_n_12),
        .I5(empty_n_reg_n_12),
        .O(empty_n_i_1__0_n_12));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_n_i_2__3
       (.I0(\bus_wide_gen.data_buf_reg[16] ),
        .I1(data_valid),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__5
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(empty_n_i_2__5_n_12));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__4
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(empty_n_i_3__4_n_12));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hDF0FDFDF)) 
    empty_n_i_4__2
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I2(full_n_reg_0),
        .I3(icmp_ln98_reg_1976_pp6_iter1_reg),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(empty_n_i_4__2_n_12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_12),
        .Q(empty_n_reg_n_12),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF5F5DD)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(pop),
        .I4(empty_n_i_4__2_n_12),
        .O(full_n_i_1__8_n_12));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__15
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[6]),
        .I4(full_n_i_3__5_n_12),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__5_n_12));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_12),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4440444400000000)) 
    \i_11_reg_765[0]_i_2 
       (.I0(ap_enable_reg_pp11_iter1_reg_2),
        .I1(ap_enable_reg_pp11_iter0),
        .I2(full_n_reg_0),
        .I3(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] [1]),
        .O(i_11_reg_7650));
  LUT6 #(
    .INIT(64'hBBBBBBFB88888808)) 
    \icmp_ln106_reg_2182[0]_i_1 
       (.I0(ap_enable_reg_pp11_iter1_reg_2),
        .I1(\icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] [1]),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I4(full_n_reg_0),
        .I5(icmp_ln106_reg_2182),
        .O(\ap_CS_fsm_reg[85] ));
  LUT5 #(
    .INIT(32'hBB88BB08)) 
    \icmp_ln106_reg_2182_pp11_iter1_reg[0]_i_1 
       (.I0(icmp_ln106_reg_2182),
        .I1(\icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] [1]),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I4(full_n_reg_0),
        .O(\icmp_ln106_reg_2182_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBFBB88888088)) 
    \icmp_ln98_reg_1976[0]_i_1 
       (.I0(ap_enable_reg_pp6_iter1_reg_1),
        .I1(\icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] [0]),
        .I2(icmp_ln98_reg_1976_pp6_iter1_reg),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(full_n_reg_0),
        .I5(icmp_ln98_reg_1976),
        .O(\ap_CS_fsm_reg[48] ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hB8B8B0B8)) 
    \icmp_ln98_reg_1976_pp6_iter1_reg[0]_i_1 
       (.I0(icmp_ln98_reg_1976),
        .I1(\icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] [0]),
        .I2(icmp_ln98_reg_1976_pp6_iter1_reg),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(full_n_reg_0),
        .O(\icmp_ln98_reg_1976_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4444404400000000)) 
    \j_4_reg_676[0]_i_2 
       (.I0(ap_enable_reg_pp6_iter1_reg_1),
        .I1(ap_enable_reg_pp6_iter0),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(icmp_ln98_reg_1976_pp6_iter1_reg),
        .I5(\icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] [0]),
        .O(j_4_reg_6760));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hDF0FDFDF20F02020)) 
    \mOutPtr[7]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(icmp_ln98_reg_1976_pp6_iter1_reg),
        .I2(full_n_reg_0),
        .I3(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(pop),
        .O(\mOutPtr[7]_i_1__1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_12 ),
        .D(\mOutPtr[0]_i_1__1_n_12 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_12 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_12 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_12 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_12 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_12 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_12 ),
        .D(D[5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_12 ),
        .D(D[6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(gmem2_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(q_buf[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(q_buf[17:16]),
        .ENARDEN(full_n_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({push,push}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_10__2
       (.I0(mem_reg_0[14]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[14]),
        .O(gmem2_WDATA[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_11__0
       (.I0(mem_reg_0[13]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[13]),
        .O(gmem2_WDATA[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_12
       (.I0(mem_reg_0[12]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[12]),
        .O(gmem2_WDATA[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_13
       (.I0(mem_reg_0[11]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[11]),
        .O(gmem2_WDATA[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_14
       (.I0(mem_reg_0[10]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[10]),
        .O(gmem2_WDATA[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_15
       (.I0(mem_reg_0[9]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[9]),
        .O(gmem2_WDATA[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_16
       (.I0(mem_reg_0[8]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[8]),
        .O(gmem2_WDATA[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_17
       (.I0(mem_reg_0[7]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[7]),
        .O(gmem2_WDATA[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_18
       (.I0(mem_reg_0[6]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[6]),
        .O(gmem2_WDATA[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_19
       (.I0(mem_reg_0[5]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[5]),
        .O(gmem2_WDATA[5]));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    mem_reg_i_1__1
       (.I0(raddr[7]),
        .I1(mem_reg_i_26_n_12),
        .I2(raddr[6]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(pop),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_20
       (.I0(mem_reg_0[4]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[4]),
        .O(gmem2_WDATA[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_21
       (.I0(mem_reg_0[3]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[3]),
        .O(gmem2_WDATA[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_22
       (.I0(mem_reg_0[2]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[2]),
        .O(gmem2_WDATA[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_23
       (.I0(mem_reg_0[1]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[1]),
        .O(gmem2_WDATA[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_24
       (.I0(mem_reg_0[0]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[0]),
        .O(gmem2_WDATA[0]));
  LUT5 #(
    .INIT(32'h20F02020)) 
    mem_reg_i_25
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(icmp_ln98_reg_1976_pp6_iter1_reg),
        .I2(full_n_reg_0),
        .I3(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I4(\mOutPtr_reg[0]_1 ),
        .O(push));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_26
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .O(mem_reg_i_26_n_12));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    mem_reg_i_27
       (.I0(mem_reg_i_26_n_12),
        .I1(raddr[6]),
        .I2(raddr[7]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .O(mem_reg_i_27_n_12));
  LUT5 #(
    .INIT(32'hF078F0F0)) 
    mem_reg_i_2__1
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(mem_reg_i_26_n_12),
        .I4(pop),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_3__1
       (.I0(pop),
        .I1(mem_reg_i_26_n_12),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_4__1
       (.I0(pop),
        .I1(mem_reg_i_26_n_12),
        .I2(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h5DDDDDDD80000000)) 
    mem_reg_i_5__1
       (.I0(pop),
        .I1(mem_reg_i_27_n_12),
        .I2(raddr[2]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[3]),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h5DDD8000)) 
    mem_reg_i_6__1
       (.I0(pop),
        .I1(mem_reg_i_27_n_12),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h58D0)) 
    mem_reg_i_7__1
       (.I0(pop),
        .I1(mem_reg_i_27_n_12),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h4A)) 
    mem_reg_i_8__1
       (.I0(raddr[0]),
        .I1(mem_reg_i_27_n_12),
        .I2(pop),
        .O(rnext[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    mem_reg_i_9__1
       (.I0(mem_reg_0[15]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I3(mem_reg_1[15]),
        .O(gmem2_WDATA[15]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__3
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__4
       (.I0(Q[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__4
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__4
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__4
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__4
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h6555665565556555)) 
    p_0_out_carry_i_5__3
       (.I0(Q[1]),
        .I1(pop),
        .I2(gmem2_WDATA1),
        .I3(full_n_reg_0),
        .I4(icmp_ln98_reg_1976_pp6_iter1_reg),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem2_WDATA[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram_reg_0_i_2
       (.I0(ap_enable_reg_pp6_iter0),
        .I1(\icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] [0]),
        .I2(icmp_ln98_reg_1976_pp6_iter1_reg),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(full_n_reg_0),
        .I5(ap_enable_reg_pp4_iter3),
        .O(ce1));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888808)) 
    ram_reg_i_2__1
       (.I0(ap_enable_reg_pp11_iter0),
        .I1(\icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] [1]),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I4(full_n_reg_0),
        .I5(ap_enable_reg_pp4_iter5),
        .O(dxbuf_V_ce1));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1__1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(show_ahead_i_2__1_n_12),
        .I4(pop),
        .I5(Q[0]),
        .O(show_ahead0));
  LUT5 #(
    .INIT(32'h00000001)) 
    show_ahead_i_2__1
       (.I0(empty_n_i_4__2_n_12),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(mOutPtr_reg[6]),
        .I4(mOutPtr_reg[7]),
        .O(show_ahead_i_2__1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__2 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__1_n_12 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__1_n_12 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_1__2 
       (.I0(\waddr[7]_i_2__1_n_12 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_3__1_n_12 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_2__1_n_12 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_3__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_12 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__1_n_12 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__1_n_12 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__1_n_12 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_12 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_12 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__2_n_12 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__2_n_12 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi_buffer" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    SR,
    Q,
    \dout_buf_reg[34]_0 ,
    \dout_buf_reg[34]_1 ,
    DI,
    S,
    \mOutPtr_reg[6]_0 ,
    ap_clk,
    D,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_RVALID,
    ap_rst_n,
    \dout_buf_reg[34]_2 ,
    \dout_buf_reg[34]_3 ,
    rdata_ack_t,
    \bus_wide_gen.split_cnt__2 ,
    \bus_wide_gen.last_split ,
    \mOutPtr_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [0:0]SR;
  output [5:0]Q;
  output \dout_buf_reg[34]_0 ;
  output [32:0]\dout_buf_reg[34]_1 ;
  output [0:0]DI;
  output [3:0]S;
  output [2:0]\mOutPtr_reg[6]_0 ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem2_RRESP;
  input m_axi_gmem2_RVALID;
  input ap_rst_n;
  input \dout_buf_reg[34]_2 ;
  input \dout_buf_reg[34]_3 ;
  input rdata_ack_t;
  input \bus_wide_gen.split_cnt__2 ;
  input \bus_wide_gen.last_split ;
  input [6:0]\mOutPtr_reg[7]_0 ;

  wire [32:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \dout_buf[0]_i_1_n_12 ;
  wire \dout_buf[10]_i_1_n_12 ;
  wire \dout_buf[11]_i_1_n_12 ;
  wire \dout_buf[12]_i_1_n_12 ;
  wire \dout_buf[13]_i_1_n_12 ;
  wire \dout_buf[14]_i_1_n_12 ;
  wire \dout_buf[15]_i_1_n_12 ;
  wire \dout_buf[16]_i_1_n_12 ;
  wire \dout_buf[17]_i_1_n_12 ;
  wire \dout_buf[18]_i_1_n_12 ;
  wire \dout_buf[19]_i_1_n_12 ;
  wire \dout_buf[1]_i_1_n_12 ;
  wire \dout_buf[20]_i_1_n_12 ;
  wire \dout_buf[21]_i_1_n_12 ;
  wire \dout_buf[22]_i_1_n_12 ;
  wire \dout_buf[23]_i_1_n_12 ;
  wire \dout_buf[24]_i_1_n_12 ;
  wire \dout_buf[25]_i_1_n_12 ;
  wire \dout_buf[26]_i_1_n_12 ;
  wire \dout_buf[27]_i_1_n_12 ;
  wire \dout_buf[28]_i_1_n_12 ;
  wire \dout_buf[29]_i_1_n_12 ;
  wire \dout_buf[2]_i_1_n_12 ;
  wire \dout_buf[30]_i_1_n_12 ;
  wire \dout_buf[31]_i_1_n_12 ;
  wire \dout_buf[34]_i_2_n_12 ;
  wire \dout_buf[3]_i_1_n_12 ;
  wire \dout_buf[4]_i_1_n_12 ;
  wire \dout_buf[5]_i_1_n_12 ;
  wire \dout_buf[6]_i_1_n_12 ;
  wire \dout_buf[7]_i_1_n_12 ;
  wire \dout_buf[8]_i_1_n_12 ;
  wire \dout_buf[9]_i_1_n_12 ;
  wire \dout_buf_reg[34]_0 ;
  wire [32:0]\dout_buf_reg[34]_1 ;
  wire \dout_buf_reg[34]_2 ;
  wire \dout_buf_reg[34]_3 ;
  wire dout_valid_i_1__2_n_12;
  wire empty_n_i_1__0_n_12;
  wire empty_n_i_2__6_n_12;
  wire empty_n_i_3__6_n_12;
  wire empty_n_i_4__4_n_12;
  wire empty_n_reg_n_12;
  wire full_n_i_1__9_n_12;
  wire full_n_i_3__6_n_12;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_12 ;
  wire \mOutPtr[7]_i_1__2_n_12 ;
  wire [7:6]mOutPtr_reg;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire [6:0]\mOutPtr_reg[7]_0 ;
  wire [1:0]m_axi_gmem2_RRESP;
  wire m_axi_gmem2_RVALID;
  wire mem_reg_i_10__1_n_12;
  wire mem_reg_i_9__0_n_12;
  wire mem_reg_n_44;
  wire mem_reg_n_45;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__2_n_12;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__2_n_12 ;
  wire \waddr[1]_i_1__2_n_12 ;
  wire \waddr[2]_i_1__2_n_12 ;
  wire \waddr[3]_i_1__2_n_12 ;
  wire \waddr[4]_i_1__2_n_12 ;
  wire \waddr[5]_i_1__2_n_12 ;
  wire \waddr[6]_i_1__3_n_12 ;
  wire \waddr[6]_i_2__2_n_12 ;
  wire \waddr[7]_i_2__2_n_12 ;
  wire \waddr[7]_i_3__2_n_12 ;
  wire \waddr[7]_i_4__0_n_12 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1__0 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hDD5D775700000000)) 
    \dout_buf[34]_i_1__0 
       (.I0(beat_valid),
        .I1(\dout_buf_reg[34]_2 ),
        .I2(\dout_buf_reg[34]_3 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.split_cnt__2 ),
        .I5(empty_n_reg_n_12),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_12 ),
        .Q(\dout_buf_reg[34]_1 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1__2
       (.I0(empty_n_reg_n_12),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split ),
        .O(dout_valid_i_1__2_n_12));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__2_n_12),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFEFFFFFFFE0000FF)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__6_n_12),
        .I1(Q[4]),
        .I2(empty_n_i_3__6_n_12),
        .I3(pop),
        .I4(empty_n_i_4__4_n_12),
        .I5(empty_n_reg_n_12),
        .O(empty_n_i_1__0_n_12));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__6
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(empty_n_i_2__6_n_12));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__6
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(empty_n_i_3__6_n_12));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h7)) 
    empty_n_i_4__4
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem2_RVALID),
        .O(empty_n_i_4__4_n_12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_12),
        .Q(empty_n_reg_n_12),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFDF5FFF5)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem2_RVALID),
        .O(full_n_i_1__9_n_12));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__16
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[6]),
        .I4(full_n_i_3__6_n_12),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__6_n_12));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_12),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__2_n_12 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1__2 
       (.I0(m_axi_gmem2_RVALID),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(\mOutPtr[7]_i_1__2_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_12 ),
        .D(\mOutPtr[0]_i_1__2_n_12 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_12 ),
        .D(\mOutPtr_reg[7]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_12 ),
        .D(\mOutPtr_reg[7]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_12 ),
        .D(\mOutPtr_reg[7]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_12 ),
        .D(\mOutPtr_reg[7]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_12 ),
        .D(\mOutPtr_reg[7]_0 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_12 ),
        .D(\mOutPtr_reg[7]_0 [5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_12 ),
        .D(\mOutPtr_reg[7]_0 [6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem2_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_44,mem_reg_n_45}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem2_RVALID,m_axi_gmem2_RVALID,m_axi_gmem2_RVALID,m_axi_gmem2_RVALID}));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    mem_reg_i_10__1
       (.I0(mem_reg_i_9__0_n_12),
        .I1(raddr[6]),
        .I2(raddr[7]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .O(mem_reg_i_10__1_n_12));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    mem_reg_i_1__2
       (.I0(raddr[7]),
        .I1(mem_reg_i_9__0_n_12),
        .I2(raddr[6]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(pop),
        .O(rnext[7]));
  LUT5 #(
    .INIT(32'hF078F0F0)) 
    mem_reg_i_2__2
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(mem_reg_i_9__0_n_12),
        .I4(pop),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_3__2
       (.I0(mem_reg_i_9__0_n_12),
        .I1(raddr[4]),
        .I2(pop),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT3 #(
    .INIT(8'hB4)) 
    mem_reg_i_4__2
       (.I0(mem_reg_i_9__0_n_12),
        .I1(pop),
        .I2(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F00FFFF80000000)) 
    mem_reg_i_5__2
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(mem_reg_i_10__1_n_12),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h70FF8000)) 
    mem_reg_i_6__2
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_i_10__1_n_12),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h4F80)) 
    mem_reg_i_7__2
       (.I0(raddr[0]),
        .I1(mem_reg_i_10__1_n_12),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h4A)) 
    mem_reg_i_8__2
       (.I0(raddr[0]),
        .I1(mem_reg_i_10__1_n_12),
        .I2(pop),
        .O(rnext[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_9__0
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .O(mem_reg_i_9__0_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__4
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__3
       (.I0(Q[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__3
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__3
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__3
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__4
       (.I0(Q[1]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem2_RVALID),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pout[3]_i_6__0 
       (.I0(\dout_buf_reg[34]_1 [32]),
        .I1(beat_valid),
        .O(\dout_buf_reg[34]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1__2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(show_ahead_i_2__2_n_12),
        .I4(pop),
        .I5(Q[0]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    show_ahead_i_2__2
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem2_RVALID),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(mOutPtr_reg[6]),
        .I5(mOutPtr_reg[7]),
        .O(show_ahead_i_2__2_n_12));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__2 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__2 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__2 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__2 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__2 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__3 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__2_n_12 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__1 
       (.I0(m_axi_gmem2_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__2 
       (.I0(\waddr[7]_i_3__2_n_12 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_12 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__2_n_12 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__2_n_12 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__2_n_12 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__2_n_12 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__2_n_12 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__2_n_12 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__2_n_12 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__2_n_12 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__3_n_12 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__2_n_12 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi_fifo" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    p_47_in,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    E,
    wreq_handling_reg,
    p_43_in,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[7] ,
    \could_multi_bursts.loop_cnt_reg[2] ,
    pop0,
    wreq_handling_reg_0,
    \bus_wide_gen.WVALID_Dummy_reg ,
    empty_n_reg_0,
    \bus_wide_gen.WLAST_Dummy_reg ,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_rst_n_2,
    \bus_wide_gen.strb_buf_reg[0] ,
    \bus_wide_gen.strb_buf_reg[1] ,
    \beat_len_buf_reg[0] ,
    \beat_len_buf_reg[1] ,
    \beat_len_buf_reg[2] ,
    \beat_len_buf_reg[3] ,
    \beat_len_buf_reg[4] ,
    \beat_len_buf_reg[5] ,
    \beat_len_buf_reg[6] ,
    \beat_len_buf_reg[7] ,
    \beat_len_buf_reg[8] ,
    \beat_len_buf_reg[9] ,
    \sect_len_buf_reg[3] ,
    \bus_wide_gen.first_pad_reg ,
    \end_addr_buf_reg[1] ,
    SR,
    ap_clk,
    ap_rst_n,
    empty_n_reg_1,
    \bus_wide_gen.ready_for_data__0 ,
    data_valid,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    Q,
    in,
    \could_multi_bursts.next_loop ,
    wreq_handling_reg_1,
    CO,
    fifo_wreq_valid,
    AWVALID_Dummy,
    m_axi_gmem2_AWREADY,
    req_en__17,
    \sect_len_buf_reg[3]_0 ,
    \could_multi_bursts.sect_handling040_out ,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    m_axi_gmem2_WREADY,
    out_BUS_WVALID0__7,
    fifo_resp_ready,
    \sect_len_buf_reg[3]_1 ,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    \q_reg[9]_1 ,
    wreq_handling_reg_2,
    m_axi_gmem2_WLAST,
    \sect_addr_buf_reg[1] ,
    m_axi_gmem2_WSTRB,
    \bus_wide_gen.strb_buf_reg[1]_0 ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 ,
    \sect_end_buf_reg[1] );
  output burst_valid;
  output fifo_burst_ready;
  output p_47_in;
  output \q_reg[9]_0 ;
  output \q_reg[8]_0 ;
  output [0:0]E;
  output [0:0]wreq_handling_reg;
  output p_43_in;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[7] ;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output pop0;
  output wreq_handling_reg_0;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output empty_n_reg_0;
  output \bus_wide_gen.WLAST_Dummy_reg ;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output [0:0]ap_rst_n_2;
  output \bus_wide_gen.strb_buf_reg[0] ;
  output \bus_wide_gen.strb_buf_reg[1] ;
  output \beat_len_buf_reg[0] ;
  output \beat_len_buf_reg[1] ;
  output \beat_len_buf_reg[2] ;
  output \beat_len_buf_reg[3] ;
  output \beat_len_buf_reg[4] ;
  output \beat_len_buf_reg[5] ;
  output \beat_len_buf_reg[6] ;
  output \beat_len_buf_reg[7] ;
  output \beat_len_buf_reg[8] ;
  output \beat_len_buf_reg[9] ;
  output [3:0]\sect_len_buf_reg[3] ;
  output \bus_wide_gen.first_pad_reg ;
  output \end_addr_buf_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input empty_n_reg_1;
  input \bus_wide_gen.ready_for_data__0 ;
  input data_valid;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input [7:0]Q;
  input [0:0]in;
  input \could_multi_bursts.next_loop ;
  input wreq_handling_reg_1;
  input [0:0]CO;
  input fifo_wreq_valid;
  input AWVALID_Dummy;
  input m_axi_gmem2_AWREADY;
  input req_en__17;
  input \sect_len_buf_reg[3]_0 ;
  input \could_multi_bursts.sect_handling040_out ;
  input \bus_wide_gen.WVALID_Dummy_reg_0 ;
  input m_axi_gmem2_WREADY;
  input out_BUS_WVALID0__7;
  input fifo_resp_ready;
  input \sect_len_buf_reg[3]_1 ;
  input [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  input [0:0]\q_reg[9]_1 ;
  input wreq_handling_reg_2;
  input m_axi_gmem2_WLAST;
  input [0:0]\sect_addr_buf_reg[1] ;
  input [1:0]m_axi_gmem2_WSTRB;
  input [1:0]\bus_wide_gen.strb_buf_reg[1]_0 ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [10:0]\sect_len_buf_reg[9]_1 ;
  input \sect_end_buf_reg[1] ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire \beat_len_buf_reg[0] ;
  wire \beat_len_buf_reg[1] ;
  wire \beat_len_buf_reg[2] ;
  wire \beat_len_buf_reg[3] ;
  wire \beat_len_buf_reg[4] ;
  wire \beat_len_buf_reg[5] ;
  wire \beat_len_buf_reg[6] ;
  wire \beat_len_buf_reg[7] ;
  wire \beat_len_buf_reg[8] ;
  wire \beat_len_buf_reg[9] ;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_i_3__0_n_12 ;
  wire \bus_wide_gen.WLAST_Dummy_i_4__0_n_12 ;
  wire \bus_wide_gen.WLAST_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire [9:9]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[31]_i_6__0_n_12 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.len_cnt[7]_i_4__1_n_12 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.strb_buf_reg[0] ;
  wire \bus_wide_gen.strb_buf_reg[1] ;
  wire [1:0]\bus_wide_gen.strb_buf_reg[1]_0 ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling040_out ;
  wire data_valid;
  wire data_vld_i_1__6_n_12;
  wire data_vld_reg_n_12;
  wire empty_n_i_3__3_n_12;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__10_n_12;
  wire full_n_i_2__14_n_12;
  wire [0:0]in;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [1:0]m_axi_gmem2_WSTRB;
  wire \mem_reg[4][0]_srl5_n_12 ;
  wire \mem_reg[4][1]_srl5_n_12 ;
  wire \mem_reg[4][2]_srl5_n_12 ;
  wire \mem_reg[4][3]_srl5_n_12 ;
  wire \mem_reg[4][8]_srl5_n_12 ;
  wire \mem_reg[4][9]_srl5_n_12 ;
  wire out_BUS_WVALID0__7;
  wire p_43_in;
  wire p_47_in;
  wire p_48_in;
  wire pop0;
  wire pop0_0;
  wire \pout[0]_i_1__1_n_12 ;
  wire \pout[1]_i_1__1_n_12 ;
  wire \pout[2]_i_1__1_n_12 ;
  wire \pout_reg_n_12_[0] ;
  wire \pout_reg_n_12_[1] ;
  wire \pout_reg_n_12_[2] ;
  wire push;
  wire [8:0]q;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire [0:0]\q_reg[9]_1 ;
  wire req_en__17;
  wire [0:0]\sect_addr_buf_reg[1] ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_len_buf[9]_i_3__0_n_12 ;
  wire [3:0]\sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [10:0]\sect_len_buf_reg[9]_1 ;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire wreq_handling_reg_2;

  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_2__0 
       (.I0(wreq_handling_reg_1),
        .I1(p_43_in),
        .I2(CO),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \bus_wide_gen.WLAST_Dummy_i_1__0 
       (.I0(p_47_in),
        .I1(p_48_in),
        .I2(\bus_wide_gen.ready_for_data__0 ),
        .I3(m_axi_gmem2_WLAST),
        .O(\bus_wide_gen.WLAST_Dummy_reg ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \bus_wide_gen.WLAST_Dummy_i_2__0 
       (.I0(Q[6]),
        .I1(burst_valid),
        .I2(Q[7]),
        .I3(\bus_wide_gen.WLAST_Dummy_i_3__0_n_12 ),
        .I4(\bus_wide_gen.WLAST_Dummy_i_4__0_n_12 ),
        .O(p_48_in));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \bus_wide_gen.WLAST_Dummy_i_3__0 
       (.I0(Q[2]),
        .I1(q[2]),
        .I2(Q[1]),
        .I3(q[1]),
        .O(\bus_wide_gen.WLAST_Dummy_i_3__0_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \bus_wide_gen.WLAST_Dummy_i_4__0 
       (.I0(q[3]),
        .I1(Q[3]),
        .I2(q[0]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\bus_wide_gen.WLAST_Dummy_i_4__0_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_wide_gen.WVALID_Dummy_i_1__0 
       (.I0(p_47_in),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \bus_wide_gen.data_buf[15]_i_2__1 
       (.I0(\q_reg[9]_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(data_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .O(E));
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.data_buf[31]_i_4__0 
       (.I0(q[8]),
        .I1(p_48_in),
        .O(\q_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \bus_wide_gen.data_buf[31]_i_5__0 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\bus_wide_gen.data_buf[31]_i_6__0_n_12 ),
        .O(\q_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \bus_wide_gen.data_buf[31]_i_6__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(burst_valid),
        .O(\bus_wide_gen.data_buf[31]_i_6__0_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \bus_wide_gen.first_pad_i_1__0 
       (.I0(p_47_in),
        .I1(burst_valid),
        .I2(\bus_wide_gen.ready_for_data__0 ),
        .I3(data_valid),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1__0 
       (.I0(p_48_in),
        .I1(p_47_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0888080080008000)) 
    \bus_wide_gen.len_cnt[7]_i_2__1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4__1_n_12 ),
        .I1(data_valid),
        .I2(\q_reg[9]_0 ),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I5(\q_reg[8]_0 ),
        .O(p_47_in));
  LUT4 #(
    .INIT(16'hD500)) 
    \bus_wide_gen.len_cnt[7]_i_4__1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem2_WREADY),
        .I2(out_BUS_WVALID0__7),
        .I3(burst_valid),
        .O(\bus_wide_gen.len_cnt[7]_i_4__1_n_12 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF80000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1__0 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I1(\q_reg[9]_0 ),
        .I2(burst_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(data_valid),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT6 #(
    .INIT(64'hDDD000D000000000)) 
    \bus_wide_gen.strb_buf[0]_i_1__0 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\q_reg[9]_0 ),
        .I2(m_axi_gmem2_WSTRB[0]),
        .I3(E),
        .I4(\bus_wide_gen.strb_buf_reg[1]_0 [0]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hDDD000D000000000)) 
    \bus_wide_gen.strb_buf[1]_i_1__0 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\q_reg[9]_0 ),
        .I2(m_axi_gmem2_WSTRB[1]),
        .I3(E),
        .I4(\bus_wide_gen.strb_buf_reg[1]_0 [1]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_3__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.awlen_buf_reg[3]_0 [4]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[0]_i_1__0 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [0]),
        .O(\sect_len_buf_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[1]_i_1__0 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [1]),
        .O(\sect_len_buf_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[2]_i_1__0 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [2]),
        .O(\sect_len_buf_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[3]_i_1__0 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [3]),
        .O(\sect_len_buf_reg[3] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_2__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [7]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [8]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [4]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.awlen_buf_reg[3] [9]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_3__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [5]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I5(\could_multi_bursts.awlen_buf_reg[3] [6]),
        .O(\sect_len_buf_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(p_43_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    data_vld_i_1__6
       (.I0(\pout_reg_n_12_[0] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[1] ),
        .I3(pop0_0),
        .I4(data_vld_reg_n_12),
        .I5(push),
        .O(data_vld_i_1__6_n_12));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__6_n_12),
        .Q(data_vld_reg_n_12),
        .R(SR));
  LUT6 #(
    .INIT(64'hE0200000FFFFFFFF)) 
    empty_n_i_1__6
       (.I0(empty_n_reg_1),
        .I1(q[8]),
        .I2(p_48_in),
        .I3(empty_n_i_3__3_n_12),
        .I4(\bus_wide_gen.ready_for_data__0 ),
        .I5(burst_valid),
        .O(pop0_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__8
       (.I0(wreq_handling_reg_1),
        .I1(p_43_in),
        .I2(CO),
        .I3(fifo_wreq_valid),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h2E00)) 
    empty_n_i_3__3
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(\q_reg[9]_0 ),
        .I3(data_valid),
        .O(empty_n_i_3__3_n_12));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0_0),
        .D(data_vld_reg_n_12),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5D5D5D5)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(pop0_0),
        .I2(data_vld_reg_n_12),
        .I3(full_n_i_2__14_n_12),
        .I4(push),
        .I5(fifo_burst_ready),
        .O(full_n_i_1__10_n_12));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_2__14
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[0] ),
        .I2(\pout_reg_n_12_[2] ),
        .I3(data_vld_reg_n_12),
        .O(full_n_i_2__14_n_12));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_12),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[3] [0]),
        .Q(\mem_reg[4][0]_srl5_n_12 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_reg[4][0]_srl5_i_1__3 
       (.I0(in),
        .I1(fifo_burst_ready),
        .I2(\could_multi_bursts.next_loop ),
        .O(push));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[3] [1]),
        .Q(\mem_reg[4][1]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[3] [2]),
        .Q(\mem_reg[4][2]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[3] [3]),
        .Q(\mem_reg[4][3]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1__1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\sect_end_buf_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1__1 
       (.I0(\q_reg[9]_1 ),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'hB7B7B7B748484840)) 
    \pout[0]_i_1__1 
       (.I0(pop0_0),
        .I1(data_vld_reg_n_12),
        .I2(push),
        .I3(\pout_reg_n_12_[2] ),
        .I4(\pout_reg_n_12_[1] ),
        .I5(\pout_reg_n_12_[0] ),
        .O(\pout[0]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hAAA4AAAA5AAAAAAA)) 
    \pout[1]_i_1__1 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_12),
        .I5(pop0_0),
        .O(\pout[1]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1__1 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_12),
        .I5(pop0_0),
        .O(\pout[2]_i_1__1_n_12 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_12 ),
        .Q(\pout_reg_n_12_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__1_n_12 ),
        .Q(\pout_reg_n_12_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__1_n_12 ),
        .Q(\pout_reg_n_12_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][0]_srl5_n_12 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][1]_srl5_n_12 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][2]_srl5_n_12 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][3]_srl5_n_12 ),
        .Q(q[3]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][8]_srl5_n_12 ),
        .Q(q[8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][9]_srl5_n_12 ),
        .Q(\bus_wide_gen.burst_pack ),
        .R(SR));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(p_43_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_2));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1__1 
       (.I0(\sect_len_buf_reg[9]_1 [0]),
        .I1(CO),
        .I2(p_43_in),
        .I3(\sect_end_buf_reg[1] ),
        .O(\end_addr_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[0]_i_1__2 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(CO),
        .I2(p_43_in),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(\sect_len_buf_reg[9]_1 [1]),
        .O(\beat_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[1]_i_1__2 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(CO),
        .I2(p_43_in),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(\sect_len_buf_reg[9]_1 [2]),
        .O(\beat_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[2]_i_1__2 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(CO),
        .I2(p_43_in),
        .I3(\sect_len_buf_reg[9] [2]),
        .I4(\sect_len_buf_reg[9]_0 [2]),
        .I5(\sect_len_buf_reg[9]_1 [3]),
        .O(\beat_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[3]_i_1__2 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(CO),
        .I2(p_43_in),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(\sect_len_buf_reg[9]_0 [3]),
        .I5(\sect_len_buf_reg[9]_1 [4]),
        .O(\beat_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[4]_i_1__2 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(CO),
        .I2(p_43_in),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(\sect_len_buf_reg[9]_1 [5]),
        .O(\beat_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[5]_i_1__2 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(CO),
        .I2(p_43_in),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\sect_len_buf_reg[9]_0 [5]),
        .I5(\sect_len_buf_reg[9]_1 [6]),
        .O(\beat_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[6]_i_1__2 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(CO),
        .I2(p_43_in),
        .I3(\sect_len_buf_reg[9] [6]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(\sect_len_buf_reg[9]_1 [7]),
        .O(\beat_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[7]_i_1__2 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(CO),
        .I2(p_43_in),
        .I3(\sect_len_buf_reg[9] [7]),
        .I4(\sect_len_buf_reg[9]_0 [7]),
        .I5(\sect_len_buf_reg[9]_1 [8]),
        .O(\beat_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[8]_i_1__2 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(CO),
        .I2(p_43_in),
        .I3(\sect_len_buf_reg[9] [8]),
        .I4(\sect_len_buf_reg[9]_0 [8]),
        .I5(\sect_len_buf_reg[9]_1 [9]),
        .O(\beat_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA2220000)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\sect_len_buf[9]_i_3__0_n_12 ),
        .I1(AWVALID_Dummy),
        .I2(m_axi_gmem2_AWREADY),
        .I3(req_en__17),
        .I4(\sect_len_buf_reg[3]_0 ),
        .I5(\could_multi_bursts.sect_handling040_out ),
        .O(p_43_in));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[9]_i_2__2 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(CO),
        .I2(p_43_in),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\sect_len_buf_reg[9]_0 [9]),
        .I5(\sect_len_buf_reg[9]_1 [10]),
        .O(\beat_len_buf_reg[9] ));
  LUT3 #(
    .INIT(8'h80)) 
    \sect_len_buf[9]_i_3__0 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\sect_len_buf_reg[3]_1 ),
        .O(\sect_len_buf[9]_i_3__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1__0
       (.I0(wreq_handling_reg_1),
        .I1(p_43_in),
        .I2(CO),
        .I3(wreq_handling_reg_2),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi_fifo" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_fifo_22
   (fifo_burst_ready,
    ap_rst_n_0,
    \bus_wide_gen.last_split ,
    \bus_wide_gen.split_cnt__2 ,
    \q_reg[8]_0 ,
    D,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    m_axi_gmem2_ARREADY_0,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[7] ,
    \could_multi_bursts.loop_cnt_reg[2] ,
    s_ready_t_reg,
    s_ready_t_reg_0,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    in,
    SR,
    ap_clk,
    ap_rst_n,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 ,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.rdata_valid_t_reg ,
    rdata_ack_t,
    beat_valid,
    Q,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[1] ,
    \bus_wide_gen.data_buf_reg[2] ,
    \bus_wide_gen.data_buf_reg[3] ,
    \bus_wide_gen.data_buf_reg[4] ,
    \bus_wide_gen.data_buf_reg[5] ,
    \bus_wide_gen.data_buf_reg[6] ,
    \bus_wide_gen.data_buf_reg[7] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[15]_0 ,
    \could_multi_bursts.next_loop ,
    \q_reg[0]_0 ,
    fifo_rctl_ready,
    \q_reg[0]_1 ,
    m_axi_gmem2_ARREADY,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \q_reg[9]_0 ,
    \pout_reg[2]_0 ,
    \q_reg[8]_1 );
  output fifo_burst_ready;
  output ap_rst_n_0;
  output \bus_wide_gen.last_split ;
  output \bus_wide_gen.split_cnt__2 ;
  output \q_reg[8]_0 ;
  output [15:0]D;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output m_axi_gmem2_ARREADY_0;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[7] ;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output s_ready_t_reg;
  output [0:0]s_ready_t_reg_0;
  output \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  output [3:0]in;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input rdata_ack_t;
  input beat_valid;
  input [7:0]Q;
  input \bus_wide_gen.data_buf_reg[0] ;
  input [31:0]\bus_wide_gen.data_buf_reg[15] ;
  input \bus_wide_gen.data_buf_reg[1] ;
  input \bus_wide_gen.data_buf_reg[2] ;
  input \bus_wide_gen.data_buf_reg[3] ;
  input \bus_wide_gen.data_buf_reg[4] ;
  input \bus_wide_gen.data_buf_reg[5] ;
  input \bus_wide_gen.data_buf_reg[6] ;
  input \bus_wide_gen.data_buf_reg[7] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[15]_0 ;
  input \could_multi_bursts.next_loop ;
  input \q_reg[0]_0 ;
  input fifo_rctl_ready;
  input \q_reg[0]_1 ;
  input m_axi_gmem2_ARREADY;
  input [9:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [5:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input [0:0]\q_reg[9]_0 ;
  input \pout_reg[2]_0 ;
  input \q_reg[8]_1 ;

  wire [15:0]D;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire beat_valid;
  wire burst_valid;
  wire \bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf[15]_i_3__0_n_12 ;
  wire \bus_wide_gen.data_buf[15]_i_4__0_n_12 ;
  wire \bus_wide_gen.data_buf[15]_i_5__0_n_12 ;
  wire \bus_wide_gen.data_buf[15]_i_6__0_n_12 ;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire [31:0]\bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[15]_0 ;
  wire \bus_wide_gen.data_buf_reg[1] ;
  wire \bus_wide_gen.data_buf_reg[2] ;
  wire \bus_wide_gen.data_buf_reg[3] ;
  wire \bus_wide_gen.data_buf_reg[4] ;
  wire \bus_wide_gen.data_buf_reg[5] ;
  wire \bus_wide_gen.data_buf_reg[6] ;
  wire \bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_beat__0 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.rdata_valid_t_i_3__0_n_12 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire \bus_wide_gen.tail_split ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire [9:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__10_n_12;
  wire data_vld_reg_n_12;
  wire empty_n_i_4__3_n_12;
  wire empty_n_i_5__0_n_12;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__14_n_12;
  wire full_n_i_2__11_n_12;
  wire [3:0]in;
  wire m_axi_gmem2_ARREADY;
  wire m_axi_gmem2_ARREADY_0;
  wire \mem_reg[4][0]_srl5_n_12 ;
  wire \mem_reg[4][1]_srl5_n_12 ;
  wire \mem_reg[4][2]_srl5_n_12 ;
  wire \mem_reg[4][3]_srl5_n_12 ;
  wire \mem_reg[4][8]_srl5_n_12 ;
  wire \mem_reg[4][9]_srl5_n_12 ;
  wire p_28_in;
  wire pop0;
  wire \pout[0]_i_1__2_n_12 ;
  wire \pout[1]_i_1__2_n_12 ;
  wire \pout[2]_i_1__2_n_12 ;
  wire \pout_reg[2]_0 ;
  wire \pout_reg_n_12_[0] ;
  wire \pout_reg_n_12_[1] ;
  wire \pout_reg_n_12_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[8]_1 ;
  wire [0:0]\q_reg[9]_0 ;
  wire \q_reg_n_12_[0] ;
  wire \q_reg_n_12_[1] ;
  wire \q_reg_n_12_[2] ;
  wire \q_reg_n_12_[3] ;
  wire rdata_ack_t;
  wire s_ready_t_reg;
  wire [0:0]s_ready_t_reg_0;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;

  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[0]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[0] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [0]),
        .I4(\bus_wide_gen.data_buf_reg[15] [16]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[10]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[10] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [10]),
        .I4(\bus_wide_gen.data_buf_reg[15] [26]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[11]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[11] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [11]),
        .I4(\bus_wide_gen.data_buf_reg[15] [27]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[12]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[12] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [12]),
        .I4(\bus_wide_gen.data_buf_reg[15] [28]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[13]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[13] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [13]),
        .I4(\bus_wide_gen.data_buf_reg[15] [29]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[14]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[14] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [14]),
        .I4(\bus_wide_gen.data_buf_reg[15] [30]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFFF8088)) 
    \bus_wide_gen.data_buf[15]_i_1__2 
       (.I0(\bus_wide_gen.data_buf[15]_i_3__0_n_12 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .I4(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[15]_i_2__2 
       (.I0(\bus_wide_gen.data_buf_reg[15]_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [15]),
        .I4(\bus_wide_gen.data_buf_reg[15] [31]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[15]));
  LUT2 #(
    .INIT(4'h7)) 
    \bus_wide_gen.data_buf[15]_i_3__0 
       (.I0(\bus_wide_gen.data_buf1 ),
        .I1(p_28_in),
        .O(\bus_wide_gen.data_buf[15]_i_3__0_n_12 ));
  LUT6 #(
    .INIT(64'hBB000000BBBBB0B0)) 
    \bus_wide_gen.data_buf[15]_i_4__0 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(p_28_in),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .O(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000BBB0B0)) 
    \bus_wide_gen.data_buf[15]_i_5__0 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(p_28_in),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .O(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \bus_wide_gen.data_buf[15]_i_6__0 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(\bus_wide_gen.data_buf1 ),
        .I3(p_28_in),
        .O(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[1]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[1] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [1]),
        .I4(\bus_wide_gen.data_buf_reg[15] [17]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[2]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[2] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [2]),
        .I4(\bus_wide_gen.data_buf_reg[15] [18]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000FFFF8088)) 
    \bus_wide_gen.data_buf[31]_i_1__2 
       (.I0(\bus_wide_gen.data_buf[15]_i_3__0_n_12 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .I4(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I5(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[3]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[3] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [3]),
        .I4(\bus_wide_gen.data_buf_reg[15] [19]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[4]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[4] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [4]),
        .I4(\bus_wide_gen.data_buf_reg[15] [20]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[5]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[5] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [5]),
        .I4(\bus_wide_gen.data_buf_reg[15] [21]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[6]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[6] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [6]),
        .I4(\bus_wide_gen.data_buf_reg[15] [22]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[7]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[7] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [7]),
        .I4(\bus_wide_gen.data_buf_reg[15] [23]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[8]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[8] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [8]),
        .I4(\bus_wide_gen.data_buf_reg[15] [24]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[9]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[9] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [9]),
        .I4(\bus_wide_gen.data_buf_reg[15] [25]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_12 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8A450000FFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_1__2 
       (.I0(\bus_wide_gen.split_cnt__2 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(\bus_wide_gen.tail_split ),
        .I4(\bus_wide_gen.last_beat__0 ),
        .I5(ap_rst_n),
        .O(s_ready_t_reg_0));
  LUT4 #(
    .INIT(16'hA251)) 
    \bus_wide_gen.len_cnt[7]_i_2__2 
       (.I0(\q_reg[8]_0 ),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.split_cnt__2 ),
        .O(\bus_wide_gen.last_split ));
  LUT6 #(
    .INIT(64'hFFCCCCCCFFFFF4F4)) 
    \bus_wide_gen.rdata_valid_t_i_1__0 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(p_28_in),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .O(s_ready_t_reg));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.rdata_valid_t_i_2__0 
       (.I0(\bus_wide_gen.rdata_valid_t_i_3__0_n_12 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(p_28_in));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.rdata_valid_t_i_3__0 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\bus_wide_gen.rdata_valid_t_i_3__0_n_12 ));
  LUT6 #(
    .INIT(64'h00000000080820A0)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.data_buf[15]_i_3__0_n_12 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.last_split ),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hD5C4D5C40000D5C4)) 
    \bus_wide_gen.split_cnt_buf[0]_i_3__0 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(p_28_in),
        .I2(\bus_wide_gen.data_buf1 ),
        .I3(beat_valid),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .I5(rdata_ack_t),
        .O(\bus_wide_gen.first_split ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3__0 
       (.I0(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3]_0 [4]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[0]_i_1__0 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[1]_i_1__0 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[2]_i_1__0 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[3]_i_1__0 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_2__0 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [7]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [8]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [4]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [9]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_3__0 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [5]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [6]),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hFEFF0000FFFFFFFF)) 
    data_vld_i_1__10
       (.I0(\pout_reg_n_12_[0] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[1] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout_reg[2]_0 ),
        .O(data_vld_i_1__10_n_12));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__10_n_12),
        .Q(data_vld_reg_n_12),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \dout_buf[34]_i_3__0 
       (.I0(\bus_wide_gen.tail_split ),
        .I1(\bus_wide_gen.last_beat__0 ),
        .O(\q_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h88082202FFFFFFFF)) 
    empty_n_i_1__7
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.tail_split ),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.split_cnt__2 ),
        .I5(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    empty_n_i_2__4
       (.I0(beat_valid),
        .I1(burst_valid),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(empty_n_i_4__3_n_12),
        .I5(empty_n_i_5__0_n_12),
        .O(\bus_wide_gen.last_beat__0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    empty_n_i_3__5
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(p_28_in),
        .I2(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.split_cnt__2 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_4__3
       (.I0(Q[2]),
        .I1(\q_reg_n_12_[2] ),
        .I2(Q[1]),
        .I3(\q_reg_n_12_[1] ),
        .O(empty_n_i_4__3_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    empty_n_i_5__0
       (.I0(\q_reg_n_12_[3] ),
        .I1(Q[3]),
        .I2(\q_reg_n_12_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(empty_n_i_5__0_n_12));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_12),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(full_n_i_2__11_n_12),
        .I2(data_vld_reg_n_12),
        .I3(pop0),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__14_n_12));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__11
       (.I0(data_vld_reg_n_12),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(\pout_reg_n_12_[1] ),
        .I4(fifo_burst_ready),
        .I5(\could_multi_bursts.next_loop ),
        .O(full_n_i_2__11_n_12));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_12),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_12 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[4][0]_srl5_i_1__5 
       (.I0(fifo_burst_ready),
        .I1(\q_reg[0]_0 ),
        .I2(fifo_rctl_ready),
        .I3(\q_reg[0]_1 ),
        .I4(m_axi_gmem2_ARREADY),
        .O(push));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1__2 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\q_reg[8]_1 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1__2 
       (.I0(\q_reg[9]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h7B7B7B7B84848404)) 
    \pout[0]_i_1__2 
       (.I0(\pout_reg[2]_0 ),
        .I1(data_vld_reg_n_12),
        .I2(pop0),
        .I3(\pout_reg_n_12_[2] ),
        .I4(\pout_reg_n_12_[1] ),
        .I5(\pout_reg_n_12_[0] ),
        .O(\pout[0]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hA4AAAAAAAA5AAAAA)) 
    \pout[1]_i_1__2 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout_reg[2]_0 ),
        .O(\pout[1]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hC8CCCCCCCC6CCCCC)) 
    \pout[2]_i_1__2 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout_reg[2]_0 ),
        .O(\pout[2]_i_1__2_n_12 ));
  LUT5 #(
    .INIT(32'h4FFFFFFF)) 
    \pout[2]_i_2__5 
       (.I0(m_axi_gmem2_ARREADY),
        .I1(\q_reg[0]_1 ),
        .I2(fifo_burst_ready),
        .I3(\q_reg[0]_0 ),
        .I4(fifo_rctl_ready),
        .O(m_axi_gmem2_ARREADY_0));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__2_n_12 ),
        .Q(\pout_reg_n_12_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__2_n_12 ),
        .Q(\pout_reg_n_12_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__2_n_12 ),
        .Q(\pout_reg_n_12_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_12 ),
        .Q(\q_reg_n_12_[0] ),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_12 ),
        .Q(\q_reg_n_12_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_12 ),
        .Q(\q_reg_n_12_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_12 ),
        .Q(\q_reg_n_12_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_12 ),
        .Q(\bus_wide_gen.tail_split ),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_12 ),
        .Q(\bus_wide_gen.data_buf1 ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi_fifo" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    next_wreq,
    D,
    ap_rst_n_0,
    \q_reg[61]_0 ,
    wreq_handling_reg,
    \q_reg[63]_0 ,
    \could_multi_bursts.sect_handling040_out ,
    S,
    \q_reg[58]_0 ,
    \q_reg[54]_0 ,
    \q_reg[50]_0 ,
    \q_reg[46]_0 ,
    \q_reg[42]_0 ,
    \q_reg[38]_0 ,
    \q_reg[34]_0 ,
    \sect_cnt_reg[18] ,
    wreq_handling_reg_0,
    SR,
    pop0,
    ap_clk,
    ap_rst_n,
    Q,
    sect_cnt0,
    \could_multi_bursts.last_sect_buf_reg ,
    fifo_wreq_valid_buf_reg,
    CO,
    p_43_in,
    fifo_wreq_valid_buf_reg_0,
    E,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    full_n_reg_0,
    \sect_len_buf_reg[3]_1 ,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    push,
    \q_reg[63]_1 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output next_wreq;
  output [19:0]D;
  output [0:0]ap_rst_n_0;
  output [60:0]\q_reg[61]_0 ;
  output wreq_handling_reg;
  output \q_reg[63]_0 ;
  output \could_multi_bursts.sect_handling040_out ;
  output [3:0]S;
  output [3:0]\q_reg[58]_0 ;
  output [3:0]\q_reg[54]_0 ;
  output [3:0]\q_reg[50]_0 ;
  output [3:0]\q_reg[46]_0 ;
  output [3:0]\q_reg[42]_0 ;
  output [3:0]\q_reg[38]_0 ;
  output [2:0]\q_reg[34]_0 ;
  output [2:0]\sect_cnt_reg[18] ;
  output [0:0]wreq_handling_reg_0;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [8:0]\could_multi_bursts.last_sect_buf_reg ;
  input fifo_wreq_valid_buf_reg;
  input [0:0]CO;
  input p_43_in;
  input fifo_wreq_valid_buf_reg_0;
  input [0:0]E;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input [0:0]full_n_reg_0;
  input \sect_len_buf_reg[3]_1 ;
  input [7:0]\could_multi_bursts.last_sect_buf_reg_0 ;
  input push;
  input [62:0]\q_reg[63]_1 ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \align_len[31]_i_10__0_n_12 ;
  wire \align_len[31]_i_4__0_n_12 ;
  wire \align_len[31]_i_5__0_n_12 ;
  wire \align_len[31]_i_6__0_n_12 ;
  wire \align_len[31]_i_7__0_n_12 ;
  wire \align_len[31]_i_8__0_n_12 ;
  wire \align_len[31]_i_9__0_n_12 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [8:0]\could_multi_bursts.last_sect_buf_reg ;
  wire [7:0]\could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.sect_handling040_out ;
  wire data_vld_i_1__7_n_12;
  wire data_vld_reg_n_12;
  wire [63:62]fifo_wreq_data;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire fifo_wreq_valid_buf_reg_0;
  wire full_n_i_1__11_n_12;
  wire full_n_i_2__8_n_12;
  wire [0:0]full_n_reg_0;
  wire \mem_reg[4][0]_srl5_n_12 ;
  wire \mem_reg[4][10]_srl5_n_12 ;
  wire \mem_reg[4][11]_srl5_n_12 ;
  wire \mem_reg[4][12]_srl5_n_12 ;
  wire \mem_reg[4][13]_srl5_n_12 ;
  wire \mem_reg[4][14]_srl5_n_12 ;
  wire \mem_reg[4][15]_srl5_n_12 ;
  wire \mem_reg[4][16]_srl5_n_12 ;
  wire \mem_reg[4][17]_srl5_n_12 ;
  wire \mem_reg[4][18]_srl5_n_12 ;
  wire \mem_reg[4][19]_srl5_n_12 ;
  wire \mem_reg[4][1]_srl5_n_12 ;
  wire \mem_reg[4][20]_srl5_n_12 ;
  wire \mem_reg[4][21]_srl5_n_12 ;
  wire \mem_reg[4][22]_srl5_n_12 ;
  wire \mem_reg[4][23]_srl5_n_12 ;
  wire \mem_reg[4][24]_srl5_n_12 ;
  wire \mem_reg[4][25]_srl5_n_12 ;
  wire \mem_reg[4][26]_srl5_n_12 ;
  wire \mem_reg[4][27]_srl5_n_12 ;
  wire \mem_reg[4][28]_srl5_n_12 ;
  wire \mem_reg[4][29]_srl5_n_12 ;
  wire \mem_reg[4][2]_srl5_n_12 ;
  wire \mem_reg[4][30]_srl5_n_12 ;
  wire \mem_reg[4][32]_srl5_n_12 ;
  wire \mem_reg[4][33]_srl5_n_12 ;
  wire \mem_reg[4][34]_srl5_n_12 ;
  wire \mem_reg[4][35]_srl5_n_12 ;
  wire \mem_reg[4][36]_srl5_n_12 ;
  wire \mem_reg[4][37]_srl5_n_12 ;
  wire \mem_reg[4][38]_srl5_n_12 ;
  wire \mem_reg[4][39]_srl5_n_12 ;
  wire \mem_reg[4][3]_srl5_n_12 ;
  wire \mem_reg[4][40]_srl5_n_12 ;
  wire \mem_reg[4][41]_srl5_n_12 ;
  wire \mem_reg[4][42]_srl5_n_12 ;
  wire \mem_reg[4][43]_srl5_n_12 ;
  wire \mem_reg[4][44]_srl5_n_12 ;
  wire \mem_reg[4][45]_srl5_n_12 ;
  wire \mem_reg[4][46]_srl5_n_12 ;
  wire \mem_reg[4][47]_srl5_n_12 ;
  wire \mem_reg[4][48]_srl5_n_12 ;
  wire \mem_reg[4][49]_srl5_n_12 ;
  wire \mem_reg[4][4]_srl5_n_12 ;
  wire \mem_reg[4][50]_srl5_n_12 ;
  wire \mem_reg[4][51]_srl5_n_12 ;
  wire \mem_reg[4][52]_srl5_n_12 ;
  wire \mem_reg[4][53]_srl5_n_12 ;
  wire \mem_reg[4][54]_srl5_n_12 ;
  wire \mem_reg[4][55]_srl5_n_12 ;
  wire \mem_reg[4][56]_srl5_n_12 ;
  wire \mem_reg[4][57]_srl5_n_12 ;
  wire \mem_reg[4][58]_srl5_n_12 ;
  wire \mem_reg[4][59]_srl5_n_12 ;
  wire \mem_reg[4][5]_srl5_n_12 ;
  wire \mem_reg[4][60]_srl5_n_12 ;
  wire \mem_reg[4][61]_srl5_n_12 ;
  wire \mem_reg[4][62]_srl5_n_12 ;
  wire \mem_reg[4][63]_srl5_n_12 ;
  wire \mem_reg[4][6]_srl5_n_12 ;
  wire \mem_reg[4][7]_srl5_n_12 ;
  wire \mem_reg[4][8]_srl5_n_12 ;
  wire \mem_reg[4][9]_srl5_n_12 ;
  wire next_wreq;
  wire p_43_in;
  wire pop0;
  wire \pout[0]_i_1__0_n_12 ;
  wire \pout[1]_i_1__0_n_12 ;
  wire \pout[2]_i_1__0_n_12 ;
  wire \pout[2]_i_2__3_n_12 ;
  wire \pout_reg_n_12_[0] ;
  wire \pout_reg_n_12_[1] ;
  wire \pout_reg_n_12_[2] ;
  wire push;
  wire [2:0]\q_reg[34]_0 ;
  wire [3:0]\q_reg[38]_0 ;
  wire [3:0]\q_reg[42]_0 ;
  wire [3:0]\q_reg[46]_0 ;
  wire [3:0]\q_reg[50]_0 ;
  wire [3:0]\q_reg[54]_0 ;
  wire [3:0]\q_reg[58]_0 ;
  wire [60:0]\q_reg[61]_0 ;
  wire \q_reg[63]_0 ;
  wire [62:0]\q_reg[63]_1 ;
  wire rs2f_wreq_ack;
  wire [18:0]sect_cnt0;
  wire [2:0]\sect_cnt_reg[18] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire wreq_handling_reg;
  wire [0:0]wreq_handling_reg_0;
  wire zero_len_event;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_10__0 
       (.I0(\q_reg[61]_0 [59]),
        .I1(\q_reg[61]_0 [60]),
        .I2(fifo_wreq_data[63]),
        .I3(fifo_wreq_data[62]),
        .O(\align_len[31]_i_10__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hFD55)) 
    \align_len[31]_i_1__1 
       (.I0(ap_rst_n),
        .I1(fifo_wreq_data[63]),
        .I2(zero_len_event),
        .I3(E),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \align_len[31]_i_3__0 
       (.I0(\align_len[31]_i_4__0_n_12 ),
        .I1(\align_len[31]_i_5__0_n_12 ),
        .I2(\q_reg[61]_0 [31]),
        .I3(\q_reg[61]_0 [32]),
        .I4(\q_reg[61]_0 [33]),
        .I5(\align_len[31]_i_6__0_n_12 ),
        .O(zero_len_event));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \align_len[31]_i_4__0 
       (.I0(\q_reg[61]_0 [42]),
        .I1(\q_reg[61]_0 [43]),
        .I2(\q_reg[61]_0 [44]),
        .I3(\q_reg[61]_0 [45]),
        .I4(\q_reg[61]_0 [46]),
        .I5(fifo_wreq_valid),
        .O(\align_len[31]_i_4__0_n_12 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \align_len[31]_i_5__0 
       (.I0(\q_reg[61]_0 [34]),
        .I1(\q_reg[61]_0 [35]),
        .I2(\q_reg[61]_0 [36]),
        .I3(\q_reg[61]_0 [37]),
        .I4(\align_len[31]_i_7__0_n_12 ),
        .O(\align_len[31]_i_5__0_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \align_len[31]_i_6__0 
       (.I0(\align_len[31]_i_8__0_n_12 ),
        .I1(\q_reg[61]_0 [47]),
        .I2(\q_reg[61]_0 [48]),
        .I3(\q_reg[61]_0 [49]),
        .I4(\q_reg[61]_0 [50]),
        .I5(\align_len[31]_i_9__0_n_12 ),
        .O(\align_len[31]_i_6__0_n_12 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \align_len[31]_i_7__0 
       (.I0(\q_reg[61]_0 [41]),
        .I1(\q_reg[61]_0 [40]),
        .I2(\q_reg[61]_0 [39]),
        .I3(\q_reg[61]_0 [38]),
        .O(\align_len[31]_i_7__0_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_8__0 
       (.I0(\q_reg[61]_0 [51]),
        .I1(\q_reg[61]_0 [52]),
        .I2(\q_reg[61]_0 [53]),
        .I3(\q_reg[61]_0 [54]),
        .O(\align_len[31]_i_8__0_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_9__0 
       (.I0(\q_reg[61]_0 [58]),
        .I1(\q_reg[61]_0 [57]),
        .I2(\q_reg[61]_0 [56]),
        .I3(\q_reg[61]_0 [55]),
        .I4(\align_len[31]_i_10__0_n_12 ),
        .O(\align_len[31]_i_9__0_n_12 ));
  LUT6 #(
    .INIT(64'hFEFF0000FFFFFFFF)) 
    data_vld_i_1__7
       (.I0(\pout_reg_n_12_[0] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[1] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout[2]_i_2__3_n_12 ),
        .O(data_vld_i_1__7_n_12));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__7_n_12),
        .Q(data_vld_reg_n_12),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_12),
        .Q(fifo_wreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_wreq_valid_buf_i_1__0
       (.I0(fifo_wreq_valid_buf_reg),
        .I1(fifo_wreq_valid),
        .I2(CO),
        .I3(p_43_in),
        .I4(fifo_wreq_valid_buf_reg_0),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hF777F7F7F555F5F5)) 
    full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(full_n_i_2__8_n_12),
        .I2(data_vld_reg_n_12),
        .I3(next_wreq),
        .I4(fifo_wreq_valid),
        .I5(rs2f_wreq_ack),
        .O(full_n_i_1__11_n_12));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__8
       (.I0(data_vld_reg_n_12),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(\pout_reg_n_12_[1] ),
        .I4(full_n_reg_0),
        .I5(rs2f_wreq_ack),
        .O(full_n_i_2__8_n_12));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_12),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__0
       (.I0(\q_reg[61]_0 [37]),
        .O(\q_reg[38]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__0
       (.I0(\q_reg[61]_0 [36]),
        .O(\q_reg[38]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__0
       (.I0(\q_reg[61]_0 [35]),
        .O(\q_reg[38]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__0
       (.I0(\q_reg[61]_0 [34]),
        .O(\q_reg[38]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__0
       (.I0(\q_reg[61]_0 [41]),
        .O(\q_reg[42]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__0
       (.I0(\q_reg[61]_0 [40]),
        .O(\q_reg[42]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__0
       (.I0(\q_reg[61]_0 [39]),
        .O(\q_reg[42]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__0
       (.I0(\q_reg[61]_0 [38]),
        .O(\q_reg[42]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__0
       (.I0(\q_reg[61]_0 [45]),
        .O(\q_reg[46]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__0
       (.I0(\q_reg[61]_0 [44]),
        .O(\q_reg[46]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__0
       (.I0(\q_reg[61]_0 [43]),
        .O(\q_reg[46]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__0
       (.I0(\q_reg[61]_0 [42]),
        .O(\q_reg[46]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__0
       (.I0(\q_reg[61]_0 [49]),
        .O(\q_reg[50]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__0
       (.I0(\q_reg[61]_0 [48]),
        .O(\q_reg[50]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__0
       (.I0(\q_reg[61]_0 [47]),
        .O(\q_reg[50]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__0
       (.I0(\q_reg[61]_0 [46]),
        .O(\q_reg[50]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__0
       (.I0(\q_reg[61]_0 [53]),
        .O(\q_reg[54]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__0
       (.I0(\q_reg[61]_0 [52]),
        .O(\q_reg[54]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__0
       (.I0(\q_reg[61]_0 [51]),
        .O(\q_reg[54]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__0
       (.I0(\q_reg[61]_0 [50]),
        .O(\q_reg[54]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__0
       (.I0(\q_reg[61]_0 [57]),
        .O(\q_reg[58]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__0
       (.I0(\q_reg[61]_0 [56]),
        .O(\q_reg[58]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__0
       (.I0(\q_reg[61]_0 [55]),
        .O(\q_reg[58]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__0
       (.I0(\q_reg[61]_0 [54]),
        .O(\q_reg[58]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__0
       (.I0(fifo_wreq_data[62]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__0
       (.I0(\q_reg[61]_0 [60]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__0
       (.I0(\q_reg[61]_0 [59]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__0
       (.I0(\q_reg[61]_0 [58]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__0
       (.I0(\q_reg[61]_0 [33]),
        .O(\q_reg[34]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__0
       (.I0(\q_reg[61]_0 [32]),
        .O(\q_reg[34]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__0
       (.I0(\q_reg[61]_0 [31]),
        .O(\q_reg[34]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    invalid_len_event_i_1__1
       (.I0(fifo_wreq_data[63]),
        .I1(fifo_wreq_valid),
        .I2(zero_len_event),
        .O(\q_reg[63]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__1
       (.I0(\could_multi_bursts.last_sect_buf_reg [7]),
        .I1(\could_multi_bursts.last_sect_buf_reg_0 [6]),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 [7]),
        .I3(\could_multi_bursts.last_sect_buf_reg [8]),
        .O(\sect_cnt_reg[18] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__1
       (.I0(\could_multi_bursts.last_sect_buf_reg [4]),
        .I1(\could_multi_bursts.last_sect_buf_reg_0 [3]),
        .I2(\could_multi_bursts.last_sect_buf_reg [5]),
        .I3(\could_multi_bursts.last_sect_buf_reg_0 [4]),
        .I4(\could_multi_bursts.last_sect_buf_reg_0 [5]),
        .I5(\could_multi_bursts.last_sect_buf_reg [6]),
        .O(\sect_cnt_reg[18] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__1
       (.I0(\could_multi_bursts.last_sect_buf_reg [1]),
        .I1(\could_multi_bursts.last_sect_buf_reg_0 [0]),
        .I2(\could_multi_bursts.last_sect_buf_reg [2]),
        .I3(\could_multi_bursts.last_sect_buf_reg_0 [1]),
        .I4(\could_multi_bursts.last_sect_buf_reg_0 [2]),
        .I5(\could_multi_bursts.last_sect_buf_reg [3]),
        .O(\sect_cnt_reg[18] [0]));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [0]),
        .Q(\mem_reg[4][0]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [10]),
        .Q(\mem_reg[4][10]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [11]),
        .Q(\mem_reg[4][11]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [12]),
        .Q(\mem_reg[4][12]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [13]),
        .Q(\mem_reg[4][13]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [14]),
        .Q(\mem_reg[4][14]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [15]),
        .Q(\mem_reg[4][15]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [16]),
        .Q(\mem_reg[4][16]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [17]),
        .Q(\mem_reg[4][17]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [18]),
        .Q(\mem_reg[4][18]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [19]),
        .Q(\mem_reg[4][19]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [1]),
        .Q(\mem_reg[4][1]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [20]),
        .Q(\mem_reg[4][20]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [21]),
        .Q(\mem_reg[4][21]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [22]),
        .Q(\mem_reg[4][22]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [23]),
        .Q(\mem_reg[4][23]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [24]),
        .Q(\mem_reg[4][24]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [25]),
        .Q(\mem_reg[4][25]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [26]),
        .Q(\mem_reg[4][26]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [27]),
        .Q(\mem_reg[4][27]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [28]),
        .Q(\mem_reg[4][28]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [29]),
        .Q(\mem_reg[4][29]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [2]),
        .Q(\mem_reg[4][2]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [30]),
        .Q(\mem_reg[4][30]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [31]),
        .Q(\mem_reg[4][32]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [32]),
        .Q(\mem_reg[4][33]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [33]),
        .Q(\mem_reg[4][34]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [34]),
        .Q(\mem_reg[4][35]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [35]),
        .Q(\mem_reg[4][36]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [36]),
        .Q(\mem_reg[4][37]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [37]),
        .Q(\mem_reg[4][38]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [38]),
        .Q(\mem_reg[4][39]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [3]),
        .Q(\mem_reg[4][3]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [39]),
        .Q(\mem_reg[4][40]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [40]),
        .Q(\mem_reg[4][41]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [41]),
        .Q(\mem_reg[4][42]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [42]),
        .Q(\mem_reg[4][43]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [43]),
        .Q(\mem_reg[4][44]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [44]),
        .Q(\mem_reg[4][45]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [45]),
        .Q(\mem_reg[4][46]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [46]),
        .Q(\mem_reg[4][47]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [47]),
        .Q(\mem_reg[4][48]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [48]),
        .Q(\mem_reg[4][49]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [4]),
        .Q(\mem_reg[4][4]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [49]),
        .Q(\mem_reg[4][50]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [50]),
        .Q(\mem_reg[4][51]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [51]),
        .Q(\mem_reg[4][52]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [52]),
        .Q(\mem_reg[4][53]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [53]),
        .Q(\mem_reg[4][54]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [54]),
        .Q(\mem_reg[4][55]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [55]),
        .Q(\mem_reg[4][56]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [56]),
        .Q(\mem_reg[4][57]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [57]),
        .Q(\mem_reg[4][58]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [58]),
        .Q(\mem_reg[4][59]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [5]),
        .Q(\mem_reg[4][5]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [59]),
        .Q(\mem_reg[4][60]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [60]),
        .Q(\mem_reg[4][61]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [61]),
        .Q(\mem_reg[4][62]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [62]),
        .Q(\mem_reg[4][63]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [6]),
        .Q(\mem_reg[4][6]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [7]),
        .Q(\mem_reg[4][7]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [8]),
        .Q(\mem_reg[4][8]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [9]),
        .Q(\mem_reg[4][9]_srl5_n_12 ));
  LUT6 #(
    .INIT(64'h7B7B7B7B84848404)) 
    \pout[0]_i_1__0 
       (.I0(\pout[2]_i_2__3_n_12 ),
        .I1(data_vld_reg_n_12),
        .I2(pop0),
        .I3(\pout_reg_n_12_[2] ),
        .I4(\pout_reg_n_12_[1] ),
        .I5(\pout_reg_n_12_[0] ),
        .O(\pout[0]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hA4AAAAAAAA5AAAAA)) 
    \pout[1]_i_1__0 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout[2]_i_2__3_n_12 ),
        .O(\pout[1]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hC8CCCCCCCC6CCCCC)) 
    \pout[2]_i_1__0 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout[2]_i_2__3_n_12 ),
        .O(\pout[2]_i_1__0_n_12 ));
  LUT2 #(
    .INIT(4'h7)) 
    \pout[2]_i_2__3 
       (.I0(rs2f_wreq_ack),
        .I1(full_n_reg_0),
        .O(\pout[2]_i_2__3_n_12 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_12 ),
        .Q(\pout_reg_n_12_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_12 ),
        .Q(\pout_reg_n_12_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_12 ),
        .Q(\pout_reg_n_12_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [30]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [31]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [32]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [33]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][35]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [34]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][36]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [35]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][37]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [36]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [37]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [38]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [39]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [40]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [41]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [42]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][44]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [43]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [44]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][46]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [45]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [46]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [47]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [48]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [49]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [50]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [51]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][53]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [52]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][54]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [53]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][55]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [54]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][56]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [55]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][57]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [56]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][58]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [57]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][59]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [58]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][60]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [59]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][61]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [60]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][62]_srl5_n_12 ),
        .Q(fifo_wreq_data[62]),
        .R(SR));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][63]_srl5_n_12 ),
        .Q(fifo_wreq_data[63]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(\could_multi_bursts.last_sect_buf_reg [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1__1 
       (.I0(fifo_wreq_valid_buf_reg_0),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg),
        .I3(p_43_in),
        .O(wreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__1 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \sect_len_buf[9]_i_4__0 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(fifo_wreq_valid_buf_reg_0),
        .O(wreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_len_buf[9]_i_5__0 
       (.I0(fifo_wreq_valid_buf_reg_0),
        .I1(\sect_len_buf_reg[3]_1 ),
        .O(\could_multi_bursts.sect_handling040_out ));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi_fifo" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_fifo__parameterized0_24
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    next_rreq,
    D,
    S,
    \q_reg[61]_0 ,
    \q_reg[58]_0 ,
    \q_reg[54]_0 ,
    \q_reg[50]_0 ,
    \q_reg[46]_0 ,
    \q_reg[42]_0 ,
    \q_reg[38]_0 ,
    \q_reg[34]_0 ,
    \sect_cnt_reg[18] ,
    invalid_len_event0,
    E,
    SR,
    pop0,
    ap_clk,
    ap_rst_n,
    Q,
    sect_cnt0,
    last_sect_carry__0,
    fifo_rreq_valid_buf_reg,
    p_21_in,
    CO,
    fifo_rreq_valid_buf_reg_0,
    full_n_reg_0,
    last_sect_carry__0_0,
    push,
    \q_reg[63]_0 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output next_rreq;
  output [19:0]D;
  output [3:0]S;
  output [60:0]\q_reg[61]_0 ;
  output [3:0]\q_reg[58]_0 ;
  output [3:0]\q_reg[54]_0 ;
  output [3:0]\q_reg[50]_0 ;
  output [3:0]\q_reg[46]_0 ;
  output [3:0]\q_reg[42]_0 ;
  output [3:0]\q_reg[38]_0 ;
  output [2:0]\q_reg[34]_0 ;
  output [2:0]\sect_cnt_reg[18] ;
  output invalid_len_event0;
  output [0:0]E;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [8:0]last_sect_carry__0;
  input fifo_rreq_valid_buf_reg;
  input p_21_in;
  input [0:0]CO;
  input fifo_rreq_valid_buf_reg_0;
  input [0:0]full_n_reg_0;
  input [7:0]last_sect_carry__0_0;
  input push;
  input [62:0]\q_reg[63]_0 ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__11_n_12;
  wire data_vld_reg_n_12;
  wire [63:62]fifo_rreq_data;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire fifo_rreq_valid_buf_reg_0;
  wire full_n_i_1__16_n_12;
  wire full_n_i_2__12_n_12;
  wire [0:0]full_n_reg_0;
  wire invalid_len_event0;
  wire invalid_len_event_i_2__0_n_12;
  wire invalid_len_event_i_3__0_n_12;
  wire invalid_len_event_i_4__0_n_12;
  wire invalid_len_event_i_5__0_n_12;
  wire invalid_len_event_i_6__0_n_12;
  wire invalid_len_event_i_7__0_n_12;
  wire invalid_len_event_i_8__0_n_12;
  wire invalid_len_event_i_9__0_n_12;
  wire [8:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_12 ;
  wire \mem_reg[4][10]_srl5_n_12 ;
  wire \mem_reg[4][11]_srl5_n_12 ;
  wire \mem_reg[4][12]_srl5_n_12 ;
  wire \mem_reg[4][13]_srl5_n_12 ;
  wire \mem_reg[4][14]_srl5_n_12 ;
  wire \mem_reg[4][15]_srl5_n_12 ;
  wire \mem_reg[4][16]_srl5_n_12 ;
  wire \mem_reg[4][17]_srl5_n_12 ;
  wire \mem_reg[4][18]_srl5_n_12 ;
  wire \mem_reg[4][19]_srl5_n_12 ;
  wire \mem_reg[4][1]_srl5_n_12 ;
  wire \mem_reg[4][20]_srl5_n_12 ;
  wire \mem_reg[4][21]_srl5_n_12 ;
  wire \mem_reg[4][22]_srl5_n_12 ;
  wire \mem_reg[4][23]_srl5_n_12 ;
  wire \mem_reg[4][24]_srl5_n_12 ;
  wire \mem_reg[4][25]_srl5_n_12 ;
  wire \mem_reg[4][26]_srl5_n_12 ;
  wire \mem_reg[4][27]_srl5_n_12 ;
  wire \mem_reg[4][28]_srl5_n_12 ;
  wire \mem_reg[4][29]_srl5_n_12 ;
  wire \mem_reg[4][2]_srl5_n_12 ;
  wire \mem_reg[4][30]_srl5_n_12 ;
  wire \mem_reg[4][32]_srl5_n_12 ;
  wire \mem_reg[4][33]_srl5_n_12 ;
  wire \mem_reg[4][34]_srl5_n_12 ;
  wire \mem_reg[4][35]_srl5_n_12 ;
  wire \mem_reg[4][36]_srl5_n_12 ;
  wire \mem_reg[4][37]_srl5_n_12 ;
  wire \mem_reg[4][38]_srl5_n_12 ;
  wire \mem_reg[4][39]_srl5_n_12 ;
  wire \mem_reg[4][3]_srl5_n_12 ;
  wire \mem_reg[4][40]_srl5_n_12 ;
  wire \mem_reg[4][41]_srl5_n_12 ;
  wire \mem_reg[4][42]_srl5_n_12 ;
  wire \mem_reg[4][43]_srl5_n_12 ;
  wire \mem_reg[4][44]_srl5_n_12 ;
  wire \mem_reg[4][45]_srl5_n_12 ;
  wire \mem_reg[4][46]_srl5_n_12 ;
  wire \mem_reg[4][47]_srl5_n_12 ;
  wire \mem_reg[4][48]_srl5_n_12 ;
  wire \mem_reg[4][49]_srl5_n_12 ;
  wire \mem_reg[4][4]_srl5_n_12 ;
  wire \mem_reg[4][50]_srl5_n_12 ;
  wire \mem_reg[4][51]_srl5_n_12 ;
  wire \mem_reg[4][52]_srl5_n_12 ;
  wire \mem_reg[4][53]_srl5_n_12 ;
  wire \mem_reg[4][54]_srl5_n_12 ;
  wire \mem_reg[4][55]_srl5_n_12 ;
  wire \mem_reg[4][56]_srl5_n_12 ;
  wire \mem_reg[4][57]_srl5_n_12 ;
  wire \mem_reg[4][58]_srl5_n_12 ;
  wire \mem_reg[4][59]_srl5_n_12 ;
  wire \mem_reg[4][5]_srl5_n_12 ;
  wire \mem_reg[4][60]_srl5_n_12 ;
  wire \mem_reg[4][61]_srl5_n_12 ;
  wire \mem_reg[4][62]_srl5_n_12 ;
  wire \mem_reg[4][63]_srl5_n_12 ;
  wire \mem_reg[4][6]_srl5_n_12 ;
  wire \mem_reg[4][7]_srl5_n_12 ;
  wire \mem_reg[4][8]_srl5_n_12 ;
  wire \mem_reg[4][9]_srl5_n_12 ;
  wire next_rreq;
  wire p_21_in;
  wire pop0;
  wire \pout[0]_i_1__0_n_12 ;
  wire \pout[1]_i_1__0_n_12 ;
  wire \pout[2]_i_1__0_n_12 ;
  wire \pout[2]_i_2__6_n_12 ;
  wire \pout_reg_n_12_[0] ;
  wire \pout_reg_n_12_[1] ;
  wire \pout_reg_n_12_[2] ;
  wire push;
  wire [2:0]\q_reg[34]_0 ;
  wire [3:0]\q_reg[38]_0 ;
  wire [3:0]\q_reg[42]_0 ;
  wire [3:0]\q_reg[46]_0 ;
  wire [3:0]\q_reg[50]_0 ;
  wire [3:0]\q_reg[54]_0 ;
  wire [3:0]\q_reg[58]_0 ;
  wire [60:0]\q_reg[61]_0 ;
  wire [62:0]\q_reg[63]_0 ;
  wire rs2f_rreq_ack;
  wire [18:0]sect_cnt0;
  wire [2:0]\sect_cnt_reg[18] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1__0
       (.I0(\q_reg[61]_0 [37]),
        .O(\q_reg[38]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2__0
       (.I0(\q_reg[61]_0 [36]),
        .O(\q_reg[38]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3__0
       (.I0(\q_reg[61]_0 [35]),
        .O(\q_reg[38]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4__0
       (.I0(\q_reg[61]_0 [34]),
        .O(\q_reg[38]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1__0
       (.I0(\q_reg[61]_0 [41]),
        .O(\q_reg[42]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2__0
       (.I0(\q_reg[61]_0 [40]),
        .O(\q_reg[42]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_3__0
       (.I0(\q_reg[61]_0 [39]),
        .O(\q_reg[42]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_4__0
       (.I0(\q_reg[61]_0 [38]),
        .O(\q_reg[42]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_1__0
       (.I0(\q_reg[61]_0 [45]),
        .O(\q_reg[46]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_2__0
       (.I0(\q_reg[61]_0 [44]),
        .O(\q_reg[46]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_3__0
       (.I0(\q_reg[61]_0 [43]),
        .O(\q_reg[46]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_4__0
       (.I0(\q_reg[61]_0 [42]),
        .O(\q_reg[46]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_1__0
       (.I0(\q_reg[61]_0 [49]),
        .O(\q_reg[50]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_2__0
       (.I0(\q_reg[61]_0 [48]),
        .O(\q_reg[50]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_3__0
       (.I0(\q_reg[61]_0 [47]),
        .O(\q_reg[50]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_4__0
       (.I0(\q_reg[61]_0 [46]),
        .O(\q_reg[50]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_1__0
       (.I0(\q_reg[61]_0 [53]),
        .O(\q_reg[54]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_2__0
       (.I0(\q_reg[61]_0 [52]),
        .O(\q_reg[54]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_3__0
       (.I0(\q_reg[61]_0 [51]),
        .O(\q_reg[54]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_4__0
       (.I0(\q_reg[61]_0 [50]),
        .O(\q_reg[54]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_1__0
       (.I0(\q_reg[61]_0 [57]),
        .O(\q_reg[58]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_2__0
       (.I0(\q_reg[61]_0 [56]),
        .O(\q_reg[58]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_3__0
       (.I0(\q_reg[61]_0 [55]),
        .O(\q_reg[58]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_4__0
       (.I0(\q_reg[61]_0 [54]),
        .O(\q_reg[58]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_1__0
       (.I0(fifo_rreq_data[62]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_2__0
       (.I0(\q_reg[61]_0 [60]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_3__0
       (.I0(\q_reg[61]_0 [59]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_4__0
       (.I0(\q_reg[61]_0 [58]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1__0
       (.I0(\q_reg[61]_0 [33]),
        .O(\q_reg[34]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2__0
       (.I0(\q_reg[61]_0 [32]),
        .O(\q_reg[34]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3__0
       (.I0(\q_reg[61]_0 [31]),
        .O(\q_reg[34]_0 [0]));
  LUT6 #(
    .INIT(64'hFEFF0000FFFFFFFF)) 
    data_vld_i_1__11
       (.I0(\pout_reg_n_12_[0] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[1] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout[2]_i_2__6_n_12 ),
        .O(data_vld_i_1__11_n_12));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__11_n_12),
        .Q(data_vld_reg_n_12),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_12),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(p_21_in),
        .I3(CO),
        .I4(fifo_rreq_valid_buf_reg_0),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF777F7F7F555F5F5)) 
    full_n_i_1__16
       (.I0(ap_rst_n),
        .I1(full_n_i_2__12_n_12),
        .I2(data_vld_reg_n_12),
        .I3(next_rreq),
        .I4(fifo_rreq_valid),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__16_n_12));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__12
       (.I0(data_vld_reg_n_12),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(\pout_reg_n_12_[1] ),
        .I4(full_n_reg_0),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_2__12_n_12));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_12),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888F8888)) 
    invalid_len_event_i_1__2
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_data[63]),
        .I2(invalid_len_event_i_2__0_n_12),
        .I3(invalid_len_event_i_3__0_n_12),
        .I4(invalid_len_event_i_4__0_n_12),
        .O(invalid_len_event0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_2__0
       (.I0(\q_reg[61]_0 [50]),
        .I1(\q_reg[61]_0 [49]),
        .I2(\q_reg[61]_0 [48]),
        .I3(\q_reg[61]_0 [47]),
        .I4(invalid_len_event_i_5__0_n_12),
        .O(invalid_len_event_i_2__0_n_12));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_3__0
       (.I0(\q_reg[61]_0 [58]),
        .I1(\q_reg[61]_0 [57]),
        .I2(\q_reg[61]_0 [56]),
        .I3(\q_reg[61]_0 [55]),
        .I4(invalid_len_event_i_6__0_n_12),
        .O(invalid_len_event_i_3__0_n_12));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    invalid_len_event_i_4__0
       (.I0(\q_reg[61]_0 [33]),
        .I1(\q_reg[61]_0 [32]),
        .I2(\q_reg[61]_0 [31]),
        .I3(invalid_len_event_i_7__0_n_12),
        .I4(invalid_len_event_i_8__0_n_12),
        .I5(invalid_len_event_i_9__0_n_12),
        .O(invalid_len_event_i_4__0_n_12));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_5__0
       (.I0(\q_reg[61]_0 [51]),
        .I1(\q_reg[61]_0 [52]),
        .I2(\q_reg[61]_0 [53]),
        .I3(\q_reg[61]_0 [54]),
        .O(invalid_len_event_i_5__0_n_12));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_6__0
       (.I0(\q_reg[61]_0 [59]),
        .I1(\q_reg[61]_0 [60]),
        .I2(fifo_rreq_data[63]),
        .I3(fifo_rreq_data[62]),
        .O(invalid_len_event_i_6__0_n_12));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_7__0
       (.I0(\q_reg[61]_0 [37]),
        .I1(\q_reg[61]_0 [36]),
        .I2(\q_reg[61]_0 [35]),
        .I3(\q_reg[61]_0 [34]),
        .O(invalid_len_event_i_7__0_n_12));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_8__0
       (.I0(\q_reg[61]_0 [41]),
        .I1(\q_reg[61]_0 [40]),
        .I2(\q_reg[61]_0 [39]),
        .I3(\q_reg[61]_0 [38]),
        .O(invalid_len_event_i_8__0_n_12));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    invalid_len_event_i_9__0
       (.I0(\q_reg[61]_0 [42]),
        .I1(\q_reg[61]_0 [43]),
        .I2(\q_reg[61]_0 [44]),
        .I3(\q_reg[61]_0 [45]),
        .I4(\q_reg[61]_0 [46]),
        .I5(fifo_rreq_valid),
        .O(invalid_len_event_i_9__0_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__2
       (.I0(last_sect_carry__0[7]),
        .I1(last_sect_carry__0_0[6]),
        .I2(last_sect_carry__0_0[7]),
        .I3(last_sect_carry__0[8]),
        .O(\sect_cnt_reg[18] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__2
       (.I0(last_sect_carry__0[4]),
        .I1(last_sect_carry__0_0[3]),
        .I2(last_sect_carry__0[5]),
        .I3(last_sect_carry__0_0[4]),
        .I4(last_sect_carry__0_0[5]),
        .I5(last_sect_carry__0[6]),
        .O(\sect_cnt_reg[18] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__2
       (.I0(last_sect_carry__0[1]),
        .I1(last_sect_carry__0_0[0]),
        .I2(last_sect_carry__0[2]),
        .I3(last_sect_carry__0_0[1]),
        .I4(last_sect_carry__0_0[2]),
        .I5(last_sect_carry__0[3]),
        .O(\sect_cnt_reg[18] [0]));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [31]),
        .Q(\mem_reg[4][32]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [32]),
        .Q(\mem_reg[4][33]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [33]),
        .Q(\mem_reg[4][34]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [34]),
        .Q(\mem_reg[4][35]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [35]),
        .Q(\mem_reg[4][36]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [36]),
        .Q(\mem_reg[4][37]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [37]),
        .Q(\mem_reg[4][38]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [38]),
        .Q(\mem_reg[4][39]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [39]),
        .Q(\mem_reg[4][40]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [40]),
        .Q(\mem_reg[4][41]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [41]),
        .Q(\mem_reg[4][42]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [42]),
        .Q(\mem_reg[4][43]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [43]),
        .Q(\mem_reg[4][44]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [44]),
        .Q(\mem_reg[4][45]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [45]),
        .Q(\mem_reg[4][46]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [46]),
        .Q(\mem_reg[4][47]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [47]),
        .Q(\mem_reg[4][48]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [48]),
        .Q(\mem_reg[4][49]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [49]),
        .Q(\mem_reg[4][50]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [50]),
        .Q(\mem_reg[4][51]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [51]),
        .Q(\mem_reg[4][52]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [52]),
        .Q(\mem_reg[4][53]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [53]),
        .Q(\mem_reg[4][54]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [54]),
        .Q(\mem_reg[4][55]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [55]),
        .Q(\mem_reg[4][56]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [56]),
        .Q(\mem_reg[4][57]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [57]),
        .Q(\mem_reg[4][58]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [58]),
        .Q(\mem_reg[4][59]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [59]),
        .Q(\mem_reg[4][60]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [60]),
        .Q(\mem_reg[4][61]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [61]),
        .Q(\mem_reg[4][62]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [62]),
        .Q(\mem_reg[4][63]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_12 ));
  LUT6 #(
    .INIT(64'h7B7B7B7B84848404)) 
    \pout[0]_i_1__0 
       (.I0(\pout[2]_i_2__6_n_12 ),
        .I1(data_vld_reg_n_12),
        .I2(pop0),
        .I3(\pout_reg_n_12_[2] ),
        .I4(\pout_reg_n_12_[1] ),
        .I5(\pout_reg_n_12_[0] ),
        .O(\pout[0]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hA4AAAAAAAA5AAAAA)) 
    \pout[1]_i_1__0 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout[2]_i_2__6_n_12 ),
        .O(\pout[1]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hC8CCCCCCCC6CCCCC)) 
    \pout[2]_i_1__0 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout[2]_i_2__6_n_12 ),
        .O(\pout[2]_i_1__0_n_12 ));
  LUT2 #(
    .INIT(4'h7)) 
    \pout[2]_i_2__6 
       (.I0(rs2f_rreq_ack),
        .I1(full_n_reg_0),
        .O(\pout[2]_i_2__6_n_12 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_12 ),
        .Q(\pout_reg_n_12_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_12 ),
        .Q(\pout_reg_n_12_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_12 ),
        .Q(\pout_reg_n_12_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [30]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [31]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [32]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [33]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][35]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [34]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][36]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [35]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][37]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [36]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [37]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [38]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [39]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [40]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [41]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [42]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][44]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [43]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [44]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][46]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [45]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [46]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [47]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [48]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [49]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [50]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [51]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][53]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [52]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][54]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [53]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][55]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [54]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][56]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [55]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][57]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [56]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][58]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [57]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][59]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [58]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][60]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [59]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][61]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [60]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][62]_srl5_n_12 ),
        .Q(fifo_rreq_data[62]),
        .R(SR));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][63]_srl5_n_12 ),
        .Q(fifo_rreq_data[63]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__2 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(last_sect_carry__0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__2 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__2 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__2 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__2 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__2 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__2 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__2 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__2 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__2 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1__2 
       (.I0(fifo_rreq_valid_buf_reg_0),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(fifo_rreq_valid),
        .I3(p_21_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__2 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__2 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__2 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__2 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__2 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__2 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__2 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__2 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__2 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__2 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi_fifo" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    \could_multi_bursts.next_loop ,
    m_axi_gmem2_WREADY_0,
    next_resp0,
    push,
    m_axi_gmem2_AWREADY_0,
    \could_multi_bursts.sect_handling_reg ,
    ap_clk,
    SR,
    ap_rst_n,
    next_resp,
    \could_multi_bursts.loop_cnt_reg[5] ,
    fifo_burst_ready,
    AWVALID_Dummy,
    m_axi_gmem2_AWREADY,
    req_en__17,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_AWVALID_INST_0_i_1,
    next_resp_reg,
    m_axi_gmem2_BVALID,
    in,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    \q_reg[1]_0 ,
    \could_multi_bursts.sect_handling_reg_2 );
  output fifo_resp_ready;
  output \could_multi_bursts.next_loop ;
  output m_axi_gmem2_WREADY_0;
  output next_resp0;
  output push;
  output m_axi_gmem2_AWREADY_0;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input next_resp;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input fifo_burst_ready;
  input AWVALID_Dummy;
  input m_axi_gmem2_AWREADY;
  input req_en__17;
  input m_axi_gmem2_WREADY;
  input m_axi_gmem2_AWVALID_INST_0_i_1;
  input next_resp_reg;
  input m_axi_gmem2_BVALID;
  input [0:0]in;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input \q_reg[1]_0 ;
  input \could_multi_bursts.sect_handling_reg_2 ;

  wire AWVALID_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire data_vld_i_1__8_n_12;
  wire data_vld_reg_n_12;
  wire empty_n_i_1__12_n_12;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__12_n_12;
  wire full_n_i_3__3_n_12;
  wire [0:0]in;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWREADY_0;
  wire m_axi_gmem2_AWVALID_INST_0_i_1;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_WREADY;
  wire m_axi_gmem2_WREADY_0;
  wire \mem_reg[14][0]_srl15_n_12 ;
  wire \mem_reg[14][1]_srl15_n_12 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire p_10_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1__1_n_12 ;
  wire \pout[1]_i_1__2_n_12 ;
  wire \pout[2]_i_1__1_n_12 ;
  wire \pout[3]_i_1__1_n_12 ;
  wire \pout[3]_i_2__1_n_12 ;
  wire \pout[3]_i_3__1_n_12 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire \q_reg[1]_0 ;
  wire req_en__17;

  LUT6 #(
    .INIT(64'h0000F0F070007000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1__0 
       (.I0(m_axi_gmem2_AWREADY),
        .I1(req_en__17),
        .I2(ap_rst_n),
        .I3(AWVALID_Dummy),
        .I4(in),
        .I5(\could_multi_bursts.next_loop ),
        .O(m_axi_gmem2_AWREADY_0));
  LUT6 #(
    .INIT(64'h8080008000800080)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] ),
        .I1(fifo_resp_ready),
        .I2(fifo_burst_ready),
        .I3(AWVALID_Dummy),
        .I4(m_axi_gmem2_AWREADY),
        .I5(req_en__17),
        .O(\could_multi_bursts.next_loop ));
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(\could_multi_bursts.sect_handling_reg_2 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFFAE00AE00AE00)) 
    data_vld_i_1__8
       (.I0(\pout[3]_i_3__1_n_12 ),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_12),
        .I4(fifo_resp_ready),
        .I5(\could_multi_bursts.next_loop ),
        .O(data_vld_i_1__8_n_12));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__8_n_12),
        .Q(data_vld_reg_n_12),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__12
       (.I0(data_vld_reg_n_12),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__12_n_12));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_12),
        .Q(need_wrsp),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFDDFFDD)) 
    full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_3__3_n_12),
        .I3(fifo_resp_ready),
        .I4(\could_multi_bursts.next_loop ),
        .O(full_n_i_1__12_n_12));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    full_n_i_2__9
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(data_vld_reg_n_12),
        .O(p_10_in));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_3__3
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_n_12),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_3__3_n_12));
  LUT5 #(
    .INIT(32'h80808000)) 
    full_n_i_4__0
       (.I0(next_resp_reg),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(aw2b_bdata[0]),
        .I4(aw2b_bdata[1]),
        .O(push));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_12),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem2_AWVALID_INST_0_i_4
       (.I0(m_axi_gmem2_WREADY),
        .I1(m_axi_gmem2_AWVALID_INST_0_i_1),
        .O(m_axi_gmem2_WREADY_0));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .O(push_0));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_12 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][1]_srl15_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .I2(\q_reg[1]_0 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1__0
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(next_resp_reg),
        .I4(m_axi_gmem2_BVALID),
        .O(next_resp0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hF00F7887F00FF00F)) 
    \pout[1]_i_1__2 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .I4(next_resp),
        .I5(need_wrsp),
        .O(\pout[1]_i_1__2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \pout[2]_i_1__1 
       (.I0(pout_reg[2]),
        .I1(pout17_out),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(\pout[2]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'h2A00C0002A002A00)) 
    \pout[3]_i_1__1 
       (.I0(\pout[3]_i_3__1_n_12 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(fifo_resp_ready),
        .I3(data_vld_reg_n_12),
        .I4(next_resp),
        .I5(need_wrsp),
        .O(\pout[3]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2__1 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout17_out),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .O(\pout[3]_i_2__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pout[3]_i_3__1 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \pout[3]_i_4__1 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(data_vld_reg_n_12),
        .I3(fifo_resp_ready),
        .I4(\could_multi_bursts.next_loop ),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_12 ),
        .D(\pout[0]_i_1__1_n_12 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_12 ),
        .D(\pout[1]_i_1__2_n_12 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_12 ),
        .D(\pout[2]_i_1__1_n_12 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_12 ),
        .D(\pout[3]_i_2__1_n_12 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1__0 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_12 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_12 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi_fifo" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_fifo__parameterized1_23
   (fifo_rctl_ready,
    ap_rst_n_0,
    \could_multi_bursts.next_loop ,
    m_axi_gmem2_ARREADY_0,
    E,
    p_21_in,
    pop0,
    rreq_handling_reg,
    ap_rst_n_1,
    ap_rst_n_2,
    \could_multi_bursts.sect_handling_reg ,
    \end_addr_buf_reg[1] ,
    ap_clk,
    SR,
    ap_rst_n,
    m_axi_gmem2_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    invalid_len_event_reg2,
    \pout_reg[2]_0 ,
    \pout_reg[3]_0 ,
    \bus_wide_gen.split_cnt__2 ,
    \bus_wide_gen.ready_for_data__0 ,
    \pout_reg[3]_1 ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    fifo_burst_ready,
    rreq_handling_reg_0,
    CO,
    fifo_rreq_valid,
    empty_n_reg_0,
    empty_n_reg_1,
    beat_valid,
    rreq_handling_reg_1,
    invalid_len_event,
    \sect_addr_buf_reg[1] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    Q,
    \sect_end_buf_reg[1] );
  output fifo_rctl_ready;
  output ap_rst_n_0;
  output \could_multi_bursts.next_loop ;
  output m_axi_gmem2_ARREADY_0;
  output [0:0]E;
  output p_21_in;
  output pop0;
  output rreq_handling_reg;
  output [0:0]ap_rst_n_1;
  output [0:0]ap_rst_n_2;
  output \could_multi_bursts.sect_handling_reg ;
  output \end_addr_buf_reg[1] ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input m_axi_gmem2_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input invalid_len_event_reg2;
  input \pout_reg[2]_0 ;
  input \pout_reg[3]_0 ;
  input \bus_wide_gen.split_cnt__2 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input \pout_reg[3]_1 ;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input fifo_burst_ready;
  input rreq_handling_reg_0;
  input [0:0]CO;
  input fifo_rreq_valid;
  input [0:0]empty_n_reg_0;
  input [0:0]empty_n_reg_1;
  input beat_valid;
  input rreq_handling_reg_1;
  input invalid_len_event;
  input [0:0]\sect_addr_buf_reg[1] ;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input [0:0]Q;
  input \sect_end_buf_reg[1] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire beat_valid;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1__12_n_12;
  wire data_vld_reg_n_12;
  wire empty_n_i_1__11_n_12;
  wire [0:0]empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_n_12;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__15_n_12;
  wire full_n_i_2__13_n_12;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem2_ARREADY;
  wire m_axi_gmem2_ARREADY_0;
  wire p_10_in;
  wire p_21_in;
  wire pop0;
  wire \pout[0]_i_1__2_n_12 ;
  wire \pout[1]_i_1__0_n_12 ;
  wire \pout[2]_i_1__2_n_12 ;
  wire \pout[3]_i_1__2_n_12 ;
  wire \pout[3]_i_2__2_n_12 ;
  wire \pout[3]_i_3__2_n_12 ;
  wire \pout[3]_i_5__0_n_12 ;
  wire [3:0]pout_reg;
  wire \pout_reg[2]_0 ;
  wire \pout_reg[3]_0 ;
  wire \pout_reg[3]_1 ;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]\sect_addr_buf_reg[1] ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_1__2 
       (.I0(rreq_handling_reg_0),
        .I1(CO),
        .I2(p_21_in),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT5 #(
    .INIT(32'h0020AA20)) 
    \could_multi_bursts.ARVALID_Dummy_i_1__0 
       (.I0(ap_rst_n),
        .I1(m_axi_gmem2_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(invalid_len_event_reg2),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.araddr_buf[31]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] ),
        .I1(fifo_rctl_ready),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(m_axi_gmem2_ARREADY),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__2 
       (.I0(p_21_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__2 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hFBBBF000)) 
    data_vld_i_1__12
       (.I0(\pout[3]_i_3__2_n_12 ),
        .I1(p_10_in),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(data_vld_reg_n_12),
        .O(data_vld_i_1__12_n_12));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__12_n_12),
        .Q(data_vld_reg_n_12),
        .R(SR));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    empty_n_i_1__11
       (.I0(data_vld_reg_n_12),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_n_12),
        .O(empty_n_i_1__11_n_12));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__9
       (.I0(rreq_handling_reg_0),
        .I1(CO),
        .I2(p_21_in),
        .I3(fifo_rreq_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_12),
        .Q(empty_n_reg_n_12),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF75F5)) 
    full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(\could_multi_bursts.next_loop ),
        .I2(fifo_rctl_ready),
        .I3(full_n_i_2__13_n_12),
        .I4(p_10_in),
        .O(full_n_i_1__15_n_12));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__13
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_n_12),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_2__13_n_12));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_12),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__2 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'h9699999999999999)) 
    \pout[1]_i_1__0 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(p_10_in),
        .I3(data_vld_reg_n_12),
        .I4(fifo_rctl_ready),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[1]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hAA9AAAAAAAAA5565)) 
    \pout[2]_i_1__2 
       (.I0(pout_reg[2]),
        .I1(p_10_in),
        .I2(data_vld_reg_n_12),
        .I3(\pout_reg[2]_0 ),
        .I4(pout_reg[1]),
        .I5(pout_reg[0]),
        .O(\pout[2]_i_1__2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h4FFFFFFF)) 
    \pout[2]_i_2__4 
       (.I0(m_axi_gmem2_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.loop_cnt_reg[5] ),
        .I4(fifo_burst_ready),
        .O(m_axi_gmem2_ARREADY_0));
  LUT5 #(
    .INIT(32'h30888888)) 
    \pout[3]_i_1__2 
       (.I0(\pout[3]_i_3__2_n_12 ),
        .I1(p_10_in),
        .I2(data_vld_reg_n_12),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.next_loop ),
        .O(\pout[3]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAA9A99)) 
    \pout[3]_i_2__2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(p_10_in),
        .I3(\pout[3]_i_5__0_n_12 ),
        .I4(pout_reg[1]),
        .I5(pout_reg[0]),
        .O(\pout[3]_i_2__2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pout[3]_i_3__2 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__2_n_12 ));
  LUT6 #(
    .INIT(64'hD5555D5500000000)) 
    \pout[3]_i_4__2 
       (.I0(empty_n_reg_n_12),
        .I1(\pout_reg[3]_0 ),
        .I2(\bus_wide_gen.split_cnt__2 ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\pout_reg[3]_1 ),
        .I5(data_vld_reg_n_12),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    \pout[3]_i_5__0 
       (.I0(data_vld_reg_n_12),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(fifo_burst_ready),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I5(m_axi_gmem2_ARREADY),
        .O(\pout[3]_i_5__0_n_12 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_12 ),
        .D(\pout[0]_i_1__2_n_12 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_12 ),
        .D(\pout[1]_i_1__0_n_12 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_12 ),
        .D(\pout[2]_i_1__2_n_12 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_12 ),
        .D(\pout[3]_i_2__2_n_12 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h22F2AAFA)) 
    rreq_handling_i_1__0
       (.I0(rreq_handling_reg_0),
        .I1(p_21_in),
        .I2(rreq_handling_reg_1),
        .I3(invalid_len_event),
        .I4(CO),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__2 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(p_21_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1__2 
       (.I0(Q),
        .I1(CO),
        .I2(p_21_in),
        .I3(\sect_end_buf_reg[1] ),
        .O(\end_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__2 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[5] ),
        .I4(rreq_handling_reg_0),
        .O(p_21_in));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi_fifo" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_fifo__parameterized2
   (full_n_reg_0,
    empty_n_reg_0,
    ap_done,
    empty_n_reg_1,
    ap_NS_fsm192_out,
    ap_clk,
    SR,
    ap_rst_n,
    push,
    icmp_ln45_reg_1723,
    empty_n_reg_2);
  output full_n_reg_0;
  output empty_n_reg_0;
  output ap_done;
  output [1:0]empty_n_reg_1;
  output ap_NS_fsm192_out;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input push;
  input icmp_ln45_reg_1723;
  input [4:0]empty_n_reg_2;

  wire [0:0]SR;
  wire ap_NS_fsm192_out;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire data_vld_i_1__9_n_12;
  wire data_vld_reg_n_12;
  wire empty_n_i_1__10_n_12;
  wire empty_n_reg_0;
  wire [1:0]empty_n_reg_1;
  wire [4:0]empty_n_reg_2;
  wire full_n_i_1__13_n_12;
  wire full_n_i_3__4_n_12;
  wire full_n_reg_0;
  wire icmp_ln45_reg_1723;
  wire p_10_in;
  wire \pout[0]_i_1__0_n_12 ;
  wire \pout[1]_i_1__0_n_12 ;
  wire \pout[2]_i_1__0_n_12 ;
  wire \pout_reg_n_12_[0] ;
  wire \pout_reg_n_12_[1] ;
  wire \pout_reg_n_12_[2] ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(empty_n_reg_2[3]),
        .I1(empty_n_reg_0),
        .I2(icmp_ln45_reg_1723),
        .I3(empty_n_reg_2[0]),
        .O(empty_n_reg_1[0]));
  LUT5 #(
    .INIT(32'hFFFFDC0C)) 
    \ap_CS_fsm[53]_i_1 
       (.I0(empty_n_reg_0),
        .I1(empty_n_reg_2[1]),
        .I2(icmp_ln45_reg_1723),
        .I3(empty_n_reg_2[3]),
        .I4(empty_n_reg_2[2]),
        .O(empty_n_reg_1[1]));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__9
       (.I0(\pout_reg_n_12_[0] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[1] ),
        .I3(p_10_in),
        .I4(push),
        .I5(data_vld_reg_n_12),
        .O(data_vld_i_1__9_n_12));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__9_n_12),
        .Q(data_vld_reg_n_12),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hABFFAAAA)) 
    empty_n_i_1__10
       (.I0(data_vld_reg_n_12),
        .I1(empty_n_reg_2[4]),
        .I2(empty_n_reg_2[3]),
        .I3(icmp_ln45_reg_1723),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__10_n_12));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_12),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFFFDDDD)) 
    full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_3__4_n_12),
        .I3(push),
        .I4(full_n_reg_0),
        .O(full_n_i_1__13_n_12));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hDDD50000)) 
    full_n_i_2__10
       (.I0(empty_n_reg_0),
        .I1(icmp_ln45_reg_1723),
        .I2(empty_n_reg_2[3]),
        .I3(empty_n_reg_2[4]),
        .I4(data_vld_reg_n_12),
        .O(p_10_in));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_3__4
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[0] ),
        .I2(\pout_reg_n_12_[2] ),
        .I3(data_vld_reg_n_12),
        .O(full_n_i_3__4_n_12));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_12),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \i_10_reg_664[30]_i_1 
       (.I0(empty_n_reg_2[3]),
        .I1(icmp_ln45_reg_1723),
        .I2(empty_n_reg_0),
        .O(ap_NS_fsm192_out));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    int_ap_ready_i_1
       (.I0(icmp_ln45_reg_1723),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_2[4]),
        .O(ap_done));
  LUT6 #(
    .INIT(64'hB5B5B5B54A4A4A40)) 
    \pout[0]_i_1__0 
       (.I0(p_10_in),
        .I1(data_vld_reg_n_12),
        .I2(push),
        .I3(\pout_reg_n_12_[2] ),
        .I4(\pout_reg_n_12_[1] ),
        .I5(\pout_reg_n_12_[0] ),
        .O(\pout[0]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hAAA4AAA45AAAAAAA)) 
    \pout[1]_i_1__0 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_12),
        .I5(p_10_in),
        .O(\pout[1]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hCCC8CCC86CCCCCCC)) 
    \pout[2]_i_1__0 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_12),
        .I5(p_10_in),
        .O(\pout[2]_i_1__0_n_12 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_12 ),
        .Q(\pout_reg_n_12_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_12 ),
        .Q(\pout_reg_n_12_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_12 ),
        .Q(\pout_reg_n_12_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi_read" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_read
   (full_n_reg,
    SR,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem2_ARADDR,
    ap_enable_reg_pp3_iter0_reg,
    ap_enable_reg_pp3_iter2_reg,
    ap_enable_reg_pp8_iter0_reg,
    ap_enable_reg_pp8_iter2_reg,
    we0,
    WEA,
    E,
    \state_reg[0] ,
    ap_enable_reg_pp3_iter0_reg_0,
    p_73_in,
    j_reg_6090,
    p_72_in,
    \icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] ,
    \state_reg[0]_0 ,
    j_2_reg_7100,
    \state_reg[0]_1 ,
    ap_enable_reg_pp8_iter0_reg_0,
    ap_block_pp8_stage0_11001,
    s_ready_t_reg,
    Q,
    \data_p1_reg[15] ,
    ap_clk,
    D,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_RVALID,
    ap_rst_n,
    m_axi_gmem2_ARREADY,
    \add_ln57_reg_2054_reg[0] ,
    \data_p1_reg[30] ,
    \data_p1_reg[30]_0 ,
    \data_p2_reg[63] ,
    ap_enable_reg_pp3_iter0,
    CO,
    ap_enable_reg_pp3_iter1_reg,
    ap_enable_reg_pp3_iter1_reg_0,
    ap_enable_reg_pp3_iter2_reg_0,
    ap_enable_reg_pp8_iter0,
    ap_enable_reg_pp8_iter1_reg,
    ap_enable_reg_pp8_iter1_reg_0,
    ap_enable_reg_pp8_iter1_reg_1,
    ap_enable_reg_pp8_iter2_reg_0,
    icmp_ln81_reg_1815_pp3_iter1_reg,
    icmp_ln86_reg_1839_pp4_iter4_reg,
    ap_enable_reg_pp4_iter5,
    icmp_ln56_reg_2050_pp8_iter1_reg,
    icmp_ln45_reg_1723);
  output full_n_reg;
  output [0:0]SR;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [29:0]m_axi_gmem2_ARADDR;
  output ap_enable_reg_pp3_iter0_reg;
  output ap_enable_reg_pp3_iter2_reg;
  output ap_enable_reg_pp8_iter0_reg;
  output ap_enable_reg_pp8_iter2_reg;
  output we0;
  output [0:0]WEA;
  output [0:0]E;
  output [0:0]\state_reg[0] ;
  output ap_enable_reg_pp3_iter0_reg_0;
  output p_73_in;
  output j_reg_6090;
  output p_72_in;
  output [0:0]\icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] ;
  output [0:0]\state_reg[0]_0 ;
  output j_2_reg_7100;
  output [0:0]\state_reg[0]_1 ;
  output ap_enable_reg_pp8_iter0_reg_0;
  output ap_block_pp8_stage0_11001;
  output [3:0]s_ready_t_reg;
  output [3:0]Q;
  output [15:0]\data_p1_reg[15] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem2_RRESP;
  input m_axi_gmem2_RVALID;
  input ap_rst_n;
  input m_axi_gmem2_ARREADY;
  input [7:0]\add_ln57_reg_2054_reg[0] ;
  input [30:0]\data_p1_reg[30] ;
  input [30:0]\data_p1_reg[30]_0 ;
  input [31:0]\data_p2_reg[63] ;
  input ap_enable_reg_pp3_iter0;
  input [0:0]CO;
  input ap_enable_reg_pp3_iter1_reg;
  input ap_enable_reg_pp3_iter1_reg_0;
  input ap_enable_reg_pp3_iter2_reg_0;
  input ap_enable_reg_pp8_iter0;
  input [0:0]ap_enable_reg_pp8_iter1_reg;
  input ap_enable_reg_pp8_iter1_reg_0;
  input ap_enable_reg_pp8_iter1_reg_1;
  input ap_enable_reg_pp8_iter2_reg_0;
  input icmp_ln81_reg_1815_pp3_iter1_reg;
  input icmp_ln86_reg_1839_pp4_iter4_reg;
  input ap_enable_reg_pp4_iter5;
  input icmp_ln56_reg_2050_pp8_iter1_reg;
  input icmp_ln45_reg_1723;

  wire [0:0]CO;
  wire [32:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [7:0]\add_ln57_reg_2054_reg[0] ;
  wire align_len;
  wire [31:1]align_len0;
  wire align_len0_carry__0_n_12;
  wire align_len0_carry__0_n_13;
  wire align_len0_carry__0_n_14;
  wire align_len0_carry__0_n_15;
  wire align_len0_carry__1_n_12;
  wire align_len0_carry__1_n_13;
  wire align_len0_carry__1_n_14;
  wire align_len0_carry__1_n_15;
  wire align_len0_carry__2_n_12;
  wire align_len0_carry__2_n_13;
  wire align_len0_carry__2_n_14;
  wire align_len0_carry__2_n_15;
  wire align_len0_carry__3_n_12;
  wire align_len0_carry__3_n_13;
  wire align_len0_carry__3_n_14;
  wire align_len0_carry__3_n_15;
  wire align_len0_carry__4_n_12;
  wire align_len0_carry__4_n_13;
  wire align_len0_carry__4_n_14;
  wire align_len0_carry__4_n_15;
  wire align_len0_carry__5_n_12;
  wire align_len0_carry__5_n_13;
  wire align_len0_carry__5_n_14;
  wire align_len0_carry__5_n_15;
  wire align_len0_carry__6_n_13;
  wire align_len0_carry__6_n_14;
  wire align_len0_carry__6_n_15;
  wire align_len0_carry_n_12;
  wire align_len0_carry_n_13;
  wire align_len0_carry_n_14;
  wire align_len0_carry_n_15;
  wire \align_len_reg_n_12_[10] ;
  wire \align_len_reg_n_12_[11] ;
  wire \align_len_reg_n_12_[12] ;
  wire \align_len_reg_n_12_[13] ;
  wire \align_len_reg_n_12_[14] ;
  wire \align_len_reg_n_12_[15] ;
  wire \align_len_reg_n_12_[16] ;
  wire \align_len_reg_n_12_[17] ;
  wire \align_len_reg_n_12_[18] ;
  wire \align_len_reg_n_12_[19] ;
  wire \align_len_reg_n_12_[1] ;
  wire \align_len_reg_n_12_[20] ;
  wire \align_len_reg_n_12_[21] ;
  wire \align_len_reg_n_12_[22] ;
  wire \align_len_reg_n_12_[23] ;
  wire \align_len_reg_n_12_[24] ;
  wire \align_len_reg_n_12_[25] ;
  wire \align_len_reg_n_12_[26] ;
  wire \align_len_reg_n_12_[27] ;
  wire \align_len_reg_n_12_[28] ;
  wire \align_len_reg_n_12_[29] ;
  wire \align_len_reg_n_12_[2] ;
  wire \align_len_reg_n_12_[30] ;
  wire \align_len_reg_n_12_[31] ;
  wire \align_len_reg_n_12_[3] ;
  wire \align_len_reg_n_12_[4] ;
  wire \align_len_reg_n_12_[5] ;
  wire \align_len_reg_n_12_[6] ;
  wire \align_len_reg_n_12_[7] ;
  wire \align_len_reg_n_12_[8] ;
  wire \align_len_reg_n_12_[9] ;
  wire ap_block_pp8_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_reg;
  wire ap_enable_reg_pp3_iter0_reg_0;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter2_reg;
  wire ap_enable_reg_pp3_iter2_reg_0;
  wire ap_enable_reg_pp4_iter5;
  wire ap_enable_reg_pp8_iter0;
  wire ap_enable_reg_pp8_iter0_reg;
  wire ap_enable_reg_pp8_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp8_iter1_reg;
  wire ap_enable_reg_pp8_iter1_reg_0;
  wire ap_enable_reg_pp8_iter1_reg_1;
  wire ap_enable_reg_pp8_iter2_reg;
  wire ap_enable_reg_pp8_iter2_reg_0;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2__2_n_12 ;
  wire \beat_len_buf_reg[2]_i_1__2_n_12 ;
  wire \beat_len_buf_reg[2]_i_1__2_n_13 ;
  wire \beat_len_buf_reg[2]_i_1__2_n_14 ;
  wire \beat_len_buf_reg[2]_i_1__2_n_15 ;
  wire \beat_len_buf_reg[6]_i_1__2_n_12 ;
  wire \beat_len_buf_reg[6]_i_1__2_n_13 ;
  wire \beat_len_buf_reg[6]_i_1__2_n_14 ;
  wire \beat_len_buf_reg[6]_i_1__2_n_15 ;
  wire \beat_len_buf_reg[9]_i_1__2_n_14 ;
  wire \beat_len_buf_reg[9]_i_1__2_n_15 ;
  wire beat_valid;
  wire buff_rdata_n_21;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_58;
  wire buff_rdata_n_59;
  wire buff_rdata_n_60;
  wire buff_rdata_n_61;
  wire buff_rdata_n_62;
  wire \bus_wide_gen.data_buf_reg_n_12_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[9] ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_4__2_n_12 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_12 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_12_[0] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3__0_n_12 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4__0_n_12 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5__0_n_12 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3__0_n_12 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_15 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_12 ;
  wire [31:2]data1;
  wire [15:0]\data_p1_reg[15] ;
  wire [30:0]\data_p1_reg[30] ;
  wire [30:0]\data_p1_reg[30]_0 ;
  wire [31:0]\data_p2_reg[63] ;
  wire [34:34]data_pack;
  wire [31:1]end_addr;
  wire \end_addr_buf_reg_n_12_[10] ;
  wire \end_addr_buf_reg_n_12_[11] ;
  wire \end_addr_buf_reg_n_12_[1] ;
  wire \end_addr_buf_reg_n_12_[2] ;
  wire \end_addr_buf_reg_n_12_[3] ;
  wire \end_addr_buf_reg_n_12_[4] ;
  wire \end_addr_buf_reg_n_12_[5] ;
  wire \end_addr_buf_reg_n_12_[6] ;
  wire \end_addr_buf_reg_n_12_[7] ;
  wire \end_addr_buf_reg_n_12_[8] ;
  wire \end_addr_buf_reg_n_12_[9] ;
  wire end_addr_carry__0_i_1__2_n_12;
  wire end_addr_carry__0_i_2__2_n_12;
  wire end_addr_carry__0_i_3__2_n_12;
  wire end_addr_carry__0_i_4__2_n_12;
  wire end_addr_carry__0_n_12;
  wire end_addr_carry__0_n_13;
  wire end_addr_carry__0_n_14;
  wire end_addr_carry__0_n_15;
  wire end_addr_carry__1_i_1__2_n_12;
  wire end_addr_carry__1_i_2__2_n_12;
  wire end_addr_carry__1_i_3__2_n_12;
  wire end_addr_carry__1_i_4__2_n_12;
  wire end_addr_carry__1_n_12;
  wire end_addr_carry__1_n_13;
  wire end_addr_carry__1_n_14;
  wire end_addr_carry__1_n_15;
  wire end_addr_carry__2_i_1__2_n_12;
  wire end_addr_carry__2_i_2__2_n_12;
  wire end_addr_carry__2_i_3__2_n_12;
  wire end_addr_carry__2_i_4__2_n_12;
  wire end_addr_carry__2_n_12;
  wire end_addr_carry__2_n_13;
  wire end_addr_carry__2_n_14;
  wire end_addr_carry__2_n_15;
  wire end_addr_carry__3_i_1__2_n_12;
  wire end_addr_carry__3_i_2__2_n_12;
  wire end_addr_carry__3_i_3__2_n_12;
  wire end_addr_carry__3_i_4__2_n_12;
  wire end_addr_carry__3_n_12;
  wire end_addr_carry__3_n_13;
  wire end_addr_carry__3_n_14;
  wire end_addr_carry__3_n_15;
  wire end_addr_carry__4_i_1__2_n_12;
  wire end_addr_carry__4_i_2__2_n_12;
  wire end_addr_carry__4_i_3__2_n_12;
  wire end_addr_carry__4_i_4__2_n_12;
  wire end_addr_carry__4_n_12;
  wire end_addr_carry__4_n_13;
  wire end_addr_carry__4_n_14;
  wire end_addr_carry__4_n_15;
  wire end_addr_carry__5_i_1__2_n_12;
  wire end_addr_carry__5_i_2__2_n_12;
  wire end_addr_carry__5_i_3__2_n_12;
  wire end_addr_carry__5_i_4__2_n_12;
  wire end_addr_carry__5_n_12;
  wire end_addr_carry__5_n_13;
  wire end_addr_carry__5_n_14;
  wire end_addr_carry__5_n_15;
  wire end_addr_carry__6_i_1__2_n_12;
  wire end_addr_carry__6_i_2__2_n_12;
  wire end_addr_carry__6_i_3__2_n_12;
  wire end_addr_carry__6_n_14;
  wire end_addr_carry__6_n_15;
  wire end_addr_carry_i_1__2_n_12;
  wire end_addr_carry_i_2__2_n_12;
  wire end_addr_carry_i_3__2_n_12;
  wire end_addr_carry_i_4__2_n_12;
  wire end_addr_carry_n_12;
  wire end_addr_carry_n_13;
  wire end_addr_carry_n_14;
  wire end_addr_carry_n_15;
  wire fifo_burst_ready;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_ready;
  wire [61:32]fifo_rreq_data;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_127;
  wire fifo_rreq_n_128;
  wire fifo_rreq_n_129;
  wire fifo_rreq_n_131;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_12;
  wire first_sect;
  wire first_sect_carry__0_i_1__2_n_12;
  wire first_sect_carry__0_i_2__2_n_12;
  wire first_sect_carry__0_i_3__2_n_12;
  wire first_sect_carry__0_n_14;
  wire first_sect_carry__0_n_15;
  wire first_sect_carry_i_1__2_n_12;
  wire first_sect_carry_i_2__2_n_12;
  wire first_sect_carry_i_3__2_n_12;
  wire first_sect_carry_i_4__2_n_12;
  wire first_sect_carry_n_12;
  wire first_sect_carry_n_13;
  wire first_sect_carry_n_14;
  wire first_sect_carry_n_15;
  wire full_n_reg;
  wire icmp_ln45_reg_1723;
  wire icmp_ln56_reg_2050_pp8_iter1_reg;
  wire [0:0]\icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] ;
  wire icmp_ln81_reg_1815_pp3_iter1_reg;
  wire icmp_ln86_reg_1839_pp4_iter4_reg;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire j_2_reg_7100;
  wire j_reg_6090;
  wire last_sect;
  wire last_sect_carry__0_n_14;
  wire last_sect_carry__0_n_15;
  wire last_sect_carry_i_1__2_n_12;
  wire last_sect_carry_i_2__2_n_12;
  wire last_sect_carry_i_3__2_n_12;
  wire last_sect_carry_i_4__2_n_12;
  wire last_sect_carry_n_12;
  wire last_sect_carry_n_13;
  wire last_sect_carry_n_14;
  wire last_sect_carry_n_15;
  wire [5:0]mOutPtr_reg;
  wire [29:0]m_axi_gmem2_ARADDR;
  wire m_axi_gmem2_ARREADY;
  wire [1:0]m_axi_gmem2_RRESP;
  wire m_axi_gmem2_RVALID;
  wire next_rreq;
  wire [19:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__1;
  wire [7:0]p_0_in__2;
  wire p_0_out_carry__0_n_14;
  wire p_0_out_carry__0_n_15;
  wire p_0_out_carry__0_n_17;
  wire p_0_out_carry__0_n_18;
  wire p_0_out_carry__0_n_19;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_19;
  wire p_21_in;
  wire p_72_in;
  wire p_73_in;
  wire pop0;
  wire push;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_12;
  wire rs2f_rreq_ack;
  wire [63:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire [3:0]s_ready_t_reg;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_12_[10] ;
  wire \sect_addr_buf_reg_n_12_[11] ;
  wire \sect_addr_buf_reg_n_12_[12] ;
  wire \sect_addr_buf_reg_n_12_[13] ;
  wire \sect_addr_buf_reg_n_12_[14] ;
  wire \sect_addr_buf_reg_n_12_[15] ;
  wire \sect_addr_buf_reg_n_12_[16] ;
  wire \sect_addr_buf_reg_n_12_[17] ;
  wire \sect_addr_buf_reg_n_12_[18] ;
  wire \sect_addr_buf_reg_n_12_[19] ;
  wire \sect_addr_buf_reg_n_12_[1] ;
  wire \sect_addr_buf_reg_n_12_[20] ;
  wire \sect_addr_buf_reg_n_12_[21] ;
  wire \sect_addr_buf_reg_n_12_[22] ;
  wire \sect_addr_buf_reg_n_12_[23] ;
  wire \sect_addr_buf_reg_n_12_[24] ;
  wire \sect_addr_buf_reg_n_12_[25] ;
  wire \sect_addr_buf_reg_n_12_[26] ;
  wire \sect_addr_buf_reg_n_12_[27] ;
  wire \sect_addr_buf_reg_n_12_[28] ;
  wire \sect_addr_buf_reg_n_12_[29] ;
  wire \sect_addr_buf_reg_n_12_[2] ;
  wire \sect_addr_buf_reg_n_12_[30] ;
  wire \sect_addr_buf_reg_n_12_[31] ;
  wire \sect_addr_buf_reg_n_12_[3] ;
  wire \sect_addr_buf_reg_n_12_[4] ;
  wire \sect_addr_buf_reg_n_12_[5] ;
  wire \sect_addr_buf_reg_n_12_[6] ;
  wire \sect_addr_buf_reg_n_12_[7] ;
  wire \sect_addr_buf_reg_n_12_[8] ;
  wire \sect_addr_buf_reg_n_12_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_12;
  wire sect_cnt0_carry__0_n_13;
  wire sect_cnt0_carry__0_n_14;
  wire sect_cnt0_carry__0_n_15;
  wire sect_cnt0_carry__1_n_12;
  wire sect_cnt0_carry__1_n_13;
  wire sect_cnt0_carry__1_n_14;
  wire sect_cnt0_carry__1_n_15;
  wire sect_cnt0_carry__2_n_12;
  wire sect_cnt0_carry__2_n_13;
  wire sect_cnt0_carry__2_n_14;
  wire sect_cnt0_carry__2_n_15;
  wire sect_cnt0_carry__3_n_14;
  wire sect_cnt0_carry__3_n_15;
  wire sect_cnt0_carry_n_12;
  wire sect_cnt0_carry_n_13;
  wire sect_cnt0_carry_n_14;
  wire sect_cnt0_carry_n_15;
  wire \sect_cnt_reg_n_12_[0] ;
  wire \sect_cnt_reg_n_12_[10] ;
  wire \sect_cnt_reg_n_12_[11] ;
  wire \sect_cnt_reg_n_12_[12] ;
  wire \sect_cnt_reg_n_12_[13] ;
  wire \sect_cnt_reg_n_12_[14] ;
  wire \sect_cnt_reg_n_12_[15] ;
  wire \sect_cnt_reg_n_12_[16] ;
  wire \sect_cnt_reg_n_12_[17] ;
  wire \sect_cnt_reg_n_12_[18] ;
  wire \sect_cnt_reg_n_12_[19] ;
  wire \sect_cnt_reg_n_12_[1] ;
  wire \sect_cnt_reg_n_12_[2] ;
  wire \sect_cnt_reg_n_12_[3] ;
  wire \sect_cnt_reg_n_12_[4] ;
  wire \sect_cnt_reg_n_12_[5] ;
  wire \sect_cnt_reg_n_12_[6] ;
  wire \sect_cnt_reg_n_12_[7] ;
  wire \sect_cnt_reg_n_12_[8] ;
  wire \sect_cnt_reg_n_12_[9] ;
  wire \sect_end_buf_reg_n_12_[1] ;
  wire \sect_len_buf[0]_i_1__0_n_12 ;
  wire \sect_len_buf[1]_i_1__0_n_12 ;
  wire \sect_len_buf[2]_i_1__0_n_12 ;
  wire \sect_len_buf[3]_i_1__0_n_12 ;
  wire \sect_len_buf[4]_i_1__0_n_12 ;
  wire \sect_len_buf[5]_i_1__0_n_12 ;
  wire \sect_len_buf[6]_i_1__0_n_12 ;
  wire \sect_len_buf[7]_i_1__0_n_12 ;
  wire \sect_len_buf[8]_i_1__0_n_12 ;
  wire \sect_len_buf[9]_i_2__0_n_12 ;
  wire \sect_len_buf_reg_n_12_[0] ;
  wire \sect_len_buf_reg_n_12_[1] ;
  wire \sect_len_buf_reg_n_12_[2] ;
  wire \sect_len_buf_reg_n_12_[3] ;
  wire \sect_len_buf_reg_n_12_[4] ;
  wire \sect_len_buf_reg_n_12_[5] ;
  wire \sect_len_buf_reg_n_12_[6] ;
  wire \sect_len_buf_reg_n_12_[7] ;
  wire \sect_len_buf_reg_n_12_[8] ;
  wire \sect_len_buf_reg_n_12_[9] ;
  wire \start_addr_buf_reg_n_12_[10] ;
  wire \start_addr_buf_reg_n_12_[11] ;
  wire \start_addr_buf_reg_n_12_[1] ;
  wire \start_addr_buf_reg_n_12_[2] ;
  wire \start_addr_buf_reg_n_12_[3] ;
  wire \start_addr_buf_reg_n_12_[4] ;
  wire \start_addr_buf_reg_n_12_[5] ;
  wire \start_addr_buf_reg_n_12_[6] ;
  wire \start_addr_buf_reg_n_12_[7] ;
  wire \start_addr_buf_reg_n_12_[8] ;
  wire \start_addr_buf_reg_n_12_[9] ;
  wire \start_addr_reg_n_12_[10] ;
  wire \start_addr_reg_n_12_[11] ;
  wire \start_addr_reg_n_12_[12] ;
  wire \start_addr_reg_n_12_[13] ;
  wire \start_addr_reg_n_12_[14] ;
  wire \start_addr_reg_n_12_[15] ;
  wire \start_addr_reg_n_12_[16] ;
  wire \start_addr_reg_n_12_[17] ;
  wire \start_addr_reg_n_12_[18] ;
  wire \start_addr_reg_n_12_[19] ;
  wire \start_addr_reg_n_12_[1] ;
  wire \start_addr_reg_n_12_[20] ;
  wire \start_addr_reg_n_12_[21] ;
  wire \start_addr_reg_n_12_[22] ;
  wire \start_addr_reg_n_12_[23] ;
  wire \start_addr_reg_n_12_[24] ;
  wire \start_addr_reg_n_12_[25] ;
  wire \start_addr_reg_n_12_[26] ;
  wire \start_addr_reg_n_12_[27] ;
  wire \start_addr_reg_n_12_[28] ;
  wire \start_addr_reg_n_12_[29] ;
  wire \start_addr_reg_n_12_[2] ;
  wire \start_addr_reg_n_12_[30] ;
  wire \start_addr_reg_n_12_[31] ;
  wire \start_addr_reg_n_12_[3] ;
  wire \start_addr_reg_n_12_[4] ;
  wire \start_addr_reg_n_12_[5] ;
  wire \start_addr_reg_n_12_[6] ;
  wire \start_addr_reg_n_12_[7] ;
  wire \start_addr_reg_n_12_[8] ;
  wire \start_addr_reg_n_12_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire we0;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:3]NLW_align_len0_carry__6_CO_UNCONNECTED;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1__2_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1__2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_12,align_len0_carry_n_13,align_len0_carry_n_14,align_len0_carry_n_15}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[34:32],1'b0}),
        .O({align_len0[3:1],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_12),
        .CO({align_len0_carry__0_n_12,align_len0_carry__0_n_13,align_len0_carry__0_n_14,align_len0_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[38:35]),
        .O(align_len0[7:4]),
        .S({fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_12),
        .CO({align_len0_carry__1_n_12,align_len0_carry__1_n_13,align_len0_carry__1_n_14,align_len0_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[42:39]),
        .O(align_len0[11:8]),
        .S({fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__2
       (.CI(align_len0_carry__1_n_12),
        .CO({align_len0_carry__2_n_12,align_len0_carry__2_n_13,align_len0_carry__2_n_14,align_len0_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[46:43]),
        .O(align_len0[15:12]),
        .S({fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__3
       (.CI(align_len0_carry__2_n_12),
        .CO({align_len0_carry__3_n_12,align_len0_carry__3_n_13,align_len0_carry__3_n_14,align_len0_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[50:47]),
        .O(align_len0[19:16]),
        .S({fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__4
       (.CI(align_len0_carry__3_n_12),
        .CO({align_len0_carry__4_n_12,align_len0_carry__4_n_13,align_len0_carry__4_n_14,align_len0_carry__4_n_15}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[54:51]),
        .O(align_len0[23:20]),
        .S({fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__5
       (.CI(align_len0_carry__4_n_12),
        .CO({align_len0_carry__5_n_12,align_len0_carry__5_n_13,align_len0_carry__5_n_14,align_len0_carry__5_n_15}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[58:55]),
        .O(align_len0[27:24]),
        .S({fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__6
       (.CI(align_len0_carry__5_n_12),
        .CO({NLW_align_len0_carry__6_CO_UNCONNECTED[3],align_len0_carry__6_n_13,align_len0_carry__6_n_14,align_len0_carry__6_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_rreq_data[61:59]}),
        .O(align_len0[31:28]),
        .S({fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_12_[10] ),
        .R(SR));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_12_[11] ),
        .R(SR));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_12_[12] ),
        .R(SR));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_12_[13] ),
        .R(SR));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_12_[14] ),
        .R(SR));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_12_[15] ),
        .R(SR));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[16]),
        .Q(\align_len_reg_n_12_[16] ),
        .R(SR));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[17]),
        .Q(\align_len_reg_n_12_[17] ),
        .R(SR));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[18]),
        .Q(\align_len_reg_n_12_[18] ),
        .R(SR));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[19]),
        .Q(\align_len_reg_n_12_[19] ),
        .R(SR));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[1]),
        .Q(\align_len_reg_n_12_[1] ),
        .R(SR));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[20]),
        .Q(\align_len_reg_n_12_[20] ),
        .R(SR));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[21]),
        .Q(\align_len_reg_n_12_[21] ),
        .R(SR));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[22]),
        .Q(\align_len_reg_n_12_[22] ),
        .R(SR));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[23]),
        .Q(\align_len_reg_n_12_[23] ),
        .R(SR));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[24]),
        .Q(\align_len_reg_n_12_[24] ),
        .R(SR));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[25]),
        .Q(\align_len_reg_n_12_[25] ),
        .R(SR));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[26]),
        .Q(\align_len_reg_n_12_[26] ),
        .R(SR));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[27]),
        .Q(\align_len_reg_n_12_[27] ),
        .R(SR));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[28]),
        .Q(\align_len_reg_n_12_[28] ),
        .R(SR));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[29]),
        .Q(\align_len_reg_n_12_[29] ),
        .R(SR));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_12_[2] ),
        .R(SR));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[30]),
        .Q(\align_len_reg_n_12_[30] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_12_[31] ),
        .R(SR));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_12_[3] ),
        .R(SR));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_12_[4] ),
        .R(SR));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_12_[5] ),
        .R(SR));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_12_[6] ),
        .R(SR));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_12_[7] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_12_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_12_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2__2 
       (.I0(\align_len_reg_n_12_[1] ),
        .I1(\start_addr_reg_n_12_[1] ),
        .O(\beat_len_buf[2]_i_2__2_n_12 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1__2 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1__2_n_12 ,\beat_len_buf_reg[2]_i_1__2_n_13 ,\beat_len_buf_reg[2]_i_1__2_n_14 ,\beat_len_buf_reg[2]_i_1__2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_12_[1] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1__2_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_12_[4] ,\align_len_reg_n_12_[3] ,\align_len_reg_n_12_[2] ,\beat_len_buf[2]_i_2__2_n_12 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1__2 
       (.CI(\beat_len_buf_reg[2]_i_1__2_n_12 ),
        .CO({\beat_len_buf_reg[6]_i_1__2_n_12 ,\beat_len_buf_reg[6]_i_1__2_n_13 ,\beat_len_buf_reg[6]_i_1__2_n_14 ,\beat_len_buf_reg[6]_i_1__2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_12_[8] ,\align_len_reg_n_12_[7] ,\align_len_reg_n_12_[6] ,\align_len_reg_n_12_[5] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1__2 
       (.CI(\beat_len_buf_reg[6]_i_1__2_n_12 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1__2_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1__2_n_14 ,\beat_len_buf_reg[9]_i_1__2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1__2_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_12_[11] ,\align_len_reg_n_12_[10] ,\align_len_reg_n_12_[9] }));
  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI(buff_rdata_n_55),
        .Q(mOutPtr_reg),
        .S({buff_rdata_n_56,buff_rdata_n_57,buff_rdata_n_58,buff_rdata_n_59}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.split_cnt__2 (\bus_wide_gen.split_cnt__2 ),
        .\dout_buf_reg[34]_0 (buff_rdata_n_21),
        .\dout_buf_reg[34]_1 ({data_pack,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54}),
        .\dout_buf_reg[34]_2 (\bus_wide_gen.fifo_burst_n_16 ),
        .\dout_buf_reg[34]_3 (\bus_wide_gen.rdata_valid_t_reg_n_12 ),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[6]_0 ({buff_rdata_n_60,buff_rdata_n_61,buff_rdata_n_62}),
        .\mOutPtr_reg[7]_0 ({p_0_out_carry__0_n_17,p_0_out_carry__0_n_18,p_0_out_carry__0_n_19,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19}),
        .m_axi_gmem2_RRESP(m_axi_gmem2_RRESP),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_38),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[16] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_37),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[17] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_36),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[18] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_35),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[19] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_34),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[20] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_33),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[21] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_32),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[22] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_31),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[23] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_30),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_40 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_33 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[9] ),
        .R(1'b0));
  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_fifo_22 \bus_wide_gen.fifo_burst 
       (.D({\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 ,\bus_wide_gen.fifo_burst_n_31 ,\bus_wide_gen.fifo_burst_n_32 }),
        .Q(\bus_wide_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_13 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf_reg_n_12_[16] ),
        .\bus_wide_gen.data_buf_reg[10] (\bus_wide_gen.data_buf_reg_n_12_[26] ),
        .\bus_wide_gen.data_buf_reg[11] (\bus_wide_gen.data_buf_reg_n_12_[27] ),
        .\bus_wide_gen.data_buf_reg[12] (\bus_wide_gen.data_buf_reg_n_12_[28] ),
        .\bus_wide_gen.data_buf_reg[13] (\bus_wide_gen.data_buf_reg_n_12_[29] ),
        .\bus_wide_gen.data_buf_reg[14] (\bus_wide_gen.data_buf_reg_n_12_[30] ),
        .\bus_wide_gen.data_buf_reg[15] ({buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54}),
        .\bus_wide_gen.data_buf_reg[15]_0 (\bus_wide_gen.data_buf_reg_n_12_[31] ),
        .\bus_wide_gen.data_buf_reg[1] (\bus_wide_gen.data_buf_reg_n_12_[17] ),
        .\bus_wide_gen.data_buf_reg[2] (\bus_wide_gen.data_buf_reg_n_12_[18] ),
        .\bus_wide_gen.data_buf_reg[3] (\bus_wide_gen.data_buf_reg_n_12_[19] ),
        .\bus_wide_gen.data_buf_reg[4] (\bus_wide_gen.data_buf_reg_n_12_[20] ),
        .\bus_wide_gen.data_buf_reg[5] (\bus_wide_gen.data_buf_reg_n_12_[21] ),
        .\bus_wide_gen.data_buf_reg[6] (\bus_wide_gen.data_buf_reg_n_12_[22] ),
        .\bus_wide_gen.data_buf_reg[7] (\bus_wide_gen.data_buf_reg_n_12_[23] ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf_reg_n_12_[24] ),
        .\bus_wide_gen.data_buf_reg[9] (\bus_wide_gen.data_buf_reg_n_12_[25] ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_12 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt__2 (\bus_wide_gen.split_cnt__2 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_33 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.fifo_burst_n_40 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 (\bus_wide_gen.split_cnt_buf_reg_n_12_[0] ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_12_[9] ,\sect_len_buf_reg_n_12_[8] ,\sect_len_buf_reg_n_12_[7] ,\sect_len_buf_reg_n_12_[6] ,\sect_len_buf_reg_n_12_[5] ,\sect_len_buf_reg_n_12_[4] ,\sect_len_buf_reg_n_12_[3] ,\sect_len_buf_reg_n_12_[2] ,\sect_len_buf_reg_n_12_[1] ,\sect_len_buf_reg_n_12_[0] }),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_37 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .in(arlen_tmp),
        .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
        .m_axi_gmem2_ARREADY_0(\bus_wide_gen.fifo_burst_n_34 ),
        .\pout_reg[2]_0 (fifo_rctl_n_15),
        .\q_reg[0]_0 (\could_multi_bursts.sect_handling_reg_n_12 ),
        .\q_reg[0]_1 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\q_reg[8]_0 (\bus_wide_gen.fifo_burst_n_16 ),
        .\q_reg[8]_1 (\sect_end_buf_reg_n_12_[1] ),
        .\q_reg[9]_0 (\sect_addr_buf_reg_n_12_[1] ),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg(\bus_wide_gen.fifo_burst_n_38 ),
        .s_ready_t_reg_0(\bus_wide_gen.fifo_burst_n_39 ),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_35 ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_36 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__2 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__2 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1__2 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1__2 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1__2 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1__2 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bus_wide_gen.len_cnt[6]_i_1__2 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4__2_n_12 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \bus_wide_gen.len_cnt[7]_i_3__2 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4__2_n_12 ),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__2[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_4__2 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(\bus_wide_gen.len_cnt[7]_i_4__2_n_12 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_39 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_12 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_13),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2__0 
       (.I0(\sect_addr_buf_reg_n_12_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3__0 
       (.I0(m_axi_gmem2_ARADDR[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3__0_n_12 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4__0 
       (.I0(m_axi_gmem2_ARADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4__0_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5__0 
       (.I0(m_axi_gmem2_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3__0 
       (.I0(m_axi_gmem2_ARADDR[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3__0_n_12 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4__0 
       (.I0(m_axi_gmem2_ARADDR[3]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem2_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem2_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem2_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_12 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_13 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_14 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem2_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem2_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem2_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem2_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem2_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem2_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_12 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_13 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_14 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem2_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem2_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem2_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem2_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem2_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_12 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_13 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_14 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem2_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem2_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem2_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem2_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem2_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_12 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_13 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_14 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem2_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem2_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem2_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem2_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem2_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_12 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_13 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_14 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem2_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem2_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem2_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem2_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem2_ARADDR[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_12 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_14 ,\could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem2_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem2_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem2_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_13 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_14 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_15 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem2_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3__0_n_12 ,\could_multi_bursts.araddr_buf[4]_i_4__0_n_12 ,\could_multi_bursts.araddr_buf[4]_i_5__0_n_12 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem2_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem2_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem2_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem2_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_12 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_13 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_14 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_15 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem2_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem2_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3__0_n_12 ,\could_multi_bursts.araddr_buf[8]_i_4__0_n_12 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem2_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(Q[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_20));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_20));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_20));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_20));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_20));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_20));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_22),
        .Q(\could_multi_bursts.sect_handling_reg_n_12 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1__2 
       (.I0(\start_addr_reg_n_12_[1] ),
        .I1(\align_len_reg_n_12_[1] ),
        .O(end_addr[1]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_12_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_12_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_12_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_12_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_12_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_12_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_12_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_12_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_12_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_12_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_12_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_12,end_addr_carry_n_13,end_addr_carry_n_14,end_addr_carry_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[4] ,\start_addr_reg_n_12_[3] ,\start_addr_reg_n_12_[2] ,\start_addr_reg_n_12_[1] }),
        .O({end_addr[4:2],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__2_n_12,end_addr_carry_i_2__2_n_12,end_addr_carry_i_3__2_n_12,end_addr_carry_i_4__2_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_12),
        .CO({end_addr_carry__0_n_12,end_addr_carry__0_n_13,end_addr_carry__0_n_14,end_addr_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[8] ,\start_addr_reg_n_12_[7] ,\start_addr_reg_n_12_[6] ,\start_addr_reg_n_12_[5] }),
        .O(end_addr[8:5]),
        .S({end_addr_carry__0_i_1__2_n_12,end_addr_carry__0_i_2__2_n_12,end_addr_carry__0_i_3__2_n_12,end_addr_carry__0_i_4__2_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__2
       (.I0(\start_addr_reg_n_12_[8] ),
        .I1(\align_len_reg_n_12_[8] ),
        .O(end_addr_carry__0_i_1__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__2
       (.I0(\start_addr_reg_n_12_[7] ),
        .I1(\align_len_reg_n_12_[7] ),
        .O(end_addr_carry__0_i_2__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__2
       (.I0(\start_addr_reg_n_12_[6] ),
        .I1(\align_len_reg_n_12_[6] ),
        .O(end_addr_carry__0_i_3__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__2
       (.I0(\start_addr_reg_n_12_[5] ),
        .I1(\align_len_reg_n_12_[5] ),
        .O(end_addr_carry__0_i_4__2_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_12),
        .CO({end_addr_carry__1_n_12,end_addr_carry__1_n_13,end_addr_carry__1_n_14,end_addr_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[12] ,\start_addr_reg_n_12_[11] ,\start_addr_reg_n_12_[10] ,\start_addr_reg_n_12_[9] }),
        .O(end_addr[12:9]),
        .S({end_addr_carry__1_i_1__2_n_12,end_addr_carry__1_i_2__2_n_12,end_addr_carry__1_i_3__2_n_12,end_addr_carry__1_i_4__2_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__2
       (.I0(\start_addr_reg_n_12_[12] ),
        .I1(\align_len_reg_n_12_[12] ),
        .O(end_addr_carry__1_i_1__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__2
       (.I0(\start_addr_reg_n_12_[11] ),
        .I1(\align_len_reg_n_12_[11] ),
        .O(end_addr_carry__1_i_2__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__2
       (.I0(\start_addr_reg_n_12_[10] ),
        .I1(\align_len_reg_n_12_[10] ),
        .O(end_addr_carry__1_i_3__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__2
       (.I0(\start_addr_reg_n_12_[9] ),
        .I1(\align_len_reg_n_12_[9] ),
        .O(end_addr_carry__1_i_4__2_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_12),
        .CO({end_addr_carry__2_n_12,end_addr_carry__2_n_13,end_addr_carry__2_n_14,end_addr_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[16] ,\start_addr_reg_n_12_[15] ,\start_addr_reg_n_12_[14] ,\start_addr_reg_n_12_[13] }),
        .O(end_addr[16:13]),
        .S({end_addr_carry__2_i_1__2_n_12,end_addr_carry__2_i_2__2_n_12,end_addr_carry__2_i_3__2_n_12,end_addr_carry__2_i_4__2_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__2
       (.I0(\start_addr_reg_n_12_[16] ),
        .I1(\align_len_reg_n_12_[16] ),
        .O(end_addr_carry__2_i_1__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__2
       (.I0(\start_addr_reg_n_12_[15] ),
        .I1(\align_len_reg_n_12_[15] ),
        .O(end_addr_carry__2_i_2__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__2
       (.I0(\start_addr_reg_n_12_[14] ),
        .I1(\align_len_reg_n_12_[14] ),
        .O(end_addr_carry__2_i_3__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__2
       (.I0(\start_addr_reg_n_12_[13] ),
        .I1(\align_len_reg_n_12_[13] ),
        .O(end_addr_carry__2_i_4__2_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_12),
        .CO({end_addr_carry__3_n_12,end_addr_carry__3_n_13,end_addr_carry__3_n_14,end_addr_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[20] ,\start_addr_reg_n_12_[19] ,\start_addr_reg_n_12_[18] ,\start_addr_reg_n_12_[17] }),
        .O(end_addr[20:17]),
        .S({end_addr_carry__3_i_1__2_n_12,end_addr_carry__3_i_2__2_n_12,end_addr_carry__3_i_3__2_n_12,end_addr_carry__3_i_4__2_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__2
       (.I0(\start_addr_reg_n_12_[20] ),
        .I1(\align_len_reg_n_12_[20] ),
        .O(end_addr_carry__3_i_1__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__2
       (.I0(\start_addr_reg_n_12_[19] ),
        .I1(\align_len_reg_n_12_[19] ),
        .O(end_addr_carry__3_i_2__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__2
       (.I0(\start_addr_reg_n_12_[18] ),
        .I1(\align_len_reg_n_12_[18] ),
        .O(end_addr_carry__3_i_3__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__2
       (.I0(\start_addr_reg_n_12_[17] ),
        .I1(\align_len_reg_n_12_[17] ),
        .O(end_addr_carry__3_i_4__2_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_12),
        .CO({end_addr_carry__4_n_12,end_addr_carry__4_n_13,end_addr_carry__4_n_14,end_addr_carry__4_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[24] ,\start_addr_reg_n_12_[23] ,\start_addr_reg_n_12_[22] ,\start_addr_reg_n_12_[21] }),
        .O(end_addr[24:21]),
        .S({end_addr_carry__4_i_1__2_n_12,end_addr_carry__4_i_2__2_n_12,end_addr_carry__4_i_3__2_n_12,end_addr_carry__4_i_4__2_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__2
       (.I0(\start_addr_reg_n_12_[24] ),
        .I1(\align_len_reg_n_12_[24] ),
        .O(end_addr_carry__4_i_1__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__2
       (.I0(\start_addr_reg_n_12_[23] ),
        .I1(\align_len_reg_n_12_[23] ),
        .O(end_addr_carry__4_i_2__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__2
       (.I0(\start_addr_reg_n_12_[22] ),
        .I1(\align_len_reg_n_12_[22] ),
        .O(end_addr_carry__4_i_3__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__2
       (.I0(\start_addr_reg_n_12_[21] ),
        .I1(\align_len_reg_n_12_[21] ),
        .O(end_addr_carry__4_i_4__2_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_12),
        .CO({end_addr_carry__5_n_12,end_addr_carry__5_n_13,end_addr_carry__5_n_14,end_addr_carry__5_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[28] ,\start_addr_reg_n_12_[27] ,\start_addr_reg_n_12_[26] ,\start_addr_reg_n_12_[25] }),
        .O(end_addr[28:25]),
        .S({end_addr_carry__5_i_1__2_n_12,end_addr_carry__5_i_2__2_n_12,end_addr_carry__5_i_3__2_n_12,end_addr_carry__5_i_4__2_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__2
       (.I0(\start_addr_reg_n_12_[28] ),
        .I1(\align_len_reg_n_12_[28] ),
        .O(end_addr_carry__5_i_1__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__2
       (.I0(\start_addr_reg_n_12_[27] ),
        .I1(\align_len_reg_n_12_[27] ),
        .O(end_addr_carry__5_i_2__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__2
       (.I0(\start_addr_reg_n_12_[26] ),
        .I1(\align_len_reg_n_12_[26] ),
        .O(end_addr_carry__5_i_3__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__2
       (.I0(\start_addr_reg_n_12_[25] ),
        .I1(\align_len_reg_n_12_[25] ),
        .O(end_addr_carry__5_i_4__2_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_12),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:2],end_addr_carry__6_n_14,end_addr_carry__6_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_12_[30] ,\start_addr_reg_n_12_[29] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3],end_addr[31:29]}),
        .S({1'b0,end_addr_carry__6_i_1__2_n_12,end_addr_carry__6_i_2__2_n_12,end_addr_carry__6_i_3__2_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__2
       (.I0(\start_addr_reg_n_12_[31] ),
        .I1(\align_len_reg_n_12_[31] ),
        .O(end_addr_carry__6_i_1__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__2
       (.I0(\start_addr_reg_n_12_[30] ),
        .I1(\align_len_reg_n_12_[30] ),
        .O(end_addr_carry__6_i_2__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3__2
       (.I0(\start_addr_reg_n_12_[29] ),
        .I1(\align_len_reg_n_12_[29] ),
        .O(end_addr_carry__6_i_3__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__2
       (.I0(\start_addr_reg_n_12_[4] ),
        .I1(\align_len_reg_n_12_[4] ),
        .O(end_addr_carry_i_1__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__2
       (.I0(\start_addr_reg_n_12_[3] ),
        .I1(\align_len_reg_n_12_[3] ),
        .O(end_addr_carry_i_2__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__2
       (.I0(\start_addr_reg_n_12_[2] ),
        .I1(\align_len_reg_n_12_[2] ),
        .O(end_addr_carry_i_3__2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__2
       (.I0(\start_addr_reg_n_12_[1] ),
        .I1(\align_len_reg_n_12_[1] ),
        .O(end_addr_carry_i_4__2_n_12));
  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_fifo__parameterized1_23 fifo_rctl
       (.CO(last_sect),
        .E(align_len),
        .Q(\end_addr_buf_reg_n_12_[1] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_13),
        .ap_rst_n_1(fifo_rctl_n_20),
        .ap_rst_n_2(fifo_rctl_n_21),
        .beat_valid(beat_valid),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt__2 (\bus_wide_gen.split_cnt__2 ),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.sect_handling_reg_n_12 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_22),
        .empty_n_reg_0(\bus_wide_gen.last_split ),
        .empty_n_reg_1(data_pack),
        .\end_addr_buf_reg[1] (fifo_rctl_n_23),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
        .m_axi_gmem2_ARREADY_0(fifo_rctl_n_15),
        .p_21_in(p_21_in),
        .pop0(pop0),
        .\pout_reg[2]_0 (\bus_wide_gen.fifo_burst_n_34 ),
        .\pout_reg[3]_0 (buff_rdata_n_21),
        .\pout_reg[3]_1 (\bus_wide_gen.fifo_burst_n_16 ),
        .rreq_handling_reg(fifo_rctl_n_19),
        .rreq_handling_reg_0(rreq_handling_reg_n_12),
        .rreq_handling_reg_1(fifo_rreq_valid_buf_reg_n_12),
        .\sect_addr_buf_reg[1] (first_sect),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_12_[1] ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_36 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_35 ));
  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_fifo__parameterized0_24 fifo_rreq
       (.CO(last_sect),
        .D({fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34}),
        .E(fifo_rreq_n_131),
        .Q({\start_addr_reg_n_12_[31] ,\start_addr_reg_n_12_[30] ,\start_addr_reg_n_12_[29] ,\start_addr_reg_n_12_[28] ,\start_addr_reg_n_12_[27] ,\start_addr_reg_n_12_[26] ,\start_addr_reg_n_12_[25] ,\start_addr_reg_n_12_[24] ,\start_addr_reg_n_12_[23] ,\start_addr_reg_n_12_[22] ,\start_addr_reg_n_12_[21] ,\start_addr_reg_n_12_[20] ,\start_addr_reg_n_12_[19] ,\start_addr_reg_n_12_[18] ,\start_addr_reg_n_12_[17] ,\start_addr_reg_n_12_[16] ,\start_addr_reg_n_12_[15] ,\start_addr_reg_n_12_[14] ,\start_addr_reg_n_12_[13] ,\start_addr_reg_n_12_[12] }),
        .S({fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_12),
        .fifo_rreq_valid_buf_reg_0(rreq_handling_reg_n_12),
        .full_n_reg_0(rs2f_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__0({\sect_cnt_reg_n_12_[19] ,\sect_cnt_reg_n_12_[18] ,\sect_cnt_reg_n_12_[17] ,\sect_cnt_reg_n_12_[16] ,\sect_cnt_reg_n_12_[15] ,\sect_cnt_reg_n_12_[14] ,\sect_cnt_reg_n_12_[13] ,\sect_cnt_reg_n_12_[12] ,\sect_cnt_reg_n_12_[0] }),
        .last_sect_carry__0_0(p_0_in0_in[19:12]),
        .next_rreq(next_rreq),
        .p_21_in(p_21_in),
        .pop0(pop0),
        .push(push),
        .\q_reg[34]_0 ({fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126}),
        .\q_reg[38]_0 ({fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123}),
        .\q_reg[42]_0 ({fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119}),
        .\q_reg[46]_0 ({fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115}),
        .\q_reg[50]_0 ({fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111}),
        .\q_reg[54]_0 ({fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107}),
        .\q_reg[58]_0 ({fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103}),
        .\q_reg[61]_0 ({fifo_rreq_data,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99}),
        .\q_reg[63]_0 ({rs2f_rreq_data[63:32],rs2f_rreq_data[30:0]}),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[18] ({fifo_rreq_n_127,fifo_rreq_n_128,fifo_rreq_n_129}));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_12),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_12,first_sect_carry_n_13,first_sect_carry_n_14,first_sect_carry_n_15}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__2_n_12,first_sect_carry_i_2__2_n_12,first_sect_carry_i_3__2_n_12,first_sect_carry_i_4__2_n_12}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_12),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_14,first_sect_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__2_n_12,first_sect_carry__0_i_2__2_n_12,first_sect_carry__0_i_3__2_n_12}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__2
       (.I0(p_0_in[18]),
        .I1(\sect_cnt_reg_n_12_[18] ),
        .I2(p_0_in[19]),
        .I3(\sect_cnt_reg_n_12_[19] ),
        .O(first_sect_carry__0_i_1__2_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__2
       (.I0(\sect_cnt_reg_n_12_[15] ),
        .I1(p_0_in[15]),
        .I2(p_0_in[16]),
        .I3(\sect_cnt_reg_n_12_[16] ),
        .I4(\sect_cnt_reg_n_12_[17] ),
        .I5(p_0_in[17]),
        .O(first_sect_carry__0_i_2__2_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__2
       (.I0(\sect_cnt_reg_n_12_[12] ),
        .I1(p_0_in[12]),
        .I2(p_0_in[13]),
        .I3(\sect_cnt_reg_n_12_[13] ),
        .I4(\sect_cnt_reg_n_12_[14] ),
        .I5(p_0_in[14]),
        .O(first_sect_carry__0_i_3__2_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__2
       (.I0(\sect_cnt_reg_n_12_[9] ),
        .I1(p_0_in[9]),
        .I2(p_0_in[10]),
        .I3(\sect_cnt_reg_n_12_[10] ),
        .I4(\sect_cnt_reg_n_12_[11] ),
        .I5(p_0_in[11]),
        .O(first_sect_carry_i_1__2_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__2
       (.I0(\sect_cnt_reg_n_12_[6] ),
        .I1(p_0_in[6]),
        .I2(p_0_in[7]),
        .I3(\sect_cnt_reg_n_12_[7] ),
        .I4(\sect_cnt_reg_n_12_[8] ),
        .I5(p_0_in[8]),
        .O(first_sect_carry_i_2__2_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__2
       (.I0(\sect_cnt_reg_n_12_[3] ),
        .I1(p_0_in[3]),
        .I2(p_0_in[4]),
        .I3(\sect_cnt_reg_n_12_[4] ),
        .I4(\sect_cnt_reg_n_12_[5] ),
        .I5(p_0_in[5]),
        .O(first_sect_carry_i_3__2_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__2
       (.I0(\sect_cnt_reg_n_12_[0] ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(\sect_cnt_reg_n_12_[1] ),
        .I4(\sect_cnt_reg_n_12_[2] ),
        .I5(p_0_in[2]),
        .O(first_sect_carry_i_4__2_n_12));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_12,last_sect_carry_n_13,last_sect_carry_n_14,last_sect_carry_n_15}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__2_n_12,last_sect_carry_i_2__2_n_12,last_sect_carry_i_3__2_n_12,last_sect_carry_i_4__2_n_12}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_12),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_14,last_sect_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_127,fifo_rreq_n_128,fifo_rreq_n_129}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__2
       (.I0(\sect_cnt_reg_n_12_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(\sect_cnt_reg_n_12_[10] ),
        .I3(p_0_in0_in[10]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_12_[11] ),
        .O(last_sect_carry_i_1__2_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__2
       (.I0(\sect_cnt_reg_n_12_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_12_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_12_[8] ),
        .O(last_sect_carry_i_2__2_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__2
       (.I0(\sect_cnt_reg_n_12_[3] ),
        .I1(p_0_in0_in[3]),
        .I2(\sect_cnt_reg_n_12_[4] ),
        .I3(p_0_in0_in[4]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_12_[5] ),
        .O(last_sect_carry_i_3__2_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__2
       (.I0(\sect_cnt_reg_n_12_[0] ),
        .I1(p_0_in0_in[0]),
        .I2(\sect_cnt_reg_n_12_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_12_[2] ),
        .O(last_sect_carry_i_4__2_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_55}),
        .O({p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19}),
        .S({buff_rdata_n_56,buff_rdata_n_57,buff_rdata_n_58,buff_rdata_n_59}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_12),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_14,p_0_out_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_17,p_0_out_carry__0_n_18,p_0_out_carry__0_n_19}),
        .S({1'b0,buff_rdata_n_60,buff_rdata_n_61,buff_rdata_n_62}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_19),
        .Q(rreq_handling_reg_n_12),
        .R(SR));
  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_reg_slice__parameterized0 rs_rdata
       (.CO(CO),
        .E(E),
        .Q({\bus_wide_gen.data_buf_reg_n_12_[15] ,\bus_wide_gen.data_buf_reg_n_12_[14] ,\bus_wide_gen.data_buf_reg_n_12_[13] ,\bus_wide_gen.data_buf_reg_n_12_[12] ,\bus_wide_gen.data_buf_reg_n_12_[11] ,\bus_wide_gen.data_buf_reg_n_12_[10] ,\bus_wide_gen.data_buf_reg_n_12_[9] ,\bus_wide_gen.data_buf_reg_n_12_[8] ,\bus_wide_gen.data_buf_reg_n_12_[7] ,\bus_wide_gen.data_buf_reg_n_12_[6] ,\bus_wide_gen.data_buf_reg_n_12_[5] ,\bus_wide_gen.data_buf_reg_n_12_[4] ,\bus_wide_gen.data_buf_reg_n_12_[3] ,\bus_wide_gen.data_buf_reg_n_12_[2] ,\bus_wide_gen.data_buf_reg_n_12_[1] ,\bus_wide_gen.data_buf_reg_n_12_[0] }),
        .SR(SR),
        .WEA(WEA),
        .\add_ln57_reg_2054_reg[0] ({\add_ln57_reg_2054_reg[0] [7:6],\add_ln57_reg_2054_reg[0] [3:2]}),
        .ap_block_pp8_stage0_11001(ap_block_pp8_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter0_reg(ap_enable_reg_pp3_iter0_reg),
        .ap_enable_reg_pp3_iter0_reg_0(ap_enable_reg_pp3_iter0_reg_0),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .ap_enable_reg_pp3_iter1_reg_0(ap_enable_reg_pp3_iter1_reg_0),
        .ap_enable_reg_pp3_iter2_reg(ap_enable_reg_pp3_iter2_reg),
        .ap_enable_reg_pp3_iter2_reg_0(ap_enable_reg_pp3_iter2_reg_0),
        .ap_enable_reg_pp4_iter5(ap_enable_reg_pp4_iter5),
        .ap_enable_reg_pp8_iter0(ap_enable_reg_pp8_iter0),
        .ap_enable_reg_pp8_iter0_reg(ap_enable_reg_pp8_iter0_reg),
        .ap_enable_reg_pp8_iter0_reg_0(ap_enable_reg_pp8_iter0_reg_0),
        .ap_enable_reg_pp8_iter1_reg(ap_enable_reg_pp8_iter1_reg),
        .ap_enable_reg_pp8_iter1_reg_0(ap_enable_reg_pp8_iter1_reg_0),
        .ap_enable_reg_pp8_iter1_reg_1(ap_enable_reg_pp8_iter1_reg_1),
        .ap_enable_reg_pp8_iter2_reg(ap_enable_reg_pp8_iter2_reg),
        .ap_enable_reg_pp8_iter2_reg_0(ap_enable_reg_pp8_iter2_reg_0),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\data_p1_reg[15]_0 (\data_p1_reg[15] ),
        .icmp_ln56_reg_2050_pp8_iter1_reg(icmp_ln56_reg_2050_pp8_iter1_reg),
        .\icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] (\icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] ),
        .icmp_ln81_reg_1815_pp3_iter1_reg(icmp_ln81_reg_1815_pp3_iter1_reg),
        .icmp_ln86_reg_1839_pp4_iter4_reg(icmp_ln86_reg_1839_pp4_iter4_reg),
        .j_2_reg_7100(j_2_reg_7100),
        .j_reg_6090(j_reg_6090),
        .p_72_in(p_72_in),
        .p_73_in(p_73_in),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_wide_gen.rdata_valid_t_reg_n_12 ),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[0]_1 (\state_reg[0]_0 ),
        .\state_reg[0]_2 (\state_reg[0]_1 ),
        .we0(we0));
  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_reg_slice_25 rs_rreq
       (.Q(rs2f_rreq_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[30]_0 (\data_p1_reg[30] ),
        .\data_p1_reg[30]_1 (\data_p1_reg[30]_0 ),
        .\data_p1_reg[63]_0 ({rs2f_rreq_data[63:32],rs2f_rreq_data[30:0]}),
        .\data_p2_reg[63]_0 (\data_p2_reg[63] ),
        .icmp_ln45_reg_1723(icmp_ln45_reg_1723),
        .push(push),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1({\add_ln57_reg_2054_reg[0] [5:4],\add_ln57_reg_2054_reg[0] [1:0]}));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__2 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__2 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__2 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__2 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__2 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__2 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__2 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__2 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[7] ),
        .O(sect_addr[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__2 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__2 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__2 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__2 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__2 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__2 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__2 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__2 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__2 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__2 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__2 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__2 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_12_[10] ),
        .R(fifo_rctl_n_21));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_12_[11] ),
        .R(fifo_rctl_n_21));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_12_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_12_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_12_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_12_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_12_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_12_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_12_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_12_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_12_[1] ),
        .R(fifo_rctl_n_21));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_12_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_12_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_12_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_12_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_12_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_12_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_12_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_12_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_12_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_12_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_12_[2] ),
        .R(fifo_rctl_n_21));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_12_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_12_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_12_[3] ),
        .R(fifo_rctl_n_21));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_12_[4] ),
        .R(fifo_rctl_n_21));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_12_[5] ),
        .R(fifo_rctl_n_21));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_12_[6] ),
        .R(fifo_rctl_n_21));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_12_[7] ),
        .R(fifo_rctl_n_21));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_12_[8] ),
        .R(fifo_rctl_n_21));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_12_[9] ),
        .R(fifo_rctl_n_21));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_12,sect_cnt0_carry_n_13,sect_cnt0_carry_n_14,sect_cnt0_carry_n_15}),
        .CYINIT(\sect_cnt_reg_n_12_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_12_[4] ,\sect_cnt_reg_n_12_[3] ,\sect_cnt_reg_n_12_[2] ,\sect_cnt_reg_n_12_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_12),
        .CO({sect_cnt0_carry__0_n_12,sect_cnt0_carry__0_n_13,sect_cnt0_carry__0_n_14,sect_cnt0_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_12_[8] ,\sect_cnt_reg_n_12_[7] ,\sect_cnt_reg_n_12_[6] ,\sect_cnt_reg_n_12_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_12),
        .CO({sect_cnt0_carry__1_n_12,sect_cnt0_carry__1_n_13,sect_cnt0_carry__1_n_14,sect_cnt0_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_12_[12] ,\sect_cnt_reg_n_12_[11] ,\sect_cnt_reg_n_12_[10] ,\sect_cnt_reg_n_12_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_12),
        .CO({sect_cnt0_carry__2_n_12,sect_cnt0_carry__2_n_13,sect_cnt0_carry__2_n_14,sect_cnt0_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_12_[16] ,\sect_cnt_reg_n_12_[15] ,\sect_cnt_reg_n_12_[14] ,\sect_cnt_reg_n_12_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_12),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_14,sect_cnt0_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_12_[19] ,\sect_cnt_reg_n_12_[18] ,\sect_cnt_reg_n_12_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_34),
        .Q(\sect_cnt_reg_n_12_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_12_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_12_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_12_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_12_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_12_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_12_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_12_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_12_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_12_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_12_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_33),
        .Q(\sect_cnt_reg_n_12_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_32),
        .Q(\sect_cnt_reg_n_12_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_31),
        .Q(\sect_cnt_reg_n_12_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_30),
        .Q(\sect_cnt_reg_n_12_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_29),
        .Q(\sect_cnt_reg_n_12_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_28),
        .Q(\sect_cnt_reg_n_12_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_27),
        .Q(\sect_cnt_reg_n_12_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_26),
        .Q(\sect_cnt_reg_n_12_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_25),
        .Q(\sect_cnt_reg_n_12_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_23),
        .Q(\sect_end_buf_reg_n_12_[1] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_12_[2] ),
        .I2(\end_addr_buf_reg_n_12_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1__0_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_12_[3] ),
        .I2(\end_addr_buf_reg_n_12_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1__0_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_12_[4] ),
        .I2(\end_addr_buf_reg_n_12_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1__0_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_12_[5] ),
        .I2(\end_addr_buf_reg_n_12_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1__0_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_12_[6] ),
        .I2(\end_addr_buf_reg_n_12_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1__0_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_12_[7] ),
        .I2(\end_addr_buf_reg_n_12_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1__0_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_12_[8] ),
        .I2(\end_addr_buf_reg_n_12_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1__0_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_12_[9] ),
        .I2(\end_addr_buf_reg_n_12_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1__0_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_12_[10] ),
        .I2(\end_addr_buf_reg_n_12_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1__0_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_12_[11] ),
        .I2(\end_addr_buf_reg_n_12_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2__0_n_12 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[0]_i_1__0_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[1]_i_1__0_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[2]_i_1__0_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[3]_i_1__0_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[4]_i_1__0_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[5]_i_1__0_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[6]_i_1__0_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[7]_i_1__0_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[8]_i_1__0_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[9]_i_2__0_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[10] ),
        .Q(\start_addr_buf_reg_n_12_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[11] ),
        .Q(\start_addr_buf_reg_n_12_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[12] ),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[13] ),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[14] ),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[15] ),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[16] ),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[17] ),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[18] ),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[19] ),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[1] ),
        .Q(\start_addr_buf_reg_n_12_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[20] ),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[21] ),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[22] ),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[23] ),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[24] ),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[25] ),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[26] ),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[27] ),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[28] ),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[29] ),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[2] ),
        .Q(\start_addr_buf_reg_n_12_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[30] ),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[31] ),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[3] ),
        .Q(\start_addr_buf_reg_n_12_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[4] ),
        .Q(\start_addr_buf_reg_n_12_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[5] ),
        .Q(\start_addr_buf_reg_n_12_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[6] ),
        .Q(\start_addr_buf_reg_n_12_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[7] ),
        .Q(\start_addr_buf_reg_n_12_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[8] ),
        .Q(\start_addr_buf_reg_n_12_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[9] ),
        .Q(\start_addr_buf_reg_n_12_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_90),
        .Q(\start_addr_reg_n_12_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_89),
        .Q(\start_addr_reg_n_12_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_88),
        .Q(\start_addr_reg_n_12_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_87),
        .Q(\start_addr_reg_n_12_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_86),
        .Q(\start_addr_reg_n_12_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_85),
        .Q(\start_addr_reg_n_12_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_84),
        .Q(\start_addr_reg_n_12_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_83),
        .Q(\start_addr_reg_n_12_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_82),
        .Q(\start_addr_reg_n_12_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_81),
        .Q(\start_addr_reg_n_12_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_99),
        .Q(\start_addr_reg_n_12_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_80),
        .Q(\start_addr_reg_n_12_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_79),
        .Q(\start_addr_reg_n_12_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_78),
        .Q(\start_addr_reg_n_12_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_77),
        .Q(\start_addr_reg_n_12_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_76),
        .Q(\start_addr_reg_n_12_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_75),
        .Q(\start_addr_reg_n_12_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_74),
        .Q(\start_addr_reg_n_12_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_73),
        .Q(\start_addr_reg_n_12_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_72),
        .Q(\start_addr_reg_n_12_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_71),
        .Q(\start_addr_reg_n_12_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_98),
        .Q(\start_addr_reg_n_12_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_70),
        .Q(\start_addr_reg_n_12_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_69),
        .Q(\start_addr_reg_n_12_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_97),
        .Q(\start_addr_reg_n_12_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_96),
        .Q(\start_addr_reg_n_12_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_95),
        .Q(\start_addr_reg_n_12_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_94),
        .Q(\start_addr_reg_n_12_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_93),
        .Q(\start_addr_reg_n_12_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_92),
        .Q(\start_addr_reg_n_12_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_91),
        .Q(\start_addr_reg_n_12_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi_reg_slice" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    push,
    \ap_CS_fsm_reg[89] ,
    gmem2_AWADDR3,
    ap_enable_reg_pp6_iter0_reg,
    I_AWVALID1,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    rs2f_wreq_ack,
    \ap_CS_fsm_reg[90] ,
    gmem2_AWADDR1,
    \data_p2_reg[63]_0 ,
    \data_p1_reg[30]_0 ,
    \data_p1_reg[30]_1 ,
    \ap_CS_fsm_reg[90]_0 ,
    icmp_ln45_reg_1723,
    \ap_CS_fsm_reg[48] ,
    ap_enable_reg_pp6_iter0,
    ap_rst_n,
    ap_block_pp6_stage0_11001,
    ap_enable_reg_pp6_iter0_reg_0,
    fwprop_read_reg_1596,
    icmp_ln37_reg_1663,
    \ap_CS_fsm_reg[90]_1 ,
    \ap_CS_fsm_reg[84] ,
    \data_p2_reg[63]_1 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output push;
  output [3:0]\ap_CS_fsm_reg[89] ;
  output gmem2_AWADDR3;
  output ap_enable_reg_pp6_iter0_reg;
  output I_AWVALID1;
  output [62:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input rs2f_wreq_ack;
  input [5:0]\ap_CS_fsm_reg[90] ;
  input gmem2_AWADDR1;
  input [62:0]\data_p2_reg[63]_0 ;
  input [30:0]\data_p1_reg[30]_0 ;
  input [30:0]\data_p1_reg[30]_1 ;
  input \ap_CS_fsm_reg[90]_0 ;
  input icmp_ln45_reg_1723;
  input \ap_CS_fsm_reg[48] ;
  input ap_enable_reg_pp6_iter0;
  input ap_rst_n;
  input ap_block_pp6_stage0_11001;
  input [0:0]ap_enable_reg_pp6_iter0_reg_0;
  input fwprop_read_reg_1596;
  input icmp_ln37_reg_1663;
  input \ap_CS_fsm_reg[90]_1 ;
  input \ap_CS_fsm_reg[84] ;
  input [0:0]\data_p2_reg[63]_1 ;

  wire I_AWVALID1;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[48] ;
  wire \ap_CS_fsm_reg[84] ;
  wire [3:0]\ap_CS_fsm_reg[89] ;
  wire [5:0]\ap_CS_fsm_reg[90] ;
  wire \ap_CS_fsm_reg[90]_0 ;
  wire \ap_CS_fsm_reg[90]_1 ;
  wire ap_block_pp6_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp6_iter0;
  wire ap_enable_reg_pp6_iter0_reg;
  wire [0:0]ap_enable_reg_pp6_iter0_reg_0;
  wire ap_rst_n;
  wire \data_p1[0]_i_1__2_n_12 ;
  wire \data_p1[10]_i_1__2_n_12 ;
  wire \data_p1[11]_i_1__2_n_12 ;
  wire \data_p1[12]_i_1__2_n_12 ;
  wire \data_p1[13]_i_1__2_n_12 ;
  wire \data_p1[14]_i_1__2_n_12 ;
  wire \data_p1[15]_i_1__2_n_12 ;
  wire \data_p1[16]_i_1__1_n_12 ;
  wire \data_p1[17]_i_1__1_n_12 ;
  wire \data_p1[18]_i_1__1_n_12 ;
  wire \data_p1[19]_i_1__1_n_12 ;
  wire \data_p1[1]_i_1__2_n_12 ;
  wire \data_p1[20]_i_1__1_n_12 ;
  wire \data_p1[21]_i_1__1_n_12 ;
  wire \data_p1[22]_i_1__1_n_12 ;
  wire \data_p1[23]_i_1__1_n_12 ;
  wire \data_p1[24]_i_1__1_n_12 ;
  wire \data_p1[25]_i_1__1_n_12 ;
  wire \data_p1[26]_i_1__1_n_12 ;
  wire \data_p1[27]_i_1__1_n_12 ;
  wire \data_p1[28]_i_1__1_n_12 ;
  wire \data_p1[29]_i_1__1_n_12 ;
  wire \data_p1[2]_i_1__2_n_12 ;
  wire \data_p1[30]_i_1__1_n_12 ;
  wire \data_p1[32]_i_1__1_n_12 ;
  wire \data_p1[33]_i_1__1_n_12 ;
  wire \data_p1[34]_i_1__1_n_12 ;
  wire \data_p1[35]_i_1__1_n_12 ;
  wire \data_p1[36]_i_1__1_n_12 ;
  wire \data_p1[37]_i_1__1_n_12 ;
  wire \data_p1[38]_i_1__1_n_12 ;
  wire \data_p1[39]_i_1__1_n_12 ;
  wire \data_p1[3]_i_1__2_n_12 ;
  wire \data_p1[40]_i_1__1_n_12 ;
  wire \data_p1[41]_i_1__1_n_12 ;
  wire \data_p1[42]_i_1__1_n_12 ;
  wire \data_p1[43]_i_1__1_n_12 ;
  wire \data_p1[44]_i_1__1_n_12 ;
  wire \data_p1[45]_i_1__1_n_12 ;
  wire \data_p1[46]_i_1__1_n_12 ;
  wire \data_p1[47]_i_1__1_n_12 ;
  wire \data_p1[48]_i_1__1_n_12 ;
  wire \data_p1[49]_i_1__1_n_12 ;
  wire \data_p1[4]_i_1__2_n_12 ;
  wire \data_p1[50]_i_1__1_n_12 ;
  wire \data_p1[51]_i_1__1_n_12 ;
  wire \data_p1[52]_i_1__1_n_12 ;
  wire \data_p1[53]_i_1__1_n_12 ;
  wire \data_p1[54]_i_1__1_n_12 ;
  wire \data_p1[55]_i_1__1_n_12 ;
  wire \data_p1[56]_i_1__1_n_12 ;
  wire \data_p1[57]_i_1__1_n_12 ;
  wire \data_p1[58]_i_1__1_n_12 ;
  wire \data_p1[59]_i_1__1_n_12 ;
  wire \data_p1[5]_i_1__2_n_12 ;
  wire \data_p1[60]_i_1__1_n_12 ;
  wire \data_p1[61]_i_1__1_n_12 ;
  wire \data_p1[62]_i_1__1_n_12 ;
  wire \data_p1[63]_i_2__1_n_12 ;
  wire \data_p1[6]_i_1__2_n_12 ;
  wire \data_p1[7]_i_1__2_n_12 ;
  wire \data_p1[8]_i_1__2_n_12 ;
  wire \data_p1[9]_i_1__2_n_12 ;
  wire [30:0]\data_p1_reg[30]_0 ;
  wire [30:0]\data_p1_reg[30]_1 ;
  wire [62:0]\data_p1_reg[63]_0 ;
  wire [63:0]data_p2;
  wire [62:0]\data_p2_reg[63]_0 ;
  wire [0:0]\data_p2_reg[63]_1 ;
  wire fwprop_read_reg_1596;
  wire gmem2_AWADDR1;
  wire gmem2_AWADDR3;
  wire icmp_ln37_reg_1663;
  wire icmp_ln45_reg_1723;
  wire load_p1;
  wire [1:0]next__0;
  wire push;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__2_n_12;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_12 ;
  wire \state[1]_i_1__2_n_12 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'h0000000066626262)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(gmem2_AWADDR1),
        .I3(\ap_CS_fsm_reg[90] [1]),
        .I4(s_ready_t_reg_0),
        .I5(rs2f_wreq_ack),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0000AAAAAA95CCC0)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(rs2f_wreq_ack),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[90] [1]),
        .I3(gmem2_AWADDR1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hE0EC)) 
    \ap_CS_fsm[47]_i_1 
       (.I0(icmp_ln45_reg_1723),
        .I1(\ap_CS_fsm_reg[90] [1]),
        .I2(\ap_CS_fsm_reg[90] [0]),
        .I3(s_ready_t_reg_0),
        .O(\ap_CS_fsm_reg[89] [0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hE0EC)) 
    \ap_CS_fsm[48]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(\ap_CS_fsm_reg[90] [2]),
        .I2(\ap_CS_fsm_reg[90] [1]),
        .I3(\ap_CS_fsm_reg[48] ),
        .O(\ap_CS_fsm_reg[89] [1]));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[84]_i_1 
       (.I0(gmem2_AWADDR3),
        .I1(\ap_CS_fsm_reg[90] [3]),
        .I2(\ap_CS_fsm_reg[84] ),
        .O(\ap_CS_fsm_reg[89] [2]));
  LUT6 #(
    .INIT(64'h0000AAAACCFCCCCC)) 
    \ap_CS_fsm[90]_i_1 
       (.I0(gmem2_AWADDR3),
        .I1(\ap_CS_fsm_reg[90] [4]),
        .I2(\ap_CS_fsm_reg[90] [5]),
        .I3(\ap_CS_fsm_reg[90]_0 ),
        .I4(icmp_ln45_reg_1723),
        .I5(\ap_CS_fsm_reg[90] [3]),
        .O(\ap_CS_fsm_reg[89] [3]));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp6_iter0_i_1
       (.I0(ap_enable_reg_pp6_iter0),
        .I1(I_AWVALID1),
        .I2(ap_rst_n),
        .I3(ap_block_pp6_stage0_11001),
        .I4(ap_enable_reg_pp6_iter0_reg_0),
        .I5(\ap_CS_fsm_reg[90] [2]),
        .O(ap_enable_reg_pp6_iter0_reg));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1__2 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [0]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [0]),
        .O(\data_p1[0]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[10]_i_1__2 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [10]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [10]),
        .O(\data_p1[10]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[11]_i_1__2 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [11]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [11]),
        .O(\data_p1[11]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[12]_i_1__2 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [12]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [12]),
        .O(\data_p1[12]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[13]_i_1__2 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [13]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [13]),
        .O(\data_p1[13]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[14]_i_1__2 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [14]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [14]),
        .O(\data_p1[14]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[15]_i_1__2 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [15]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [15]),
        .O(\data_p1[15]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [16]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [16]),
        .O(\data_p1[16]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [17]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [17]),
        .O(\data_p1[17]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [18]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [18]),
        .O(\data_p1[18]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [19]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [19]),
        .O(\data_p1[19]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1__2 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [1]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [1]),
        .O(\data_p1[1]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [20]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [20]),
        .O(\data_p1[20]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [21]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [21]),
        .O(\data_p1[21]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [22]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [22]),
        .O(\data_p1[22]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [23]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [23]),
        .O(\data_p1[23]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [24]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [24]),
        .O(\data_p1[24]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [25]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [25]),
        .O(\data_p1[25]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [26]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [26]),
        .O(\data_p1[26]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [27]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [27]),
        .O(\data_p1[27]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [28]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [28]),
        .O(\data_p1[28]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [29]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [29]),
        .O(\data_p1[29]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1__2 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [2]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [2]),
        .O(\data_p1[2]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [30]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [30]),
        .O(\data_p1[30]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[32]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [32]),
        .O(\data_p1[33]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [33]),
        .O(\data_p1[34]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [34]),
        .O(\data_p1[35]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [35]),
        .O(\data_p1[36]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [36]),
        .O(\data_p1[37]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [37]),
        .O(\data_p1[38]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [38]),
        .O(\data_p1[39]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1__2 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [3]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [3]),
        .O(\data_p1[3]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [39]),
        .O(\data_p1[40]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [40]),
        .O(\data_p1[41]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [41]),
        .O(\data_p1[42]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [42]),
        .O(\data_p1[43]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [43]),
        .O(\data_p1[44]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [44]),
        .O(\data_p1[45]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [45]),
        .O(\data_p1[46]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [46]),
        .O(\data_p1[47]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [47]),
        .O(\data_p1[48]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [48]),
        .O(\data_p1[49]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_1__2 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [4]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [4]),
        .O(\data_p1[4]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [49]),
        .O(\data_p1[50]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [50]),
        .O(\data_p1[51]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [51]),
        .O(\data_p1[52]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [52]),
        .O(\data_p1[53]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [53]),
        .O(\data_p1[54]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [54]),
        .O(\data_p1[55]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [55]),
        .O(\data_p1[56]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [56]),
        .O(\data_p1[57]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [57]),
        .O(\data_p1[58]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [58]),
        .O(\data_p1[59]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[5]_i_1__2 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [5]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [5]),
        .O(\data_p1[5]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [59]),
        .O(\data_p1[60]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [60]),
        .O(\data_p1[61]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [61]),
        .O(\data_p1[62]_i_1__1_n_12 ));
  LUT6 #(
    .INIT(64'h22222222BBBBB000)) 
    \data_p1[63]_i_1__1 
       (.I0(rs2f_wreq_ack),
        .I1(state__0[1]),
        .I2(s_ready_t_reg_0),
        .I3(\ap_CS_fsm_reg[90] [1]),
        .I4(gmem2_AWADDR1),
        .I5(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2__1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [62]),
        .O(\data_p1[63]_i_2__1_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[6]_i_1__2 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [6]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [6]),
        .O(\data_p1[6]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[7]_i_1__2 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [7]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [7]),
        .O(\data_p1[7]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[8]_i_1__2 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [8]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [8]),
        .O(\data_p1[8]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[9]_i_1__2 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [9]),
        .I4(gmem2_AWADDR1),
        .I5(\data_p1_reg[30]_1 [9]),
        .O(\data_p1[9]_i_1__2_n_12 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2__1_n_12 ),
        .Q(\data_p1_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [32]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [33]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [34]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [35]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [36]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [37]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [38]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [39]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [40]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [41]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [42]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [43]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [44]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [45]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [46]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [47]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [48]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [49]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [50]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [51]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [52]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [53]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [54]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [55]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [56]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [57]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [58]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [59]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [60]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [61]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [62]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBBB0BBB)) 
    empty_n_i_2__7
       (.I0(s_ready_t_reg_0),
        .I1(icmp_ln45_reg_1723),
        .I2(fwprop_read_reg_1596),
        .I3(icmp_ln37_reg_1663),
        .I4(\ap_CS_fsm_reg[90]_1 ),
        .O(gmem2_AWADDR3));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_4_reg_676[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(\ap_CS_fsm_reg[90] [1]),
        .O(I_AWVALID1));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__4 
       (.I0(Q),
        .I1(rs2f_wreq_ack),
        .O(push));
  LUT6 #(
    .INIT(64'hFDFDFDFF51515151)) 
    s_ready_t_i_1__2
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(rs2f_wreq_ack),
        .I3(gmem2_AWADDR1),
        .I4(\ap_CS_fsm_reg[90] [1]),
        .I5(s_ready_t_reg_0),
        .O(s_ready_t_i_1__2_n_12));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_12),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFCFCF444CCCCCCCC)) 
    \state[0]_i_1__2 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(s_ready_t_reg_0),
        .I3(\ap_CS_fsm_reg[90] [1]),
        .I4(gmem2_AWADDR1),
        .I5(state),
        .O(\state[0]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hBBBBBBFBBBFBBBFB)) 
    \state[1]_i_1__2 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(state),
        .I3(gmem2_AWADDR1),
        .I4(\ap_CS_fsm_reg[90] [1]),
        .I5(s_ready_t_reg_0),
        .O(\state[1]_i_1__2_n_12 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_12 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_12 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi_reg_slice" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_reg_slice_25
   (Q,
    push,
    s_ready_t_reg_0,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    rs2f_rreq_ack,
    s_ready_t_reg_1,
    \data_p1_reg[30]_0 ,
    \data_p1_reg[30]_1 ,
    \data_p2_reg[63]_0 ,
    icmp_ln45_reg_1723);
  output [0:0]Q;
  output push;
  output [3:0]s_ready_t_reg_0;
  output [62:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input rs2f_rreq_ack;
  input [3:0]s_ready_t_reg_1;
  input [30:0]\data_p1_reg[30]_0 ;
  input [30:0]\data_p1_reg[30]_1 ;
  input [31:0]\data_p2_reg[63]_0 ;
  input icmp_ln45_reg_1723;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1__3_n_12 ;
  wire \data_p1[10]_i_1__3_n_12 ;
  wire \data_p1[11]_i_1__3_n_12 ;
  wire \data_p1[12]_i_1__3_n_12 ;
  wire \data_p1[13]_i_1__3_n_12 ;
  wire \data_p1[14]_i_1__3_n_12 ;
  wire \data_p1[15]_i_1__3_n_12 ;
  wire \data_p1[16]_i_1__2_n_12 ;
  wire \data_p1[17]_i_1__2_n_12 ;
  wire \data_p1[18]_i_1__2_n_12 ;
  wire \data_p1[19]_i_1__2_n_12 ;
  wire \data_p1[1]_i_1__3_n_12 ;
  wire \data_p1[20]_i_1__2_n_12 ;
  wire \data_p1[21]_i_1__2_n_12 ;
  wire \data_p1[22]_i_1__2_n_12 ;
  wire \data_p1[23]_i_1__2_n_12 ;
  wire \data_p1[24]_i_1__2_n_12 ;
  wire \data_p1[25]_i_1__2_n_12 ;
  wire \data_p1[26]_i_1__2_n_12 ;
  wire \data_p1[27]_i_1__2_n_12 ;
  wire \data_p1[28]_i_1__2_n_12 ;
  wire \data_p1[29]_i_1__2_n_12 ;
  wire \data_p1[2]_i_1__3_n_12 ;
  wire \data_p1[30]_i_1__2_n_12 ;
  wire \data_p1[32]_i_1__2_n_12 ;
  wire \data_p1[33]_i_1__2_n_12 ;
  wire \data_p1[34]_i_1__2_n_12 ;
  wire \data_p1[35]_i_1__2_n_12 ;
  wire \data_p1[36]_i_1__2_n_12 ;
  wire \data_p1[37]_i_1__2_n_12 ;
  wire \data_p1[38]_i_1__2_n_12 ;
  wire \data_p1[39]_i_1__2_n_12 ;
  wire \data_p1[3]_i_1__3_n_12 ;
  wire \data_p1[40]_i_1__2_n_12 ;
  wire \data_p1[41]_i_1__2_n_12 ;
  wire \data_p1[42]_i_1__2_n_12 ;
  wire \data_p1[43]_i_1__2_n_12 ;
  wire \data_p1[44]_i_1__2_n_12 ;
  wire \data_p1[45]_i_1__2_n_12 ;
  wire \data_p1[46]_i_1__2_n_12 ;
  wire \data_p1[47]_i_1__2_n_12 ;
  wire \data_p1[48]_i_1__2_n_12 ;
  wire \data_p1[49]_i_1__2_n_12 ;
  wire \data_p1[4]_i_1__3_n_12 ;
  wire \data_p1[50]_i_1__2_n_12 ;
  wire \data_p1[51]_i_1__2_n_12 ;
  wire \data_p1[52]_i_1__2_n_12 ;
  wire \data_p1[53]_i_1__2_n_12 ;
  wire \data_p1[54]_i_1__2_n_12 ;
  wire \data_p1[55]_i_1__2_n_12 ;
  wire \data_p1[56]_i_1__2_n_12 ;
  wire \data_p1[57]_i_1__2_n_12 ;
  wire \data_p1[58]_i_1__2_n_12 ;
  wire \data_p1[59]_i_1__2_n_12 ;
  wire \data_p1[5]_i_1__3_n_12 ;
  wire \data_p1[60]_i_1__2_n_12 ;
  wire \data_p1[61]_i_1__2_n_12 ;
  wire \data_p1[62]_i_1__2_n_12 ;
  wire \data_p1[63]_i_2__2_n_12 ;
  wire \data_p1[6]_i_1__3_n_12 ;
  wire \data_p1[7]_i_1__3_n_12 ;
  wire \data_p1[8]_i_1__3_n_12 ;
  wire \data_p1[9]_i_1__3_n_12 ;
  wire [30:0]\data_p1_reg[30]_0 ;
  wire [30:0]\data_p1_reg[30]_1 ;
  wire [62:0]\data_p1_reg[63]_0 ;
  wire [63:0]data_p2;
  wire \data_p2[0]_i_1__1_n_12 ;
  wire \data_p2[10]_i_1__1_n_12 ;
  wire \data_p2[11]_i_1__1_n_12 ;
  wire \data_p2[12]_i_1__1_n_12 ;
  wire \data_p2[13]_i_1__1_n_12 ;
  wire \data_p2[14]_i_1__1_n_12 ;
  wire \data_p2[15]_i_1__3_n_12 ;
  wire \data_p2[16]_i_1__1_n_12 ;
  wire \data_p2[17]_i_1__1_n_12 ;
  wire \data_p2[18]_i_1__1_n_12 ;
  wire \data_p2[19]_i_1__1_n_12 ;
  wire \data_p2[1]_i_1__1_n_12 ;
  wire \data_p2[20]_i_1__1_n_12 ;
  wire \data_p2[21]_i_1__1_n_12 ;
  wire \data_p2[22]_i_1__1_n_12 ;
  wire \data_p2[23]_i_1__1_n_12 ;
  wire \data_p2[24]_i_1__1_n_12 ;
  wire \data_p2[25]_i_1__1_n_12 ;
  wire \data_p2[26]_i_1__1_n_12 ;
  wire \data_p2[27]_i_1__1_n_12 ;
  wire \data_p2[28]_i_1__1_n_12 ;
  wire \data_p2[29]_i_1__1_n_12 ;
  wire \data_p2[2]_i_1__1_n_12 ;
  wire \data_p2[30]_i_1__1_n_12 ;
  wire \data_p2[3]_i_1__1_n_12 ;
  wire \data_p2[4]_i_1__1_n_12 ;
  wire \data_p2[5]_i_1__1_n_12 ;
  wire \data_p2[6]_i_1__1_n_12 ;
  wire \data_p2[7]_i_1__1_n_12 ;
  wire \data_p2[8]_i_1__1_n_12 ;
  wire \data_p2[9]_i_1__1_n_12 ;
  wire [31:0]\data_p2_reg[63]_0 ;
  wire gmem2_ARREADY;
  wire icmp_ln45_reg_1723;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire push;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__3_n_12;
  wire [3:0]s_ready_t_reg_0;
  wire [3:0]s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_12 ;
  wire \state[1]_i_1__3_n_12 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'h0000000066226222)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_ready_t_reg_1[1]),
        .I3(gmem2_ARREADY),
        .I4(s_ready_t_reg_1[3]),
        .I5(rs2f_rreq_ack),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0000AAAAA595F0C0)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(rs2f_rreq_ack),
        .I1(s_ready_t_reg_1[3]),
        .I2(gmem2_ARREADY),
        .I3(s_ready_t_reg_1[1]),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hE0EC)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(icmp_ln45_reg_1723),
        .I1(s_ready_t_reg_1[1]),
        .I2(s_ready_t_reg_1[0]),
        .I3(gmem2_ARREADY),
        .O(s_ready_t_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(gmem2_ARREADY),
        .I1(s_ready_t_reg_1[1]),
        .O(s_ready_t_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hE0EC)) 
    \ap_CS_fsm[59]_i_1 
       (.I0(icmp_ln45_reg_1723),
        .I1(s_ready_t_reg_1[3]),
        .I2(s_ready_t_reg_1[2]),
        .I3(gmem2_ARREADY),
        .O(s_ready_t_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[60]_i_1 
       (.I0(gmem2_ARREADY),
        .I1(s_ready_t_reg_1[3]),
        .O(s_ready_t_reg_0[3]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1__3 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [0]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [0]),
        .O(\data_p1[0]_i_1__3_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[10]_i_1__3 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [10]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [10]),
        .O(\data_p1[10]_i_1__3_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[11]_i_1__3 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [11]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [11]),
        .O(\data_p1[11]_i_1__3_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[12]_i_1__3 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [12]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [12]),
        .O(\data_p1[12]_i_1__3_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[13]_i_1__3 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [13]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [13]),
        .O(\data_p1[13]_i_1__3_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[14]_i_1__3 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [14]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [14]),
        .O(\data_p1[14]_i_1__3_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[15]_i_1__3 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [15]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [15]),
        .O(\data_p1[15]_i_1__3_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[16]_i_1__2 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [16]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [16]),
        .O(\data_p1[16]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[17]_i_1__2 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [17]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [17]),
        .O(\data_p1[17]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[18]_i_1__2 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [18]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [18]),
        .O(\data_p1[18]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[19]_i_1__2 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [19]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [19]),
        .O(\data_p1[19]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1__3 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [1]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [1]),
        .O(\data_p1[1]_i_1__3_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[20]_i_1__2 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [20]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [20]),
        .O(\data_p1[20]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[21]_i_1__2 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [21]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [21]),
        .O(\data_p1[21]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[22]_i_1__2 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [22]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [22]),
        .O(\data_p1[22]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[23]_i_1__2 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [23]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [23]),
        .O(\data_p1[23]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[24]_i_1__2 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [24]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [24]),
        .O(\data_p1[24]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[25]_i_1__2 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [25]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [25]),
        .O(\data_p1[25]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[26]_i_1__2 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [26]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [26]),
        .O(\data_p1[26]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[27]_i_1__2 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [27]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [27]),
        .O(\data_p1[27]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[28]_i_1__2 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [28]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [28]),
        .O(\data_p1[28]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[29]_i_1__2 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [29]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [29]),
        .O(\data_p1[29]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1__3 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [2]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [2]),
        .O(\data_p1[2]_i_1__3_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[30]_i_1__2 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [30]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [30]),
        .O(\data_p1[30]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__2 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[32]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__2 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[33]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__2 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[34]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__2 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[35]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__2 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[36]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__2 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[37]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__2 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[38]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__2 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[39]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1__3 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [3]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [3]),
        .O(\data_p1[3]_i_1__3_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__2 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[40]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__2 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[41]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__2 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[42]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__2 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[43]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__2 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[44]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__2 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[45]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__2 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[46]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__2 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[47]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__2 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[48]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__2 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[49]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_1__3 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [4]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [4]),
        .O(\data_p1[4]_i_1__3_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__2 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[50]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__2 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[51]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__2 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[52]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__2 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[53]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__2 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[54]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__2 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[55]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__2 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[56]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__2 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[57]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__2 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[58]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__2 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[59]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[5]_i_1__3 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [5]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [5]),
        .O(\data_p1[5]_i_1__3_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__2 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[60]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__2 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[61]_i_1__2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__2 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[62]_i_1__2_n_12 ));
  LUT6 #(
    .INIT(64'h22222222BB00B000)) 
    \data_p1[63]_i_1__2 
       (.I0(rs2f_rreq_ack),
        .I1(state__0[1]),
        .I2(s_ready_t_reg_1[3]),
        .I3(gmem2_ARREADY),
        .I4(s_ready_t_reg_1[1]),
        .I5(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2__2 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[63]_i_2__2_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[6]_i_1__3 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [6]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [6]),
        .O(\data_p1[6]_i_1__3_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[7]_i_1__3 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [7]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [7]),
        .O(\data_p1[7]_i_1__3_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[8]_i_1__3 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [8]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [8]),
        .O(\data_p1[8]_i_1__3_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[9]_i_1__3 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 [9]),
        .I4(s_ready_t_reg_1[3]),
        .I5(\data_p1_reg[30]_1 [9]),
        .O(\data_p1[9]_i_1__3_n_12 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2__2_n_12 ),
        .Q(\data_p1_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_12 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [0]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [0]),
        .O(\data_p2[0]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[10]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [10]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [10]),
        .O(\data_p2[10]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[11]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [11]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [11]),
        .O(\data_p2[11]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[12]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [12]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [12]),
        .O(\data_p2[12]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[13]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [13]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [13]),
        .O(\data_p2[13]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[14]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [14]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [14]),
        .O(\data_p2[14]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[15]_i_1__3 
       (.I0(\data_p1_reg[30]_0 [15]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [15]),
        .O(\data_p2[15]_i_1__3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[16]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [16]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [16]),
        .O(\data_p2[16]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[17]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [17]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [17]),
        .O(\data_p2[17]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[18]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [18]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [18]),
        .O(\data_p2[18]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[19]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [19]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [19]),
        .O(\data_p2[19]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [1]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [1]),
        .O(\data_p2[1]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[20]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [20]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [20]),
        .O(\data_p2[20]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[21]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [21]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [21]),
        .O(\data_p2[21]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[22]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [22]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [22]),
        .O(\data_p2[22]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[23]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [23]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [23]),
        .O(\data_p2[23]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[24]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [24]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [24]),
        .O(\data_p2[24]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[25]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [25]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [25]),
        .O(\data_p2[25]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[26]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [26]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [26]),
        .O(\data_p2[26]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[27]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [27]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [27]),
        .O(\data_p2[27]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[28]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [28]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [28]),
        .O(\data_p2[28]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[29]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [29]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [29]),
        .O(\data_p2[29]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [2]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [2]),
        .O(\data_p2[2]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[30]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [30]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [30]),
        .O(\data_p2[30]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [3]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [3]),
        .O(\data_p2[3]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [4]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [4]),
        .O(\data_p2[4]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [5]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [5]),
        .O(\data_p2[5]_i_1__1_n_12 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \data_p2[63]_i_1__2 
       (.I0(s_ready_t_reg_1[3]),
        .I1(s_ready_t_reg_1[1]),
        .I2(gmem2_ARREADY),
        .O(load_p2));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[6]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [6]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [6]),
        .O(\data_p2[6]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[7]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [7]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [7]),
        .O(\data_p2[7]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[8]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [8]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [8]),
        .O(\data_p2[8]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[9]_i_1__1 
       (.I0(\data_p1_reg[30]_0 [9]),
        .I1(s_ready_t_reg_1[3]),
        .I2(\data_p1_reg[30]_1 [9]),
        .O(\data_p2[9]_i_1__1_n_12 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[0]_i_1__1_n_12 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[10]_i_1__1_n_12 ),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[11]_i_1__1_n_12 ),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[12]_i_1__1_n_12 ),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[13]_i_1__1_n_12 ),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[14]_i_1__1_n_12 ),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[15]_i_1__3_n_12 ),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[16]_i_1__1_n_12 ),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[17]_i_1__1_n_12 ),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[18]_i_1__1_n_12 ),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[19]_i_1__1_n_12 ),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[1]_i_1__1_n_12 ),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[20]_i_1__1_n_12 ),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[21]_i_1__1_n_12 ),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[22]_i_1__1_n_12 ),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[23]_i_1__1_n_12 ),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[24]_i_1__1_n_12 ),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[25]_i_1__1_n_12 ),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[26]_i_1__1_n_12 ),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[27]_i_1__1_n_12 ),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[28]_i_1__1_n_12 ),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[29]_i_1__1_n_12 ),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[2]_i_1__1_n_12 ),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[30]_i_1__1_n_12 ),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[3]_i_1__1_n_12 ),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[4]_i_1__1_n_12 ),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[5]_i_1__1_n_12 ),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[6]_i_1__1_n_12 ),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[7]_i_1__1_n_12 ),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[8]_i_1__1_n_12 ),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[9]_i_1__1_n_12 ),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__6 
       (.I0(Q),
        .I1(rs2f_rreq_ack),
        .O(push));
  LUT6 #(
    .INIT(64'hFDFD5151FDFF5151)) 
    s_ready_t_i_1__3
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(rs2f_rreq_ack),
        .I3(s_ready_t_reg_1[1]),
        .I4(gmem2_ARREADY),
        .I5(s_ready_t_reg_1[3]),
        .O(s_ready_t_i_1__3_n_12));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_12),
        .Q(gmem2_ARREADY),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF44F444CCCCCCCC)) 
    \state[0]_i_1__3 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(s_ready_t_reg_1[3]),
        .I3(gmem2_ARREADY),
        .I4(s_ready_t_reg_1[1]),
        .I5(state),
        .O(\state[0]_i_1__3_n_12 ));
  LUT6 #(
    .INIT(64'hBBBBFBFBBBFBFBFB)) 
    \state[1]_i_1__3 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(state),
        .I3(s_ready_t_reg_1[1]),
        .I4(gmem2_ARREADY),
        .I5(s_ready_t_reg_1[3]),
        .O(\state[1]_i_1__3_n_12 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_12 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_12 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi_reg_slice" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \bus_wide_gen.ready_for_data__0 ,
    ap_enable_reg_pp3_iter0_reg,
    ap_enable_reg_pp3_iter2_reg,
    ap_enable_reg_pp8_iter0_reg,
    ap_enable_reg_pp8_iter2_reg,
    we0,
    WEA,
    E,
    \state_reg[0]_0 ,
    ap_enable_reg_pp3_iter0_reg_0,
    p_73_in,
    j_reg_6090,
    p_72_in,
    \icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] ,
    \state_reg[0]_1 ,
    j_2_reg_7100,
    \state_reg[0]_2 ,
    ap_enable_reg_pp8_iter0_reg_0,
    ap_block_pp8_stage0_11001,
    \data_p1_reg[15]_0 ,
    SR,
    ap_clk,
    s_ready_t_reg_0,
    Q,
    ap_enable_reg_pp3_iter0,
    ap_rst_n,
    CO,
    ap_enable_reg_pp3_iter1_reg,
    ap_enable_reg_pp3_iter1_reg_0,
    ap_enable_reg_pp3_iter2_reg_0,
    \add_ln57_reg_2054_reg[0] ,
    ap_enable_reg_pp8_iter0,
    ap_enable_reg_pp8_iter1_reg,
    ap_enable_reg_pp8_iter1_reg_0,
    ap_enable_reg_pp8_iter1_reg_1,
    ap_enable_reg_pp8_iter2_reg_0,
    icmp_ln81_reg_1815_pp3_iter1_reg,
    icmp_ln86_reg_1839_pp4_iter4_reg,
    ap_enable_reg_pp4_iter5,
    icmp_ln56_reg_2050_pp8_iter1_reg);
  output rdata_ack_t;
  output \bus_wide_gen.ready_for_data__0 ;
  output ap_enable_reg_pp3_iter0_reg;
  output ap_enable_reg_pp3_iter2_reg;
  output ap_enable_reg_pp8_iter0_reg;
  output ap_enable_reg_pp8_iter2_reg;
  output we0;
  output [0:0]WEA;
  output [0:0]E;
  output [0:0]\state_reg[0]_0 ;
  output ap_enable_reg_pp3_iter0_reg_0;
  output p_73_in;
  output j_reg_6090;
  output p_72_in;
  output [0:0]\icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] ;
  output [0:0]\state_reg[0]_1 ;
  output j_2_reg_7100;
  output [0:0]\state_reg[0]_2 ;
  output ap_enable_reg_pp8_iter0_reg_0;
  output ap_block_pp8_stage0_11001;
  output [15:0]\data_p1_reg[15]_0 ;
  input [0:0]SR;
  input ap_clk;
  input s_ready_t_reg_0;
  input [15:0]Q;
  input ap_enable_reg_pp3_iter0;
  input ap_rst_n;
  input [0:0]CO;
  input ap_enable_reg_pp3_iter1_reg;
  input ap_enable_reg_pp3_iter1_reg_0;
  input ap_enable_reg_pp3_iter2_reg_0;
  input [3:0]\add_ln57_reg_2054_reg[0] ;
  input ap_enable_reg_pp8_iter0;
  input [0:0]ap_enable_reg_pp8_iter1_reg;
  input ap_enable_reg_pp8_iter1_reg_0;
  input ap_enable_reg_pp8_iter1_reg_1;
  input ap_enable_reg_pp8_iter2_reg_0;
  input icmp_ln81_reg_1815_pp3_iter1_reg;
  input icmp_ln86_reg_1839_pp4_iter4_reg;
  input ap_enable_reg_pp4_iter5;
  input icmp_ln56_reg_2050_pp8_iter1_reg;

  wire [0:0]CO;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [3:0]\add_ln57_reg_2054_reg[0] ;
  wire ap_block_pp3_stage0_11001;
  wire ap_block_pp8_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_reg;
  wire ap_enable_reg_pp3_iter0_reg_0;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter2_reg;
  wire ap_enable_reg_pp3_iter2_reg_0;
  wire ap_enable_reg_pp4_iter5;
  wire ap_enable_reg_pp8_iter0;
  wire ap_enable_reg_pp8_iter0_reg;
  wire ap_enable_reg_pp8_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp8_iter1_reg;
  wire ap_enable_reg_pp8_iter1_reg_0;
  wire ap_enable_reg_pp8_iter1_reg_1;
  wire ap_enable_reg_pp8_iter2_reg;
  wire ap_enable_reg_pp8_iter2_reg_0;
  wire ap_rst_n;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \data_p1[0]_i_1__4_n_12 ;
  wire \data_p1[10]_i_1__4_n_12 ;
  wire \data_p1[11]_i_1__4_n_12 ;
  wire \data_p1[12]_i_1__4_n_12 ;
  wire \data_p1[13]_i_1__4_n_12 ;
  wire \data_p1[14]_i_1__4_n_12 ;
  wire \data_p1[15]_i_2__0_n_12 ;
  wire \data_p1[1]_i_1__4_n_12 ;
  wire \data_p1[2]_i_1__4_n_12 ;
  wire \data_p1[3]_i_1__4_n_12 ;
  wire \data_p1[4]_i_1__4_n_12 ;
  wire \data_p1[5]_i_1__4_n_12 ;
  wire \data_p1[6]_i_1__4_n_12 ;
  wire \data_p1[7]_i_1__4_n_12 ;
  wire \data_p1[8]_i_1__4_n_12 ;
  wire \data_p1[9]_i_1__4_n_12 ;
  wire [15:0]\data_p1_reg[15]_0 ;
  wire \data_p2_reg_n_12_[0] ;
  wire \data_p2_reg_n_12_[10] ;
  wire \data_p2_reg_n_12_[11] ;
  wire \data_p2_reg_n_12_[12] ;
  wire \data_p2_reg_n_12_[13] ;
  wire \data_p2_reg_n_12_[14] ;
  wire \data_p2_reg_n_12_[15] ;
  wire \data_p2_reg_n_12_[1] ;
  wire \data_p2_reg_n_12_[2] ;
  wire \data_p2_reg_n_12_[3] ;
  wire \data_p2_reg_n_12_[4] ;
  wire \data_p2_reg_n_12_[5] ;
  wire \data_p2_reg_n_12_[6] ;
  wire \data_p2_reg_n_12_[7] ;
  wire \data_p2_reg_n_12_[8] ;
  wire \data_p2_reg_n_12_[9] ;
  wire gmem2_RREADY;
  wire icmp_ln56_reg_2050_pp8_iter1_reg;
  wire [0:0]\icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] ;
  wire icmp_ln81_reg_1815_pp3_iter1_reg;
  wire icmp_ln86_reg_1839_pp4_iter4_reg;
  wire j_2_reg_7100;
  wire j_reg_6090;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire p_72_in;
  wire p_73_in;
  wire rdata_ack_t;
  wire s_ready_t_i_1__4_n_12;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_12 ;
  wire \state[1]_i_1__4_n_12 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire \state_reg_n_12_[0] ;
  wire we0;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_ready_t_reg_0),
        .I3(gmem2_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(rdata_ack_t),
        .I1(gmem2_RREADY),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(p_72_in),
        .I1(ap_enable_reg_pp8_iter1_reg_0),
        .I2(ap_enable_reg_pp8_iter1_reg_1),
        .I3(p_73_in),
        .I4(ap_enable_reg_pp3_iter1_reg),
        .I5(ap_enable_reg_pp3_iter1_reg_0),
        .O(gmem2_RREADY));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h0000EF00)) 
    \add_ln57_reg_2054[11]_i_1 
       (.I0(\state_reg_n_12_[0] ),
        .I1(ap_enable_reg_pp8_iter1_reg_1),
        .I2(ap_enable_reg_pp8_iter1_reg_0),
        .I3(\add_ln57_reg_2054_reg[0] [3]),
        .I4(ap_enable_reg_pp8_iter1_reg),
        .O(\state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h0000EF00)) 
    \add_ln82_reg_1819[11]_i_1 
       (.I0(\state_reg_n_12_[0] ),
        .I1(ap_enable_reg_pp3_iter1_reg_0),
        .I2(ap_enable_reg_pp3_iter1_reg),
        .I3(\add_ln57_reg_2054_reg[0] [1]),
        .I4(CO),
        .O(E));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(\add_ln57_reg_2054_reg[0] [0]),
        .I2(ap_rst_n),
        .I3(p_73_in),
        .I4(CO),
        .O(ap_enable_reg_pp3_iter0_reg_0));
  LUT6 #(
    .INIT(64'h080808080808CC08)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(ap_enable_reg_pp3_iter1_reg),
        .I4(ap_enable_reg_pp3_iter1_reg_0),
        .I5(\state_reg_n_12_[0] ),
        .O(ap_enable_reg_pp3_iter0_reg));
  LUT6 #(
    .INIT(64'hC0C0C000C0C0C080)) 
    ap_enable_reg_pp3_iter2_i_1
       (.I0(ap_enable_reg_pp3_iter2_reg_0),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp3_iter1_reg),
        .I3(ap_enable_reg_pp3_iter1_reg_0),
        .I4(\state_reg_n_12_[0] ),
        .I5(\add_ln57_reg_2054_reg[0] [0]),
        .O(ap_enable_reg_pp3_iter2_reg));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp8_iter0_i_1
       (.I0(ap_enable_reg_pp8_iter0),
        .I1(\add_ln57_reg_2054_reg[0] [2]),
        .I2(ap_rst_n),
        .I3(p_72_in),
        .I4(ap_enable_reg_pp8_iter1_reg),
        .O(ap_enable_reg_pp8_iter0_reg_0));
  LUT6 #(
    .INIT(64'h080808080808CC08)) 
    ap_enable_reg_pp8_iter1_i_1
       (.I0(ap_enable_reg_pp8_iter0),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp8_iter1_reg),
        .I3(ap_enable_reg_pp8_iter1_reg_0),
        .I4(ap_enable_reg_pp8_iter1_reg_1),
        .I5(\state_reg_n_12_[0] ),
        .O(ap_enable_reg_pp8_iter0_reg));
  LUT6 #(
    .INIT(64'hC0C0C000C0C0C080)) 
    ap_enable_reg_pp8_iter2_i_1
       (.I0(ap_enable_reg_pp8_iter2_reg_0),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp8_iter1_reg_0),
        .I3(ap_enable_reg_pp8_iter1_reg_1),
        .I4(\state_reg_n_12_[0] ),
        .I5(\add_ln57_reg_2054_reg[0] [2]),
        .O(ap_enable_reg_pp8_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.split_cnt_buf[0]_i_2__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__4 
       (.I0(\data_p2_reg_n_12_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[0]),
        .O(\data_p1[0]_i_1__4_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__4 
       (.I0(\data_p2_reg_n_12_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[10]),
        .O(\data_p1[10]_i_1__4_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__4 
       (.I0(\data_p2_reg_n_12_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[11]),
        .O(\data_p1[11]_i_1__4_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__4 
       (.I0(\data_p2_reg_n_12_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[12]),
        .O(\data_p1[12]_i_1__4_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__4 
       (.I0(\data_p2_reg_n_12_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[13]),
        .O(\data_p1[13]_i_1__4_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__4 
       (.I0(\data_p2_reg_n_12_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[14]),
        .O(\data_p1[14]_i_1__4_n_12 ));
  LUT4 #(
    .INIT(16'h22B0)) 
    \data_p1[15]_i_1__4 
       (.I0(gmem2_RREADY),
        .I1(state__0[1]),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_2__0 
       (.I0(\data_p2_reg_n_12_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[15]),
        .O(\data_p1[15]_i_2__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__4 
       (.I0(\data_p2_reg_n_12_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[1]),
        .O(\data_p1[1]_i_1__4_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__4 
       (.I0(\data_p2_reg_n_12_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[2]),
        .O(\data_p1[2]_i_1__4_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__4 
       (.I0(\data_p2_reg_n_12_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[3]),
        .O(\data_p1[3]_i_1__4_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__4 
       (.I0(\data_p2_reg_n_12_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[4]),
        .O(\data_p1[4]_i_1__4_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__4 
       (.I0(\data_p2_reg_n_12_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[5]),
        .O(\data_p1[5]_i_1__4_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__4 
       (.I0(\data_p2_reg_n_12_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[6]),
        .O(\data_p1[6]_i_1__4_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__4 
       (.I0(\data_p2_reg_n_12_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[7]),
        .O(\data_p1[7]_i_1__4_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__4 
       (.I0(\data_p2_reg_n_12_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[8]),
        .O(\data_p1[8]_i_1__4_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__4 
       (.I0(\data_p2_reg_n_12_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[9]),
        .O(\data_p1[9]_i_1__4_n_12 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__4_n_12 ),
        .Q(\data_p1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__4_n_12 ),
        .Q(\data_p1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__4_n_12 ),
        .Q(\data_p1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__4_n_12 ),
        .Q(\data_p1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__4_n_12 ),
        .Q(\data_p1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__4_n_12 ),
        .Q(\data_p1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_2__0_n_12 ),
        .Q(\data_p1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__4_n_12 ),
        .Q(\data_p1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_12 ),
        .Q(\data_p1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__4_n_12 ),
        .Q(\data_p1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__4_n_12 ),
        .Q(\data_p1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__4_n_12 ),
        .Q(\data_p1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__4_n_12 ),
        .Q(\data_p1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__4_n_12 ),
        .Q(\data_p1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__4_n_12 ),
        .Q(\data_p1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__4_n_12 ),
        .Q(\data_p1_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[15]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[0]),
        .Q(\data_p2_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[10]),
        .Q(\data_p2_reg_n_12_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[11]),
        .Q(\data_p2_reg_n_12_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[12]),
        .Q(\data_p2_reg_n_12_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[13]),
        .Q(\data_p2_reg_n_12_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[14]),
        .Q(\data_p2_reg_n_12_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[15]),
        .Q(\data_p2_reg_n_12_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[1]),
        .Q(\data_p2_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[2]),
        .Q(\data_p2_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[3]),
        .Q(\data_p2_reg_n_12_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[4]),
        .Q(\data_p2_reg_n_12_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[5]),
        .Q(\data_p2_reg_n_12_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(\data_p2_reg_n_12_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[7]),
        .Q(\data_p2_reg_n_12_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[8]),
        .Q(\data_p2_reg_n_12_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[9]),
        .Q(\data_p2_reg_n_12_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \gmem2_addr_1_read_reg_2059[15]_i_1 
       (.I0(\state_reg_n_12_[0] ),
        .I1(ap_enable_reg_pp8_iter1_reg_0),
        .I2(\add_ln57_reg_2054_reg[0] [3]),
        .I3(ap_enable_reg_pp8_iter1_reg_1),
        .O(\state_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \gmem2_addr_read_reg_1824[15]_i_1 
       (.I0(\state_reg_n_12_[0] ),
        .I1(ap_enable_reg_pp3_iter1_reg),
        .I2(\add_ln57_reg_2054_reg[0] [1]),
        .I3(ap_enable_reg_pp3_iter1_reg_0),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \icmp_ln56_reg_2050[0]_i_1 
       (.I0(\add_ln57_reg_2054_reg[0] [3]),
        .I1(ap_enable_reg_pp8_iter1_reg_0),
        .I2(ap_enable_reg_pp8_iter1_reg_1),
        .I3(\state_reg_n_12_[0] ),
        .O(p_72_in));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \icmp_ln81_reg_1815[0]_i_1 
       (.I0(\add_ln57_reg_2054_reg[0] [1]),
        .I1(ap_enable_reg_pp3_iter1_reg),
        .I2(ap_enable_reg_pp3_iter1_reg_0),
        .I3(\state_reg_n_12_[0] ),
        .O(p_73_in));
  LUT6 #(
    .INIT(64'h4440444400000000)) 
    \j_2_reg_710[0]_i_1 
       (.I0(ap_enable_reg_pp8_iter1_reg),
        .I1(ap_enable_reg_pp8_iter0),
        .I2(\state_reg_n_12_[0] ),
        .I3(ap_enable_reg_pp8_iter1_reg_1),
        .I4(ap_enable_reg_pp8_iter1_reg_0),
        .I5(\add_ln57_reg_2054_reg[0] [3]),
        .O(j_2_reg_7100));
  LUT6 #(
    .INIT(64'h4440444400000000)) 
    \j_reg_609[0]_i_1 
       (.I0(CO),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(\state_reg_n_12_[0] ),
        .I3(ap_enable_reg_pp3_iter1_reg_0),
        .I4(ap_enable_reg_pp3_iter1_reg),
        .I5(\add_ln57_reg_2054_reg[0] [1]),
        .O(j_reg_6090));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    ram_reg_0_i_1
       (.I0(icmp_ln81_reg_1815_pp3_iter1_reg),
        .I1(ap_enable_reg_pp3_iter2_reg_0),
        .I2(ap_block_pp3_stage0_11001),
        .I3(icmp_ln86_reg_1839_pp4_iter4_reg),
        .I4(ap_enable_reg_pp4_iter5),
        .O(we0));
  LUT5 #(
    .INIT(32'h44444404)) 
    ram_reg_0_i_14
       (.I0(icmp_ln56_reg_2050_pp8_iter1_reg),
        .I1(ap_enable_reg_pp8_iter2_reg_0),
        .I2(ap_enable_reg_pp8_iter1_reg_0),
        .I3(ap_enable_reg_pp8_iter1_reg_1),
        .I4(\state_reg_n_12_[0] ),
        .O(\icmp_ln56_reg_2050_pp8_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ram_reg_0_i_15
       (.I0(\state_reg_n_12_[0] ),
        .I1(ap_enable_reg_pp8_iter1_reg_1),
        .I2(ap_enable_reg_pp8_iter1_reg_0),
        .O(ap_block_pp8_stage0_11001));
  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    ram_reg_0_i_36
       (.I0(ap_enable_reg_pp4_iter5),
        .I1(\state_reg_n_12_[0] ),
        .I2(ap_enable_reg_pp3_iter1_reg_0),
        .I3(ap_enable_reg_pp3_iter1_reg),
        .I4(ap_enable_reg_pp3_iter2_reg_0),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ram_reg_0_i_37
       (.I0(\state_reg_n_12_[0] ),
        .I1(ap_enable_reg_pp3_iter1_reg_0),
        .I2(ap_enable_reg_pp3_iter1_reg),
        .O(ap_block_pp3_stage0_11001));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hFD51FF51)) 
    s_ready_t_i_1__4
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(gmem2_RREADY),
        .I3(rdata_ack_t),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__4_n_12));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_12),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFA30F0F0)) 
    \state[0]_i_1__4 
       (.I0(rdata_ack_t),
        .I1(gmem2_RREADY),
        .I2(\state_reg_n_12_[0] ),
        .I3(s_ready_t_reg_0),
        .I4(state),
        .O(\state[0]_i_1__4_n_12 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__4 
       (.I0(gmem2_RREADY),
        .I1(\state_reg_n_12_[0] ),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .O(\state[1]_i_1__4_n_12 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_12 ),
        .Q(\state_reg_n_12_[0] ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_12 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi_throttle" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_throttle
   (m_axi_gmem2_WREADY_0,
    \bus_wide_gen.ready_for_data__0 ,
    m_axi_gmem2_WREADY_1,
    Q,
    req_en__17,
    out_BUS_WVALID0__7,
    \throttl_cnt_reg[4]_0 ,
    throttl_cnt1,
    S,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    m_axi_gmem2_WREADY,
    WVALID_Dummy,
    \throttl_cnt_reg[4]_1 ,
    SR,
    E,
    ap_clk,
    D);
  output [0:0]m_axi_gmem2_WREADY_0;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]m_axi_gmem2_WREADY_1;
  output [3:0]Q;
  output req_en__17;
  output out_BUS_WVALID0__7;
  input [3:0]\throttl_cnt_reg[4]_0 ;
  input throttl_cnt1;
  input [2:0]S;
  input \bus_wide_gen.data_buf_reg[31] ;
  input \bus_wide_gen.data_buf_reg[15] ;
  input \could_multi_bursts.AWVALID_Dummy_reg ;
  input m_axi_gmem2_WREADY;
  input WVALID_Dummy;
  input [0:0]\throttl_cnt_reg[4]_1 ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input [0:0]D;

  wire [6:4]A;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire m_axi_gmem2_AWVALID_INST_0_i_2_n_12;
  wire m_axi_gmem2_AWVALID_INST_0_i_3_n_12;
  wire m_axi_gmem2_AWVALID_INST_0_i_5_n_12;
  wire m_axi_gmem2_AWVALID_INST_0_i_6_n_12;
  wire m_axi_gmem2_WREADY;
  wire [0:0]m_axi_gmem2_WREADY_0;
  wire [0:0]m_axi_gmem2_WREADY_1;
  wire out_BUS_WVALID0__7;
  wire p_0_out_carry__0_i_2__0_n_12;
  wire p_0_out_carry__0_i_4__0_n_12;
  wire p_0_out_carry__0_i_5__0_n_12;
  wire p_0_out_carry__0_i_6__0_n_12;
  wire p_0_out_carry__0_i_7__0_n_12;
  wire p_0_out_carry__0_n_13;
  wire p_0_out_carry__0_n_14;
  wire p_0_out_carry__0_n_15;
  wire p_0_out_carry__0_n_16;
  wire p_0_out_carry__0_n_17;
  wire p_0_out_carry__0_n_18;
  wire p_0_out_carry__0_n_19;
  wire p_0_out_carry_i_6__1_n_12;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_19;
  wire req_en__17;
  wire throttl_cnt1;
  wire [8:4]throttl_cnt_reg;
  wire [3:0]\throttl_cnt_reg[4]_0 ;
  wire [0:0]\throttl_cnt_reg[4]_1 ;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[15]_i_1__1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.data_buf_reg[15] ),
        .O(m_axi_gmem2_WREADY_1));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[31]_i_1__0 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .O(m_axi_gmem2_WREADY_0));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.data_buf[31]_i_3__0 
       (.I0(out_BUS_WVALID0__7),
        .I1(m_axi_gmem2_WREADY),
        .I2(WVALID_Dummy),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT6 #(
    .INIT(64'h8808880888080808)) 
    m_axi_gmem2_AWVALID_INST_0_i_1
       (.I0(m_axi_gmem2_AWVALID_INST_0_i_2_n_12),
        .I1(m_axi_gmem2_AWVALID_INST_0_i_3_n_12),
        .I2(Q[0]),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I4(m_axi_gmem2_AWVALID_INST_0_i_5_n_12),
        .I5(m_axi_gmem2_AWVALID_INST_0_i_6_n_12),
        .O(req_en__17));
  LUT4 #(
    .INIT(16'h0001)) 
    m_axi_gmem2_AWVALID_INST_0_i_2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(throttl_cnt_reg[4]),
        .I3(Q[3]),
        .O(m_axi_gmem2_AWVALID_INST_0_i_2_n_12));
  LUT4 #(
    .INIT(16'h0001)) 
    m_axi_gmem2_AWVALID_INST_0_i_3
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[7]),
        .I3(throttl_cnt_reg[8]),
        .O(m_axi_gmem2_AWVALID_INST_0_i_3_n_12));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_gmem2_AWVALID_INST_0_i_5
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(m_axi_gmem2_AWVALID_INST_0_i_5_n_12));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem2_AWVALID_INST_0_i_6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(throttl_cnt_reg[8]),
        .I3(throttl_cnt_reg[7]),
        .I4(throttl_cnt_reg[6]),
        .O(m_axi_gmem2_AWVALID_INST_0_i_6_n_12));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem2_WVALID_INST_0_i_1
       (.I0(m_axi_gmem2_AWVALID_INST_0_i_6_n_12),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(throttl_cnt_reg[4]),
        .I4(throttl_cnt_reg[5]),
        .O(out_BUS_WVALID0__7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .CYINIT(\throttl_cnt_reg[4]_0 [0]),
        .DI({\throttl_cnt_reg[4]_0 [3:1],throttl_cnt1}),
        .O({p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19}),
        .S({p_0_out_carry_i_6__1_n_12,S}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_12),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_13,p_0_out_carry__0_n_14,p_0_out_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,A[6],p_0_out_carry__0_i_2__0_n_12,A[4]}),
        .O({p_0_out_carry__0_n_16,p_0_out_carry__0_n_17,p_0_out_carry__0_n_18,p_0_out_carry__0_n_19}),
        .S({p_0_out_carry__0_i_4__0_n_12,p_0_out_carry__0_i_5__0_n_12,p_0_out_carry__0_i_6__0_n_12,p_0_out_carry__0_i_7__0_n_12}));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out_carry__0_i_1__0
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt1),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out_carry__0_i_2__0
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt1),
        .O(p_0_out_carry__0_i_2__0_n_12));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out_carry__0_i_3__0
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt1),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hF9)) 
    p_0_out_carry__0_i_4__0
       (.I0(throttl_cnt_reg[8]),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt1),
        .O(p_0_out_carry__0_i_4__0_n_12));
  LUT3 #(
    .INIT(8'hF9)) 
    p_0_out_carry__0_i_5__0
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt1),
        .O(p_0_out_carry__0_i_5__0_n_12));
  LUT3 #(
    .INIT(8'hED)) 
    p_0_out_carry__0_i_6__0
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt1),
        .I2(throttl_cnt_reg[6]),
        .O(p_0_out_carry__0_i_6__0_n_12));
  LUT3 #(
    .INIT(8'hF9)) 
    p_0_out_carry__0_i_7__0
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt1),
        .O(p_0_out_carry__0_i_7__0_n_12));
  LUT4 #(
    .INIT(16'h3A35)) 
    p_0_out_carry_i_6__1
       (.I0(Q[3]),
        .I1(\throttl_cnt_reg[4]_1 ),
        .I2(throttl_cnt1),
        .I3(throttl_cnt_reg[4]),
        .O(p_0_out_carry_i_6__1_n_12));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_19),
        .Q(Q[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_18),
        .Q(Q[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_17),
        .Q(Q[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_16),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_19),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_18),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_17),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
  FDRE \throttl_cnt_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_16),
        .Q(throttl_cnt_reg[8]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem2_m_axi_write" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_write
   (full_n_reg,
    s_ready_t_reg,
    full_n_reg_0,
    empty_n_reg,
    WVALID_Dummy,
    m_axi_gmem2_WLAST,
    \q_reg[9] ,
    \q_reg[8] ,
    m_axi_gmem2_WVALID,
    E,
    throttl_cnt1,
    A,
    Q,
    D,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_WREADY_0,
    m_axi_gmem2_AWADDR,
    ap_rst_n_0,
    ap_enable_reg_pp6_iter1_reg,
    I_AWVALID1,
    ap_enable_reg_pp11_iter1_reg,
    \ap_CS_fsm_reg[89] ,
    gmem2_AWADDR3,
    ap_done,
    ap_NS_fsm192_out,
    ap_enable_reg_pp6_iter0_reg,
    j_4_reg_6760,
    \icmp_ln98_reg_1976_reg[0] ,
    ce1,
    i_11_reg_7650,
    \icmp_ln106_reg_2182_reg[0] ,
    dxbuf_V_ce1,
    ap_block_pp11_stage0_subdone,
    ap_enable_reg_pp11_iter1_reg_0,
    S,
    \icmp_ln98_reg_1976_reg[0]_0 ,
    \ap_CS_fsm_reg[48] ,
    \icmp_ln106_reg_2182_reg[0]_0 ,
    \ap_CS_fsm_reg[85] ,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WDATA,
    ap_clk,
    SR,
    ap_rst_n,
    \bus_wide_gen.ready_for_data__0 ,
    out_BUS_WVALID0__7,
    m_axi_gmem2_WREADY,
    \throttl_cnt_reg[4] ,
    m_axi_gmem2_AWREADY,
    req_en__17,
    \mOutPtr_reg[0] ,
    icmp_ln98_reg_1976_pp6_iter1_reg,
    icmp_ln106_reg_2182_pp11_iter1_reg,
    \mOutPtr_reg[0]_0 ,
    \ap_CS_fsm_reg[90] ,
    gmem2_AWADDR1,
    m_axi_gmem2_BVALID,
    icmp_ln45_reg_1723,
    \data_p2_reg[63] ,
    \data_p1_reg[30] ,
    \data_p1_reg[30]_0 ,
    ap_enable_reg_pp6_iter1_reg_0,
    ap_enable_reg_pp6_iter0,
    ap_enable_reg_pp6_iter0_reg_0,
    ap_enable_reg_pp11_iter1_reg_1,
    ap_enable_reg_pp11_iter0,
    ap_enable_reg_pp11_iter1_reg_2,
    icmp_ln98_reg_1976,
    ap_enable_reg_pp4_iter3,
    fwprop_read_reg_1596,
    icmp_ln37_reg_1663,
    \ap_CS_fsm_reg[90]_0 ,
    mem_reg,
    mem_reg_0,
    icmp_ln106_reg_2182,
    ap_enable_reg_pp4_iter5,
    \ap_CS_fsm_reg[84] ,
    \data_p2_reg[63]_0 ,
    \bus_wide_gen.data_buf_reg[15]_0 ,
    \bus_wide_gen.data_buf_reg[31]_0 );
  output full_n_reg;
  output s_ready_t_reg;
  output full_n_reg_0;
  output empty_n_reg;
  output WVALID_Dummy;
  output m_axi_gmem2_WLAST;
  output \q_reg[9] ;
  output \q_reg[8] ;
  output m_axi_gmem2_WVALID;
  output [0:0]E;
  output throttl_cnt1;
  output [3:0]A;
  output [3:0]Q;
  output [0:0]D;
  output m_axi_gmem2_AWVALID;
  output m_axi_gmem2_WREADY_0;
  output [29:0]m_axi_gmem2_AWADDR;
  output ap_rst_n_0;
  output ap_enable_reg_pp6_iter1_reg;
  output I_AWVALID1;
  output ap_enable_reg_pp11_iter1_reg;
  output [7:0]\ap_CS_fsm_reg[89] ;
  output gmem2_AWADDR3;
  output ap_done;
  output ap_NS_fsm192_out;
  output ap_enable_reg_pp6_iter0_reg;
  output j_4_reg_6760;
  output [0:0]\icmp_ln98_reg_1976_reg[0] ;
  output ce1;
  output i_11_reg_7650;
  output [0:0]\icmp_ln106_reg_2182_reg[0] ;
  output dxbuf_V_ce1;
  output ap_block_pp11_stage0_subdone;
  output ap_enable_reg_pp11_iter1_reg_0;
  output [2:0]S;
  output \icmp_ln98_reg_1976_reg[0]_0 ;
  output \ap_CS_fsm_reg[48] ;
  output \icmp_ln106_reg_2182_reg[0]_0 ;
  output \ap_CS_fsm_reg[85] ;
  output [3:0]m_axi_gmem2_WSTRB;
  output [31:0]m_axi_gmem2_WDATA;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input \bus_wide_gen.ready_for_data__0 ;
  input out_BUS_WVALID0__7;
  input m_axi_gmem2_WREADY;
  input [3:0]\throttl_cnt_reg[4] ;
  input m_axi_gmem2_AWREADY;
  input req_en__17;
  input \mOutPtr_reg[0] ;
  input icmp_ln98_reg_1976_pp6_iter1_reg;
  input icmp_ln106_reg_2182_pp11_iter1_reg;
  input \mOutPtr_reg[0]_0 ;
  input [9:0]\ap_CS_fsm_reg[90] ;
  input gmem2_AWADDR1;
  input m_axi_gmem2_BVALID;
  input icmp_ln45_reg_1723;
  input [62:0]\data_p2_reg[63] ;
  input [30:0]\data_p1_reg[30] ;
  input [30:0]\data_p1_reg[30]_0 ;
  input ap_enable_reg_pp6_iter1_reg_0;
  input ap_enable_reg_pp6_iter0;
  input [0:0]ap_enable_reg_pp6_iter0_reg_0;
  input ap_enable_reg_pp11_iter1_reg_1;
  input ap_enable_reg_pp11_iter0;
  input [0:0]ap_enable_reg_pp11_iter1_reg_2;
  input icmp_ln98_reg_1976;
  input ap_enable_reg_pp4_iter3;
  input fwprop_read_reg_1596;
  input icmp_ln37_reg_1663;
  input \ap_CS_fsm_reg[90]_0 ;
  input [15:0]mem_reg;
  input [15:0]mem_reg_0;
  input icmp_ln106_reg_2182;
  input ap_enable_reg_pp4_iter5;
  input \ap_CS_fsm_reg[84] ;
  input [0:0]\data_p2_reg[63]_0 ;
  input [0:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  input [0:0]\bus_wide_gen.data_buf_reg[31]_0 ;

  wire [3:0]A;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire I_AWVALID1;
  wire [3:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire align_len0;
  wire [31:1]align_len0__0;
  wire \align_len0_inferred__1/i__carry__0_n_12 ;
  wire \align_len0_inferred__1/i__carry__0_n_13 ;
  wire \align_len0_inferred__1/i__carry__0_n_14 ;
  wire \align_len0_inferred__1/i__carry__0_n_15 ;
  wire \align_len0_inferred__1/i__carry__1_n_12 ;
  wire \align_len0_inferred__1/i__carry__1_n_13 ;
  wire \align_len0_inferred__1/i__carry__1_n_14 ;
  wire \align_len0_inferred__1/i__carry__1_n_15 ;
  wire \align_len0_inferred__1/i__carry__2_n_12 ;
  wire \align_len0_inferred__1/i__carry__2_n_13 ;
  wire \align_len0_inferred__1/i__carry__2_n_14 ;
  wire \align_len0_inferred__1/i__carry__2_n_15 ;
  wire \align_len0_inferred__1/i__carry__3_n_12 ;
  wire \align_len0_inferred__1/i__carry__3_n_13 ;
  wire \align_len0_inferred__1/i__carry__3_n_14 ;
  wire \align_len0_inferred__1/i__carry__3_n_15 ;
  wire \align_len0_inferred__1/i__carry__4_n_12 ;
  wire \align_len0_inferred__1/i__carry__4_n_13 ;
  wire \align_len0_inferred__1/i__carry__4_n_14 ;
  wire \align_len0_inferred__1/i__carry__4_n_15 ;
  wire \align_len0_inferred__1/i__carry__5_n_12 ;
  wire \align_len0_inferred__1/i__carry__5_n_13 ;
  wire \align_len0_inferred__1/i__carry__5_n_14 ;
  wire \align_len0_inferred__1/i__carry__5_n_15 ;
  wire \align_len0_inferred__1/i__carry__6_n_13 ;
  wire \align_len0_inferred__1/i__carry__6_n_14 ;
  wire \align_len0_inferred__1/i__carry__6_n_15 ;
  wire \align_len0_inferred__1/i__carry_n_12 ;
  wire \align_len0_inferred__1/i__carry_n_13 ;
  wire \align_len0_inferred__1/i__carry_n_14 ;
  wire \align_len0_inferred__1/i__carry_n_15 ;
  wire \align_len_reg_n_12_[10] ;
  wire \align_len_reg_n_12_[11] ;
  wire \align_len_reg_n_12_[12] ;
  wire \align_len_reg_n_12_[13] ;
  wire \align_len_reg_n_12_[14] ;
  wire \align_len_reg_n_12_[15] ;
  wire \align_len_reg_n_12_[16] ;
  wire \align_len_reg_n_12_[17] ;
  wire \align_len_reg_n_12_[18] ;
  wire \align_len_reg_n_12_[19] ;
  wire \align_len_reg_n_12_[1] ;
  wire \align_len_reg_n_12_[20] ;
  wire \align_len_reg_n_12_[21] ;
  wire \align_len_reg_n_12_[22] ;
  wire \align_len_reg_n_12_[23] ;
  wire \align_len_reg_n_12_[24] ;
  wire \align_len_reg_n_12_[25] ;
  wire \align_len_reg_n_12_[26] ;
  wire \align_len_reg_n_12_[27] ;
  wire \align_len_reg_n_12_[28] ;
  wire \align_len_reg_n_12_[29] ;
  wire \align_len_reg_n_12_[2] ;
  wire \align_len_reg_n_12_[30] ;
  wire \align_len_reg_n_12_[31] ;
  wire \align_len_reg_n_12_[3] ;
  wire \align_len_reg_n_12_[4] ;
  wire \align_len_reg_n_12_[5] ;
  wire \align_len_reg_n_12_[6] ;
  wire \align_len_reg_n_12_[7] ;
  wire \align_len_reg_n_12_[8] ;
  wire \align_len_reg_n_12_[9] ;
  wire \ap_CS_fsm_reg[48] ;
  wire \ap_CS_fsm_reg[84] ;
  wire \ap_CS_fsm_reg[85] ;
  wire [7:0]\ap_CS_fsm_reg[89] ;
  wire [9:0]\ap_CS_fsm_reg[90] ;
  wire \ap_CS_fsm_reg[90]_0 ;
  wire ap_NS_fsm192_out;
  wire ap_block_pp11_stage0_subdone;
  wire ap_block_pp6_stage0_11001;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp11_iter0;
  wire ap_enable_reg_pp11_iter1_reg;
  wire ap_enable_reg_pp11_iter1_reg_0;
  wire ap_enable_reg_pp11_iter1_reg_1;
  wire [0:0]ap_enable_reg_pp11_iter1_reg_2;
  wire ap_enable_reg_pp4_iter3;
  wire ap_enable_reg_pp4_iter5;
  wire ap_enable_reg_pp6_iter0;
  wire ap_enable_reg_pp6_iter0_reg;
  wire [0:0]ap_enable_reg_pp6_iter0_reg_0;
  wire ap_enable_reg_pp6_iter1_reg;
  wire ap_enable_reg_pp6_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2__1_n_12 ;
  wire \beat_len_buf_reg[2]_i_1__1_n_12 ;
  wire \beat_len_buf_reg[2]_i_1__1_n_13 ;
  wire \beat_len_buf_reg[2]_i_1__1_n_14 ;
  wire \beat_len_buf_reg[2]_i_1__1_n_15 ;
  wire \beat_len_buf_reg[6]_i_1__1_n_12 ;
  wire \beat_len_buf_reg[6]_i_1__1_n_13 ;
  wire \beat_len_buf_reg[6]_i_1__1_n_14 ;
  wire \beat_len_buf_reg[6]_i_1__1_n_15 ;
  wire \beat_len_buf_reg[9]_i_1__1_n_14 ;
  wire \beat_len_buf_reg[9]_i_1__1_n_15 ;
  wire buff_wdata_n_14;
  wire buff_wdata_n_22;
  wire buff_wdata_n_29;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_49;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_60;
  wire buff_wdata_n_61;
  wire buff_wdata_n_62;
  wire buff_wdata_n_63;
  wire buff_wdata_n_64;
  wire buff_wdata_n_65;
  wire buff_wdata_n_66;
  wire buff_wdata_n_67;
  wire buff_wdata_n_68;
  wire burst_valid;
  wire \bus_wide_gen.data_buf ;
  wire \bus_wide_gen.data_buf2_out ;
  wire [0:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_47 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.first_pad_reg_n_12 ;
  wire \bus_wide_gen.len_cnt[7]_i_5__0_n_12 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_12_[1] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire ce1;
  wire \could_multi_bursts.awaddr_buf[4]_i_3__0_n_12 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4__0_n_12 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5__0_n_12 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3__0_n_12 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4__0_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_13 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_15 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_13 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_15 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_13 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_15 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_13 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_15 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_13 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_15 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_4_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_4_n_15 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_13 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_15 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_13 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_15 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_12 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling040_out ;
  wire \could_multi_bursts.sect_handling_reg_n_12 ;
  wire [31:2]data1;
  wire [30:0]\data_p1_reg[30] ;
  wire [30:0]\data_p1_reg[30]_0 ;
  wire [62:0]\data_p2_reg[63] ;
  wire [0:0]\data_p2_reg[63]_0 ;
  wire data_valid;
  wire dxbuf_V_ce1;
  wire empty_n_reg;
  wire [31:1]end_addr;
  wire \end_addr_buf_reg_n_12_[10] ;
  wire \end_addr_buf_reg_n_12_[11] ;
  wire \end_addr_buf_reg_n_12_[1] ;
  wire \end_addr_buf_reg_n_12_[2] ;
  wire \end_addr_buf_reg_n_12_[3] ;
  wire \end_addr_buf_reg_n_12_[4] ;
  wire \end_addr_buf_reg_n_12_[5] ;
  wire \end_addr_buf_reg_n_12_[6] ;
  wire \end_addr_buf_reg_n_12_[7] ;
  wire \end_addr_buf_reg_n_12_[8] ;
  wire \end_addr_buf_reg_n_12_[9] ;
  wire end_addr_carry__0_i_1__1_n_12;
  wire end_addr_carry__0_i_2__1_n_12;
  wire end_addr_carry__0_i_3__1_n_12;
  wire end_addr_carry__0_i_4__1_n_12;
  wire end_addr_carry__0_n_12;
  wire end_addr_carry__0_n_13;
  wire end_addr_carry__0_n_14;
  wire end_addr_carry__0_n_15;
  wire end_addr_carry__1_i_1__1_n_12;
  wire end_addr_carry__1_i_2__1_n_12;
  wire end_addr_carry__1_i_3__1_n_12;
  wire end_addr_carry__1_i_4__1_n_12;
  wire end_addr_carry__1_n_12;
  wire end_addr_carry__1_n_13;
  wire end_addr_carry__1_n_14;
  wire end_addr_carry__1_n_15;
  wire end_addr_carry__2_i_1__1_n_12;
  wire end_addr_carry__2_i_2__1_n_12;
  wire end_addr_carry__2_i_3__1_n_12;
  wire end_addr_carry__2_i_4__1_n_12;
  wire end_addr_carry__2_n_12;
  wire end_addr_carry__2_n_13;
  wire end_addr_carry__2_n_14;
  wire end_addr_carry__2_n_15;
  wire end_addr_carry__3_i_1__1_n_12;
  wire end_addr_carry__3_i_2__1_n_12;
  wire end_addr_carry__3_i_3__1_n_12;
  wire end_addr_carry__3_i_4__1_n_12;
  wire end_addr_carry__3_n_12;
  wire end_addr_carry__3_n_13;
  wire end_addr_carry__3_n_14;
  wire end_addr_carry__3_n_15;
  wire end_addr_carry__4_i_1__1_n_12;
  wire end_addr_carry__4_i_2__1_n_12;
  wire end_addr_carry__4_i_3__1_n_12;
  wire end_addr_carry__4_i_4__1_n_12;
  wire end_addr_carry__4_n_12;
  wire end_addr_carry__4_n_13;
  wire end_addr_carry__4_n_14;
  wire end_addr_carry__4_n_15;
  wire end_addr_carry__5_i_1__1_n_12;
  wire end_addr_carry__5_i_2__1_n_12;
  wire end_addr_carry__5_i_3__1_n_12;
  wire end_addr_carry__5_i_4__1_n_12;
  wire end_addr_carry__5_n_12;
  wire end_addr_carry__5_n_13;
  wire end_addr_carry__5_n_14;
  wire end_addr_carry__5_n_15;
  wire end_addr_carry__6_i_1__1_n_12;
  wire end_addr_carry__6_i_2__1_n_12;
  wire end_addr_carry__6_i_3__1_n_12;
  wire end_addr_carry__6_n_14;
  wire end_addr_carry__6_n_15;
  wire end_addr_carry_i_1__1_n_12;
  wire end_addr_carry_i_2__1_n_12;
  wire end_addr_carry_i_3__1_n_12;
  wire end_addr_carry_i_4__1_n_12;
  wire end_addr_carry_n_12;
  wire end_addr_carry_n_13;
  wire end_addr_carry_n_14;
  wire end_addr_carry_n_15;
  wire fifo_burst_ready;
  wire fifo_resp_n_17;
  wire fifo_resp_n_18;
  wire fifo_resp_ready;
  wire [61:32]fifo_wreq_data;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_123;
  wire fifo_wreq_n_124;
  wire fifo_wreq_n_125;
  wire fifo_wreq_n_126;
  wire fifo_wreq_n_127;
  wire fifo_wreq_n_128;
  wire fifo_wreq_n_129;
  wire fifo_wreq_n_130;
  wire fifo_wreq_n_131;
  wire fifo_wreq_n_132;
  wire fifo_wreq_n_133;
  wire fifo_wreq_n_134;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_12;
  wire first_sect;
  wire first_sect_carry__0_i_1__1_n_12;
  wire first_sect_carry__0_i_2__1_n_12;
  wire first_sect_carry__0_i_3__1_n_12;
  wire first_sect_carry__0_n_14;
  wire first_sect_carry__0_n_15;
  wire first_sect_carry_i_1__1_n_12;
  wire first_sect_carry_i_2__1_n_12;
  wire first_sect_carry_i_3__1_n_12;
  wire first_sect_carry_i_4__1_n_12;
  wire first_sect_carry_n_12;
  wire first_sect_carry_n_13;
  wire first_sect_carry_n_14;
  wire first_sect_carry_n_15;
  wire full_n_reg;
  wire full_n_reg_0;
  wire fwprop_read_reg_1596;
  wire gmem2_AWADDR1;
  wire gmem2_AWADDR3;
  wire gmem2_WDATA1;
  wire i_11_reg_7650;
  wire icmp_ln106_reg_2182;
  wire icmp_ln106_reg_2182_pp11_iter1_reg;
  wire [0:0]\icmp_ln106_reg_2182_reg[0] ;
  wire \icmp_ln106_reg_2182_reg[0]_0 ;
  wire icmp_ln37_reg_1663;
  wire icmp_ln45_reg_1723;
  wire icmp_ln98_reg_1976;
  wire icmp_ln98_reg_1976_pp6_iter1_reg;
  wire [0:0]\icmp_ln98_reg_1976_reg[0] ;
  wire \icmp_ln98_reg_1976_reg[0]_0 ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire j_4_reg_6760;
  wire last_sect;
  wire last_sect_carry__0_n_14;
  wire last_sect_carry__0_n_15;
  wire last_sect_carry_i_1__1_n_12;
  wire last_sect_carry_i_2__1_n_12;
  wire last_sect_carry_i_3__1_n_12;
  wire last_sect_carry_i_4__1_n_12;
  wire last_sect_carry_n_12;
  wire last_sect_carry_n_13;
  wire last_sect_carry_n_14;
  wire last_sect_carry_n_15;
  wire [5:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire mOutPtr_reg_0_sn_1;
  wire [29:0]m_axi_gmem2_AWADDR;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire m_axi_gmem2_WREADY_0;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire [15:0]mem_reg;
  wire [15:0]mem_reg_0;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire out_BUS_WVALID0__7;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_14;
  wire p_0_out_carry__0_n_15;
  wire p_0_out_carry__0_n_17;
  wire p_0_out_carry__0_n_18;
  wire p_0_out_carry__0_n_19;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_19;
  wire p_43_in;
  wire p_47_in;
  wire pop0;
  wire push;
  wire push_0;
  wire [30:0]q__0;
  wire \q_reg[8] ;
  wire \q_reg[9] ;
  wire req_en__17;
  wire rs2f_wreq_ack;
  wire [63:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire s_ready_t_reg;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_12_[10] ;
  wire \sect_addr_buf_reg_n_12_[11] ;
  wire \sect_addr_buf_reg_n_12_[12] ;
  wire \sect_addr_buf_reg_n_12_[13] ;
  wire \sect_addr_buf_reg_n_12_[14] ;
  wire \sect_addr_buf_reg_n_12_[15] ;
  wire \sect_addr_buf_reg_n_12_[16] ;
  wire \sect_addr_buf_reg_n_12_[17] ;
  wire \sect_addr_buf_reg_n_12_[18] ;
  wire \sect_addr_buf_reg_n_12_[19] ;
  wire \sect_addr_buf_reg_n_12_[1] ;
  wire \sect_addr_buf_reg_n_12_[20] ;
  wire \sect_addr_buf_reg_n_12_[21] ;
  wire \sect_addr_buf_reg_n_12_[22] ;
  wire \sect_addr_buf_reg_n_12_[23] ;
  wire \sect_addr_buf_reg_n_12_[24] ;
  wire \sect_addr_buf_reg_n_12_[25] ;
  wire \sect_addr_buf_reg_n_12_[26] ;
  wire \sect_addr_buf_reg_n_12_[27] ;
  wire \sect_addr_buf_reg_n_12_[28] ;
  wire \sect_addr_buf_reg_n_12_[29] ;
  wire \sect_addr_buf_reg_n_12_[2] ;
  wire \sect_addr_buf_reg_n_12_[30] ;
  wire \sect_addr_buf_reg_n_12_[31] ;
  wire \sect_addr_buf_reg_n_12_[3] ;
  wire \sect_addr_buf_reg_n_12_[4] ;
  wire \sect_addr_buf_reg_n_12_[5] ;
  wire \sect_addr_buf_reg_n_12_[6] ;
  wire \sect_addr_buf_reg_n_12_[7] ;
  wire \sect_addr_buf_reg_n_12_[8] ;
  wire \sect_addr_buf_reg_n_12_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_12;
  wire sect_cnt0_carry__0_n_13;
  wire sect_cnt0_carry__0_n_14;
  wire sect_cnt0_carry__0_n_15;
  wire sect_cnt0_carry__1_n_12;
  wire sect_cnt0_carry__1_n_13;
  wire sect_cnt0_carry__1_n_14;
  wire sect_cnt0_carry__1_n_15;
  wire sect_cnt0_carry__2_n_12;
  wire sect_cnt0_carry__2_n_13;
  wire sect_cnt0_carry__2_n_14;
  wire sect_cnt0_carry__2_n_15;
  wire sect_cnt0_carry__3_n_14;
  wire sect_cnt0_carry__3_n_15;
  wire sect_cnt0_carry_n_12;
  wire sect_cnt0_carry_n_13;
  wire sect_cnt0_carry_n_14;
  wire sect_cnt0_carry_n_15;
  wire \sect_cnt_reg_n_12_[0] ;
  wire \sect_cnt_reg_n_12_[10] ;
  wire \sect_cnt_reg_n_12_[11] ;
  wire \sect_cnt_reg_n_12_[12] ;
  wire \sect_cnt_reg_n_12_[13] ;
  wire \sect_cnt_reg_n_12_[14] ;
  wire \sect_cnt_reg_n_12_[15] ;
  wire \sect_cnt_reg_n_12_[16] ;
  wire \sect_cnt_reg_n_12_[17] ;
  wire \sect_cnt_reg_n_12_[18] ;
  wire \sect_cnt_reg_n_12_[19] ;
  wire \sect_cnt_reg_n_12_[1] ;
  wire \sect_cnt_reg_n_12_[2] ;
  wire \sect_cnt_reg_n_12_[3] ;
  wire \sect_cnt_reg_n_12_[4] ;
  wire \sect_cnt_reg_n_12_[5] ;
  wire \sect_cnt_reg_n_12_[6] ;
  wire \sect_cnt_reg_n_12_[7] ;
  wire \sect_cnt_reg_n_12_[8] ;
  wire \sect_cnt_reg_n_12_[9] ;
  wire \sect_end_buf_reg_n_12_[1] ;
  wire \sect_len_buf_reg_n_12_[0] ;
  wire \sect_len_buf_reg_n_12_[1] ;
  wire \sect_len_buf_reg_n_12_[2] ;
  wire \sect_len_buf_reg_n_12_[3] ;
  wire \sect_len_buf_reg_n_12_[4] ;
  wire \sect_len_buf_reg_n_12_[5] ;
  wire \sect_len_buf_reg_n_12_[6] ;
  wire \sect_len_buf_reg_n_12_[7] ;
  wire \sect_len_buf_reg_n_12_[8] ;
  wire \sect_len_buf_reg_n_12_[9] ;
  wire \start_addr_buf_reg_n_12_[10] ;
  wire \start_addr_buf_reg_n_12_[11] ;
  wire \start_addr_buf_reg_n_12_[1] ;
  wire \start_addr_buf_reg_n_12_[2] ;
  wire \start_addr_buf_reg_n_12_[3] ;
  wire \start_addr_buf_reg_n_12_[4] ;
  wire \start_addr_buf_reg_n_12_[5] ;
  wire \start_addr_buf_reg_n_12_[6] ;
  wire \start_addr_buf_reg_n_12_[7] ;
  wire \start_addr_buf_reg_n_12_[8] ;
  wire \start_addr_buf_reg_n_12_[9] ;
  wire \start_addr_reg_n_12_[10] ;
  wire \start_addr_reg_n_12_[11] ;
  wire \start_addr_reg_n_12_[12] ;
  wire \start_addr_reg_n_12_[13] ;
  wire \start_addr_reg_n_12_[14] ;
  wire \start_addr_reg_n_12_[15] ;
  wire \start_addr_reg_n_12_[16] ;
  wire \start_addr_reg_n_12_[17] ;
  wire \start_addr_reg_n_12_[18] ;
  wire \start_addr_reg_n_12_[19] ;
  wire \start_addr_reg_n_12_[1] ;
  wire \start_addr_reg_n_12_[20] ;
  wire \start_addr_reg_n_12_[21] ;
  wire \start_addr_reg_n_12_[22] ;
  wire \start_addr_reg_n_12_[23] ;
  wire \start_addr_reg_n_12_[24] ;
  wire \start_addr_reg_n_12_[25] ;
  wire \start_addr_reg_n_12_[26] ;
  wire \start_addr_reg_n_12_[27] ;
  wire \start_addr_reg_n_12_[28] ;
  wire \start_addr_reg_n_12_[29] ;
  wire \start_addr_reg_n_12_[2] ;
  wire \start_addr_reg_n_12_[30] ;
  wire \start_addr_reg_n_12_[31] ;
  wire \start_addr_reg_n_12_[3] ;
  wire \start_addr_reg_n_12_[4] ;
  wire \start_addr_reg_n_12_[5] ;
  wire \start_addr_reg_n_12_[6] ;
  wire \start_addr_reg_n_12_[7] ;
  wire \start_addr_reg_n_12_[8] ;
  wire \start_addr_reg_n_12_[9] ;
  wire throttl_cnt1;
  wire [3:0]\throttl_cnt_reg[4] ;
  wire [1:0]tmp_strb;
  wire wreq_handling_reg_n_12;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1__1_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1__1_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2__0_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  assign mOutPtr_reg_0_sn_1 = \mOutPtr_reg[0] ;
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_12 ,\align_len0_inferred__1/i__carry_n_13 ,\align_len0_inferred__1/i__carry_n_14 ,\align_len0_inferred__1/i__carry_n_15 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[34:32],1'b0}),
        .O({align_len0__0[3:1],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_128,fifo_wreq_n_129,fifo_wreq_n_130,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_12 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_12 ,\align_len0_inferred__1/i__carry__0_n_13 ,\align_len0_inferred__1/i__carry__0_n_14 ,\align_len0_inferred__1/i__carry__0_n_15 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[38:35]),
        .O(align_len0__0[7:4]),
        .S({fifo_wreq_n_124,fifo_wreq_n_125,fifo_wreq_n_126,fifo_wreq_n_127}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_12 ),
        .CO({\align_len0_inferred__1/i__carry__1_n_12 ,\align_len0_inferred__1/i__carry__1_n_13 ,\align_len0_inferred__1/i__carry__1_n_14 ,\align_len0_inferred__1/i__carry__1_n_15 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[42:39]),
        .O(align_len0__0[11:8]),
        .S({fifo_wreq_n_120,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_12 ),
        .CO({\align_len0_inferred__1/i__carry__2_n_12 ,\align_len0_inferred__1/i__carry__2_n_13 ,\align_len0_inferred__1/i__carry__2_n_14 ,\align_len0_inferred__1/i__carry__2_n_15 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[46:43]),
        .O(align_len0__0[15:12]),
        .S({fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__3 
       (.CI(\align_len0_inferred__1/i__carry__2_n_12 ),
        .CO({\align_len0_inferred__1/i__carry__3_n_12 ,\align_len0_inferred__1/i__carry__3_n_13 ,\align_len0_inferred__1/i__carry__3_n_14 ,\align_len0_inferred__1/i__carry__3_n_15 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[50:47]),
        .O(align_len0__0[19:16]),
        .S({fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__4 
       (.CI(\align_len0_inferred__1/i__carry__3_n_12 ),
        .CO({\align_len0_inferred__1/i__carry__4_n_12 ,\align_len0_inferred__1/i__carry__4_n_13 ,\align_len0_inferred__1/i__carry__4_n_14 ,\align_len0_inferred__1/i__carry__4_n_15 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[54:51]),
        .O(align_len0__0[23:20]),
        .S({fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__5 
       (.CI(\align_len0_inferred__1/i__carry__4_n_12 ),
        .CO({\align_len0_inferred__1/i__carry__5_n_12 ,\align_len0_inferred__1/i__carry__5_n_13 ,\align_len0_inferred__1/i__carry__5_n_14 ,\align_len0_inferred__1/i__carry__5_n_15 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[58:55]),
        .O(align_len0__0[27:24]),
        .S({fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__6 
       (.CI(\align_len0_inferred__1/i__carry__5_n_12 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED [3],\align_len0_inferred__1/i__carry__6_n_13 ,\align_len0_inferred__1/i__carry__6_n_14 ,\align_len0_inferred__1/i__carry__6_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_wreq_data[61:59]}),
        .O(align_len0__0[31:28]),
        .S({fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102,fifo_wreq_n_103}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[10]),
        .Q(\align_len_reg_n_12_[10] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[11]),
        .Q(\align_len_reg_n_12_[11] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[12]),
        .Q(\align_len_reg_n_12_[12] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[13]),
        .Q(\align_len_reg_n_12_[13] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[14]),
        .Q(\align_len_reg_n_12_[14] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[15]),
        .Q(\align_len_reg_n_12_[15] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[16]),
        .Q(\align_len_reg_n_12_[16] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[17]),
        .Q(\align_len_reg_n_12_[17] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[18]),
        .Q(\align_len_reg_n_12_[18] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[19]),
        .Q(\align_len_reg_n_12_[19] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[1]),
        .Q(\align_len_reg_n_12_[1] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[20]),
        .Q(\align_len_reg_n_12_[20] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[21]),
        .Q(\align_len_reg_n_12_[21] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[22]),
        .Q(\align_len_reg_n_12_[22] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[23]),
        .Q(\align_len_reg_n_12_[23] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[24]),
        .Q(\align_len_reg_n_12_[24] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[25]),
        .Q(\align_len_reg_n_12_[25] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[26]),
        .Q(\align_len_reg_n_12_[26] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[27]),
        .Q(\align_len_reg_n_12_[27] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[28]),
        .Q(\align_len_reg_n_12_[28] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[29]),
        .Q(\align_len_reg_n_12_[29] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_12_[2] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[30]),
        .Q(\align_len_reg_n_12_[30] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_12_[31] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_12_[3] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[4]),
        .Q(\align_len_reg_n_12_[4] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[5]),
        .Q(\align_len_reg_n_12_[5] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[6]),
        .Q(\align_len_reg_n_12_[6] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[7]),
        .Q(\align_len_reg_n_12_[7] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[8]),
        .Q(\align_len_reg_n_12_[8] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[9]),
        .Q(\align_len_reg_n_12_[9] ),
        .R(fifo_wreq_n_35));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2__1 
       (.I0(\align_len_reg_n_12_[1] ),
        .I1(\start_addr_reg_n_12_[1] ),
        .O(\beat_len_buf[2]_i_2__1_n_12 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1__1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1__1_n_12 ,\beat_len_buf_reg[2]_i_1__1_n_13 ,\beat_len_buf_reg[2]_i_1__1_n_14 ,\beat_len_buf_reg[2]_i_1__1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_12_[1] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1__1_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_12_[4] ,\align_len_reg_n_12_[3] ,\align_len_reg_n_12_[2] ,\beat_len_buf[2]_i_2__1_n_12 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1__1 
       (.CI(\beat_len_buf_reg[2]_i_1__1_n_12 ),
        .CO({\beat_len_buf_reg[6]_i_1__1_n_12 ,\beat_len_buf_reg[6]_i_1__1_n_13 ,\beat_len_buf_reg[6]_i_1__1_n_14 ,\beat_len_buf_reg[6]_i_1__1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_12_[8] ,\align_len_reg_n_12_[7] ,\align_len_reg_n_12_[6] ,\align_len_reg_n_12_[5] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1__1 
       (.CI(\beat_len_buf_reg[6]_i_1__1_n_12 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1__1_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1__1_n_14 ,\beat_len_buf_reg[9]_i_1__1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1__1_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_12_[11] ,\align_len_reg_n_12_[10] ,\align_len_reg_n_12_[9] }));
  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_buffer buff_wdata
       (.D({p_0_out_carry__0_n_17,p_0_out_carry__0_n_18,p_0_out_carry__0_n_19,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19}),
        .DI(buff_wdata_n_22),
        .E(\bus_wide_gen.data_buf ),
        .I_AWVALID1(I_AWVALID1),
        .Q(mOutPtr_reg),
        .S({buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41}),
        .SR(SR),
        .\ap_CS_fsm_reg[48] (\ap_CS_fsm_reg[48] ),
        .\ap_CS_fsm_reg[85] (\ap_CS_fsm_reg[85] ),
        .ap_block_pp11_stage0_subdone(ap_block_pp11_stage0_subdone),
        .ap_block_pp6_stage0_11001(ap_block_pp6_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp11_iter0(ap_enable_reg_pp11_iter0),
        .ap_enable_reg_pp11_iter0_reg({\ap_CS_fsm_reg[89] [6],\ap_CS_fsm_reg[89] [3]}),
        .ap_enable_reg_pp11_iter1_reg(ap_enable_reg_pp11_iter1_reg),
        .ap_enable_reg_pp11_iter1_reg_0(ap_enable_reg_pp11_iter1_reg_0),
        .ap_enable_reg_pp11_iter1_reg_1(ap_enable_reg_pp11_iter1_reg_1),
        .ap_enable_reg_pp11_iter1_reg_2(ap_enable_reg_pp11_iter1_reg_2),
        .ap_enable_reg_pp4_iter3(ap_enable_reg_pp4_iter3),
        .ap_enable_reg_pp4_iter5(ap_enable_reg_pp4_iter5),
        .ap_enable_reg_pp6_iter0(ap_enable_reg_pp6_iter0),
        .ap_enable_reg_pp6_iter0_reg(buff_wdata_n_29),
        .ap_enable_reg_pp6_iter1_reg(ap_enable_reg_pp6_iter1_reg),
        .ap_enable_reg_pp6_iter1_reg_0(ap_enable_reg_pp6_iter1_reg_0),
        .ap_enable_reg_pp6_iter1_reg_1(ap_enable_reg_pp6_iter0_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.first_pad_reg_n_12 ),
        .\bus_wide_gen.data_buf_reg[16]_0 (\q_reg[9] ),
        .\bus_wide_gen.data_buf_reg[16]_1 (\bus_wide_gen.pad_oh_reg_reg_n_12_[1] ),
        .\bus_wide_gen.first_pad_reg (buff_wdata_n_14),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.strb_buf_reg[2] (buff_wdata_n_49),
        .\bus_wide_gen.strb_buf_reg[3] (buff_wdata_n_68),
        .\bus_wide_gen.strb_buf_reg[3]_0 (\q_reg[8] ),
        .ce1(ce1),
        .data_valid(data_valid),
        .\dout_buf_reg[17]_0 ({tmp_strb,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56,buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59,buff_wdata_n_60,buff_wdata_n_61,buff_wdata_n_62,buff_wdata_n_63,buff_wdata_n_64,buff_wdata_n_65,buff_wdata_n_66,buff_wdata_n_67}),
        .dxbuf_V_ce1(dxbuf_V_ce1),
        .full_n_reg_0(full_n_reg),
        .gmem2_WDATA1(gmem2_WDATA1),
        .i_11_reg_7650(i_11_reg_7650),
        .icmp_ln106_reg_2182(icmp_ln106_reg_2182),
        .icmp_ln106_reg_2182_pp11_iter1_reg(icmp_ln106_reg_2182_pp11_iter1_reg),
        .\icmp_ln106_reg_2182_pp11_iter1_reg_reg[0] ({\ap_CS_fsm_reg[90] [7],\ap_CS_fsm_reg[90] [3]}),
        .\icmp_ln106_reg_2182_reg[0] (\icmp_ln106_reg_2182_reg[0] ),
        .\icmp_ln106_reg_2182_reg[0]_0 (\icmp_ln106_reg_2182_reg[0]_0 ),
        .icmp_ln98_reg_1976(icmp_ln98_reg_1976),
        .icmp_ln98_reg_1976_pp6_iter1_reg(icmp_ln98_reg_1976_pp6_iter1_reg),
        .\icmp_ln98_reg_1976_reg[0] (\icmp_ln98_reg_1976_reg[0] ),
        .\icmp_ln98_reg_1976_reg[0]_0 (\icmp_ln98_reg_1976_reg[0]_0 ),
        .j_4_reg_6760(j_4_reg_6760),
        .\mOutPtr_reg[0]_0 (mOutPtr_reg_0_sn_1),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[6]_0 ({buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44}),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB[3:2]),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(m_axi_gmem2_WLAST),
        .R(SR));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(WVALID_Dummy),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_67),
        .Q(m_axi_gmem2_WDATA[0]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_57),
        .Q(m_axi_gmem2_WDATA[10]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_56),
        .Q(m_axi_gmem2_WDATA[11]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_55),
        .Q(m_axi_gmem2_WDATA[12]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_54),
        .Q(m_axi_gmem2_WDATA[13]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_53),
        .Q(m_axi_gmem2_WDATA[14]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_52),
        .Q(m_axi_gmem2_WDATA[15]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_67),
        .Q(m_axi_gmem2_WDATA[16]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_66),
        .Q(m_axi_gmem2_WDATA[17]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_65),
        .Q(m_axi_gmem2_WDATA[18]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_64),
        .Q(m_axi_gmem2_WDATA[19]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_66),
        .Q(m_axi_gmem2_WDATA[1]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_63),
        .Q(m_axi_gmem2_WDATA[20]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_62),
        .Q(m_axi_gmem2_WDATA[21]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_61),
        .Q(m_axi_gmem2_WDATA[22]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_60),
        .Q(m_axi_gmem2_WDATA[23]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_59),
        .Q(m_axi_gmem2_WDATA[24]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_58),
        .Q(m_axi_gmem2_WDATA[25]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_57),
        .Q(m_axi_gmem2_WDATA[26]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_56),
        .Q(m_axi_gmem2_WDATA[27]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_55),
        .Q(m_axi_gmem2_WDATA[28]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_54),
        .Q(m_axi_gmem2_WDATA[29]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_65),
        .Q(m_axi_gmem2_WDATA[2]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_53),
        .Q(m_axi_gmem2_WDATA[30]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_52),
        .Q(m_axi_gmem2_WDATA[31]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_64),
        .Q(m_axi_gmem2_WDATA[3]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_63),
        .Q(m_axi_gmem2_WDATA[4]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_62),
        .Q(m_axi_gmem2_WDATA[5]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_61),
        .Q(m_axi_gmem2_WDATA[6]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_60),
        .Q(m_axi_gmem2_WDATA[7]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_59),
        .Q(m_axi_gmem2_WDATA[8]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_58),
        .Q(m_axi_gmem2_WDATA[9]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(last_sect),
        .E(\bus_wide_gen.data_buf2_out ),
        .Q(\bus_wide_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_28 ),
        .ap_rst_n_1(\bus_wide_gen.fifo_burst_n_29 ),
        .ap_rst_n_2(\bus_wide_gen.fifo_burst_n_30 ),
        .\beat_len_buf_reg[0] (\bus_wide_gen.fifo_burst_n_33 ),
        .\beat_len_buf_reg[1] (\bus_wide_gen.fifo_burst_n_34 ),
        .\beat_len_buf_reg[2] (\bus_wide_gen.fifo_burst_n_35 ),
        .\beat_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_36 ),
        .\beat_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_37 ),
        .\beat_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_38 ),
        .\beat_len_buf_reg[6] (\bus_wide_gen.fifo_burst_n_39 ),
        .\beat_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_40 ),
        .\beat_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_41 ),
        .\beat_len_buf_reg[9] (\bus_wide_gen.fifo_burst_n_42 ),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.fifo_burst_n_27 ),
        .\bus_wide_gen.WVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_25 ),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (WVALID_Dummy),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.fifo_burst_n_47 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.first_pad_reg_n_12 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.pad_oh_reg_reg_n_12_[1] ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.strb_buf_reg[0] (\bus_wide_gen.fifo_burst_n_31 ),
        .\bus_wide_gen.strb_buf_reg[1] (\bus_wide_gen.fifo_burst_n_32 ),
        .\bus_wide_gen.strb_buf_reg[1]_0 (tmp_strb),
        .\could_multi_bursts.awlen_buf_reg[3] ({\sect_len_buf_reg_n_12_[9] ,\sect_len_buf_reg_n_12_[8] ,\sect_len_buf_reg_n_12_[7] ,\sect_len_buf_reg_n_12_[6] ,\sect_len_buf_reg_n_12_[5] ,\sect_len_buf_reg_n_12_[4] ,\sect_len_buf_reg_n_12_[3] ,\sect_len_buf_reg_n_12_[2] ,\sect_len_buf_reg_n_12_[1] ,\sect_len_buf_reg_n_12_[0] }),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_22 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling040_out (\could_multi_bursts.sect_handling040_out ),
        .data_valid(data_valid),
        .empty_n_reg_0(\bus_wide_gen.fifo_burst_n_26 ),
        .empty_n_reg_1(buff_wdata_n_14),
        .\end_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_48 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .in(invalid_len_event_reg2),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB[1:0]),
        .out_BUS_WVALID0__7(out_BUS_WVALID0__7),
        .p_43_in(p_43_in),
        .p_47_in(p_47_in),
        .pop0(pop0),
        .\q_reg[8]_0 (\q_reg[8] ),
        .\q_reg[9]_0 (\q_reg[9] ),
        .\q_reg[9]_1 (\sect_addr_buf_reg_n_12_[1] ),
        .req_en__17(req_en__17),
        .\sect_addr_buf_reg[1] (first_sect),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_12_[1] ),
        .\sect_len_buf_reg[3] (awlen_tmp),
        .\sect_len_buf_reg[3]_0 (fifo_wreq_n_97),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.sect_handling_reg_n_12 ),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_20 ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_21 ),
        .\sect_len_buf_reg[9] (beat_len_buf),
        .\sect_len_buf_reg[9]_0 ({\start_addr_buf_reg_n_12_[11] ,\start_addr_buf_reg_n_12_[10] ,\start_addr_buf_reg_n_12_[9] ,\start_addr_buf_reg_n_12_[8] ,\start_addr_buf_reg_n_12_[7] ,\start_addr_buf_reg_n_12_[6] ,\start_addr_buf_reg_n_12_[5] ,\start_addr_buf_reg_n_12_[4] ,\start_addr_buf_reg_n_12_[3] ,\start_addr_buf_reg_n_12_[2] }),
        .\sect_len_buf_reg[9]_1 ({\end_addr_buf_reg_n_12_[11] ,\end_addr_buf_reg_n_12_[10] ,\end_addr_buf_reg_n_12_[9] ,\end_addr_buf_reg_n_12_[8] ,\end_addr_buf_reg_n_12_[7] ,\end_addr_buf_reg_n_12_[6] ,\end_addr_buf_reg_n_12_[5] ,\end_addr_buf_reg_n_12_[4] ,\end_addr_buf_reg_n_12_[3] ,\end_addr_buf_reg_n_12_[2] ,\end_addr_buf_reg_n_12_[1] }),
        .wreq_handling_reg(align_len0),
        .wreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_24 ),
        .wreq_handling_reg_1(wreq_handling_reg_n_12),
        .wreq_handling_reg_2(fifo_wreq_valid_buf_reg_n_12));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\bus_wide_gen.first_pad_reg_n_12 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bus_wide_gen.len_cnt[6]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5__0_n_12 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \bus_wide_gen.len_cnt[7]_i_3__1 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_5__0_n_12 ),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_5__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(\bus_wide_gen.len_cnt[7]_i_5__0_n_12 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_28 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_47 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_12_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(m_axi_gmem2_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(m_axi_gmem2_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem2_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_68),
        .Q(m_axi_gmem2_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_17),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_2__0 
       (.I0(\sect_addr_buf_reg_n_12_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3__0 
       (.I0(m_axi_gmem2_AWADDR[2]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3__0_n_12 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4__0 
       (.I0(m_axi_gmem2_AWADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4__0_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5__0 
       (.I0(m_axi_gmem2_AWADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3__0 
       (.I0(m_axi_gmem2_AWADDR[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3__0_n_12 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4__0 
       (.I0(m_axi_gmem2_AWADDR[3]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_12_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_22 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem2_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem2_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem2_AWADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_12 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_12 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_13 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_14 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem2_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem2_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem2_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem2_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem2_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem2_AWADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2__0_n_12 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_12 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_13 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_14 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem2_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem2_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem2_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem2_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem2_AWADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2__0_n_12 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_12 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_13 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_14 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem2_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem2_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem2_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem2_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem2_AWADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2__0_n_12 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_12 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_13 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_14 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem2_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem2_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem2_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem2_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem2_AWADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2__0_n_12 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_12 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_13 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_14 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem2_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem2_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem2_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem2_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem2_AWADDR[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2__0_n_12 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_4_n_14 ,\could_multi_bursts.awaddr_buf_reg[31]_i_4_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_4_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem2_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem2_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem2_AWADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_12 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_13 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_14 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_15 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem2_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2__0_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3__0_n_12 ,\could_multi_bursts.awaddr_buf[4]_i_4__0_n_12 ,\could_multi_bursts.awaddr_buf[4]_i_5__0_n_12 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem2_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem2_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem2_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem2_AWADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2__0 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2__0_n_12 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_12 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_13 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_14 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2__0_n_15 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem2_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem2_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3__0_n_12 ,\could_multi_bursts.awaddr_buf[8]_i_4__0_n_12 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem2_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(last_sect),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_12 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_29 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_29 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_29 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_29 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_29 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_29 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_18),
        .Q(\could_multi_bursts.sect_handling_reg_n_12 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1__1 
       (.I0(\start_addr_reg_n_12_[1] ),
        .I1(\align_len_reg_n_12_[1] ),
        .O(end_addr[1]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_12_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_12_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_12_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_12_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_12_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_12_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_12_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_12_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_12_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_12_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_12_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_12,end_addr_carry_n_13,end_addr_carry_n_14,end_addr_carry_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[4] ,\start_addr_reg_n_12_[3] ,\start_addr_reg_n_12_[2] ,\start_addr_reg_n_12_[1] }),
        .O({end_addr[4:2],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__1_n_12,end_addr_carry_i_2__1_n_12,end_addr_carry_i_3__1_n_12,end_addr_carry_i_4__1_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_12),
        .CO({end_addr_carry__0_n_12,end_addr_carry__0_n_13,end_addr_carry__0_n_14,end_addr_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[8] ,\start_addr_reg_n_12_[7] ,\start_addr_reg_n_12_[6] ,\start_addr_reg_n_12_[5] }),
        .O(end_addr[8:5]),
        .S({end_addr_carry__0_i_1__1_n_12,end_addr_carry__0_i_2__1_n_12,end_addr_carry__0_i_3__1_n_12,end_addr_carry__0_i_4__1_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__1
       (.I0(\start_addr_reg_n_12_[8] ),
        .I1(\align_len_reg_n_12_[8] ),
        .O(end_addr_carry__0_i_1__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__1
       (.I0(\start_addr_reg_n_12_[7] ),
        .I1(\align_len_reg_n_12_[7] ),
        .O(end_addr_carry__0_i_2__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__1
       (.I0(\start_addr_reg_n_12_[6] ),
        .I1(\align_len_reg_n_12_[6] ),
        .O(end_addr_carry__0_i_3__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__1
       (.I0(\start_addr_reg_n_12_[5] ),
        .I1(\align_len_reg_n_12_[5] ),
        .O(end_addr_carry__0_i_4__1_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_12),
        .CO({end_addr_carry__1_n_12,end_addr_carry__1_n_13,end_addr_carry__1_n_14,end_addr_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[12] ,\start_addr_reg_n_12_[11] ,\start_addr_reg_n_12_[10] ,\start_addr_reg_n_12_[9] }),
        .O(end_addr[12:9]),
        .S({end_addr_carry__1_i_1__1_n_12,end_addr_carry__1_i_2__1_n_12,end_addr_carry__1_i_3__1_n_12,end_addr_carry__1_i_4__1_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__1
       (.I0(\start_addr_reg_n_12_[12] ),
        .I1(\align_len_reg_n_12_[12] ),
        .O(end_addr_carry__1_i_1__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__1
       (.I0(\start_addr_reg_n_12_[11] ),
        .I1(\align_len_reg_n_12_[11] ),
        .O(end_addr_carry__1_i_2__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__1
       (.I0(\start_addr_reg_n_12_[10] ),
        .I1(\align_len_reg_n_12_[10] ),
        .O(end_addr_carry__1_i_3__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__1
       (.I0(\start_addr_reg_n_12_[9] ),
        .I1(\align_len_reg_n_12_[9] ),
        .O(end_addr_carry__1_i_4__1_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_12),
        .CO({end_addr_carry__2_n_12,end_addr_carry__2_n_13,end_addr_carry__2_n_14,end_addr_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[16] ,\start_addr_reg_n_12_[15] ,\start_addr_reg_n_12_[14] ,\start_addr_reg_n_12_[13] }),
        .O(end_addr[16:13]),
        .S({end_addr_carry__2_i_1__1_n_12,end_addr_carry__2_i_2__1_n_12,end_addr_carry__2_i_3__1_n_12,end_addr_carry__2_i_4__1_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__1
       (.I0(\start_addr_reg_n_12_[16] ),
        .I1(\align_len_reg_n_12_[16] ),
        .O(end_addr_carry__2_i_1__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__1
       (.I0(\start_addr_reg_n_12_[15] ),
        .I1(\align_len_reg_n_12_[15] ),
        .O(end_addr_carry__2_i_2__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__1
       (.I0(\start_addr_reg_n_12_[14] ),
        .I1(\align_len_reg_n_12_[14] ),
        .O(end_addr_carry__2_i_3__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__1
       (.I0(\start_addr_reg_n_12_[13] ),
        .I1(\align_len_reg_n_12_[13] ),
        .O(end_addr_carry__2_i_4__1_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_12),
        .CO({end_addr_carry__3_n_12,end_addr_carry__3_n_13,end_addr_carry__3_n_14,end_addr_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[20] ,\start_addr_reg_n_12_[19] ,\start_addr_reg_n_12_[18] ,\start_addr_reg_n_12_[17] }),
        .O(end_addr[20:17]),
        .S({end_addr_carry__3_i_1__1_n_12,end_addr_carry__3_i_2__1_n_12,end_addr_carry__3_i_3__1_n_12,end_addr_carry__3_i_4__1_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__1
       (.I0(\start_addr_reg_n_12_[20] ),
        .I1(\align_len_reg_n_12_[20] ),
        .O(end_addr_carry__3_i_1__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__1
       (.I0(\start_addr_reg_n_12_[19] ),
        .I1(\align_len_reg_n_12_[19] ),
        .O(end_addr_carry__3_i_2__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__1
       (.I0(\start_addr_reg_n_12_[18] ),
        .I1(\align_len_reg_n_12_[18] ),
        .O(end_addr_carry__3_i_3__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__1
       (.I0(\start_addr_reg_n_12_[17] ),
        .I1(\align_len_reg_n_12_[17] ),
        .O(end_addr_carry__3_i_4__1_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_12),
        .CO({end_addr_carry__4_n_12,end_addr_carry__4_n_13,end_addr_carry__4_n_14,end_addr_carry__4_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[24] ,\start_addr_reg_n_12_[23] ,\start_addr_reg_n_12_[22] ,\start_addr_reg_n_12_[21] }),
        .O(end_addr[24:21]),
        .S({end_addr_carry__4_i_1__1_n_12,end_addr_carry__4_i_2__1_n_12,end_addr_carry__4_i_3__1_n_12,end_addr_carry__4_i_4__1_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__1
       (.I0(\start_addr_reg_n_12_[24] ),
        .I1(\align_len_reg_n_12_[24] ),
        .O(end_addr_carry__4_i_1__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__1
       (.I0(\start_addr_reg_n_12_[23] ),
        .I1(\align_len_reg_n_12_[23] ),
        .O(end_addr_carry__4_i_2__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__1
       (.I0(\start_addr_reg_n_12_[22] ),
        .I1(\align_len_reg_n_12_[22] ),
        .O(end_addr_carry__4_i_3__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__1
       (.I0(\start_addr_reg_n_12_[21] ),
        .I1(\align_len_reg_n_12_[21] ),
        .O(end_addr_carry__4_i_4__1_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_12),
        .CO({end_addr_carry__5_n_12,end_addr_carry__5_n_13,end_addr_carry__5_n_14,end_addr_carry__5_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[28] ,\start_addr_reg_n_12_[27] ,\start_addr_reg_n_12_[26] ,\start_addr_reg_n_12_[25] }),
        .O(end_addr[28:25]),
        .S({end_addr_carry__5_i_1__1_n_12,end_addr_carry__5_i_2__1_n_12,end_addr_carry__5_i_3__1_n_12,end_addr_carry__5_i_4__1_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__1
       (.I0(\start_addr_reg_n_12_[28] ),
        .I1(\align_len_reg_n_12_[28] ),
        .O(end_addr_carry__5_i_1__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__1
       (.I0(\start_addr_reg_n_12_[27] ),
        .I1(\align_len_reg_n_12_[27] ),
        .O(end_addr_carry__5_i_2__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__1
       (.I0(\start_addr_reg_n_12_[26] ),
        .I1(\align_len_reg_n_12_[26] ),
        .O(end_addr_carry__5_i_3__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__1
       (.I0(\start_addr_reg_n_12_[25] ),
        .I1(\align_len_reg_n_12_[25] ),
        .O(end_addr_carry__5_i_4__1_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_12),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:2],end_addr_carry__6_n_14,end_addr_carry__6_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_12_[30] ,\start_addr_reg_n_12_[29] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3],end_addr[31:29]}),
        .S({1'b0,end_addr_carry__6_i_1__1_n_12,end_addr_carry__6_i_2__1_n_12,end_addr_carry__6_i_3__1_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__1
       (.I0(\start_addr_reg_n_12_[31] ),
        .I1(\align_len_reg_n_12_[31] ),
        .O(end_addr_carry__6_i_1__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__1
       (.I0(\start_addr_reg_n_12_[30] ),
        .I1(\align_len_reg_n_12_[30] ),
        .O(end_addr_carry__6_i_2__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3__1
       (.I0(\start_addr_reg_n_12_[29] ),
        .I1(\align_len_reg_n_12_[29] ),
        .O(end_addr_carry__6_i_3__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__1
       (.I0(\start_addr_reg_n_12_[4] ),
        .I1(\align_len_reg_n_12_[4] ),
        .O(end_addr_carry_i_1__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__1
       (.I0(\start_addr_reg_n_12_[3] ),
        .I1(\align_len_reg_n_12_[3] ),
        .O(end_addr_carry_i_2__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__1
       (.I0(\start_addr_reg_n_12_[2] ),
        .I1(\align_len_reg_n_12_[2] ),
        .O(end_addr_carry_i_3__1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__1
       (.I0(\start_addr_reg_n_12_[1] ),
        .I1(\align_len_reg_n_12_[1] ),
        .O(end_addr_carry_i_4__1_n_12));
  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_fifo__parameterized1 fifo_resp
       (.AWVALID_Dummy(AWVALID_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.sect_handling_reg_n_12 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_18),
        .\could_multi_bursts.sect_handling_reg_0 (\bus_wide_gen.fifo_burst_n_21 ),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_wide_gen.fifo_burst_n_20 ),
        .\could_multi_bursts.sect_handling_reg_2 (wreq_handling_reg_n_12),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(invalid_len_event_reg2),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWREADY_0(fifo_resp_n_17),
        .m_axi_gmem2_AWVALID_INST_0_i_1(WVALID_Dummy),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WREADY_0(m_axi_gmem2_WREADY_0),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg_0),
        .push(push),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_12 ),
        .req_en__17(req_en__17));
  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.SR(SR),
        .ap_NS_fsm192_out(ap_NS_fsm192_out),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1({\ap_CS_fsm_reg[89] [4],\ap_CS_fsm_reg[89] [0]}),
        .empty_n_reg_2({\ap_CS_fsm_reg[90] [9],\ap_CS_fsm_reg[90] [5:4],\ap_CS_fsm_reg[90] [1:0]}),
        .full_n_reg_0(full_n_reg_0),
        .icmp_ln45_reg_1723(icmp_ln45_reg_1723),
        .push(push));
  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .D({fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34}),
        .E(align_len0),
        .Q({\start_addr_reg_n_12_[31] ,\start_addr_reg_n_12_[30] ,\start_addr_reg_n_12_[29] ,\start_addr_reg_n_12_[28] ,\start_addr_reg_n_12_[27] ,\start_addr_reg_n_12_[26] ,\start_addr_reg_n_12_[25] ,\start_addr_reg_n_12_[24] ,\start_addr_reg_n_12_[23] ,\start_addr_reg_n_12_[22] ,\start_addr_reg_n_12_[21] ,\start_addr_reg_n_12_[20] ,\start_addr_reg_n_12_[19] ,\start_addr_reg_n_12_[18] ,\start_addr_reg_n_12_[17] ,\start_addr_reg_n_12_[16] ,\start_addr_reg_n_12_[15] ,\start_addr_reg_n_12_[14] ,\start_addr_reg_n_12_[13] ,\start_addr_reg_n_12_[12] }),
        .S({fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102,fifo_wreq_n_103}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_wreq_n_35),
        .\could_multi_bursts.last_sect_buf_reg ({\sect_cnt_reg_n_12_[19] ,\sect_cnt_reg_n_12_[18] ,\sect_cnt_reg_n_12_[17] ,\sect_cnt_reg_n_12_[16] ,\sect_cnt_reg_n_12_[15] ,\sect_cnt_reg_n_12_[14] ,\sect_cnt_reg_n_12_[13] ,\sect_cnt_reg_n_12_[12] ,\sect_cnt_reg_n_12_[0] }),
        .\could_multi_bursts.last_sect_buf_reg_0 (p_0_in0_in[19:12]),
        .\could_multi_bursts.sect_handling040_out (\could_multi_bursts.sect_handling040_out ),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_12),
        .fifo_wreq_valid_buf_reg_0(wreq_handling_reg_n_12),
        .full_n_reg_0(rs2f_wreq_valid),
        .next_wreq(next_wreq),
        .p_43_in(p_43_in),
        .pop0(pop0),
        .push(push_0),
        .\q_reg[34]_0 ({fifo_wreq_n_128,fifo_wreq_n_129,fifo_wreq_n_130}),
        .\q_reg[38]_0 ({fifo_wreq_n_124,fifo_wreq_n_125,fifo_wreq_n_126,fifo_wreq_n_127}),
        .\q_reg[42]_0 ({fifo_wreq_n_120,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123}),
        .\q_reg[46]_0 ({fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119}),
        .\q_reg[50]_0 ({fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115}),
        .\q_reg[54]_0 ({fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111}),
        .\q_reg[58]_0 ({fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107}),
        .\q_reg[61]_0 ({fifo_wreq_data,q__0}),
        .\q_reg[63]_0 (fifo_wreq_n_98),
        .\q_reg[63]_1 ({rs2f_wreq_data[63:32],rs2f_wreq_data[30:0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[18] ({fifo_wreq_n_131,fifo_wreq_n_132,fifo_wreq_n_133}),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_20 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_21 ),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.sect_handling_reg_n_12 ),
        .wreq_handling_reg(fifo_wreq_n_97),
        .wreq_handling_reg_0(fifo_wreq_n_134));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_12),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_12,first_sect_carry_n_13,first_sect_carry_n_14,first_sect_carry_n_15}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__1_n_12,first_sect_carry_i_2__1_n_12,first_sect_carry_i_3__1_n_12,first_sect_carry_i_4__1_n_12}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_12),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_14,first_sect_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__1_n_12,first_sect_carry__0_i_2__1_n_12,first_sect_carry__0_i_3__1_n_12}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__1
       (.I0(p_0_in_0[18]),
        .I1(\sect_cnt_reg_n_12_[18] ),
        .I2(p_0_in_0[19]),
        .I3(\sect_cnt_reg_n_12_[19] ),
        .O(first_sect_carry__0_i_1__1_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__1
       (.I0(\sect_cnt_reg_n_12_[15] ),
        .I1(p_0_in_0[15]),
        .I2(p_0_in_0[16]),
        .I3(\sect_cnt_reg_n_12_[16] ),
        .I4(\sect_cnt_reg_n_12_[17] ),
        .I5(p_0_in_0[17]),
        .O(first_sect_carry__0_i_2__1_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__1
       (.I0(\sect_cnt_reg_n_12_[12] ),
        .I1(p_0_in_0[12]),
        .I2(p_0_in_0[13]),
        .I3(\sect_cnt_reg_n_12_[13] ),
        .I4(\sect_cnt_reg_n_12_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry__0_i_3__1_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__1
       (.I0(\sect_cnt_reg_n_12_[9] ),
        .I1(p_0_in_0[9]),
        .I2(p_0_in_0[10]),
        .I3(\sect_cnt_reg_n_12_[10] ),
        .I4(\sect_cnt_reg_n_12_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_1__1_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__1
       (.I0(\sect_cnt_reg_n_12_[6] ),
        .I1(p_0_in_0[6]),
        .I2(p_0_in_0[7]),
        .I3(\sect_cnt_reg_n_12_[7] ),
        .I4(\sect_cnt_reg_n_12_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_2__1_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__1
       (.I0(\sect_cnt_reg_n_12_[3] ),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[4]),
        .I3(\sect_cnt_reg_n_12_[4] ),
        .I4(\sect_cnt_reg_n_12_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_3__1_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__1
       (.I0(\sect_cnt_reg_n_12_[0] ),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .I3(\sect_cnt_reg_n_12_[1] ),
        .I4(\sect_cnt_reg_n_12_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_4__1_n_12));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_98),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_43_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_12,last_sect_carry_n_13,last_sect_carry_n_14,last_sect_carry_n_15}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__1_n_12,last_sect_carry_i_2__1_n_12,last_sect_carry_i_3__1_n_12,last_sect_carry_i_4__1_n_12}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_12),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_14,last_sect_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_131,fifo_wreq_n_132,fifo_wreq_n_133}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__1
       (.I0(\sect_cnt_reg_n_12_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(\sect_cnt_reg_n_12_[10] ),
        .I3(p_0_in0_in[10]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_12_[11] ),
        .O(last_sect_carry_i_1__1_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__1
       (.I0(\sect_cnt_reg_n_12_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_12_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_12_[8] ),
        .O(last_sect_carry_i_2__1_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__1
       (.I0(\sect_cnt_reg_n_12_[3] ),
        .I1(p_0_in0_in[3]),
        .I2(\sect_cnt_reg_n_12_[4] ),
        .I3(p_0_in0_in[4]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_12_[5] ),
        .O(last_sect_carry_i_3__1_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__1
       (.I0(\sect_cnt_reg_n_12_[0] ),
        .I1(p_0_in0_in[0]),
        .I2(\sect_cnt_reg_n_12_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_12_[2] ),
        .O(last_sect_carry_i_4__1_n_12));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem2_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(req_en__17),
        .O(m_axi_gmem2_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem2_WVALID_INST_0
       (.I0(WVALID_Dummy),
        .I1(out_BUS_WVALID0__7),
        .O(m_axi_gmem2_WVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_wdata_n_22}),
        .O({p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19}),
        .S({buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_12),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_14,p_0_out_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_17,p_0_out_carry__0_n_18,p_0_out_carry__0_n_19}),
        .S({1'b0,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44}));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_1__2
       (.I0(Q[0]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_2__0
       (.I0(Q[3]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_3__0
       (.I0(Q[2]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_4__0
       (.I0(Q[1]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'h80)) 
    p_0_out_carry_i_5__0
       (.I0(AWVALID_Dummy),
        .I1(m_axi_gmem2_AWREADY),
        .I2(req_en__17),
        .O(throttl_cnt1));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out_carry_i_6
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(icmp_ln106_reg_2182_pp11_iter1_reg),
        .O(gmem2_WDATA1));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    p_0_out_carry_i_7__0
       (.I0(\throttl_cnt_reg[4] [2]),
        .I1(Q[2]),
        .I2(\throttl_cnt_reg[4] [3]),
        .I3(throttl_cnt1),
        .I4(Q[3]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    p_0_out_carry_i_8__0
       (.I0(\throttl_cnt_reg[4] [1]),
        .I1(Q[1]),
        .I2(\throttl_cnt_reg[4] [2]),
        .I3(throttl_cnt1),
        .I4(Q[2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hC5)) 
    p_0_out_carry_i_9__0
       (.I0(\throttl_cnt_reg[4] [1]),
        .I1(Q[1]),
        .I2(throttl_cnt1),
        .O(S[0]));
  design_1_fcc_combined_0_0_fcc_combined_gmem2_m_axi_reg_slice rs_wreq
       (.I_AWVALID1(I_AWVALID1),
        .Q(rs2f_wreq_valid),
        .SR(SR),
        .\ap_CS_fsm_reg[48] (buff_wdata_n_29),
        .\ap_CS_fsm_reg[84] (\ap_CS_fsm_reg[84] ),
        .\ap_CS_fsm_reg[89] ({\ap_CS_fsm_reg[89] [7],\ap_CS_fsm_reg[89] [5],\ap_CS_fsm_reg[89] [2:1]}),
        .\ap_CS_fsm_reg[90] ({\ap_CS_fsm_reg[90] [9:8],\ap_CS_fsm_reg[90] [6],\ap_CS_fsm_reg[90] [3:1]}),
        .\ap_CS_fsm_reg[90]_0 (empty_n_reg),
        .\ap_CS_fsm_reg[90]_1 (\ap_CS_fsm_reg[90]_0 ),
        .ap_block_pp6_stage0_11001(ap_block_pp6_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp6_iter0(ap_enable_reg_pp6_iter0),
        .ap_enable_reg_pp6_iter0_reg(ap_enable_reg_pp6_iter0_reg),
        .ap_enable_reg_pp6_iter0_reg_0(ap_enable_reg_pp6_iter0_reg_0),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[30]_0 (\data_p1_reg[30] ),
        .\data_p1_reg[30]_1 (\data_p1_reg[30]_0 ),
        .\data_p1_reg[63]_0 ({rs2f_wreq_data[63:32],rs2f_wreq_data[30:0]}),
        .\data_p2_reg[63]_0 (\data_p2_reg[63] ),
        .\data_p2_reg[63]_1 (\data_p2_reg[63]_0 ),
        .fwprop_read_reg_1596(fwprop_read_reg_1596),
        .gmem2_AWADDR1(gmem2_AWADDR1),
        .gmem2_AWADDR3(gmem2_AWADDR3),
        .icmp_ln37_reg_1663(icmp_ln37_reg_1663),
        .icmp_ln45_reg_1723(icmp_ln45_reg_1723),
        .push(push_0),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[7] ),
        .O(sect_addr[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_12_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_12_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_12_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_12_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_12_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_12_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_12_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_12_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_12_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_12_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_12_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_12_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_12_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_12_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_12_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_12_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_12_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_12_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_12_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_12_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_12_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_12_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_12_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_12_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_12_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_12_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_12_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_12_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_12_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_12_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_12_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_12,sect_cnt0_carry_n_13,sect_cnt0_carry_n_14,sect_cnt0_carry_n_15}),
        .CYINIT(\sect_cnt_reg_n_12_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_12_[4] ,\sect_cnt_reg_n_12_[3] ,\sect_cnt_reg_n_12_[2] ,\sect_cnt_reg_n_12_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_12),
        .CO({sect_cnt0_carry__0_n_12,sect_cnt0_carry__0_n_13,sect_cnt0_carry__0_n_14,sect_cnt0_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_12_[8] ,\sect_cnt_reg_n_12_[7] ,\sect_cnt_reg_n_12_[6] ,\sect_cnt_reg_n_12_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_12),
        .CO({sect_cnt0_carry__1_n_12,sect_cnt0_carry__1_n_13,sect_cnt0_carry__1_n_14,sect_cnt0_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_12_[12] ,\sect_cnt_reg_n_12_[11] ,\sect_cnt_reg_n_12_[10] ,\sect_cnt_reg_n_12_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_12),
        .CO({sect_cnt0_carry__2_n_12,sect_cnt0_carry__2_n_13,sect_cnt0_carry__2_n_14,sect_cnt0_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_12_[16] ,\sect_cnt_reg_n_12_[15] ,\sect_cnt_reg_n_12_[14] ,\sect_cnt_reg_n_12_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_12),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_14,sect_cnt0_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_12_[19] ,\sect_cnt_reg_n_12_[18] ,\sect_cnt_reg_n_12_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_34),
        .Q(\sect_cnt_reg_n_12_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_24),
        .Q(\sect_cnt_reg_n_12_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_23),
        .Q(\sect_cnt_reg_n_12_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_22),
        .Q(\sect_cnt_reg_n_12_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_21),
        .Q(\sect_cnt_reg_n_12_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_20),
        .Q(\sect_cnt_reg_n_12_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_19),
        .Q(\sect_cnt_reg_n_12_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_18),
        .Q(\sect_cnt_reg_n_12_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_17),
        .Q(\sect_cnt_reg_n_12_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_16),
        .Q(\sect_cnt_reg_n_12_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_15),
        .Q(\sect_cnt_reg_n_12_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_33),
        .Q(\sect_cnt_reg_n_12_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_32),
        .Q(\sect_cnt_reg_n_12_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_31),
        .Q(\sect_cnt_reg_n_12_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_30),
        .Q(\sect_cnt_reg_n_12_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_29),
        .Q(\sect_cnt_reg_n_12_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_28),
        .Q(\sect_cnt_reg_n_12_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_27),
        .Q(\sect_cnt_reg_n_12_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_26),
        .Q(\sect_cnt_reg_n_12_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_25),
        .Q(\sect_cnt_reg_n_12_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_48 ),
        .Q(\sect_end_buf_reg_n_12_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(\sect_len_buf_reg_n_12_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(\sect_len_buf_reg_n_12_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\sect_len_buf_reg_n_12_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(\sect_len_buf_reg_n_12_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(\sect_len_buf_reg_n_12_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\sect_len_buf_reg_n_12_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\sect_len_buf_reg_n_12_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_40 ),
        .Q(\sect_len_buf_reg_n_12_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_41 ),
        .Q(\sect_len_buf_reg_n_12_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_42 ),
        .Q(\sect_len_buf_reg_n_12_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[10] ),
        .Q(\start_addr_buf_reg_n_12_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[11] ),
        .Q(\start_addr_buf_reg_n_12_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[1] ),
        .Q(\start_addr_buf_reg_n_12_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[2] ),
        .Q(\start_addr_buf_reg_n_12_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[3] ),
        .Q(\start_addr_buf_reg_n_12_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[4] ),
        .Q(\start_addr_buf_reg_n_12_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[5] ),
        .Q(\start_addr_buf_reg_n_12_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[6] ),
        .Q(\start_addr_buf_reg_n_12_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[7] ),
        .Q(\start_addr_buf_reg_n_12_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[8] ),
        .Q(\start_addr_buf_reg_n_12_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[9] ),
        .Q(\start_addr_buf_reg_n_12_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[9]),
        .Q(\start_addr_reg_n_12_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[10]),
        .Q(\start_addr_reg_n_12_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[11]),
        .Q(\start_addr_reg_n_12_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[12]),
        .Q(\start_addr_reg_n_12_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[13]),
        .Q(\start_addr_reg_n_12_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[14]),
        .Q(\start_addr_reg_n_12_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[15]),
        .Q(\start_addr_reg_n_12_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[16]),
        .Q(\start_addr_reg_n_12_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[17]),
        .Q(\start_addr_reg_n_12_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[18]),
        .Q(\start_addr_reg_n_12_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[0]),
        .Q(\start_addr_reg_n_12_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[19]),
        .Q(\start_addr_reg_n_12_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[20]),
        .Q(\start_addr_reg_n_12_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[21]),
        .Q(\start_addr_reg_n_12_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[22]),
        .Q(\start_addr_reg_n_12_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[23]),
        .Q(\start_addr_reg_n_12_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[24]),
        .Q(\start_addr_reg_n_12_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[25]),
        .Q(\start_addr_reg_n_12_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[26]),
        .Q(\start_addr_reg_n_12_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[27]),
        .Q(\start_addr_reg_n_12_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[28]),
        .Q(\start_addr_reg_n_12_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[1]),
        .Q(\start_addr_reg_n_12_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[29]),
        .Q(\start_addr_reg_n_12_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[30]),
        .Q(\start_addr_reg_n_12_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[2]),
        .Q(\start_addr_reg_n_12_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[3]),
        .Q(\start_addr_reg_n_12_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[4]),
        .Q(\start_addr_reg_n_12_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[5]),
        .Q(\start_addr_reg_n_12_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[6]),
        .Q(\start_addr_reg_n_12_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[7]),
        .Q(\start_addr_reg_n_12_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[8]),
        .Q(\start_addr_reg_n_12_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h1D)) 
    \throttl_cnt[0]_i_1__0 
       (.I0(\throttl_cnt_reg[4] [0]),
        .I1(throttl_cnt1),
        .I2(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[8]_i_1__0 
       (.I0(out_BUS_WVALID0__7),
        .I1(m_axi_gmem2_WREADY),
        .I2(WVALID_Dummy),
        .I3(throttl_cnt1),
        .O(E));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(wreq_handling_reg_n_12),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi
   (\ap_CS_fsm_reg[47] ,
    gmem2_AWADDR1,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp1_iter2_reg,
    ap_enable_reg_pp2_iter0_reg,
    ap_enable_reg_pp2_iter2_reg,
    ap_enable_reg_pp9_iter4_reg,
    ap_rst_n_0,
    ap_enable_reg_pp10_iter1_reg,
    gmem_AWVALID,
    ap_enable_reg_pp11_iter1_reg,
    D,
    gmem_ARREADY,
    E,
    WEA,
    bbuf_V_ce0,
    \icmp_ln37_1_reg_1684_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_0,
    \ap_CS_fsm_reg[8] ,
    i_reg_5640,
    dybuf_V_ce0,
    \state_reg[0] ,
    \state_reg[0]_0 ,
    \state_reg[0]_1 ,
    ap_enable_reg_pp1_iter0_reg_0,
    p_75_in,
    i_1_reg_5750,
    p_71_in,
    \state_reg[0]_2 ,
    xbuf_V_ce0,
    \state_reg[0]_3 ,
    \state_reg[0]_4 ,
    ap_enable_reg_pp2_iter0_reg_0,
    \ap_CS_fsm_reg[25] ,
    i_2_reg_5860,
    ce0,
    \state_reg[0]_5 ,
    rhs_reg_7431,
    \state_reg[0]_6 ,
    j_3_reg_732,
    j_3_reg_7320,
    gmem_addr_3_read_reg_21220,
    ap_enable_reg_pp9_iter0_reg,
    ap_block_pp9_stage0_subdone,
    ap_enable_reg_pp10_iter0_reg,
    i_9_reg_7540,
    ybuf_V_load_reg_21610,
    ybuf_V_ce0,
    \dx_read_reg_1653_reg[31] ,
    ap_enable_reg_pp11_iter0_reg,
    empty_n_reg,
    \ap_CS_fsm_reg[77] ,
    AWLEN,
    full_n_reg,
    \ap_CS_fsm_reg[76] ,
    \ap_CS_fsm_reg[76]_0 ,
    \icmp_ln71_reg_2152_reg[0] ,
    \ap_CS_fsm_reg[79] ,
    m_axi_gmem_AWADDR,
    m_axi_gmem_ARADDR,
    ARLEN,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WDATA,
    I_RDATA,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    m_axi_gmem_WVALID,
    m_axi_gmem_AWVALID,
    full_n_reg_0,
    m_axi_gmem_WLAST,
    Q,
    gmem2_AWREADY,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    CO,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1_reg,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter1_reg_1,
    ap_enable_reg_pp1_iter2_reg_0,
    ap_enable_reg_pp2_iter0,
    ap_enable_reg_pp2_iter1_reg,
    ap_enable_reg_pp2_iter1_reg_0,
    ap_enable_reg_pp2_iter1_reg_1,
    ap_enable_reg_pp2_iter2_reg_0,
    ap_enable_reg_pp9_iter5_reg,
    ap_enable_reg_pp9_iter5_reg_0,
    ap_enable_reg_pp10_iter1_reg_0,
    ap_enable_reg_pp10_iter0,
    ap_enable_reg_pp10_iter0_reg_0,
    full_n_reg_1,
    icmp_ln71_reg_2152_pp10_iter1_reg,
    ap_enable_reg_pp11_iter2_reg,
    ap_enable_reg_pp11_iter2_reg_0,
    icmp_ln106_reg_2182_pp11_iter1_reg,
    gmem2_WREADY,
    \ap_CS_fsm_reg[9] ,
    icmp_ln37_1_reg_1684_pp0_iter1_reg,
    ram_reg,
    icmp_ln41_reg_1709_pp1_iter1_reg,
    ap_enable_reg_pp9_iter1,
    \rhs_reg_743_reg[0] ,
    icmp_ln45_1_reg_1743_pp2_iter1_reg,
    ap_enable_reg_pp4_iter1,
    ap_enable_reg_pp4_iter3,
    ap_block_pp8_stage0_11001,
    ram_reg_0,
    ap_enable_reg_pp9_iter2,
    ap_enable_reg_pp9_iter3,
    icmp_ln66_reg_2108_pp9_iter4_reg,
    \icmp_ln66_reg_2108_reg[0] ,
    ap_enable_reg_pp9_iter0,
    \ap_CS_fsm_reg[78] ,
    icmp_ln71_reg_2152,
    icmp_ln45_reg_1723,
    \ap_CS_fsm_reg[85] ,
    \data_p2_reg[30] ,
    \data_p2_reg[30]_0 ,
    ap_enable_reg_pp11_iter0,
    ap_enable_reg_pp11_iter0_reg_0,
    ap_block_pp11_stage0_subdone,
    icmp_ln37_reg_1663,
    fwprop_read_reg_1596,
    \data_p2_reg[30]_1 ,
    \data_p2_reg[30]_2 ,
    \data_p2_reg[30]_3 ,
    \data_p2_reg[30]_4 ,
    \ap_CS_fsm_reg[18] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm[2]_i_5 ,
    \ap_CS_fsm[2]_i_5_0 ,
    \data_p1_reg[63] ,
    \data_p2_reg[63] ,
    m_axi_gmem_RVALID,
    icmp_ln66_reg_2108_pp9_iter1_reg,
    m_axi_gmem_AWREADY,
    ap_clk,
    SR,
    I_WDATA,
    \data_p2_reg[30]_5 ,
    mem_reg,
    m_axi_gmem_RRESP,
    m_axi_gmem_ARREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    gmem2_AWADDR3);
  output [0:0]\ap_CS_fsm_reg[47] ;
  output gmem2_AWADDR1;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp1_iter0_reg;
  output ap_enable_reg_pp1_iter2_reg;
  output ap_enable_reg_pp2_iter0_reg;
  output ap_enable_reg_pp2_iter2_reg;
  output ap_enable_reg_pp9_iter4_reg;
  output ap_rst_n_0;
  output ap_enable_reg_pp10_iter1_reg;
  output gmem_AWVALID;
  output ap_enable_reg_pp11_iter1_reg;
  output [12:0]D;
  output gmem_ARREADY;
  output [0:0]E;
  output [0:0]WEA;
  output bbuf_V_ce0;
  output [0:0]\icmp_ln37_1_reg_1684_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [0:0]\ap_CS_fsm_reg[8] ;
  output i_reg_5640;
  output dybuf_V_ce0;
  output [0:0]\state_reg[0] ;
  output [0:0]\state_reg[0]_0 ;
  output [0:0]\state_reg[0]_1 ;
  output ap_enable_reg_pp1_iter0_reg_0;
  output p_75_in;
  output i_1_reg_5750;
  output p_71_in;
  output [0:0]\state_reg[0]_2 ;
  output xbuf_V_ce0;
  output [0:0]\state_reg[0]_3 ;
  output [0:0]\state_reg[0]_4 ;
  output ap_enable_reg_pp2_iter0_reg_0;
  output [0:0]\ap_CS_fsm_reg[25] ;
  output i_2_reg_5860;
  output ce0;
  output [0:0]\state_reg[0]_5 ;
  output rhs_reg_7431;
  output [0:0]\state_reg[0]_6 ;
  output j_3_reg_732;
  output j_3_reg_7320;
  output gmem_addr_3_read_reg_21220;
  output ap_enable_reg_pp9_iter0_reg;
  output ap_block_pp9_stage0_subdone;
  output ap_enable_reg_pp10_iter0_reg;
  output i_9_reg_7540;
  output ybuf_V_load_reg_21610;
  output ybuf_V_ce0;
  output [30:0]\dx_read_reg_1653_reg[31] ;
  output ap_enable_reg_pp11_iter0_reg;
  output empty_n_reg;
  output [0:0]\ap_CS_fsm_reg[77] ;
  output [3:0]AWLEN;
  output full_n_reg;
  output \ap_CS_fsm_reg[76] ;
  output \ap_CS_fsm_reg[76]_0 ;
  output \icmp_ln71_reg_2152_reg[0] ;
  output \ap_CS_fsm_reg[79] ;
  output [29:0]m_axi_gmem_AWADDR;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]ARLEN;
  output [3:0]m_axi_gmem_WSTRB;
  output [31:0]m_axi_gmem_WDATA;
  output [15:0]I_RDATA;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output m_axi_gmem_WVALID;
  output m_axi_gmem_AWVALID;
  output full_n_reg_0;
  output m_axi_gmem_WLAST;
  input [26:0]Q;
  input gmem2_AWREADY;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter2_reg_0;
  input ap_enable_reg_pp1_iter0;
  input [0:0]ap_enable_reg_pp1_iter1_reg;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter1_reg_1;
  input ap_enable_reg_pp1_iter2_reg_0;
  input ap_enable_reg_pp2_iter0;
  input [0:0]ap_enable_reg_pp2_iter1_reg;
  input ap_enable_reg_pp2_iter1_reg_0;
  input ap_enable_reg_pp2_iter1_reg_1;
  input ap_enable_reg_pp2_iter2_reg_0;
  input ap_enable_reg_pp9_iter5_reg;
  input ap_enable_reg_pp9_iter5_reg_0;
  input ap_enable_reg_pp10_iter1_reg_0;
  input ap_enable_reg_pp10_iter0;
  input [0:0]ap_enable_reg_pp10_iter0_reg_0;
  input full_n_reg_1;
  input icmp_ln71_reg_2152_pp10_iter1_reg;
  input ap_enable_reg_pp11_iter2_reg;
  input ap_enable_reg_pp11_iter2_reg_0;
  input icmp_ln106_reg_2182_pp11_iter1_reg;
  input gmem2_WREADY;
  input \ap_CS_fsm_reg[9] ;
  input icmp_ln37_1_reg_1684_pp0_iter1_reg;
  input ram_reg;
  input icmp_ln41_reg_1709_pp1_iter1_reg;
  input ap_enable_reg_pp9_iter1;
  input \rhs_reg_743_reg[0] ;
  input icmp_ln45_1_reg_1743_pp2_iter1_reg;
  input ap_enable_reg_pp4_iter1;
  input ap_enable_reg_pp4_iter3;
  input ap_block_pp8_stage0_11001;
  input ram_reg_0;
  input ap_enable_reg_pp9_iter2;
  input ap_enable_reg_pp9_iter3;
  input icmp_ln66_reg_2108_pp9_iter4_reg;
  input [0:0]\icmp_ln66_reg_2108_reg[0] ;
  input ap_enable_reg_pp9_iter0;
  input [0:0]\ap_CS_fsm_reg[78] ;
  input icmp_ln71_reg_2152;
  input icmp_ln45_reg_1723;
  input \ap_CS_fsm_reg[85] ;
  input [30:0]\data_p2_reg[30] ;
  input [30:0]\data_p2_reg[30]_0 ;
  input ap_enable_reg_pp11_iter0;
  input [0:0]ap_enable_reg_pp11_iter0_reg_0;
  input ap_block_pp11_stage0_subdone;
  input icmp_ln37_reg_1663;
  input fwprop_read_reg_1596;
  input [30:0]\data_p2_reg[30]_1 ;
  input [30:0]\data_p2_reg[30]_2 ;
  input [30:0]\data_p2_reg[30]_3 ;
  input [30:0]\data_p2_reg[30]_4 ;
  input [0:0]\ap_CS_fsm_reg[18] ;
  input \ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input \ap_CS_fsm_reg[2]_1 ;
  input \ap_CS_fsm_reg[2]_2 ;
  input \ap_CS_fsm[2]_i_5 ;
  input \ap_CS_fsm[2]_i_5_0 ;
  input [31:0]\data_p1_reg[63] ;
  input [31:0]\data_p2_reg[63] ;
  input m_axi_gmem_RVALID;
  input icmp_ln66_reg_2108_pp9_iter1_reg;
  input m_axi_gmem_AWREADY;
  input ap_clk;
  input [0:0]SR;
  input [15:0]I_WDATA;
  input [30:0]\data_p2_reg[30]_5 ;
  input [32:0]mem_reg;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input gmem2_AWADDR3;

  wire [3:0]A;
  wire [3:0]ARLEN;
  wire [3:0]AWLEN;
  wire [0:0]CO;
  wire [12:0]D;
  wire [0:0]E;
  wire [15:0]I_RDATA;
  wire [15:0]I_WDATA;
  wire [26:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire WVALID_Dummy;
  wire \ap_CS_fsm[2]_i_5 ;
  wire \ap_CS_fsm[2]_i_5_0 ;
  wire [0:0]\ap_CS_fsm_reg[18] ;
  wire [0:0]\ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire [0:0]\ap_CS_fsm_reg[47] ;
  wire \ap_CS_fsm_reg[76] ;
  wire \ap_CS_fsm_reg[76]_0 ;
  wire [0:0]\ap_CS_fsm_reg[77] ;
  wire [0:0]\ap_CS_fsm_reg[78] ;
  wire \ap_CS_fsm_reg[79] ;
  wire \ap_CS_fsm_reg[85] ;
  wire [0:0]\ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_block_pp11_stage0_subdone;
  wire ap_block_pp8_stage0_11001;
  wire ap_block_pp9_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp10_iter0;
  wire ap_enable_reg_pp10_iter0_reg;
  wire [0:0]ap_enable_reg_pp10_iter0_reg_0;
  wire ap_enable_reg_pp10_iter1_reg;
  wire ap_enable_reg_pp10_iter1_reg_0;
  wire ap_enable_reg_pp11_iter0;
  wire ap_enable_reg_pp11_iter0_reg;
  wire [0:0]ap_enable_reg_pp11_iter0_reg_0;
  wire ap_enable_reg_pp11_iter1_reg;
  wire ap_enable_reg_pp11_iter2_reg;
  wire ap_enable_reg_pp11_iter2_reg_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_1;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_enable_reg_pp1_iter2_reg_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp2_iter1_reg;
  wire ap_enable_reg_pp2_iter1_reg_0;
  wire ap_enable_reg_pp2_iter1_reg_1;
  wire ap_enable_reg_pp2_iter2_reg;
  wire ap_enable_reg_pp2_iter2_reg_0;
  wire ap_enable_reg_pp4_iter1;
  wire ap_enable_reg_pp4_iter3;
  wire ap_enable_reg_pp9_iter0;
  wire ap_enable_reg_pp9_iter0_reg;
  wire ap_enable_reg_pp9_iter1;
  wire ap_enable_reg_pp9_iter2;
  wire ap_enable_reg_pp9_iter3;
  wire ap_enable_reg_pp9_iter4_reg;
  wire ap_enable_reg_pp9_iter5_reg;
  wire ap_enable_reg_pp9_iter5_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire bbuf_V_ce0;
  wire \bus_wide_gen.data_buf1_out ;
  wire \bus_wide_gen.data_buf4_out ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire bus_write_n_102;
  wire bus_write_n_107;
  wire bus_write_n_109;
  wire bus_write_n_114;
  wire bus_write_n_116;
  wire bus_write_n_62;
  wire bus_write_n_63;
  wire bus_write_n_64;
  wire ce0;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [31:0]\data_p1_reg[63] ;
  wire [30:0]\data_p2_reg[30] ;
  wire [30:0]\data_p2_reg[30]_0 ;
  wire [30:0]\data_p2_reg[30]_1 ;
  wire [30:0]\data_p2_reg[30]_2 ;
  wire [30:0]\data_p2_reg[30]_3 ;
  wire [30:0]\data_p2_reg[30]_4 ;
  wire [30:0]\data_p2_reg[30]_5 ;
  wire [31:0]\data_p2_reg[63] ;
  wire [30:0]\dx_read_reg_1653_reg[31] ;
  wire dybuf_V_ce0;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire fwprop_read_reg_1596;
  wire gmem2_AWADDR1;
  wire gmem2_AWADDR3;
  wire gmem2_AWREADY;
  wire gmem2_WREADY;
  wire gmem_ARREADY;
  wire gmem_AWVALID;
  wire gmem_addr_3_read_reg_21220;
  wire i_1_reg_5750;
  wire i_2_reg_5860;
  wire i_9_reg_7540;
  wire i_reg_5640;
  wire icmp_ln106_reg_2182_pp11_iter1_reg;
  wire icmp_ln37_1_reg_1684_pp0_iter1_reg;
  wire [0:0]\icmp_ln37_1_reg_1684_reg[0] ;
  wire icmp_ln37_reg_1663;
  wire icmp_ln41_reg_1709_pp1_iter1_reg;
  wire icmp_ln45_1_reg_1743_pp2_iter1_reg;
  wire icmp_ln45_reg_1723;
  wire icmp_ln66_reg_2108_pp9_iter1_reg;
  wire icmp_ln66_reg_2108_pp9_iter4_reg;
  wire [0:0]\icmp_ln66_reg_2108_reg[0] ;
  wire icmp_ln71_reg_2152;
  wire icmp_ln71_reg_2152_pp10_iter1_reg;
  wire \icmp_ln71_reg_2152_reg[0] ;
  wire j_3_reg_732;
  wire j_3_reg_7320;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [32:0]mem_reg;
  wire out_BUS_WVALID0__7;
  wire p_68_in;
  wire p_71_in;
  wire p_75_in;
  wire ram_reg;
  wire ram_reg_0;
  wire req_en__17;
  wire rhs_reg_7431;
  wire \rhs_reg_743_reg[0] ;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire [0:0]\state_reg[0]_3 ;
  wire [0:0]\state_reg[0]_4 ;
  wire [0:0]\state_reg[0]_5 ;
  wire [0:0]\state_reg[0]_6 ;
  wire throttl_cnt1;
  wire [3:0]throttl_cnt_reg;
  wire xbuf_V_ce0;
  wire ybuf_V_ce0;
  wire ybuf_V_load_reg_21610;

  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_read bus_read
       (.CO(CO),
        .D(D[8:0]),
        .E(E),
        .I_RDATA(I_RDATA),
        .Q({Q[26:23],Q[21:12],Q[10:0]}),
        .SR(SR),
        .WEA(WEA),
        .\ap_CS_fsm[2]_i_5 (\ap_CS_fsm[2]_i_5 ),
        .\ap_CS_fsm[2]_i_5_0 (\ap_CS_fsm[2]_i_5_0 ),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[18] ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_1 ),
        .\ap_CS_fsm_reg[2]_2 (\ap_CS_fsm_reg[2]_2 ),
        .\ap_CS_fsm_reg[69] (\ap_CS_fsm_reg[78] ),
        .\ap_CS_fsm_reg[76] (p_71_in),
        .\ap_CS_fsm_reg[76]_0 (\ap_CS_fsm_reg[76] ),
        .\ap_CS_fsm_reg[76]_1 (\ap_CS_fsm_reg[76]_0 ),
        .\ap_CS_fsm_reg[77] (\ap_CS_fsm_reg[77] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_block_pp8_stage0_11001(ap_block_pp8_stage0_11001),
        .ap_block_pp9_stage0_subdone(ap_block_pp9_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_enable_reg_pp10_iter0(ap_enable_reg_pp10_iter0),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_enable_reg_pp1_iter0_reg_0(ap_enable_reg_pp1_iter0_reg_0),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_0),
        .ap_enable_reg_pp1_iter1_reg_1(ap_enable_reg_pp1_iter1_reg_1),
        .ap_enable_reg_pp1_iter2_reg(ap_enable_reg_pp1_iter2_reg),
        .ap_enable_reg_pp1_iter2_reg_0(ap_enable_reg_pp1_iter2_reg_0),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(ap_enable_reg_pp2_iter0_reg),
        .ap_enable_reg_pp2_iter0_reg_0(ap_enable_reg_pp2_iter0_reg_0),
        .ap_enable_reg_pp2_iter1_reg(ap_enable_reg_pp2_iter1_reg),
        .ap_enable_reg_pp2_iter1_reg_0(ap_enable_reg_pp2_iter1_reg_0),
        .ap_enable_reg_pp2_iter1_reg_1(ap_enable_reg_pp2_iter1_reg_1),
        .ap_enable_reg_pp2_iter2_reg(ap_enable_reg_pp2_iter2_reg),
        .ap_enable_reg_pp2_iter2_reg_0(ap_enable_reg_pp2_iter2_reg_0),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .ap_enable_reg_pp4_iter3(ap_enable_reg_pp4_iter3),
        .ap_enable_reg_pp9_iter0(ap_enable_reg_pp9_iter0),
        .ap_enable_reg_pp9_iter0_reg(ap_enable_reg_pp9_iter0_reg),
        .ap_enable_reg_pp9_iter1(ap_enable_reg_pp9_iter1),
        .ap_enable_reg_pp9_iter2(ap_enable_reg_pp9_iter2),
        .ap_enable_reg_pp9_iter3(ap_enable_reg_pp9_iter3),
        .ap_enable_reg_pp9_iter4_reg(ap_enable_reg_pp9_iter4_reg),
        .ap_enable_reg_pp9_iter5_reg(ap_enable_reg_pp9_iter5_reg),
        .ap_enable_reg_pp9_iter5_reg_0(ap_enable_reg_pp9_iter5_reg_0),
        .ap_rst_n(ap_rst_n),
        .bbuf_V_ce0(bbuf_V_ce0),
        .ce0(ce0),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (ARLEN),
        .\data_p1_reg[63] (\data_p1_reg[63] ),
        .\data_p1_reg[63]_0 (\data_p2_reg[63] ),
        .\data_p2_reg[30] (\data_p2_reg[30]_1 ),
        .\data_p2_reg[30]_0 (\data_p2_reg[30]_2 ),
        .\data_p2_reg[30]_1 (\data_p2_reg[30]_3 ),
        .\data_p2_reg[30]_2 (\data_p2_reg[30]_4 ),
        .dybuf_V_ce0(dybuf_V_ce0),
        .full_n_reg(full_n_reg),
        .gmem_addr_3_read_reg_21220(gmem_addr_3_read_reg_21220),
        .i_1_reg_5750(i_1_reg_5750),
        .i_2_reg_5860(i_2_reg_5860),
        .i_reg_5640(i_reg_5640),
        .icmp_ln37_1_reg_1684_pp0_iter1_reg(icmp_ln37_1_reg_1684_pp0_iter1_reg),
        .\icmp_ln37_1_reg_1684_reg[0] (\icmp_ln37_1_reg_1684_reg[0] ),
        .icmp_ln41_reg_1709_pp1_iter1_reg(icmp_ln41_reg_1709_pp1_iter1_reg),
        .icmp_ln45_1_reg_1743_pp2_iter1_reg(icmp_ln45_1_reg_1743_pp2_iter1_reg),
        .icmp_ln45_reg_1723(icmp_ln45_reg_1723),
        .icmp_ln66_reg_2108_pp9_iter1_reg(icmp_ln66_reg_2108_pp9_iter1_reg),
        .icmp_ln66_reg_2108_pp9_iter4_reg(icmp_ln66_reg_2108_pp9_iter4_reg),
        .\icmp_ln66_reg_2108_reg[0] (\icmp_ln66_reg_2108_reg[0] ),
        .j_3_reg_732(j_3_reg_732),
        .j_3_reg_7320(j_3_reg_7320),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .mem_reg(mem_reg),
        .p_68_in(p_68_in),
        .p_75_in(p_75_in),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .rhs_reg_7431(rhs_reg_7431),
        .\rhs_reg_743_reg[0] (\rhs_reg_743_reg[0] ),
        .s_ready_t_reg(gmem_ARREADY),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[0]_0 (\state_reg[0]_0 ),
        .\state_reg[0]_1 (\state_reg[0]_1 ),
        .\state_reg[0]_2 (\state_reg[0]_2 ),
        .\state_reg[0]_3 (\state_reg[0]_3 ),
        .\state_reg[0]_4 (\state_reg[0]_4 ),
        .\state_reg[0]_5 (\state_reg[0]_5 ),
        .\state_reg[0]_6 (\state_reg[0]_6 ),
        .xbuf_V_ce0(xbuf_V_ce0),
        .ybuf_V_ce0(ybuf_V_ce0));
  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_write bus_write
       (.A(A),
        .D(D[12:9]),
        .E(bus_write_n_109),
        .I_WDATA(I_WDATA),
        .Q({Q[23:20],Q[12:11]}),
        .S({bus_write_n_62,bus_write_n_63,bus_write_n_64}),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[47] (\ap_CS_fsm_reg[47] ),
        .\ap_CS_fsm_reg[78] (\ap_CS_fsm_reg[78] ),
        .\ap_CS_fsm_reg[79] (\ap_CS_fsm_reg[79] ),
        .\ap_CS_fsm_reg[84] (gmem2_AWADDR1),
        .\ap_CS_fsm_reg[85] (\ap_CS_fsm_reg[85] ),
        .ap_block_pp11_stage0_subdone(ap_block_pp11_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp10_iter0(ap_enable_reg_pp10_iter0),
        .ap_enable_reg_pp10_iter0_reg(ap_enable_reg_pp10_iter0_reg),
        .ap_enable_reg_pp10_iter0_reg_0(ap_enable_reg_pp10_iter0_reg_0),
        .ap_enable_reg_pp10_iter1_reg(ap_enable_reg_pp10_iter1_reg),
        .ap_enable_reg_pp10_iter1_reg_0(ap_enable_reg_pp10_iter1_reg_0),
        .ap_enable_reg_pp11_iter0(ap_enable_reg_pp11_iter0),
        .ap_enable_reg_pp11_iter0_reg(ap_enable_reg_pp11_iter0_reg),
        .ap_enable_reg_pp11_iter0_reg_0(ap_enable_reg_pp11_iter0_reg_0),
        .ap_enable_reg_pp11_iter1_reg(ap_enable_reg_pp11_iter1_reg),
        .ap_enable_reg_pp11_iter2_reg(ap_enable_reg_pp11_iter2_reg),
        .ap_enable_reg_pp11_iter2_reg_0(ap_enable_reg_pp11_iter2_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\bus_wide_gen.data_buf_reg[15]_0 (\bus_wide_gen.data_buf4_out ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf1_out ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (AWLEN),
        .\data_p2_reg[30] (\data_p2_reg[30] ),
        .\data_p2_reg[30]_0 (\data_p2_reg[30]_0 ),
        .\data_p2_reg[63] ({\data_p2_reg[63] ,\data_p2_reg[30]_5 }),
        .\dx_read_reg_1653_reg[31] (\dx_read_reg_1653_reg[31] ),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(full_n_reg_0),
        .full_n_reg_0(full_n_reg_1),
        .fwprop_read_reg_1596(fwprop_read_reg_1596),
        .gmem2_AWADDR3(gmem2_AWADDR3),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_WREADY(gmem2_WREADY),
        .gmem_AWVALID(gmem_AWVALID),
        .i_9_reg_7540(i_9_reg_7540),
        .icmp_ln106_reg_2182_pp11_iter1_reg(icmp_ln106_reg_2182_pp11_iter1_reg),
        .icmp_ln37_reg_1663(icmp_ln37_reg_1663),
        .icmp_ln45_reg_1723(icmp_ln45_reg_1723),
        .icmp_ln71_reg_2152(icmp_ln71_reg_2152),
        .icmp_ln71_reg_2152_pp10_iter1_reg(icmp_ln71_reg_2152_pp10_iter1_reg),
        .\icmp_ln71_reg_2152_reg[0] (\icmp_ln71_reg_2152_reg[0] ),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WREADY_0(bus_write_n_116),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .out_BUS_WVALID0__7(out_BUS_WVALID0__7),
        .p_68_in(p_68_in),
        .\q_reg[8] (bus_write_n_102),
        .\q_reg[9] (bus_write_n_107),
        .req_en__17(req_en__17),
        .throttl_cnt1(throttl_cnt1),
        .\throttl_cnt_reg[0] (bus_write_n_114),
        .\throttl_cnt_reg[4] (throttl_cnt_reg),
        .ybuf_V_load_reg_21610(ybuf_V_load_reg_21610));
  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_throttle wreq_throttle
       (.AWLEN(AWLEN[3]),
        .D(bus_write_n_114),
        .E(bus_write_n_109),
        .Q(throttl_cnt_reg),
        .S({bus_write_n_62,bus_write_n_63,bus_write_n_64}),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_buf_reg[15] (bus_write_n_107),
        .\bus_wide_gen.data_buf_reg[31] (bus_write_n_102),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\could_multi_bursts.AWVALID_Dummy_reg (bus_write_n_116),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WREADY_0(\bus_wide_gen.data_buf1_out ),
        .m_axi_gmem_WREADY_1(\bus_wide_gen.data_buf4_out ),
        .out_BUS_WVALID0__7(out_BUS_WVALID0__7),
        .req_en__17(req_en__17),
        .throttl_cnt1(throttl_cnt1),
        .\throttl_cnt_reg[4]_0 (A));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi_buffer" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_buffer
   (data_valid,
    ap_rst_n_0,
    ap_block_pp10_stage0_11001,
    ap_enable_reg_pp10_iter1_reg,
    D,
    ap_enable_reg_pp10_iter0_reg,
    i_9_reg_7540,
    ybuf_V_load_reg_21610,
    p_68_in,
    S,
    \mOutPtr_reg[5]_0 ,
    \mOutPtr_reg[6]_0 ,
    \icmp_ln71_reg_2152_reg[0] ,
    \ap_CS_fsm_reg[79] ,
    \bus_wide_gen.strb_buf_reg[2] ,
    E,
    \dout_buf_reg[17]_0 ,
    \bus_wide_gen.strb_buf_reg[3] ,
    \bus_wide_gen.first_pad_reg ,
    DI,
    ap_clk,
    I_WDATA,
    SR,
    ap_rst_n,
    ap_enable_reg_pp10_iter1_reg_0,
    ap_enable_reg_pp10_iter0,
    ap_enable_reg_pp10_iter1_reg_1,
    full_n_reg_0,
    icmp_ln71_reg_2152_pp10_iter1_reg,
    gmem_AWVALID,
    Q,
    icmp_ln71_reg_2152,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.strb_buf_reg[3]_0 ,
    m_axi_gmem_WSTRB,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[16]_0 ,
    \bus_wide_gen.data_buf_reg[16]_1 ,
    burst_valid,
    \mOutPtr_reg[7]_0 );
  output data_valid;
  output ap_rst_n_0;
  output ap_block_pp10_stage0_11001;
  output ap_enable_reg_pp10_iter1_reg;
  output [0:0]D;
  output ap_enable_reg_pp10_iter0_reg;
  output i_9_reg_7540;
  output ybuf_V_load_reg_21610;
  output p_68_in;
  output [3:0]S;
  output [5:0]\mOutPtr_reg[5]_0 ;
  output [2:0]\mOutPtr_reg[6]_0 ;
  output \icmp_ln71_reg_2152_reg[0] ;
  output \ap_CS_fsm_reg[79] ;
  output \bus_wide_gen.strb_buf_reg[2] ;
  output [0:0]E;
  output [17:0]\dout_buf_reg[17]_0 ;
  output \bus_wide_gen.strb_buf_reg[3] ;
  output \bus_wide_gen.first_pad_reg ;
  output [0:0]DI;
  input ap_clk;
  input [15:0]I_WDATA;
  input [0:0]SR;
  input ap_rst_n;
  input ap_enable_reg_pp10_iter1_reg_0;
  input ap_enable_reg_pp10_iter0;
  input [0:0]ap_enable_reg_pp10_iter1_reg_1;
  input full_n_reg_0;
  input icmp_ln71_reg_2152_pp10_iter1_reg;
  input gmem_AWVALID;
  input [0:0]Q;
  input icmp_ln71_reg_2152;
  input \bus_wide_gen.ready_for_data__0 ;
  input \bus_wide_gen.strb_buf_reg[3]_0 ;
  input [1:0]m_axi_gmem_WSTRB;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[16]_0 ;
  input \bus_wide_gen.data_buf_reg[16]_1 ;
  input burst_valid;
  input [6:0]\mOutPtr_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [15:0]I_WDATA;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[79] ;
  wire ap_block_pp10_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp10_iter0;
  wire ap_enable_reg_pp10_iter0_reg;
  wire ap_enable_reg_pp10_iter1_reg;
  wire ap_enable_reg_pp10_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp10_iter1_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[16]_0 ;
  wire \bus_wide_gen.data_buf_reg[16]_1 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.strb_buf_reg[2] ;
  wire \bus_wide_gen.strb_buf_reg[3] ;
  wire \bus_wide_gen.strb_buf_reg[3]_0 ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_12 ;
  wire \dout_buf[10]_i_1_n_12 ;
  wire \dout_buf[11]_i_1_n_12 ;
  wire \dout_buf[12]_i_1_n_12 ;
  wire \dout_buf[13]_i_1_n_12 ;
  wire \dout_buf[14]_i_1_n_12 ;
  wire \dout_buf[15]_i_1_n_12 ;
  wire \dout_buf[16]_i_1_n_12 ;
  wire \dout_buf[17]_i_2_n_12 ;
  wire \dout_buf[1]_i_1_n_12 ;
  wire \dout_buf[2]_i_1_n_12 ;
  wire \dout_buf[3]_i_1_n_12 ;
  wire \dout_buf[4]_i_1_n_12 ;
  wire \dout_buf[5]_i_1_n_12 ;
  wire \dout_buf[6]_i_1_n_12 ;
  wire \dout_buf[7]_i_1_n_12 ;
  wire \dout_buf[8]_i_1_n_12 ;
  wire \dout_buf[9]_i_1_n_12 ;
  wire [17:0]\dout_buf_reg[17]_0 ;
  wire dout_valid_i_1_n_12;
  wire empty_n_i_1_n_12;
  wire empty_n_i_2__1_n_12;
  wire empty_n_i_3__0_n_12;
  wire empty_n_i_4_n_12;
  wire empty_n_reg_n_12;
  wire full_n_i_1_n_12;
  wire full_n_i_3__1_n_12;
  wire full_n_reg_0;
  wire gmem_AWVALID;
  wire gmem_WREADY;
  wire i_9_reg_7540;
  wire icmp_ln71_reg_2152;
  wire icmp_ln71_reg_2152_pp10_iter1_reg;
  wire \icmp_ln71_reg_2152_reg[0] ;
  wire \mOutPtr[0]_i_1_n_12 ;
  wire \mOutPtr[7]_i_1_n_12 ;
  wire [7:6]mOutPtr_reg;
  wire [5:0]\mOutPtr_reg[5]_0 ;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire [6:0]\mOutPtr_reg[7]_0 ;
  wire [1:0]m_axi_gmem_WSTRB;
  wire mem_reg_i_10_n_12;
  wire mem_reg_i_11_n_12;
  wire p_1_in;
  wire p_68_in;
  wire pop;
  wire push;
  wire [17:0]q_buf;
  wire [17:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_12;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_12 ;
  wire \waddr[1]_i_1_n_12 ;
  wire \waddr[2]_i_1_n_12 ;
  wire \waddr[3]_i_1_n_12 ;
  wire \waddr[4]_i_1_n_12 ;
  wire \waddr[5]_i_1_n_12 ;
  wire \waddr[6]_i_1__0_n_12 ;
  wire \waddr[6]_i_2_n_12 ;
  wire \waddr[7]_i_1__0_n_12 ;
  wire \waddr[7]_i_2_n_12 ;
  wire \waddr[7]_i_3_n_12 ;
  wire ybuf_V_load_reg_21610;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000FF88F088)) 
    \ap_CS_fsm[79]_i_2 
       (.I0(ap_enable_reg_pp10_iter1_reg_1),
        .I1(ap_enable_reg_pp10_iter0),
        .I2(icmp_ln71_reg_2152_pp10_iter1_reg),
        .I3(full_n_reg_0),
        .I4(gmem_WREADY),
        .I5(ap_enable_reg_pp10_iter1_reg_0),
        .O(ap_enable_reg_pp10_iter0_reg));
  LUT6 #(
    .INIT(64'h0504040400000000)) 
    \ap_CS_fsm[80]_i_1 
       (.I0(ap_enable_reg_pp10_iter1_reg_0),
        .I1(full_n_reg_0),
        .I2(ap_block_pp10_stage0_11001),
        .I3(ap_enable_reg_pp10_iter0),
        .I4(ap_enable_reg_pp10_iter1_reg_1),
        .I5(Q),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[80]_i_2 
       (.I0(icmp_ln71_reg_2152_pp10_iter1_reg),
        .I1(full_n_reg_0),
        .I2(gmem_WREADY),
        .O(ap_block_pp10_stage0_11001));
  LUT5 #(
    .INIT(32'h880088A0)) 
    ap_enable_reg_pp10_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp10_iter1_reg_0),
        .I2(ap_enable_reg_pp10_iter0),
        .I3(ap_block_pp10_stage0_11001),
        .I4(ap_enable_reg_pp10_iter1_reg_1),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h8888808888888C88)) 
    ap_enable_reg_pp10_iter2_i_1
       (.I0(ap_enable_reg_pp10_iter1_reg_0),
        .I1(ap_rst_n),
        .I2(gmem_WREADY),
        .I3(full_n_reg_0),
        .I4(icmp_ln71_reg_2152_pp10_iter1_reg),
        .I5(gmem_AWVALID),
        .O(ap_enable_reg_pp10_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'h2A200000)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(data_valid),
        .I1(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] ),
        .I3(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I4(\bus_wide_gen.ready_for_data__0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hDDD000D000000000)) 
    \bus_wide_gen.strb_buf[2]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.strb_buf_reg[3]_0 ),
        .I2(m_axi_gmem_WSTRB[0]),
        .I3(E),
        .I4(\dout_buf_reg[17]_0 [16]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hDDD000D000000000)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.strb_buf_reg[3]_0 ),
        .I2(m_axi_gmem_WSTRB[1]),
        .I3(E),
        .I4(\dout_buf_reg[17]_0 [17]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \dout_buf[17]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(empty_n_reg_n_12),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_2 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_2_n_12 ),
        .Q(\dout_buf_reg[17]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_12 ),
        .Q(\dout_buf_reg[17]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_12),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .O(dout_valid_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_12),
        .Q(data_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFEFFFFFFFE0000FF)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_12),
        .I1(\mOutPtr_reg[5]_0 [4]),
        .I2(empty_n_i_3__0_n_12),
        .I3(pop),
        .I4(empty_n_i_4_n_12),
        .I5(empty_n_reg_n_12),
        .O(empty_n_i_1_n_12));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h80)) 
    empty_n_i_2
       (.I0(\bus_wide_gen.data_buf_reg[16] ),
        .I1(data_valid),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg[5]_0 [2]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .O(empty_n_i_2__1_n_12));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__0
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(\mOutPtr_reg[5]_0 [5]),
        .I3(\mOutPtr_reg[5]_0 [0]),
        .I4(\mOutPtr_reg[5]_0 [1]),
        .O(empty_n_i_3__0_n_12));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    empty_n_i_4
       (.I0(icmp_ln71_reg_2152_pp10_iter1_reg),
        .I1(full_n_reg_0),
        .I2(gmem_WREADY),
        .O(empty_n_i_4_n_12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_12),
        .Q(empty_n_reg_n_12),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFDFFFFF5F5F5F5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(pop),
        .I3(icmp_ln71_reg_2152_pp10_iter1_reg),
        .I4(full_n_reg_0),
        .I5(gmem_WREADY),
        .O(full_n_i_1_n_12));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg[5]_0 [4]),
        .I1(\mOutPtr_reg[5]_0 [5]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[6]),
        .I4(full_n_i_3__1_n_12),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg[5]_0 [3]),
        .I1(\mOutPtr_reg[5]_0 [2]),
        .I2(\mOutPtr_reg[5]_0 [1]),
        .I3(\mOutPtr_reg[5]_0 [0]),
        .O(full_n_i_3__1_n_12));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_12),
        .Q(gmem_WREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444404400000000)) 
    \i_9_reg_754[0]_i_2 
       (.I0(ap_enable_reg_pp10_iter1_reg_1),
        .I1(ap_enable_reg_pp10_iter0),
        .I2(icmp_ln71_reg_2152_pp10_iter1_reg),
        .I3(full_n_reg_0),
        .I4(gmem_WREADY),
        .I5(Q),
        .O(i_9_reg_7540));
  LUT6 #(
    .INIT(64'hBBBBBFBB88888088)) 
    \icmp_ln71_reg_2152[0]_i_1 
       (.I0(ap_enable_reg_pp10_iter1_reg_1),
        .I1(Q),
        .I2(gmem_WREADY),
        .I3(full_n_reg_0),
        .I4(icmp_ln71_reg_2152_pp10_iter1_reg),
        .I5(icmp_ln71_reg_2152),
        .O(\ap_CS_fsm_reg[79] ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hBBBB8088)) 
    \icmp_ln71_reg_2152_pp10_iter1_reg[0]_i_1 
       (.I0(icmp_ln71_reg_2152),
        .I1(Q),
        .I2(gmem_WREADY),
        .I3(full_n_reg_0),
        .I4(icmp_ln71_reg_2152_pp10_iter1_reg),
        .O(\icmp_ln71_reg_2152_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[5]_0 [0]),
        .O(\mOutPtr[0]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hF708)) 
    \mOutPtr[7]_i_1 
       (.I0(gmem_WREADY),
        .I1(full_n_reg_0),
        .I2(icmp_ln71_reg_2152_pp10_iter1_reg),
        .I3(pop),
        .O(\mOutPtr[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_12 ),
        .D(\mOutPtr[0]_i_1_n_12 ),
        .Q(\mOutPtr_reg[5]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_12 ),
        .D(\mOutPtr_reg[7]_0 [0]),
        .Q(\mOutPtr_reg[5]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_12 ),
        .D(\mOutPtr_reg[7]_0 [1]),
        .Q(\mOutPtr_reg[5]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_12 ),
        .D(\mOutPtr_reg[7]_0 [2]),
        .Q(\mOutPtr_reg[5]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_12 ),
        .D(\mOutPtr_reg[7]_0 [3]),
        .Q(\mOutPtr_reg[5]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_12 ),
        .D(\mOutPtr_reg[7]_0 [4]),
        .Q(\mOutPtr_reg[5]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_12 ),
        .D(\mOutPtr_reg[7]_0 [5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_12 ),
        .D(\mOutPtr_reg[7]_0 [6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(I_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(q_buf[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(q_buf[17:16]),
        .ENARDEN(gmem_WREADY),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({push,push}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(mem_reg_i_10_n_12),
        .I2(raddr[6]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(pop),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_10
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .O(mem_reg_i_10_n_12));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    mem_reg_i_11
       (.I0(mem_reg_i_10_n_12),
        .I1(raddr[6]),
        .I2(raddr[7]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .O(mem_reg_i_11_n_12));
  LUT5 #(
    .INIT(32'hF078F0F0)) 
    mem_reg_i_2
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(mem_reg_i_10_n_12),
        .I4(pop),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_3
       (.I0(pop),
        .I1(mem_reg_i_10_n_12),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_4
       (.I0(pop),
        .I1(mem_reg_i_10_n_12),
        .I2(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h5DDDDDDD80000000)) 
    mem_reg_i_5
       (.I0(pop),
        .I1(mem_reg_i_11_n_12),
        .I2(raddr[2]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[3]),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h5DDD8000)) 
    mem_reg_i_6
       (.I0(pop),
        .I1(mem_reg_i_11_n_12),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h58D0)) 
    mem_reg_i_7
       (.I0(pop),
        .I1(mem_reg_i_11_n_12),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h4A)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(mem_reg_i_11_n_12),
        .I2(pop),
        .O(rnext[0]));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_i_9__2
       (.I0(gmem_WREADY),
        .I1(full_n_reg_0),
        .I2(icmp_ln71_reg_2152_pp10_iter1_reg),
        .O(push));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__1
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__2
       (.I0(\mOutPtr_reg[5]_0 [5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__2
       (.I0(\mOutPtr_reg[5]_0 [4]),
        .I1(\mOutPtr_reg[5]_0 [5]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__1
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__2
       (.I0(\mOutPtr_reg[5]_0 [3]),
        .I1(\mOutPtr_reg[5]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__2
       (.I0(\mOutPtr_reg[5]_0 [2]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__2
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .I1(\mOutPtr_reg[5]_0 [2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56555555)) 
    p_0_out_carry_i_5__1
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .I1(pop),
        .I2(icmp_ln71_reg_2152_pp10_iter1_reg),
        .I3(full_n_reg_0),
        .I4(gmem_WREADY),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    ram_reg_i_26
       (.I0(Q),
        .I1(gmem_WREADY),
        .I2(full_n_reg_0),
        .I3(icmp_ln71_reg_2152_pp10_iter1_reg),
        .O(p_68_in));
  LUT6 #(
    .INIT(64'h4444404400000000)) 
    ram_reg_i_2__0
       (.I0(icmp_ln71_reg_2152),
        .I1(ap_enable_reg_pp10_iter1_reg_0),
        .I2(icmp_ln71_reg_2152_pp10_iter1_reg),
        .I3(full_n_reg_0),
        .I4(gmem_WREADY),
        .I5(Q),
        .O(ybuf_V_load_reg_21610));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1
       (.I0(\mOutPtr_reg[5]_0 [3]),
        .I1(\mOutPtr_reg[5]_0 [2]),
        .I2(\mOutPtr_reg[5]_0 [1]),
        .I3(show_ahead_i_2_n_12),
        .I4(pop),
        .I5(\mOutPtr_reg[5]_0 [0]),
        .O(show_ahead0));
  LUT5 #(
    .INIT(32'h00000001)) 
    show_ahead_i_2
       (.I0(empty_n_i_4_n_12),
        .I1(\mOutPtr_reg[5]_0 [4]),
        .I2(\mOutPtr_reg[5]_0 [5]),
        .I3(mOutPtr_reg[6]),
        .I4(mOutPtr_reg[7]),
        .O(show_ahead_i_2_n_12));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_12 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_1__0 
       (.I0(\waddr[7]_i_2_n_12 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_3_n_12 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_12 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_12 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_12 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_12 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_12 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_12 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_12 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__0_n_12 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi_buffer" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    S,
    Q,
    \mOutPtr_reg[6]_0 ,
    \dout_buf_reg[34]_0 ,
    \dout_buf_reg[34]_1 ,
    DI,
    ap_clk,
    mem_reg_0,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    SR,
    ap_rst_n,
    \dout_buf_reg[34]_2 ,
    \dout_buf_reg[34]_3 ,
    rdata_ack_t,
    \bus_wide_gen.split_cnt__2 ,
    \bus_wide_gen.last_split ,
    D);
  output full_n_reg_0;
  output beat_valid;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\mOutPtr_reg[6]_0 ;
  output \dout_buf_reg[34]_0 ;
  output [32:0]\dout_buf_reg[34]_1 ;
  output [0:0]DI;
  input ap_clk;
  input [32:0]mem_reg_0;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input [0:0]SR;
  input ap_rst_n;
  input \dout_buf_reg[34]_2 ;
  input \dout_buf_reg[34]_3 ;
  input rdata_ack_t;
  input \bus_wide_gen.split_cnt__2 ;
  input \bus_wide_gen.last_split ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \dout_buf[0]_i_1_n_12 ;
  wire \dout_buf[10]_i_1_n_12 ;
  wire \dout_buf[11]_i_1_n_12 ;
  wire \dout_buf[12]_i_1_n_12 ;
  wire \dout_buf[13]_i_1_n_12 ;
  wire \dout_buf[14]_i_1_n_12 ;
  wire \dout_buf[15]_i_1_n_12 ;
  wire \dout_buf[16]_i_1_n_12 ;
  wire \dout_buf[17]_i_1_n_12 ;
  wire \dout_buf[18]_i_1_n_12 ;
  wire \dout_buf[19]_i_1_n_12 ;
  wire \dout_buf[1]_i_1_n_12 ;
  wire \dout_buf[20]_i_1_n_12 ;
  wire \dout_buf[21]_i_1_n_12 ;
  wire \dout_buf[22]_i_1_n_12 ;
  wire \dout_buf[23]_i_1_n_12 ;
  wire \dout_buf[24]_i_1_n_12 ;
  wire \dout_buf[25]_i_1_n_12 ;
  wire \dout_buf[26]_i_1_n_12 ;
  wire \dout_buf[27]_i_1_n_12 ;
  wire \dout_buf[28]_i_1_n_12 ;
  wire \dout_buf[29]_i_1_n_12 ;
  wire \dout_buf[2]_i_1_n_12 ;
  wire \dout_buf[30]_i_1_n_12 ;
  wire \dout_buf[31]_i_1_n_12 ;
  wire \dout_buf[34]_i_2_n_12 ;
  wire \dout_buf[3]_i_1_n_12 ;
  wire \dout_buf[4]_i_1_n_12 ;
  wire \dout_buf[5]_i_1_n_12 ;
  wire \dout_buf[6]_i_1_n_12 ;
  wire \dout_buf[7]_i_1_n_12 ;
  wire \dout_buf[8]_i_1_n_12 ;
  wire \dout_buf[9]_i_1_n_12 ;
  wire \dout_buf_reg[34]_0 ;
  wire [32:0]\dout_buf_reg[34]_1 ;
  wire \dout_buf_reg[34]_2 ;
  wire \dout_buf_reg[34]_3 ;
  wire dout_valid_i_1__0_n_12;
  wire empty_n_i_1_n_12;
  wire empty_n_i_2__2_n_12;
  wire empty_n_i_3__2_n_12;
  wire empty_n_i_4__1_n_12;
  wire empty_n_reg_n_12;
  wire full_n_i_1__0_n_12;
  wire full_n_i_3__2_n_12;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_12 ;
  wire \mOutPtr[7]_i_1__0_n_12 ;
  wire [7:6]mOutPtr_reg;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [32:0]mem_reg_0;
  wire mem_reg_i_10__0_n_12;
  wire mem_reg_i_9_n_12;
  wire mem_reg_n_44;
  wire mem_reg_n_45;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_12;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_12 ;
  wire \waddr[1]_i_1__0_n_12 ;
  wire \waddr[2]_i_1__0_n_12 ;
  wire \waddr[3]_i_1__0_n_12 ;
  wire \waddr[4]_i_1__0_n_12 ;
  wire \waddr[5]_i_1__0_n_12 ;
  wire \waddr[6]_i_1__1_n_12 ;
  wire \waddr[6]_i_2__0_n_12 ;
  wire \waddr[7]_i_2__0_n_12 ;
  wire \waddr[7]_i_3__0_n_12 ;
  wire \waddr[7]_i_4_n_12 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hDD5D775700000000)) 
    \dout_buf[34]_i_1 
       (.I0(beat_valid),
        .I1(\dout_buf_reg[34]_2 ),
        .I2(\dout_buf_reg[34]_3 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.split_cnt__2 ),
        .I5(empty_n_reg_n_12),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_12 ),
        .Q(\dout_buf_reg[34]_1 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_12 ),
        .Q(\dout_buf_reg[34]_1 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_12),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split ),
        .O(dout_valid_i_1__0_n_12));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_12),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFEFFFFFFFE0000FF)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_12),
        .I1(Q[4]),
        .I2(empty_n_i_3__2_n_12),
        .I3(pop),
        .I4(empty_n_i_4__1_n_12),
        .I5(empty_n_reg_n_12),
        .O(empty_n_i_1_n_12));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(empty_n_i_2__2_n_12));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__2
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(empty_n_i_3__2_n_12));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h7)) 
    empty_n_i_4__1
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem_RVALID),
        .O(empty_n_i_4__1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_12),
        .Q(empty_n_reg_n_12),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hFDF5FFF5)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem_RVALID),
        .O(full_n_i_1__0_n_12));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__7
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[6]),
        .I4(full_n_i_3__2_n_12),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__2_n_12));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_12),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__0_n_12 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(\mOutPtr[7]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_12 ),
        .D(\mOutPtr[0]_i_1__0_n_12 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_12 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_12 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_12 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_12 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_12 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_12 ),
        .D(D[5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_12 ),
        .D(D[6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_0[15:0]),
        .DIBDI(mem_reg_0[31:16]),
        .DIPADIP(m_axi_gmem_RRESP),
        .DIPBDIP({1'b1,mem_reg_0[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_44,mem_reg_n_45}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID}));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    mem_reg_i_10__0
       (.I0(mem_reg_i_9_n_12),
        .I1(raddr[6]),
        .I2(raddr[7]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .O(mem_reg_i_10__0_n_12));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(mem_reg_i_9_n_12),
        .I2(raddr[6]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(pop),
        .O(rnext[7]));
  LUT5 #(
    .INIT(32'hF078F0F0)) 
    mem_reg_i_2__0
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(mem_reg_i_9_n_12),
        .I4(pop),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_3__0
       (.I0(mem_reg_i_9_n_12),
        .I1(raddr[4]),
        .I2(pop),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT3 #(
    .INIT(8'hB4)) 
    mem_reg_i_4__0
       (.I0(mem_reg_i_9_n_12),
        .I1(pop),
        .I2(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F00FFFF80000000)) 
    mem_reg_i_5__0
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(mem_reg_i_10__0_n_12),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h70FF8000)) 
    mem_reg_i_6__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_i_10__0_n_12),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h4F80)) 
    mem_reg_i_7__0
       (.I0(raddr[0]),
        .I1(mem_reg_i_10__0_n_12),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h4A)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(mem_reg_i_10__0_n_12),
        .I2(pop),
        .O(rnext[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_9
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .O(mem_reg_i_9_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__2
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__1
       (.I0(Q[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__1
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__1
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__2
       (.I0(Q[1]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem_RVALID),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pout[3]_i_6 
       (.I0(\dout_buf_reg[34]_1 [32]),
        .I1(beat_valid),
        .O(\dout_buf_reg[34]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[32]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(show_ahead_i_2__0_n_12),
        .I4(pop),
        .I5(Q[0]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    show_ahead_i_2__0
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem_RVALID),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(mOutPtr_reg[6]),
        .I5(mOutPtr_reg[7]),
        .O(show_ahead_i_2__0_n_12));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_12 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_12 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_12 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_12 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_12 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_12 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_12 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_12 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_12 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_12 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_12 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_12 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_12 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi_fifo" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    ap_rst_n_0,
    p_47_in,
    ap_rst_n_1,
    p_43_in,
    ap_rst_n_2,
    \bus_wide_gen.strb_buf_reg[0] ,
    \q_reg[9]_0 ,
    E,
    \bus_wide_gen.strb_buf_reg[1] ,
    \beat_len_buf_reg[0] ,
    \beat_len_buf_reg[1] ,
    \beat_len_buf_reg[2] ,
    \beat_len_buf_reg[3] ,
    \beat_len_buf_reg[4] ,
    \beat_len_buf_reg[5] ,
    \beat_len_buf_reg[6] ,
    \beat_len_buf_reg[7] ,
    \beat_len_buf_reg[8] ,
    \beat_len_buf_reg[9] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[4] ,
    in,
    \q_reg[8]_0 ,
    wreq_handling_reg,
    \could_multi_bursts.loop_cnt_reg[2] ,
    pop0,
    wreq_handling_reg_0,
    \bus_wide_gen.WVALID_Dummy_reg ,
    empty_n_reg_0,
    \bus_wide_gen.WLAST_Dummy_reg ,
    \bus_wide_gen.first_pad_reg ,
    \end_addr_buf_reg[1] ,
    SR,
    ap_clk,
    ap_rst_n,
    CO,
    \bus_wide_gen.ready_for_data__0 ,
    m_axi_gmem_WSTRB,
    \bus_wide_gen.strb_buf_reg[1]_0 ,
    \sect_end_buf_reg[1] ,
    Q,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_end_buf_reg[1]_0 ,
    \could_multi_bursts.awlen_buf_reg[3] ,
    empty_n_reg_1,
    data_valid,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    empty_n_reg_2,
    full_n_reg_0,
    \could_multi_bursts.next_loop ,
    wreq_handling_reg_1,
    fifo_wreq_valid,
    AWVALID_Dummy,
    m_axi_gmem_AWREADY,
    req_en__17,
    \sect_len_buf_reg[3] ,
    \could_multi_bursts.sect_handling040_out ,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    m_axi_gmem_WREADY,
    out_BUS_WVALID0__7,
    fifo_resp_ready,
    \sect_len_buf_reg[3]_0 ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    \q_reg[9]_1 ,
    wreq_handling_reg_2,
    m_axi_gmem_WLAST);
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]ap_rst_n_0;
  output p_47_in;
  output [0:0]ap_rst_n_1;
  output p_43_in;
  output [0:0]ap_rst_n_2;
  output \bus_wide_gen.strb_buf_reg[0] ;
  output \q_reg[9]_0 ;
  output [0:0]E;
  output \bus_wide_gen.strb_buf_reg[1] ;
  output \beat_len_buf_reg[0] ;
  output \beat_len_buf_reg[1] ;
  output \beat_len_buf_reg[2] ;
  output \beat_len_buf_reg[3] ;
  output \beat_len_buf_reg[4] ;
  output \beat_len_buf_reg[5] ;
  output \beat_len_buf_reg[6] ;
  output \beat_len_buf_reg[7] ;
  output \beat_len_buf_reg[8] ;
  output \beat_len_buf_reg[9] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[4] ;
  output [3:0]in;
  output \q_reg[8]_0 ;
  output [0:0]wreq_handling_reg;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output pop0;
  output wreq_handling_reg_0;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output empty_n_reg_0;
  output \bus_wide_gen.WLAST_Dummy_reg ;
  output \bus_wide_gen.first_pad_reg ;
  output \end_addr_buf_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input \bus_wide_gen.ready_for_data__0 ;
  input [1:0]m_axi_gmem_WSTRB;
  input [1:0]\bus_wide_gen.strb_buf_reg[1]_0 ;
  input [0:0]\sect_end_buf_reg[1] ;
  input [9:0]Q;
  input [9:0]\sect_len_buf_reg[9] ;
  input [10:0]\sect_len_buf_reg[9]_0 ;
  input \sect_end_buf_reg[1]_0 ;
  input [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input empty_n_reg_1;
  input data_valid;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input [7:0]empty_n_reg_2;
  input [0:0]full_n_reg_0;
  input \could_multi_bursts.next_loop ;
  input wreq_handling_reg_1;
  input fifo_wreq_valid;
  input AWVALID_Dummy;
  input m_axi_gmem_AWREADY;
  input req_en__17;
  input \sect_len_buf_reg[3] ;
  input \could_multi_bursts.sect_handling040_out ;
  input \bus_wide_gen.WVALID_Dummy_reg_0 ;
  input m_axi_gmem_WREADY;
  input out_BUS_WVALID0__7;
  input fifo_resp_ready;
  input \sect_len_buf_reg[3]_0 ;
  input [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  input [0:0]\q_reg[9]_1 ;
  input wreq_handling_reg_2;
  input m_axi_gmem_WLAST;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire \beat_len_buf_reg[0] ;
  wire \beat_len_buf_reg[1] ;
  wire \beat_len_buf_reg[2] ;
  wire \beat_len_buf_reg[3] ;
  wire \beat_len_buf_reg[4] ;
  wire \beat_len_buf_reg[5] ;
  wire \beat_len_buf_reg[6] ;
  wire \beat_len_buf_reg[7] ;
  wire \beat_len_buf_reg[8] ;
  wire \beat_len_buf_reg[9] ;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_i_3_n_12 ;
  wire \bus_wide_gen.WLAST_Dummy_i_4_n_12 ;
  wire \bus_wide_gen.WLAST_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire [9:9]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[31]_i_6_n_12 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.len_cnt[7]_i_4_n_12 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.strb_buf_reg[0] ;
  wire \bus_wide_gen.strb_buf_reg[1] ;
  wire [1:0]\bus_wide_gen.strb_buf_reg[1]_0 ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling040_out ;
  wire data_valid;
  wire data_vld_i_1_n_12;
  wire data_vld_reg_n_12;
  wire empty_n_i_3_n_12;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire [7:0]empty_n_reg_2;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__1_n_12;
  wire full_n_i_2__5_n_12;
  wire [0:0]full_n_reg_0;
  wire [3:0]in;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [1:0]m_axi_gmem_WSTRB;
  wire \mem_reg[4][0]_srl5_n_12 ;
  wire \mem_reg[4][1]_srl5_n_12 ;
  wire \mem_reg[4][2]_srl5_n_12 ;
  wire \mem_reg[4][3]_srl5_n_12 ;
  wire \mem_reg[4][8]_srl5_n_12 ;
  wire \mem_reg[4][9]_srl5_n_12 ;
  wire out_BUS_WVALID0__7;
  wire p_43_in;
  wire p_47_in;
  wire p_48_in;
  wire pop0;
  wire pop0_0;
  wire \pout[0]_i_1_n_12 ;
  wire \pout[1]_i_1_n_12 ;
  wire \pout[2]_i_1_n_12 ;
  wire \pout_reg_n_12_[0] ;
  wire \pout_reg_n_12_[1] ;
  wire \pout_reg_n_12_[2] ;
  wire push;
  wire [8:0]q;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire [0:0]\q_reg[9]_1 ;
  wire req_en__17;
  wire [0:0]\sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf[9]_i_3_n_12 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [10:0]\sect_len_buf_reg[9]_0 ;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire wreq_handling_reg_2;

  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_1),
        .I1(p_43_in),
        .I2(\sect_end_buf_reg[1] ),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(p_47_in),
        .I1(p_48_in),
        .I2(\bus_wide_gen.ready_for_data__0 ),
        .I3(m_axi_gmem_WLAST),
        .O(\bus_wide_gen.WLAST_Dummy_reg ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \bus_wide_gen.WLAST_Dummy_i_2 
       (.I0(empty_n_reg_2[6]),
        .I1(burst_valid),
        .I2(empty_n_reg_2[7]),
        .I3(\bus_wide_gen.WLAST_Dummy_i_3_n_12 ),
        .I4(\bus_wide_gen.WLAST_Dummy_i_4_n_12 ),
        .O(p_48_in));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \bus_wide_gen.WLAST_Dummy_i_3 
       (.I0(empty_n_reg_2[2]),
        .I1(q[2]),
        .I2(empty_n_reg_2[1]),
        .I3(q[1]),
        .O(\bus_wide_gen.WLAST_Dummy_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \bus_wide_gen.WLAST_Dummy_i_4 
       (.I0(q[3]),
        .I1(empty_n_reg_2[3]),
        .I2(q[0]),
        .I3(empty_n_reg_2[0]),
        .I4(empty_n_reg_2[4]),
        .I5(empty_n_reg_2[5]),
        .O(\bus_wide_gen.WLAST_Dummy_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(p_47_in),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\q_reg[9]_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(data_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .O(E));
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(q[8]),
        .I1(p_48_in),
        .O(\q_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(empty_n_reg_2[2]),
        .I2(empty_n_reg_2[1]),
        .I3(empty_n_reg_2[0]),
        .I4(\bus_wide_gen.data_buf[31]_i_6_n_12 ),
        .O(\q_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(empty_n_reg_2[3]),
        .I1(empty_n_reg_2[4]),
        .I2(empty_n_reg_2[5]),
        .I3(empty_n_reg_2[6]),
        .I4(empty_n_reg_2[7]),
        .I5(burst_valid),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(p_47_in),
        .I1(burst_valid),
        .I2(\bus_wide_gen.ready_for_data__0 ),
        .I3(data_valid),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(p_48_in),
        .I1(p_47_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0888080080008000)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4_n_12 ),
        .I1(data_valid),
        .I2(\q_reg[9]_0 ),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I5(\q_reg[8]_0 ),
        .O(p_47_in));
  LUT4 #(
    .INIT(16'hD500)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem_WREADY),
        .I2(out_BUS_WVALID0__7),
        .I3(burst_valid),
        .O(\bus_wide_gen.len_cnt[7]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF80000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I1(\q_reg[9]_0 ),
        .I2(burst_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(data_valid),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT6 #(
    .INIT(64'hDDD000D000000000)) 
    \bus_wide_gen.strb_buf[0]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\q_reg[9]_0 ),
        .I2(m_axi_gmem_WSTRB[0]),
        .I3(E),
        .I4(\bus_wide_gen.strb_buf_reg[1]_0 [0]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hDDD000D000000000)) 
    \bus_wide_gen.strb_buf[1]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\q_reg[9]_0 ),
        .I2(m_axi_gmem_WSTRB[1]),
        .I3(E),
        .I4(\bus_wide_gen.strb_buf_reg[1]_0 [1]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.awlen_buf_reg[3]_0 [4]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [7]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [8]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [4]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.awlen_buf_reg[3] [9]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [5]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I5(\could_multi_bursts.awlen_buf_reg[3] [6]),
        .O(\sect_len_buf_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_43_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    data_vld_i_1
       (.I0(\pout_reg_n_12_[0] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[1] ),
        .I3(pop0_0),
        .I4(data_vld_reg_n_12),
        .I5(push),
        .O(data_vld_i_1_n_12));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_12),
        .Q(data_vld_reg_n_12),
        .R(SR));
  LUT6 #(
    .INIT(64'hE0200000FFFFFFFF)) 
    empty_n_i_1
       (.I0(empty_n_reg_1),
        .I1(q[8]),
        .I2(p_48_in),
        .I3(empty_n_i_3_n_12),
        .I4(\bus_wide_gen.ready_for_data__0 ),
        .I5(burst_valid),
        .O(pop0_0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__1
       (.I0(wreq_handling_reg_1),
        .I1(p_43_in),
        .I2(\sect_end_buf_reg[1] ),
        .I3(fifo_wreq_valid),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h2E00)) 
    empty_n_i_3
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(\q_reg[9]_0 ),
        .I3(data_valid),
        .O(empty_n_i_3_n_12));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0_0),
        .D(data_vld_reg_n_12),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5D5D5D5)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(pop0_0),
        .I2(data_vld_reg_n_12),
        .I3(full_n_i_2__5_n_12),
        .I4(push),
        .I5(fifo_burst_ready),
        .O(full_n_i_1__1_n_12));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_2__5
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[0] ),
        .I2(\pout_reg_n_12_[2] ),
        .I3(data_vld_reg_n_12),
        .O(full_n_i_2__5_n_12));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_12),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_12 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(full_n_reg_0),
        .I1(fifo_burst_ready),
        .I2(\could_multi_bursts.next_loop ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\sect_end_buf_reg[1]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\q_reg[9]_1 ),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'hB7B7B7B748484840)) 
    \pout[0]_i_1 
       (.I0(pop0_0),
        .I1(data_vld_reg_n_12),
        .I2(push),
        .I3(\pout_reg_n_12_[2] ),
        .I4(\pout_reg_n_12_[1] ),
        .I5(\pout_reg_n_12_[0] ),
        .O(\pout[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hAAA4AAAA5AAAAAAA)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_12),
        .I5(pop0_0),
        .O(\pout[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_12),
        .I5(pop0_0),
        .O(\pout[2]_i_1_n_12 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_12 ),
        .Q(\pout_reg_n_12_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_12 ),
        .Q(\pout_reg_n_12_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_12 ),
        .Q(\pout_reg_n_12_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][0]_srl5_n_12 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][1]_srl5_n_12 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][2]_srl5_n_12 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][3]_srl5_n_12 ),
        .Q(q[3]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][8]_srl5_n_12 ),
        .Q(q[8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][9]_srl5_n_12 ),
        .Q(\bus_wide_gen.burst_pack ),
        .R(SR));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(CO),
        .I1(p_43_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_2));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[9]_0 [0]),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\end_addr_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[0]_i_1__1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[0]),
        .I4(\sect_len_buf_reg[9] [0]),
        .I5(\sect_len_buf_reg[9]_0 [1]),
        .O(\beat_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[1]_i_1__1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[1]),
        .I4(\sect_len_buf_reg[9] [1]),
        .I5(\sect_len_buf_reg[9]_0 [2]),
        .O(\beat_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[2]),
        .I4(\sect_len_buf_reg[9] [2]),
        .I5(\sect_len_buf_reg[9]_0 [3]),
        .O(\beat_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[3]),
        .I4(\sect_len_buf_reg[9] [3]),
        .I5(\sect_len_buf_reg[9]_0 [4]),
        .O(\beat_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[4]_i_1__1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[4]),
        .I4(\sect_len_buf_reg[9] [4]),
        .I5(\sect_len_buf_reg[9]_0 [5]),
        .O(\beat_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[5]_i_1__1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[5]),
        .I4(\sect_len_buf_reg[9] [5]),
        .I5(\sect_len_buf_reg[9]_0 [6]),
        .O(\beat_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[6]_i_1__1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[6]),
        .I4(\sect_len_buf_reg[9] [6]),
        .I5(\sect_len_buf_reg[9]_0 [7]),
        .O(\beat_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[7]_i_1__1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[7]),
        .I4(\sect_len_buf_reg[9] [7]),
        .I5(\sect_len_buf_reg[9]_0 [8]),
        .O(\beat_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[8]_i_1__1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[8]),
        .I4(\sect_len_buf_reg[9] [8]),
        .I5(\sect_len_buf_reg[9]_0 [9]),
        .O(\beat_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA2220000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_len_buf[9]_i_3_n_12 ),
        .I1(AWVALID_Dummy),
        .I2(m_axi_gmem_AWREADY),
        .I3(req_en__17),
        .I4(\sect_len_buf_reg[3] ),
        .I5(\could_multi_bursts.sect_handling040_out ),
        .O(p_43_in));
  LUT6 #(
    .INIT(64'hDD55FF779810BA32)) 
    \sect_len_buf[9]_i_2__1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_43_in),
        .I3(Q[9]),
        .I4(\sect_len_buf_reg[9] [9]),
        .I5(\sect_len_buf_reg[9]_0 [10]),
        .O(\beat_len_buf_reg[9] ));
  LUT3 #(
    .INIT(8'h80)) 
    \sect_len_buf[9]_i_3 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\sect_len_buf_reg[3]_0 ),
        .O(\sect_len_buf[9]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_1),
        .I1(p_43_in),
        .I2(\sect_end_buf_reg[1] ),
        .I3(wreq_handling_reg_2),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi_fifo" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_fifo_18
   (fifo_burst_ready,
    s_ready_t_reg,
    \bus_wide_gen.split_cnt__2 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[4] ,
    in,
    ap_rst_n_0,
    \bus_wide_gen.last_split ,
    \q_reg[8]_0 ,
    D,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    m_axi_gmem_ARREADY_0,
    \could_multi_bursts.loop_cnt_reg[2] ,
    s_ready_t_reg_0,
    SR,
    ap_clk,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg ,
    ap_rst_n,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 ,
    \q_reg[8]_1 ,
    Q,
    \bus_wide_gen.ready_for_data__0 ,
    beat_valid,
    \bus_wide_gen.len_cnt_reg[7] ,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[1] ,
    \bus_wide_gen.data_buf_reg[2] ,
    \bus_wide_gen.data_buf_reg[3] ,
    \bus_wide_gen.data_buf_reg[4] ,
    \bus_wide_gen.data_buf_reg[5] ,
    \bus_wide_gen.data_buf_reg[6] ,
    \bus_wide_gen.data_buf_reg[7] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[15]_0 ,
    \could_multi_bursts.next_loop ,
    \q_reg[0]_0 ,
    fifo_rctl_ready,
    \q_reg[0]_1 ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \q_reg[9]_0 ,
    \pout_reg[2]_0 );
  output fifo_burst_ready;
  output [0:0]s_ready_t_reg;
  output \bus_wide_gen.split_cnt__2 ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[4] ;
  output [3:0]in;
  output ap_rst_n_0;
  output \bus_wide_gen.last_split ;
  output \q_reg[8]_0 ;
  output [15:0]D;
  output \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  output m_axi_gmem_ARREADY_0;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output s_ready_t_reg_0;
  input [0:0]SR;
  input ap_clk;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input ap_rst_n;
  input \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  input \q_reg[8]_1 ;
  input [9:0]Q;
  input \bus_wide_gen.ready_for_data__0 ;
  input beat_valid;
  input [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  input \bus_wide_gen.data_buf_reg[0] ;
  input [31:0]\bus_wide_gen.data_buf_reg[15] ;
  input \bus_wide_gen.data_buf_reg[1] ;
  input \bus_wide_gen.data_buf_reg[2] ;
  input \bus_wide_gen.data_buf_reg[3] ;
  input \bus_wide_gen.data_buf_reg[4] ;
  input \bus_wide_gen.data_buf_reg[5] ;
  input \bus_wide_gen.data_buf_reg[6] ;
  input \bus_wide_gen.data_buf_reg[7] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[15]_0 ;
  input \could_multi_bursts.next_loop ;
  input \q_reg[0]_0 ;
  input fifo_rctl_ready;
  input \q_reg[0]_1 ;
  input m_axi_gmem_ARREADY;
  input [5:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [0:0]\q_reg[9]_0 ;
  input \pout_reg[2]_0 ;

  wire [15:0]D;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire beat_valid;
  wire burst_valid;
  wire \bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf[15]_i_3_n_12 ;
  wire \bus_wide_gen.data_buf[15]_i_4_n_12 ;
  wire \bus_wide_gen.data_buf[15]_i_5_n_12 ;
  wire \bus_wide_gen.data_buf[15]_i_6_n_12 ;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire [31:0]\bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[15]_0 ;
  wire \bus_wide_gen.data_buf_reg[1] ;
  wire \bus_wide_gen.data_buf_reg[2] ;
  wire \bus_wide_gen.data_buf_reg[3] ;
  wire \bus_wide_gen.data_buf_reg[4] ;
  wire \bus_wide_gen.data_buf_reg[5] ;
  wire \bus_wide_gen.data_buf_reg[6] ;
  wire \bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_beat__0 ;
  wire \bus_wide_gen.last_split ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.rdata_valid_t_i_3_n_12 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire \bus_wide_gen.tail_split ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire [5:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__3_n_12;
  wire data_vld_reg_n_12;
  wire empty_n_i_4__0_n_12;
  wire empty_n_i_5_n_12;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__5_n_12;
  wire full_n_i_2__2_n_12;
  wire [3:0]in;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARREADY_0;
  wire \mem_reg[4][0]_srl5_n_12 ;
  wire \mem_reg[4][1]_srl5_n_12 ;
  wire \mem_reg[4][2]_srl5_n_12 ;
  wire \mem_reg[4][3]_srl5_n_12 ;
  wire \mem_reg[4][8]_srl5_n_12 ;
  wire \mem_reg[4][9]_srl5_n_12 ;
  wire p_28_in;
  wire pop0;
  wire \pout[0]_i_1__0_n_12 ;
  wire \pout[1]_i_1__0_n_12 ;
  wire \pout[2]_i_1__0_n_12 ;
  wire \pout_reg[2]_0 ;
  wire \pout_reg_n_12_[0] ;
  wire \pout_reg_n_12_[1] ;
  wire \pout_reg_n_12_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[8]_1 ;
  wire [0:0]\q_reg[9]_0 ;
  wire \q_reg_n_12_[0] ;
  wire \q_reg_n_12_[1] ;
  wire \q_reg_n_12_[2] ;
  wire \q_reg_n_12_[3] ;
  wire rdata_ack_t;
  wire [0:0]s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;

  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[0] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [0]),
        .I4(\bus_wide_gen.data_buf_reg[15] [16]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[10] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [10]),
        .I4(\bus_wide_gen.data_buf_reg[15] [26]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[11] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [11]),
        .I4(\bus_wide_gen.data_buf_reg[15] [27]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[12] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [12]),
        .I4(\bus_wide_gen.data_buf_reg[15] [28]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[13] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [13]),
        .I4(\bus_wide_gen.data_buf_reg[15] [29]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[14] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [14]),
        .I4(\bus_wide_gen.data_buf_reg[15] [30]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFFF8088)) 
    \bus_wide_gen.data_buf[15]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[15]_i_3_n_12 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .I4(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[15]_i_2__0 
       (.I0(\bus_wide_gen.data_buf_reg[15]_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [15]),
        .I4(\bus_wide_gen.data_buf_reg[15] [31]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[15]));
  LUT2 #(
    .INIT(4'h7)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.data_buf1 ),
        .I1(p_28_in),
        .O(\bus_wide_gen.data_buf[15]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hBB000000BBBBB0B0)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(p_28_in),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .O(\bus_wide_gen.data_buf[15]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000BBB0B0)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(p_28_in),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \bus_wide_gen.data_buf[15]_i_6 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(\bus_wide_gen.data_buf1 ),
        .I3(p_28_in),
        .O(\bus_wide_gen.data_buf[15]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[1] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [1]),
        .I4(\bus_wide_gen.data_buf_reg[15] [17]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[2] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [2]),
        .I4(\bus_wide_gen.data_buf_reg[15] [18]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000FFFF8088)) 
    \bus_wide_gen.data_buf[31]_i_1__1 
       (.I0(\bus_wide_gen.data_buf[15]_i_3_n_12 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .I4(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I5(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[3] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [3]),
        .I4(\bus_wide_gen.data_buf_reg[15] [19]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[4] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [4]),
        .I4(\bus_wide_gen.data_buf_reg[15] [20]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[5] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [5]),
        .I4(\bus_wide_gen.data_buf_reg[15] [21]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[6] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [6]),
        .I4(\bus_wide_gen.data_buf_reg[15] [22]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[7] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [7]),
        .I4(\bus_wide_gen.data_buf_reg[15] [23]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[8] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [8]),
        .I4(\bus_wide_gen.data_buf_reg[15] [24]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[9] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4_n_12 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_12 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [9]),
        .I4(\bus_wide_gen.data_buf_reg[15] [25]),
        .I5(\bus_wide_gen.data_buf[15]_i_6_n_12 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8A450000FFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_1__1 
       (.I0(\bus_wide_gen.split_cnt__2 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(\bus_wide_gen.tail_split ),
        .I4(\bus_wide_gen.last_beat__0 ),
        .I5(ap_rst_n),
        .O(s_ready_t_reg));
  LUT4 #(
    .INIT(16'hA251)) 
    \bus_wide_gen.len_cnt[7]_i_2__0 
       (.I0(\q_reg[8]_0 ),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.split_cnt__2 ),
        .O(\bus_wide_gen.last_split ));
  LUT6 #(
    .INIT(64'hFFCCCCCCFFFFF4F4)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(p_28_in),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .O(s_ready_t_reg_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.rdata_valid_t_i_2 
       (.I0(\bus_wide_gen.rdata_valid_t_i_3_n_12 ),
        .I1(\bus_wide_gen.len_cnt_reg[7] [2]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7] [1]),
        .O(p_28_in));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.rdata_valid_t_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg[7] [5]),
        .I1(\bus_wide_gen.len_cnt_reg[7] [4]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\bus_wide_gen.rdata_valid_t_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h00000000080820A0)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.data_buf[15]_i_3_n_12 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.last_split ),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hD5C4D5C40000D5C4)) 
    \bus_wide_gen.split_cnt_buf[0]_i_3 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(p_28_in),
        .I2(\bus_wide_gen.data_buf1 ),
        .I3(beat_valid),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .I5(rdata_ack_t),
        .O(\bus_wide_gen.first_split ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3] [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [4]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(Q[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(Q[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(Q[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(Q[3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(Q[7]),
        .I1(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .I2(Q[8]),
        .I3(\could_multi_bursts.arlen_buf_reg[3] [4]),
        .I4(\could_multi_bursts.arlen_buf_reg[3] [5]),
        .I5(Q[9]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(Q[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .I2(Q[5]),
        .I3(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .I5(Q[6]),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hFEFF0000FFFFFFFF)) 
    data_vld_i_1__3
       (.I0(\pout_reg_n_12_[0] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[1] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout_reg[2]_0 ),
        .O(data_vld_i_1__3_n_12));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_12),
        .Q(data_vld_reg_n_12),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \dout_buf[34]_i_3 
       (.I0(\bus_wide_gen.tail_split ),
        .I1(\bus_wide_gen.last_beat__0 ),
        .O(\q_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h88082202FFFFFFFF)) 
    empty_n_i_1__0
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.tail_split ),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.split_cnt__2 ),
        .I5(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    empty_n_i_2__0
       (.I0(beat_valid),
        .I1(burst_valid),
        .I2(\bus_wide_gen.len_cnt_reg[7] [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [7]),
        .I4(empty_n_i_4__0_n_12),
        .I5(empty_n_i_5_n_12),
        .O(\bus_wide_gen.last_beat__0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    empty_n_i_3__1
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(p_28_in),
        .I2(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.split_cnt__2 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_4__0
       (.I0(\bus_wide_gen.len_cnt_reg[7] [2]),
        .I1(\q_reg_n_12_[2] ),
        .I2(\bus_wide_gen.len_cnt_reg[7] [1]),
        .I3(\q_reg_n_12_[1] ),
        .O(empty_n_i_4__0_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    empty_n_i_5
       (.I0(\q_reg_n_12_[3] ),
        .I1(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I2(\q_reg_n_12_[0] ),
        .I3(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7] [4]),
        .I5(\bus_wide_gen.len_cnt_reg[7] [5]),
        .O(empty_n_i_5_n_12));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_12),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_12),
        .I2(data_vld_reg_n_12),
        .I3(pop0),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__5_n_12));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__2
       (.I0(data_vld_reg_n_12),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(\pout_reg_n_12_[1] ),
        .I4(fifo_burst_ready),
        .I5(\could_multi_bursts.next_loop ),
        .O(full_n_i_2__2_n_12));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_12),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_12 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(fifo_burst_ready),
        .I1(\q_reg[0]_0 ),
        .I2(fifo_rctl_ready),
        .I3(\q_reg[0]_1 ),
        .I4(m_axi_gmem_ARREADY),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1__0 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\q_reg[8]_1 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1__0 
       (.I0(\q_reg[9]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h7B7B7B7B84848404)) 
    \pout[0]_i_1__0 
       (.I0(\pout_reg[2]_0 ),
        .I1(data_vld_reg_n_12),
        .I2(pop0),
        .I3(\pout_reg_n_12_[2] ),
        .I4(\pout_reg_n_12_[1] ),
        .I5(\pout_reg_n_12_[0] ),
        .O(\pout[0]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hA4AAAAAAAA5AAAAA)) 
    \pout[1]_i_1__0 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout_reg[2]_0 ),
        .O(\pout[1]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hC8CCCCCCCC6CCCCC)) 
    \pout[2]_i_1__0 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout_reg[2]_0 ),
        .O(\pout[2]_i_1__0_n_12 ));
  LUT5 #(
    .INIT(32'h4FFFFFFF)) 
    \pout[2]_i_2__1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\q_reg[0]_1 ),
        .I2(fifo_burst_ready),
        .I3(\q_reg[0]_0 ),
        .I4(fifo_rctl_ready),
        .O(m_axi_gmem_ARREADY_0));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_12 ),
        .Q(\pout_reg_n_12_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_12 ),
        .Q(\pout_reg_n_12_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_12 ),
        .Q(\pout_reg_n_12_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_12 ),
        .Q(\q_reg_n_12_[0] ),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_12 ),
        .Q(\q_reg_n_12_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_12 ),
        .Q(\q_reg_n_12_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_12 ),
        .Q(\q_reg_n_12_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_12 ),
        .Q(\bus_wide_gen.tail_split ),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_12 ),
        .Q(\bus_wide_gen.data_buf1 ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi_fifo" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    next_wreq,
    D,
    ap_rst_n_0,
    \q_reg[61]_0 ,
    wreq_handling_reg,
    \q_reg[63]_0 ,
    \could_multi_bursts.sect_handling040_out ,
    S,
    \q_reg[58]_0 ,
    \q_reg[54]_0 ,
    \q_reg[50]_0 ,
    \q_reg[46]_0 ,
    \q_reg[42]_0 ,
    \q_reg[38]_0 ,
    \q_reg[34]_0 ,
    \sect_cnt_reg[18] ,
    wreq_handling_reg_0,
    SR,
    pop0,
    ap_clk,
    ap_rst_n,
    Q,
    sect_cnt0,
    \could_multi_bursts.last_sect_buf_reg ,
    fifo_wreq_valid_buf_reg,
    fifo_wreq_valid_buf_reg_0,
    p_43_in,
    fifo_wreq_valid_buf_reg_1,
    E,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    full_n_reg_0,
    \sect_len_buf_reg[3]_1 ,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    push,
    \q_reg[63]_1 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output next_wreq;
  output [19:0]D;
  output [0:0]ap_rst_n_0;
  output [60:0]\q_reg[61]_0 ;
  output wreq_handling_reg;
  output \q_reg[63]_0 ;
  output \could_multi_bursts.sect_handling040_out ;
  output [3:0]S;
  output [3:0]\q_reg[58]_0 ;
  output [3:0]\q_reg[54]_0 ;
  output [3:0]\q_reg[50]_0 ;
  output [3:0]\q_reg[46]_0 ;
  output [3:0]\q_reg[42]_0 ;
  output [3:0]\q_reg[38]_0 ;
  output [2:0]\q_reg[34]_0 ;
  output [2:0]\sect_cnt_reg[18] ;
  output [0:0]wreq_handling_reg_0;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [8:0]\could_multi_bursts.last_sect_buf_reg ;
  input fifo_wreq_valid_buf_reg;
  input [0:0]fifo_wreq_valid_buf_reg_0;
  input p_43_in;
  input fifo_wreq_valid_buf_reg_1;
  input [0:0]E;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input [0:0]full_n_reg_0;
  input \sect_len_buf_reg[3]_1 ;
  input [7:0]\could_multi_bursts.last_sect_buf_reg_0 ;
  input push;
  input [62:0]\q_reg[63]_1 ;

  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \align_len[31]_i_10_n_12 ;
  wire \align_len[31]_i_4_n_12 ;
  wire \align_len[31]_i_5_n_12 ;
  wire \align_len[31]_i_6_n_12 ;
  wire \align_len[31]_i_7_n_12 ;
  wire \align_len[31]_i_8_n_12 ;
  wire \align_len[31]_i_9_n_12 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [8:0]\could_multi_bursts.last_sect_buf_reg ;
  wire [7:0]\could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.sect_handling040_out ;
  wire data_vld_i_1__0_n_12;
  wire data_vld_reg_n_12;
  wire [63:62]fifo_wreq_data;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire [0:0]fifo_wreq_valid_buf_reg_0;
  wire fifo_wreq_valid_buf_reg_1;
  wire full_n_i_1__2_n_12;
  wire full_n_i_2_n_12;
  wire [0:0]full_n_reg_0;
  wire \mem_reg[4][0]_srl5_n_12 ;
  wire \mem_reg[4][10]_srl5_n_12 ;
  wire \mem_reg[4][11]_srl5_n_12 ;
  wire \mem_reg[4][12]_srl5_n_12 ;
  wire \mem_reg[4][13]_srl5_n_12 ;
  wire \mem_reg[4][14]_srl5_n_12 ;
  wire \mem_reg[4][15]_srl5_n_12 ;
  wire \mem_reg[4][16]_srl5_n_12 ;
  wire \mem_reg[4][17]_srl5_n_12 ;
  wire \mem_reg[4][18]_srl5_n_12 ;
  wire \mem_reg[4][19]_srl5_n_12 ;
  wire \mem_reg[4][1]_srl5_n_12 ;
  wire \mem_reg[4][20]_srl5_n_12 ;
  wire \mem_reg[4][21]_srl5_n_12 ;
  wire \mem_reg[4][22]_srl5_n_12 ;
  wire \mem_reg[4][23]_srl5_n_12 ;
  wire \mem_reg[4][24]_srl5_n_12 ;
  wire \mem_reg[4][25]_srl5_n_12 ;
  wire \mem_reg[4][26]_srl5_n_12 ;
  wire \mem_reg[4][27]_srl5_n_12 ;
  wire \mem_reg[4][28]_srl5_n_12 ;
  wire \mem_reg[4][29]_srl5_n_12 ;
  wire \mem_reg[4][2]_srl5_n_12 ;
  wire \mem_reg[4][30]_srl5_n_12 ;
  wire \mem_reg[4][32]_srl5_n_12 ;
  wire \mem_reg[4][33]_srl5_n_12 ;
  wire \mem_reg[4][34]_srl5_n_12 ;
  wire \mem_reg[4][35]_srl5_n_12 ;
  wire \mem_reg[4][36]_srl5_n_12 ;
  wire \mem_reg[4][37]_srl5_n_12 ;
  wire \mem_reg[4][38]_srl5_n_12 ;
  wire \mem_reg[4][39]_srl5_n_12 ;
  wire \mem_reg[4][3]_srl5_n_12 ;
  wire \mem_reg[4][40]_srl5_n_12 ;
  wire \mem_reg[4][41]_srl5_n_12 ;
  wire \mem_reg[4][42]_srl5_n_12 ;
  wire \mem_reg[4][43]_srl5_n_12 ;
  wire \mem_reg[4][44]_srl5_n_12 ;
  wire \mem_reg[4][45]_srl5_n_12 ;
  wire \mem_reg[4][46]_srl5_n_12 ;
  wire \mem_reg[4][47]_srl5_n_12 ;
  wire \mem_reg[4][48]_srl5_n_12 ;
  wire \mem_reg[4][49]_srl5_n_12 ;
  wire \mem_reg[4][4]_srl5_n_12 ;
  wire \mem_reg[4][50]_srl5_n_12 ;
  wire \mem_reg[4][51]_srl5_n_12 ;
  wire \mem_reg[4][52]_srl5_n_12 ;
  wire \mem_reg[4][53]_srl5_n_12 ;
  wire \mem_reg[4][54]_srl5_n_12 ;
  wire \mem_reg[4][55]_srl5_n_12 ;
  wire \mem_reg[4][56]_srl5_n_12 ;
  wire \mem_reg[4][57]_srl5_n_12 ;
  wire \mem_reg[4][58]_srl5_n_12 ;
  wire \mem_reg[4][59]_srl5_n_12 ;
  wire \mem_reg[4][5]_srl5_n_12 ;
  wire \mem_reg[4][60]_srl5_n_12 ;
  wire \mem_reg[4][61]_srl5_n_12 ;
  wire \mem_reg[4][62]_srl5_n_12 ;
  wire \mem_reg[4][63]_srl5_n_12 ;
  wire \mem_reg[4][6]_srl5_n_12 ;
  wire \mem_reg[4][7]_srl5_n_12 ;
  wire \mem_reg[4][8]_srl5_n_12 ;
  wire \mem_reg[4][9]_srl5_n_12 ;
  wire next_wreq;
  wire p_43_in;
  wire pop0;
  wire \pout[0]_i_1_n_12 ;
  wire \pout[1]_i_1_n_12 ;
  wire \pout[2]_i_1_n_12 ;
  wire \pout[2]_i_2_n_12 ;
  wire \pout_reg_n_12_[0] ;
  wire \pout_reg_n_12_[1] ;
  wire \pout_reg_n_12_[2] ;
  wire push;
  wire [2:0]\q_reg[34]_0 ;
  wire [3:0]\q_reg[38]_0 ;
  wire [3:0]\q_reg[42]_0 ;
  wire [3:0]\q_reg[46]_0 ;
  wire [3:0]\q_reg[50]_0 ;
  wire [3:0]\q_reg[54]_0 ;
  wire [3:0]\q_reg[58]_0 ;
  wire [60:0]\q_reg[61]_0 ;
  wire \q_reg[63]_0 ;
  wire [62:0]\q_reg[63]_1 ;
  wire rs2f_wreq_ack;
  wire [18:0]sect_cnt0;
  wire [2:0]\sect_cnt_reg[18] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire wreq_handling_reg;
  wire [0:0]wreq_handling_reg_0;
  wire zero_len_event;

  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'hFD55)) 
    \align_len[31]_i_1 
       (.I0(ap_rst_n),
        .I1(fifo_wreq_data[63]),
        .I2(zero_len_event),
        .I3(E),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_10 
       (.I0(\q_reg[61]_0 [59]),
        .I1(\q_reg[61]_0 [60]),
        .I2(fifo_wreq_data[63]),
        .I3(fifo_wreq_data[62]),
        .O(\align_len[31]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \align_len[31]_i_3 
       (.I0(\align_len[31]_i_4_n_12 ),
        .I1(\align_len[31]_i_5_n_12 ),
        .I2(\q_reg[61]_0 [31]),
        .I3(\q_reg[61]_0 [32]),
        .I4(\q_reg[61]_0 [33]),
        .I5(\align_len[31]_i_6_n_12 ),
        .O(zero_len_event));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \align_len[31]_i_4 
       (.I0(\q_reg[61]_0 [42]),
        .I1(\q_reg[61]_0 [43]),
        .I2(\q_reg[61]_0 [44]),
        .I3(\q_reg[61]_0 [45]),
        .I4(\q_reg[61]_0 [46]),
        .I5(fifo_wreq_valid),
        .O(\align_len[31]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \align_len[31]_i_5 
       (.I0(\q_reg[61]_0 [34]),
        .I1(\q_reg[61]_0 [35]),
        .I2(\q_reg[61]_0 [36]),
        .I3(\q_reg[61]_0 [37]),
        .I4(\align_len[31]_i_7_n_12 ),
        .O(\align_len[31]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \align_len[31]_i_6 
       (.I0(\align_len[31]_i_8_n_12 ),
        .I1(\q_reg[61]_0 [47]),
        .I2(\q_reg[61]_0 [48]),
        .I3(\q_reg[61]_0 [49]),
        .I4(\q_reg[61]_0 [50]),
        .I5(\align_len[31]_i_9_n_12 ),
        .O(\align_len[31]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \align_len[31]_i_7 
       (.I0(\q_reg[61]_0 [41]),
        .I1(\q_reg[61]_0 [40]),
        .I2(\q_reg[61]_0 [39]),
        .I3(\q_reg[61]_0 [38]),
        .O(\align_len[31]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_8 
       (.I0(\q_reg[61]_0 [51]),
        .I1(\q_reg[61]_0 [52]),
        .I2(\q_reg[61]_0 [53]),
        .I3(\q_reg[61]_0 [54]),
        .O(\align_len[31]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_9 
       (.I0(\q_reg[61]_0 [58]),
        .I1(\q_reg[61]_0 [57]),
        .I2(\q_reg[61]_0 [56]),
        .I3(\q_reg[61]_0 [55]),
        .I4(\align_len[31]_i_10_n_12 ),
        .O(\align_len[31]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'hFEFF0000FFFFFFFF)) 
    data_vld_i_1__0
       (.I0(\pout_reg_n_12_[0] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[1] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout[2]_i_2_n_12 ),
        .O(data_vld_i_1__0_n_12));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_12),
        .Q(data_vld_reg_n_12),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_12),
        .Q(fifo_wreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_wreq_valid_buf_i_1
       (.I0(fifo_wreq_valid_buf_reg),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_0),
        .I3(p_43_in),
        .I4(fifo_wreq_valid_buf_reg_1),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hF777F7F7F555F5F5)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_12),
        .I2(data_vld_reg_n_12),
        .I3(next_wreq),
        .I4(fifo_wreq_valid),
        .I5(rs2f_wreq_ack),
        .O(full_n_i_1__2_n_12));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2
       (.I0(data_vld_reg_n_12),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(\pout_reg_n_12_[1] ),
        .I4(full_n_reg_0),
        .I5(rs2f_wreq_ack),
        .O(full_n_i_2_n_12));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_12),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\q_reg[61]_0 [37]),
        .O(\q_reg[38]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\q_reg[61]_0 [36]),
        .O(\q_reg[38]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\q_reg[61]_0 [35]),
        .O(\q_reg[38]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(\q_reg[61]_0 [34]),
        .O(\q_reg[38]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\q_reg[61]_0 [41]),
        .O(\q_reg[42]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\q_reg[61]_0 [40]),
        .O(\q_reg[42]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(\q_reg[61]_0 [39]),
        .O(\q_reg[42]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(\q_reg[61]_0 [38]),
        .O(\q_reg[42]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(\q_reg[61]_0 [45]),
        .O(\q_reg[46]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(\q_reg[61]_0 [44]),
        .O(\q_reg[46]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(\q_reg[61]_0 [43]),
        .O(\q_reg[46]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(\q_reg[61]_0 [42]),
        .O(\q_reg[46]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1
       (.I0(\q_reg[61]_0 [49]),
        .O(\q_reg[50]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2
       (.I0(\q_reg[61]_0 [48]),
        .O(\q_reg[50]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3
       (.I0(\q_reg[61]_0 [47]),
        .O(\q_reg[50]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4
       (.I0(\q_reg[61]_0 [46]),
        .O(\q_reg[50]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1
       (.I0(\q_reg[61]_0 [53]),
        .O(\q_reg[54]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2
       (.I0(\q_reg[61]_0 [52]),
        .O(\q_reg[54]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3
       (.I0(\q_reg[61]_0 [51]),
        .O(\q_reg[54]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4
       (.I0(\q_reg[61]_0 [50]),
        .O(\q_reg[54]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1
       (.I0(\q_reg[61]_0 [57]),
        .O(\q_reg[58]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2
       (.I0(\q_reg[61]_0 [56]),
        .O(\q_reg[58]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3
       (.I0(\q_reg[61]_0 [55]),
        .O(\q_reg[58]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4
       (.I0(\q_reg[61]_0 [54]),
        .O(\q_reg[58]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1
       (.I0(fifo_wreq_data[62]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2
       (.I0(\q_reg[61]_0 [60]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3
       (.I0(\q_reg[61]_0 [59]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4
       (.I0(\q_reg[61]_0 [58]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[61]_0 [33]),
        .O(\q_reg[34]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\q_reg[61]_0 [32]),
        .O(\q_reg[34]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(\q_reg[61]_0 [31]),
        .O(\q_reg[34]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_data[63]),
        .I1(fifo_wreq_valid),
        .I2(zero_len_event),
        .O(\q_reg[63]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\could_multi_bursts.last_sect_buf_reg [7]),
        .I1(\could_multi_bursts.last_sect_buf_reg_0 [6]),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 [7]),
        .I3(\could_multi_bursts.last_sect_buf_reg [8]),
        .O(\sect_cnt_reg[18] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\could_multi_bursts.last_sect_buf_reg [4]),
        .I1(\could_multi_bursts.last_sect_buf_reg_0 [3]),
        .I2(\could_multi_bursts.last_sect_buf_reg [5]),
        .I3(\could_multi_bursts.last_sect_buf_reg_0 [4]),
        .I4(\could_multi_bursts.last_sect_buf_reg_0 [5]),
        .I5(\could_multi_bursts.last_sect_buf_reg [6]),
        .O(\sect_cnt_reg[18] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\could_multi_bursts.last_sect_buf_reg [1]),
        .I1(\could_multi_bursts.last_sect_buf_reg_0 [0]),
        .I2(\could_multi_bursts.last_sect_buf_reg [2]),
        .I3(\could_multi_bursts.last_sect_buf_reg_0 [1]),
        .I4(\could_multi_bursts.last_sect_buf_reg_0 [2]),
        .I5(\could_multi_bursts.last_sect_buf_reg [3]),
        .O(\sect_cnt_reg[18] [0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [0]),
        .Q(\mem_reg[4][0]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [10]),
        .Q(\mem_reg[4][10]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [11]),
        .Q(\mem_reg[4][11]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [12]),
        .Q(\mem_reg[4][12]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [13]),
        .Q(\mem_reg[4][13]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [14]),
        .Q(\mem_reg[4][14]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [15]),
        .Q(\mem_reg[4][15]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [16]),
        .Q(\mem_reg[4][16]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [17]),
        .Q(\mem_reg[4][17]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [18]),
        .Q(\mem_reg[4][18]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [19]),
        .Q(\mem_reg[4][19]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [1]),
        .Q(\mem_reg[4][1]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [20]),
        .Q(\mem_reg[4][20]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [21]),
        .Q(\mem_reg[4][21]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [22]),
        .Q(\mem_reg[4][22]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [23]),
        .Q(\mem_reg[4][23]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [24]),
        .Q(\mem_reg[4][24]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [25]),
        .Q(\mem_reg[4][25]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [26]),
        .Q(\mem_reg[4][26]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [27]),
        .Q(\mem_reg[4][27]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [28]),
        .Q(\mem_reg[4][28]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [29]),
        .Q(\mem_reg[4][29]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [2]),
        .Q(\mem_reg[4][2]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [30]),
        .Q(\mem_reg[4][30]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [31]),
        .Q(\mem_reg[4][32]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [32]),
        .Q(\mem_reg[4][33]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [33]),
        .Q(\mem_reg[4][34]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [34]),
        .Q(\mem_reg[4][35]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [35]),
        .Q(\mem_reg[4][36]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [36]),
        .Q(\mem_reg[4][37]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [37]),
        .Q(\mem_reg[4][38]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [38]),
        .Q(\mem_reg[4][39]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [3]),
        .Q(\mem_reg[4][3]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [39]),
        .Q(\mem_reg[4][40]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [40]),
        .Q(\mem_reg[4][41]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [41]),
        .Q(\mem_reg[4][42]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [42]),
        .Q(\mem_reg[4][43]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [43]),
        .Q(\mem_reg[4][44]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [44]),
        .Q(\mem_reg[4][45]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [45]),
        .Q(\mem_reg[4][46]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [46]),
        .Q(\mem_reg[4][47]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [47]),
        .Q(\mem_reg[4][48]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [48]),
        .Q(\mem_reg[4][49]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [4]),
        .Q(\mem_reg[4][4]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [49]),
        .Q(\mem_reg[4][50]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [50]),
        .Q(\mem_reg[4][51]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [51]),
        .Q(\mem_reg[4][52]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [52]),
        .Q(\mem_reg[4][53]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [53]),
        .Q(\mem_reg[4][54]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [54]),
        .Q(\mem_reg[4][55]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [55]),
        .Q(\mem_reg[4][56]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [56]),
        .Q(\mem_reg[4][57]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [57]),
        .Q(\mem_reg[4][58]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [58]),
        .Q(\mem_reg[4][59]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [5]),
        .Q(\mem_reg[4][5]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [59]),
        .Q(\mem_reg[4][60]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [60]),
        .Q(\mem_reg[4][61]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [61]),
        .Q(\mem_reg[4][62]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [62]),
        .Q(\mem_reg[4][63]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [6]),
        .Q(\mem_reg[4][6]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [7]),
        .Q(\mem_reg[4][7]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [8]),
        .Q(\mem_reg[4][8]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_1 [9]),
        .Q(\mem_reg[4][9]_srl5_n_12 ));
  LUT6 #(
    .INIT(64'h7B7B7B7B84848404)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2_n_12 ),
        .I1(data_vld_reg_n_12),
        .I2(pop0),
        .I3(\pout_reg_n_12_[2] ),
        .I4(\pout_reg_n_12_[1] ),
        .I5(\pout_reg_n_12_[0] ),
        .O(\pout[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hA4AAAAAAAA5AAAAA)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout[2]_i_2_n_12 ),
        .O(\pout[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hC8CCCCCCCC6CCCCC)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout[2]_i_2_n_12 ),
        .O(\pout[2]_i_1_n_12 ));
  LUT2 #(
    .INIT(4'h7)) 
    \pout[2]_i_2 
       (.I0(rs2f_wreq_ack),
        .I1(full_n_reg_0),
        .O(\pout[2]_i_2_n_12 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_12 ),
        .Q(\pout_reg_n_12_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_12 ),
        .Q(\pout_reg_n_12_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_12 ),
        .Q(\pout_reg_n_12_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [30]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [31]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [32]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [33]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][35]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [34]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][36]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [35]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][37]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [36]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [37]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [38]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [39]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [40]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [41]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [42]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][44]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [43]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [44]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][46]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [45]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [46]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [47]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [48]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [49]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [50]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [51]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][53]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [52]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][54]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [53]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][55]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [54]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][56]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [55]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][57]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [56]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][58]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [57]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][59]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [58]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][60]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [59]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][61]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [60]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][62]_srl5_n_12 ),
        .Q(fifo_wreq_data[62]),
        .R(SR));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][63]_srl5_n_12 ),
        .Q(fifo_wreq_data[63]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(\could_multi_bursts.last_sect_buf_reg [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1 
       (.I0(fifo_wreq_valid_buf_reg_1),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg),
        .I3(p_43_in),
        .O(wreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \sect_len_buf[9]_i_4 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(fifo_wreq_valid_buf_reg_1),
        .O(wreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_len_buf[9]_i_5 
       (.I0(fifo_wreq_valid_buf_reg_1),
        .I1(\sect_len_buf_reg[3]_1 ),
        .O(\could_multi_bursts.sect_handling040_out ));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi_fifo" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_fifo__parameterized0_20
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    next_rreq,
    D,
    S,
    \q_reg[61]_0 ,
    \q_reg[58]_0 ,
    \q_reg[54]_0 ,
    \q_reg[50]_0 ,
    \q_reg[46]_0 ,
    \q_reg[42]_0 ,
    \q_reg[38]_0 ,
    \q_reg[34]_0 ,
    \sect_cnt_reg[18] ,
    invalid_len_event0,
    E,
    SR,
    pop0,
    ap_clk,
    ap_rst_n,
    Q,
    sect_cnt0,
    last_sect_carry__0,
    fifo_rreq_valid_buf_reg,
    p_21_in,
    fifo_rreq_valid_buf_reg_0,
    fifo_rreq_valid_buf_reg_1,
    full_n_reg_0,
    last_sect_carry__0_0,
    push,
    \q_reg[63]_0 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output next_rreq;
  output [19:0]D;
  output [3:0]S;
  output [60:0]\q_reg[61]_0 ;
  output [3:0]\q_reg[58]_0 ;
  output [3:0]\q_reg[54]_0 ;
  output [3:0]\q_reg[50]_0 ;
  output [3:0]\q_reg[46]_0 ;
  output [3:0]\q_reg[42]_0 ;
  output [3:0]\q_reg[38]_0 ;
  output [2:0]\q_reg[34]_0 ;
  output [2:0]\sect_cnt_reg[18] ;
  output invalid_len_event0;
  output [0:0]E;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [8:0]last_sect_carry__0;
  input fifo_rreq_valid_buf_reg;
  input p_21_in;
  input [0:0]fifo_rreq_valid_buf_reg_0;
  input fifo_rreq_valid_buf_reg_1;
  input [0:0]full_n_reg_0;
  input [7:0]last_sect_carry__0_0;
  input push;
  input [62:0]\q_reg[63]_0 ;

  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__4_n_12;
  wire data_vld_reg_n_12;
  wire [63:62]fifo_rreq_data;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire [0:0]fifo_rreq_valid_buf_reg_0;
  wire fifo_rreq_valid_buf_reg_1;
  wire full_n_i_1__7_n_12;
  wire full_n_i_2__3_n_12;
  wire [0:0]full_n_reg_0;
  wire invalid_len_event0;
  wire invalid_len_event_i_2_n_12;
  wire invalid_len_event_i_3_n_12;
  wire invalid_len_event_i_4_n_12;
  wire invalid_len_event_i_5_n_12;
  wire invalid_len_event_i_6_n_12;
  wire invalid_len_event_i_7_n_12;
  wire invalid_len_event_i_8_n_12;
  wire invalid_len_event_i_9_n_12;
  wire [8:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_12 ;
  wire \mem_reg[4][10]_srl5_n_12 ;
  wire \mem_reg[4][11]_srl5_n_12 ;
  wire \mem_reg[4][12]_srl5_n_12 ;
  wire \mem_reg[4][13]_srl5_n_12 ;
  wire \mem_reg[4][14]_srl5_n_12 ;
  wire \mem_reg[4][15]_srl5_n_12 ;
  wire \mem_reg[4][16]_srl5_n_12 ;
  wire \mem_reg[4][17]_srl5_n_12 ;
  wire \mem_reg[4][18]_srl5_n_12 ;
  wire \mem_reg[4][19]_srl5_n_12 ;
  wire \mem_reg[4][1]_srl5_n_12 ;
  wire \mem_reg[4][20]_srl5_n_12 ;
  wire \mem_reg[4][21]_srl5_n_12 ;
  wire \mem_reg[4][22]_srl5_n_12 ;
  wire \mem_reg[4][23]_srl5_n_12 ;
  wire \mem_reg[4][24]_srl5_n_12 ;
  wire \mem_reg[4][25]_srl5_n_12 ;
  wire \mem_reg[4][26]_srl5_n_12 ;
  wire \mem_reg[4][27]_srl5_n_12 ;
  wire \mem_reg[4][28]_srl5_n_12 ;
  wire \mem_reg[4][29]_srl5_n_12 ;
  wire \mem_reg[4][2]_srl5_n_12 ;
  wire \mem_reg[4][30]_srl5_n_12 ;
  wire \mem_reg[4][32]_srl5_n_12 ;
  wire \mem_reg[4][33]_srl5_n_12 ;
  wire \mem_reg[4][34]_srl5_n_12 ;
  wire \mem_reg[4][35]_srl5_n_12 ;
  wire \mem_reg[4][36]_srl5_n_12 ;
  wire \mem_reg[4][37]_srl5_n_12 ;
  wire \mem_reg[4][38]_srl5_n_12 ;
  wire \mem_reg[4][39]_srl5_n_12 ;
  wire \mem_reg[4][3]_srl5_n_12 ;
  wire \mem_reg[4][40]_srl5_n_12 ;
  wire \mem_reg[4][41]_srl5_n_12 ;
  wire \mem_reg[4][42]_srl5_n_12 ;
  wire \mem_reg[4][43]_srl5_n_12 ;
  wire \mem_reg[4][44]_srl5_n_12 ;
  wire \mem_reg[4][45]_srl5_n_12 ;
  wire \mem_reg[4][46]_srl5_n_12 ;
  wire \mem_reg[4][47]_srl5_n_12 ;
  wire \mem_reg[4][48]_srl5_n_12 ;
  wire \mem_reg[4][49]_srl5_n_12 ;
  wire \mem_reg[4][4]_srl5_n_12 ;
  wire \mem_reg[4][50]_srl5_n_12 ;
  wire \mem_reg[4][51]_srl5_n_12 ;
  wire \mem_reg[4][52]_srl5_n_12 ;
  wire \mem_reg[4][53]_srl5_n_12 ;
  wire \mem_reg[4][54]_srl5_n_12 ;
  wire \mem_reg[4][55]_srl5_n_12 ;
  wire \mem_reg[4][56]_srl5_n_12 ;
  wire \mem_reg[4][57]_srl5_n_12 ;
  wire \mem_reg[4][58]_srl5_n_12 ;
  wire \mem_reg[4][59]_srl5_n_12 ;
  wire \mem_reg[4][5]_srl5_n_12 ;
  wire \mem_reg[4][60]_srl5_n_12 ;
  wire \mem_reg[4][61]_srl5_n_12 ;
  wire \mem_reg[4][62]_srl5_n_12 ;
  wire \mem_reg[4][63]_srl5_n_12 ;
  wire \mem_reg[4][6]_srl5_n_12 ;
  wire \mem_reg[4][7]_srl5_n_12 ;
  wire \mem_reg[4][8]_srl5_n_12 ;
  wire \mem_reg[4][9]_srl5_n_12 ;
  wire next_rreq;
  wire p_21_in;
  wire pop0;
  wire \pout[0]_i_1_n_12 ;
  wire \pout[1]_i_1_n_12 ;
  wire \pout[2]_i_1_n_12 ;
  wire \pout[2]_i_2__2_n_12 ;
  wire \pout_reg_n_12_[0] ;
  wire \pout_reg_n_12_[1] ;
  wire \pout_reg_n_12_[2] ;
  wire push;
  wire [2:0]\q_reg[34]_0 ;
  wire [3:0]\q_reg[38]_0 ;
  wire [3:0]\q_reg[42]_0 ;
  wire [3:0]\q_reg[46]_0 ;
  wire [3:0]\q_reg[50]_0 ;
  wire [3:0]\q_reg[54]_0 ;
  wire [3:0]\q_reg[58]_0 ;
  wire [60:0]\q_reg[61]_0 ;
  wire [62:0]\q_reg[63]_0 ;
  wire rs2f_rreq_ack;
  wire [18:0]sect_cnt0;
  wire [2:0]\sect_cnt_reg[18] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\q_reg[61]_0 [37]),
        .O(\q_reg[38]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\q_reg[61]_0 [36]),
        .O(\q_reg[38]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\q_reg[61]_0 [35]),
        .O(\q_reg[38]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4
       (.I0(\q_reg[61]_0 [34]),
        .O(\q_reg[38]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\q_reg[61]_0 [41]),
        .O(\q_reg[42]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\q_reg[61]_0 [40]),
        .O(\q_reg[42]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_3
       (.I0(\q_reg[61]_0 [39]),
        .O(\q_reg[42]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_4
       (.I0(\q_reg[61]_0 [38]),
        .O(\q_reg[42]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_1
       (.I0(\q_reg[61]_0 [45]),
        .O(\q_reg[46]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_2
       (.I0(\q_reg[61]_0 [44]),
        .O(\q_reg[46]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_3
       (.I0(\q_reg[61]_0 [43]),
        .O(\q_reg[46]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_4
       (.I0(\q_reg[61]_0 [42]),
        .O(\q_reg[46]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_1
       (.I0(\q_reg[61]_0 [49]),
        .O(\q_reg[50]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_2
       (.I0(\q_reg[61]_0 [48]),
        .O(\q_reg[50]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_3
       (.I0(\q_reg[61]_0 [47]),
        .O(\q_reg[50]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_4
       (.I0(\q_reg[61]_0 [46]),
        .O(\q_reg[50]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_1
       (.I0(\q_reg[61]_0 [53]),
        .O(\q_reg[54]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_2
       (.I0(\q_reg[61]_0 [52]),
        .O(\q_reg[54]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_3
       (.I0(\q_reg[61]_0 [51]),
        .O(\q_reg[54]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_4
       (.I0(\q_reg[61]_0 [50]),
        .O(\q_reg[54]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_1
       (.I0(\q_reg[61]_0 [57]),
        .O(\q_reg[58]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_2
       (.I0(\q_reg[61]_0 [56]),
        .O(\q_reg[58]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_3
       (.I0(\q_reg[61]_0 [55]),
        .O(\q_reg[58]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_4
       (.I0(\q_reg[61]_0 [54]),
        .O(\q_reg[58]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_1
       (.I0(fifo_rreq_data[62]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_2
       (.I0(\q_reg[61]_0 [60]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_3
       (.I0(\q_reg[61]_0 [59]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_4
       (.I0(\q_reg[61]_0 [58]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[61]_0 [33]),
        .O(\q_reg[34]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(\q_reg[61]_0 [32]),
        .O(\q_reg[34]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(\q_reg[61]_0 [31]),
        .O(\q_reg[34]_0 [0]));
  LUT6 #(
    .INIT(64'hFEFF0000FFFFFFFF)) 
    data_vld_i_1__4
       (.I0(\pout_reg_n_12_[0] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[1] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout[2]_i_2__2_n_12 ),
        .O(data_vld_i_1__4_n_12));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_12),
        .Q(data_vld_reg_n_12),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_12),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(p_21_in),
        .I3(fifo_rreq_valid_buf_reg_0),
        .I4(fifo_rreq_valid_buf_reg_1),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF777F7F7F555F5F5)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_12),
        .I2(data_vld_reg_n_12),
        .I3(next_rreq),
        .I4(fifo_rreq_valid),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__7_n_12));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__3
       (.I0(data_vld_reg_n_12),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(\pout_reg_n_12_[1] ),
        .I4(full_n_reg_0),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_2__3_n_12));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_12),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888F8888)) 
    invalid_len_event_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_data[63]),
        .I2(invalid_len_event_i_2_n_12),
        .I3(invalid_len_event_i_3_n_12),
        .I4(invalid_len_event_i_4_n_12),
        .O(invalid_len_event0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_2
       (.I0(\q_reg[61]_0 [50]),
        .I1(\q_reg[61]_0 [49]),
        .I2(\q_reg[61]_0 [48]),
        .I3(\q_reg[61]_0 [47]),
        .I4(invalid_len_event_i_5_n_12),
        .O(invalid_len_event_i_2_n_12));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_3
       (.I0(\q_reg[61]_0 [58]),
        .I1(\q_reg[61]_0 [57]),
        .I2(\q_reg[61]_0 [56]),
        .I3(\q_reg[61]_0 [55]),
        .I4(invalid_len_event_i_6_n_12),
        .O(invalid_len_event_i_3_n_12));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    invalid_len_event_i_4
       (.I0(\q_reg[61]_0 [33]),
        .I1(\q_reg[61]_0 [32]),
        .I2(\q_reg[61]_0 [31]),
        .I3(invalid_len_event_i_7_n_12),
        .I4(invalid_len_event_i_8_n_12),
        .I5(invalid_len_event_i_9_n_12),
        .O(invalid_len_event_i_4_n_12));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_5
       (.I0(\q_reg[61]_0 [51]),
        .I1(\q_reg[61]_0 [52]),
        .I2(\q_reg[61]_0 [53]),
        .I3(\q_reg[61]_0 [54]),
        .O(invalid_len_event_i_5_n_12));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_6
       (.I0(\q_reg[61]_0 [59]),
        .I1(\q_reg[61]_0 [60]),
        .I2(fifo_rreq_data[63]),
        .I3(fifo_rreq_data[62]),
        .O(invalid_len_event_i_6_n_12));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_7
       (.I0(\q_reg[61]_0 [37]),
        .I1(\q_reg[61]_0 [36]),
        .I2(\q_reg[61]_0 [35]),
        .I3(\q_reg[61]_0 [34]),
        .O(invalid_len_event_i_7_n_12));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_8
       (.I0(\q_reg[61]_0 [41]),
        .I1(\q_reg[61]_0 [40]),
        .I2(\q_reg[61]_0 [39]),
        .I3(\q_reg[61]_0 [38]),
        .O(invalid_len_event_i_8_n_12));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    invalid_len_event_i_9
       (.I0(\q_reg[61]_0 [42]),
        .I1(\q_reg[61]_0 [43]),
        .I2(\q_reg[61]_0 [44]),
        .I3(\q_reg[61]_0 [45]),
        .I4(\q_reg[61]_0 [46]),
        .I5(fifo_rreq_valid),
        .O(invalid_len_event_i_9_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(last_sect_carry__0[7]),
        .I1(last_sect_carry__0_0[6]),
        .I2(last_sect_carry__0_0[7]),
        .I3(last_sect_carry__0[8]),
        .O(\sect_cnt_reg[18] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(last_sect_carry__0[4]),
        .I1(last_sect_carry__0_0[3]),
        .I2(last_sect_carry__0[5]),
        .I3(last_sect_carry__0_0[4]),
        .I4(last_sect_carry__0_0[5]),
        .I5(last_sect_carry__0[6]),
        .O(\sect_cnt_reg[18] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(last_sect_carry__0[1]),
        .I1(last_sect_carry__0_0[0]),
        .I2(last_sect_carry__0[2]),
        .I3(last_sect_carry__0_0[1]),
        .I4(last_sect_carry__0_0[2]),
        .I5(last_sect_carry__0[3]),
        .O(\sect_cnt_reg[18] [0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [31]),
        .Q(\mem_reg[4][32]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [32]),
        .Q(\mem_reg[4][33]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [33]),
        .Q(\mem_reg[4][34]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [34]),
        .Q(\mem_reg[4][35]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [35]),
        .Q(\mem_reg[4][36]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [36]),
        .Q(\mem_reg[4][37]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [37]),
        .Q(\mem_reg[4][38]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [38]),
        .Q(\mem_reg[4][39]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [39]),
        .Q(\mem_reg[4][40]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [40]),
        .Q(\mem_reg[4][41]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [41]),
        .Q(\mem_reg[4][42]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [42]),
        .Q(\mem_reg[4][43]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [43]),
        .Q(\mem_reg[4][44]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [44]),
        .Q(\mem_reg[4][45]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [45]),
        .Q(\mem_reg[4][46]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [46]),
        .Q(\mem_reg[4][47]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [47]),
        .Q(\mem_reg[4][48]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [48]),
        .Q(\mem_reg[4][49]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [49]),
        .Q(\mem_reg[4][50]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [50]),
        .Q(\mem_reg[4][51]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [51]),
        .Q(\mem_reg[4][52]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [52]),
        .Q(\mem_reg[4][53]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [53]),
        .Q(\mem_reg[4][54]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [54]),
        .Q(\mem_reg[4][55]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [55]),
        .Q(\mem_reg[4][56]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [56]),
        .Q(\mem_reg[4][57]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [57]),
        .Q(\mem_reg[4][58]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [58]),
        .Q(\mem_reg[4][59]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [59]),
        .Q(\mem_reg[4][60]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [60]),
        .Q(\mem_reg[4][61]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [61]),
        .Q(\mem_reg[4][62]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [62]),
        .Q(\mem_reg[4][63]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_12 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_12_[0] ),
        .A1(\pout_reg_n_12_[1] ),
        .A2(\pout_reg_n_12_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_12 ));
  LUT6 #(
    .INIT(64'h7B7B7B7B84848404)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2__2_n_12 ),
        .I1(data_vld_reg_n_12),
        .I2(pop0),
        .I3(\pout_reg_n_12_[2] ),
        .I4(\pout_reg_n_12_[1] ),
        .I5(\pout_reg_n_12_[0] ),
        .O(\pout[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hA4AAAAAAAA5AAAAA)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout[2]_i_2__2_n_12 ),
        .O(\pout[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hC8CCCCCCCC6CCCCC)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_12),
        .I5(\pout[2]_i_2__2_n_12 ),
        .O(\pout[2]_i_1_n_12 ));
  LUT2 #(
    .INIT(4'h7)) 
    \pout[2]_i_2__2 
       (.I0(rs2f_rreq_ack),
        .I1(full_n_reg_0),
        .O(\pout[2]_i_2__2_n_12 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_12 ),
        .Q(\pout_reg_n_12_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_12 ),
        .Q(\pout_reg_n_12_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_12 ),
        .Q(\pout_reg_n_12_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [30]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [31]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [32]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [33]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][35]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [34]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][36]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [35]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][37]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [36]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [37]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [38]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [39]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [40]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [41]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [42]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][44]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [43]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [44]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][46]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [45]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [46]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [47]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [48]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [49]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [50]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [51]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][53]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [52]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][54]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [53]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][55]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [54]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][56]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [55]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][57]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [56]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][58]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [57]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][59]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [58]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][60]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [59]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][61]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [60]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][62]_srl5_n_12 ),
        .Q(fifo_rreq_data[62]),
        .R(SR));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][63]_srl5_n_12 ),
        .Q(fifo_rreq_data[63]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_12 ),
        .Q(\q_reg[61]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(last_sect_carry__0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1__0 
       (.I0(fifo_rreq_valid_buf_reg_1),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(fifo_rreq_valid),
        .I3(p_21_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi_fifo" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    \could_multi_bursts.next_loop ,
    m_axi_gmem_AWREADY_0,
    \could_multi_bursts.sect_handling_reg ,
    m_axi_gmem_WREADY_0,
    next_resp0,
    push,
    ap_clk,
    SR,
    next_resp,
    m_axi_gmem_AWREADY,
    req_en__17,
    ap_rst_n,
    AWVALID_Dummy,
    in,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    \q_reg[1]_0 ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.sect_handling_reg_2 ,
    fifo_burst_ready,
    m_axi_gmem_WREADY,
    m_axi_gmem_AWVALID_INST_0_i_1,
    next_resp_reg,
    m_axi_gmem_BVALID);
  output fifo_resp_ready;
  output \could_multi_bursts.next_loop ;
  output m_axi_gmem_AWREADY_0;
  output \could_multi_bursts.sect_handling_reg ;
  output m_axi_gmem_WREADY_0;
  output next_resp0;
  output push;
  input ap_clk;
  input [0:0]SR;
  input next_resp;
  input m_axi_gmem_AWREADY;
  input req_en__17;
  input ap_rst_n;
  input AWVALID_Dummy;
  input [0:0]in;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input \q_reg[1]_0 ;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input \could_multi_bursts.sect_handling_reg_2 ;
  input fifo_burst_ready;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_AWVALID_INST_0_i_1;
  input next_resp_reg;
  input m_axi_gmem_BVALID;

  wire AWVALID_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire data_vld_i_1__1_n_12;
  wire data_vld_reg_n_12;
  wire empty_n_i_1__5_n_12;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__3_n_12;
  wire full_n_i_3_n_12;
  wire [0:0]in;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWREADY_0;
  wire m_axi_gmem_AWVALID_INST_0_i_1;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WREADY_0;
  wire \mem_reg[14][0]_srl15_n_12 ;
  wire \mem_reg[14][1]_srl15_n_12 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire p_10_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1_n_12 ;
  wire \pout[1]_i_1__1_n_12 ;
  wire \pout[2]_i_1_n_12 ;
  wire \pout[3]_i_1_n_12 ;
  wire \pout[3]_i_2_n_12 ;
  wire \pout[3]_i_3_n_12 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire \q_reg[1]_0 ;
  wire req_en__17;

  LUT6 #(
    .INIT(64'h0000F0F070007000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(m_axi_gmem_AWREADY),
        .I1(req_en__17),
        .I2(ap_rst_n),
        .I3(AWVALID_Dummy),
        .I4(in),
        .I5(\could_multi_bursts.next_loop ),
        .O(m_axi_gmem_AWREADY_0));
  LUT6 #(
    .INIT(64'h8080008000800080)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] ),
        .I1(fifo_resp_ready),
        .I2(fifo_burst_ready),
        .I3(AWVALID_Dummy),
        .I4(m_axi_gmem_AWREADY),
        .I5(req_en__17),
        .O(\could_multi_bursts.next_loop ));
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(\could_multi_bursts.sect_handling_reg_2 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFFAE00AE00AE00)) 
    data_vld_i_1__1
       (.I0(\pout[3]_i_3_n_12 ),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_12),
        .I4(fifo_resp_ready),
        .I5(\could_multi_bursts.next_loop ),
        .O(data_vld_i_1__1_n_12));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_12),
        .Q(data_vld_reg_n_12),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__5
       (.I0(data_vld_reg_n_12),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__5_n_12));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_12),
        .Q(need_wrsp),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFDDFFDD)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_3_n_12),
        .I3(fifo_resp_ready),
        .I4(\could_multi_bursts.next_loop ),
        .O(full_n_i_1__3_n_12));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    full_n_i_2__0
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(data_vld_reg_n_12),
        .O(p_10_in));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_3
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_n_12),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_3_n_12));
  LUT5 #(
    .INIT(32'h80808000)) 
    full_n_i_4
       (.I0(next_resp_reg),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(aw2b_bdata[0]),
        .I4(aw2b_bdata[1]),
        .O(push));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_12),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem_AWVALID_INST_0_i_4
       (.I0(m_axi_gmem_WREADY),
        .I1(m_axi_gmem_AWVALID_INST_0_i_1),
        .O(m_axi_gmem_WREADY_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .O(push_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_12 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .I2(\q_reg[1]_0 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(next_resp_reg),
        .I4(m_axi_gmem_BVALID),
        .O(next_resp0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hF00F7887F00FF00F)) 
    \pout[1]_i_1__1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .I4(next_resp),
        .I5(need_wrsp),
        .O(\pout[1]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \pout[2]_i_1 
       (.I0(pout_reg[2]),
        .I1(pout17_out),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(\pout[2]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h2A00C0002A002A00)) 
    \pout[3]_i_1 
       (.I0(\pout[3]_i_3_n_12 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(fifo_resp_ready),
        .I3(data_vld_reg_n_12),
        .I4(next_resp),
        .I5(need_wrsp),
        .O(\pout[3]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout17_out),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .O(\pout[3]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pout[3]_i_3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \pout[3]_i_4 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(data_vld_reg_n_12),
        .I3(fifo_resp_ready),
        .I4(\could_multi_bursts.next_loop ),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_12 ),
        .D(\pout[0]_i_1_n_12 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_12 ),
        .D(\pout[1]_i_1__1_n_12 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_12 ),
        .D(\pout[2]_i_1_n_12 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_12 ),
        .D(\pout[3]_i_2_n_12 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_12 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_12 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi_fifo" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_fifo__parameterized1_19
   (fifo_rctl_ready,
    ap_rst_n_0,
    p_21_in,
    ap_rst_n_1,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg ,
    ap_rst_n_2,
    m_axi_gmem_ARREADY_0,
    E,
    pop0,
    rreq_handling_reg,
    \end_addr_buf_reg[1] ,
    ap_clk,
    SR,
    ap_rst_n,
    CO,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    rreq_handling_reg_0,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    invalid_len_event_reg2,
    \pout_reg[2]_0 ,
    \pout_reg[3]_0 ,
    \bus_wide_gen.split_cnt__2 ,
    \bus_wide_gen.ready_for_data__0 ,
    \pout_reg[3]_1 ,
    fifo_burst_ready,
    \sect_end_buf_reg[1] ,
    fifo_rreq_valid,
    empty_n_reg_0,
    empty_n_reg_1,
    beat_valid,
    rreq_handling_reg_1,
    invalid_len_event,
    Q,
    \sect_end_buf_reg[1]_0 );
  output fifo_rctl_ready;
  output [0:0]ap_rst_n_0;
  output p_21_in;
  output [0:0]ap_rst_n_1;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg ;
  output ap_rst_n_2;
  output m_axi_gmem_ARREADY_0;
  output [0:0]E;
  output pop0;
  output rreq_handling_reg;
  output \end_addr_buf_reg[1] ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]CO;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input rreq_handling_reg_0;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input invalid_len_event_reg2;
  input \pout_reg[2]_0 ;
  input \pout_reg[3]_0 ;
  input \bus_wide_gen.split_cnt__2 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input \pout_reg[3]_1 ;
  input fifo_burst_ready;
  input [0:0]\sect_end_buf_reg[1] ;
  input fifo_rreq_valid;
  input [0:0]empty_n_reg_0;
  input [0:0]empty_n_reg_1;
  input beat_valid;
  input rreq_handling_reg_1;
  input invalid_len_event;
  input [0:0]Q;
  input \sect_end_buf_reg[1]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire ap_rst_n_2;
  wire beat_valid;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1__5_n_12;
  wire data_vld_reg_n_12;
  wire empty_n_i_1__4_n_12;
  wire [0:0]empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_n_12;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__6_n_12;
  wire full_n_i_2__4_n_12;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARREADY_0;
  wire p_10_in;
  wire p_21_in;
  wire pop0;
  wire \pout[0]_i_1__0_n_12 ;
  wire \pout[1]_i_1_n_12 ;
  wire \pout[2]_i_1__0_n_12 ;
  wire \pout[3]_i_1__0_n_12 ;
  wire \pout[3]_i_2__0_n_12 ;
  wire \pout[3]_i_3__0_n_12 ;
  wire \pout[3]_i_5_n_12 ;
  wire [3:0]pout_reg;
  wire \pout_reg[2]_0 ;
  wire \pout_reg[3]_0 ;
  wire \pout_reg[3]_1 ;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]\sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_1__0 
       (.I0(rreq_handling_reg_0),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_21_in),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT5 #(
    .INIT(32'h0020AA20)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(ap_rst_n),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(invalid_len_event_reg2),
        .O(ap_rst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] ),
        .I1(fifo_rctl_ready),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_21_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hFBBBF000)) 
    data_vld_i_1__5
       (.I0(\pout[3]_i_3__0_n_12 ),
        .I1(p_10_in),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(data_vld_reg_n_12),
        .O(data_vld_i_1__5_n_12));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_12),
        .Q(data_vld_reg_n_12),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__2
       (.I0(rreq_handling_reg_0),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_21_in),
        .I3(fifo_rreq_valid),
        .O(pop0));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    empty_n_i_1__4
       (.I0(data_vld_reg_n_12),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_n_12),
        .O(empty_n_i_1__4_n_12));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_12),
        .Q(empty_n_reg_n_12),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF75F5)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(\could_multi_bursts.next_loop ),
        .I2(fifo_rctl_ready),
        .I3(full_n_i_2__4_n_12),
        .I4(p_10_in),
        .O(full_n_i_1__6_n_12));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__4
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_n_12),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_2__4_n_12));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_12),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'h9699999999999999)) 
    \pout[1]_i_1 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(p_10_in),
        .I3(data_vld_reg_n_12),
        .I4(fifo_rctl_ready),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hAA9AAAAAAAAA5565)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg[2]),
        .I1(p_10_in),
        .I2(data_vld_reg_n_12),
        .I3(\pout_reg[2]_0 ),
        .I4(pout_reg[1]),
        .I5(pout_reg[0]),
        .O(\pout[2]_i_1__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h4FFFFFFF)) 
    \pout[2]_i_2__0 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.loop_cnt_reg[5] ),
        .I4(fifo_burst_ready),
        .O(m_axi_gmem_ARREADY_0));
  LUT5 #(
    .INIT(32'h30888888)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_12 ),
        .I1(p_10_in),
        .I2(data_vld_reg_n_12),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.next_loop ),
        .O(\pout[3]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAA9A99)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(p_10_in),
        .I3(\pout[3]_i_5_n_12 ),
        .I4(pout_reg[1]),
        .I5(pout_reg[0]),
        .O(\pout[3]_i_2__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__0_n_12 ));
  LUT6 #(
    .INIT(64'hD5555D5500000000)) 
    \pout[3]_i_4__0 
       (.I0(empty_n_reg_n_12),
        .I1(\pout_reg[3]_0 ),
        .I2(\bus_wide_gen.split_cnt__2 ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\pout_reg[3]_1 ),
        .I5(data_vld_reg_n_12),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    \pout[3]_i_5 
       (.I0(data_vld_reg_n_12),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(fifo_burst_ready),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I5(m_axi_gmem_ARREADY),
        .O(\pout[3]_i_5_n_12 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_12 ),
        .D(\pout[0]_i_1__0_n_12 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_12 ),
        .D(\pout[1]_i_1_n_12 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_12 ),
        .D(\pout[2]_i_1__0_n_12 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_12 ),
        .D(\pout[3]_i_2__0_n_12 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h22F2AAFA)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_0),
        .I1(p_21_in),
        .I2(rreq_handling_reg_1),
        .I3(invalid_len_event),
        .I4(\sect_end_buf_reg[1] ),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(CO),
        .I1(p_21_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1__0 
       (.I0(Q),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_21_in),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\end_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__1 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[5] ),
        .I4(rreq_handling_reg_0),
        .O(p_21_in));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi_fifo" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_fifo__parameterized2
   (full_n_reg_0,
    empty_n_reg_0,
    \ap_CS_fsm_reg[47] ,
    \ap_CS_fsm_reg[84] ,
    ap_enable_reg_pp11_iter1_reg,
    D,
    \dx_read_reg_1653_reg[31] ,
    ap_enable_reg_pp11_iter0_reg,
    ap_clk,
    SR,
    Q,
    gmem2_AWREADY,
    ap_enable_reg_pp11_iter2_reg,
    ap_rst_n,
    ap_enable_reg_pp11_iter2_reg_0,
    icmp_ln106_reg_2182_pp11_iter1_reg,
    gmem2_WREADY,
    \ap_CS_fsm_reg[85] ,
    \data_p2_reg[30] ,
    \data_p2_reg[30]_0 ,
    ap_enable_reg_pp11_iter0,
    ap_enable_reg_pp11_iter0_reg_0,
    ap_block_pp11_stage0_subdone,
    icmp_ln37_reg_1663,
    fwprop_read_reg_1596,
    icmp_ln45_reg_1723,
    push,
    gmem2_AWADDR3);
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]\ap_CS_fsm_reg[47] ;
  output \ap_CS_fsm_reg[84] ;
  output ap_enable_reg_pp11_iter1_reg;
  output [0:0]D;
  output [30:0]\dx_read_reg_1653_reg[31] ;
  output ap_enable_reg_pp11_iter0_reg;
  input ap_clk;
  input [0:0]SR;
  input [2:0]Q;
  input gmem2_AWREADY;
  input ap_enable_reg_pp11_iter2_reg;
  input ap_rst_n;
  input ap_enable_reg_pp11_iter2_reg_0;
  input icmp_ln106_reg_2182_pp11_iter1_reg;
  input gmem2_WREADY;
  input \ap_CS_fsm_reg[85] ;
  input [30:0]\data_p2_reg[30] ;
  input [30:0]\data_p2_reg[30]_0 ;
  input ap_enable_reg_pp11_iter0;
  input [0:0]ap_enable_reg_pp11_iter0_reg_0;
  input ap_block_pp11_stage0_subdone;
  input icmp_ln37_reg_1663;
  input fwprop_read_reg_1596;
  input icmp_ln45_reg_1723;
  input push;
  input gmem2_AWADDR3;

  wire [0:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[47] ;
  wire \ap_CS_fsm_reg[84] ;
  wire \ap_CS_fsm_reg[85] ;
  wire ap_block_pp11_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp11_iter0;
  wire ap_enable_reg_pp11_iter0_reg;
  wire [0:0]ap_enable_reg_pp11_iter0_reg_0;
  wire ap_enable_reg_pp11_iter1_reg;
  wire ap_enable_reg_pp11_iter2_reg;
  wire ap_enable_reg_pp11_iter2_reg_0;
  wire ap_rst_n;
  wire [30:0]\data_p2_reg[30] ;
  wire [30:0]\data_p2_reg[30]_0 ;
  wire data_vld_i_1__2_n_12;
  wire data_vld_reg_n_12;
  wire [30:0]\dx_read_reg_1653_reg[31] ;
  wire empty_n_i_1__3_n_12;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_12;
  wire full_n_i_3__0_n_12;
  wire full_n_reg_0;
  wire fwprop_read_reg_1596;
  wire gmem2_AWADDR3;
  wire gmem2_AWREADY;
  wire gmem2_WREADY;
  wire icmp_ln106_reg_2182_pp11_iter1_reg;
  wire icmp_ln37_reg_1663;
  wire icmp_ln45_reg_1723;
  wire p_10_in;
  wire \pout[0]_i_1_n_12 ;
  wire \pout[1]_i_1_n_12 ;
  wire \pout[2]_i_1_n_12 ;
  wire \pout_reg_n_12_[0] ;
  wire \pout_reg_n_12_[1] ;
  wire \pout_reg_n_12_[2] ;
  wire push;

  LUT4 #(
    .INIT(16'hAA30)) 
    \ap_CS_fsm[85]_i_1 
       (.I0(\ap_CS_fsm_reg[84] ),
        .I1(\ap_CS_fsm_reg[85] ),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(D));
  LUT6 #(
    .INIT(64'h00E0E0E0E0E0E0E0)) 
    ap_enable_reg_pp11_iter0_i_1
       (.I0(ap_enable_reg_pp11_iter0),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(ap_rst_n),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp11_iter0_reg_0),
        .I5(ap_block_pp11_stage0_subdone),
        .O(ap_enable_reg_pp11_iter0_reg));
  LUT6 #(
    .INIT(64'h8888888888880C88)) 
    ap_enable_reg_pp11_iter2_i_1
       (.I0(ap_enable_reg_pp11_iter2_reg),
        .I1(ap_rst_n),
        .I2(\ap_CS_fsm_reg[84] ),
        .I3(ap_enable_reg_pp11_iter2_reg_0),
        .I4(icmp_ln106_reg_2182_pp11_iter1_reg),
        .I5(gmem2_WREADY),
        .O(ap_enable_reg_pp11_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1 
       (.I0(\data_p2_reg[30] [0]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [0]),
        .O(\dx_read_reg_1653_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[10]_i_1 
       (.I0(\data_p2_reg[30] [10]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [10]),
        .O(\dx_read_reg_1653_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[11]_i_1 
       (.I0(\data_p2_reg[30] [11]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [11]),
        .O(\dx_read_reg_1653_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[12]_i_1 
       (.I0(\data_p2_reg[30] [12]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [12]),
        .O(\dx_read_reg_1653_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[13]_i_1 
       (.I0(\data_p2_reg[30] [13]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [13]),
        .O(\dx_read_reg_1653_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[14]_i_1 
       (.I0(\data_p2_reg[30] [14]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [14]),
        .O(\dx_read_reg_1653_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[15]_i_1__1 
       (.I0(\data_p2_reg[30] [15]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [15]),
        .O(\dx_read_reg_1653_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[16]_i_1 
       (.I0(\data_p2_reg[30] [16]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [16]),
        .O(\dx_read_reg_1653_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[17]_i_1 
       (.I0(\data_p2_reg[30] [17]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [17]),
        .O(\dx_read_reg_1653_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[18]_i_1 
       (.I0(\data_p2_reg[30] [18]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [18]),
        .O(\dx_read_reg_1653_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[19]_i_1 
       (.I0(\data_p2_reg[30] [19]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [19]),
        .O(\dx_read_reg_1653_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1 
       (.I0(\data_p2_reg[30] [1]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [1]),
        .O(\dx_read_reg_1653_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[20]_i_1 
       (.I0(\data_p2_reg[30] [20]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [20]),
        .O(\dx_read_reg_1653_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[21]_i_1 
       (.I0(\data_p2_reg[30] [21]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [21]),
        .O(\dx_read_reg_1653_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[22]_i_1 
       (.I0(\data_p2_reg[30] [22]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [22]),
        .O(\dx_read_reg_1653_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[23]_i_1 
       (.I0(\data_p2_reg[30] [23]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [23]),
        .O(\dx_read_reg_1653_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[24]_i_1 
       (.I0(\data_p2_reg[30] [24]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [24]),
        .O(\dx_read_reg_1653_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[25]_i_1 
       (.I0(\data_p2_reg[30] [25]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [25]),
        .O(\dx_read_reg_1653_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[26]_i_1 
       (.I0(\data_p2_reg[30] [26]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [26]),
        .O(\dx_read_reg_1653_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[27]_i_1 
       (.I0(\data_p2_reg[30] [27]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [27]),
        .O(\dx_read_reg_1653_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[28]_i_1 
       (.I0(\data_p2_reg[30] [28]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [28]),
        .O(\dx_read_reg_1653_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[29]_i_1 
       (.I0(\data_p2_reg[30] [29]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [29]),
        .O(\dx_read_reg_1653_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1 
       (.I0(\data_p2_reg[30] [2]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [2]),
        .O(\dx_read_reg_1653_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[30]_i_1 
       (.I0(\data_p2_reg[30] [30]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [30]),
        .O(\dx_read_reg_1653_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1 
       (.I0(\data_p2_reg[30] [3]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [3]),
        .O(\dx_read_reg_1653_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1 
       (.I0(\data_p2_reg[30] [4]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [4]),
        .O(\dx_read_reg_1653_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_1 
       (.I0(\data_p2_reg[30] [5]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [5]),
        .O(\dx_read_reg_1653_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \data_p2[63]_i_1__1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(gmem2_AWREADY),
        .O(\ap_CS_fsm_reg[47] ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[6]_i_1 
       (.I0(\data_p2_reg[30] [6]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [6]),
        .O(\dx_read_reg_1653_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[7]_i_1 
       (.I0(\data_p2_reg[30] [7]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [7]),
        .O(\dx_read_reg_1653_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[8]_i_1 
       (.I0(\data_p2_reg[30] [8]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [8]),
        .O(\dx_read_reg_1653_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[9]_i_1 
       (.I0(\data_p2_reg[30] [9]),
        .I1(\ap_CS_fsm_reg[84] ),
        .I2(\data_p2_reg[30]_0 [9]),
        .O(\dx_read_reg_1653_reg[31] [9]));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__2
       (.I0(\pout_reg_n_12_[0] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[1] ),
        .I3(p_10_in),
        .I4(push),
        .I5(data_vld_reg_n_12),
        .O(data_vld_i_1__2_n_12));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_12),
        .Q(data_vld_reg_n_12),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    empty_n_i_1__3
       (.I0(data_vld_reg_n_12),
        .I1(gmem2_AWADDR3),
        .I2(Q[1]),
        .I3(fwprop_read_reg_1596),
        .I4(icmp_ln37_reg_1663),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1__3_n_12));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_12),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFFFDDDD)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_3__0_n_12),
        .I3(push),
        .I4(full_n_reg_0),
        .O(full_n_i_1__4_n_12));
  LUT6 #(
    .INIT(64'hD555555500000000)) 
    full_n_i_2__1
       (.I0(empty_n_reg_0),
        .I1(icmp_ln37_reg_1663),
        .I2(fwprop_read_reg_1596),
        .I3(Q[1]),
        .I4(gmem2_AWADDR3),
        .I5(data_vld_reg_n_12),
        .O(p_10_in));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_3__0
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[0] ),
        .I2(\pout_reg_n_12_[2] ),
        .I3(data_vld_reg_n_12),
        .O(full_n_i_3__0_n_12));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_12),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8AAA000000000000)) 
    \i_11_reg_765[0]_i_1 
       (.I0(Q[1]),
        .I1(empty_n_reg_0),
        .I2(icmp_ln37_reg_1663),
        .I3(fwprop_read_reg_1596),
        .I4(icmp_ln45_reg_1723),
        .I5(gmem2_AWREADY),
        .O(\ap_CS_fsm_reg[84] ));
  LUT6 #(
    .INIT(64'hB5B5B5B54A4A4A40)) 
    \pout[0]_i_1 
       (.I0(p_10_in),
        .I1(data_vld_reg_n_12),
        .I2(push),
        .I3(\pout_reg_n_12_[2] ),
        .I4(\pout_reg_n_12_[1] ),
        .I5(\pout_reg_n_12_[0] ),
        .O(\pout[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hAAA4AAA45AAAAAAA)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_12),
        .I5(p_10_in),
        .O(\pout[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hCCC8CCC86CCCCCCC)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_12_[1] ),
        .I1(\pout_reg_n_12_[2] ),
        .I2(\pout_reg_n_12_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_12),
        .I5(p_10_in),
        .O(\pout[2]_i_1_n_12 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_12 ),
        .Q(\pout_reg_n_12_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_12 ),
        .Q(\pout_reg_n_12_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_12 ),
        .Q(\pout_reg_n_12_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi_read" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_read
   (full_n_reg,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp1_iter2_reg,
    ap_enable_reg_pp2_iter0_reg,
    ap_enable_reg_pp2_iter2_reg,
    ap_enable_reg_pp9_iter4_reg,
    D,
    E,
    WEA,
    bbuf_V_ce0,
    \icmp_ln37_1_reg_1684_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_0,
    \ap_CS_fsm_reg[8] ,
    i_reg_5640,
    dybuf_V_ce0,
    \state_reg[0] ,
    \state_reg[0]_0 ,
    \state_reg[0]_1 ,
    ap_enable_reg_pp1_iter0_reg_0,
    p_75_in,
    i_1_reg_5750,
    \ap_CS_fsm_reg[76] ,
    \state_reg[0]_2 ,
    xbuf_V_ce0,
    \state_reg[0]_3 ,
    \state_reg[0]_4 ,
    ap_enable_reg_pp2_iter0_reg_0,
    \ap_CS_fsm_reg[25] ,
    i_2_reg_5860,
    ce0,
    \state_reg[0]_5 ,
    rhs_reg_7431,
    \state_reg[0]_6 ,
    j_3_reg_732,
    j_3_reg_7320,
    gmem_addr_3_read_reg_21220,
    ap_enable_reg_pp9_iter0_reg,
    ap_block_pp9_stage0_subdone,
    ybuf_V_ce0,
    \ap_CS_fsm_reg[77] ,
    \ap_CS_fsm_reg[76]_0 ,
    \ap_CS_fsm_reg[76]_1 ,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    I_RDATA,
    ap_clk,
    mem_reg,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    SR,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    CO,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter2_reg_0,
    Q,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1_reg,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter1_reg_1,
    ap_enable_reg_pp1_iter2_reg_0,
    ap_enable_reg_pp2_iter0,
    ap_enable_reg_pp2_iter1_reg,
    ap_enable_reg_pp2_iter1_reg_0,
    ap_enable_reg_pp2_iter1_reg_1,
    ap_enable_reg_pp2_iter2_reg_0,
    ap_enable_reg_pp9_iter5_reg,
    ap_enable_reg_pp9_iter5_reg_0,
    \ap_CS_fsm_reg[9] ,
    icmp_ln37_1_reg_1684_pp0_iter1_reg,
    ram_reg,
    icmp_ln41_reg_1709_pp1_iter1_reg,
    ap_enable_reg_pp9_iter1,
    \rhs_reg_743_reg[0] ,
    icmp_ln45_1_reg_1743_pp2_iter1_reg,
    ap_enable_reg_pp4_iter1,
    ap_enable_reg_pp4_iter3,
    ap_block_pp8_stage0_11001,
    ram_reg_0,
    ap_enable_reg_pp9_iter2,
    ap_enable_reg_pp9_iter3,
    icmp_ln66_reg_2108_pp9_iter4_reg,
    \icmp_ln66_reg_2108_reg[0] ,
    ap_enable_reg_pp9_iter0,
    icmp_ln45_reg_1723,
    ap_enable_reg_pp10_iter0,
    p_68_in,
    \ap_CS_fsm_reg[69] ,
    \data_p2_reg[30] ,
    \data_p2_reg[30]_0 ,
    \data_p2_reg[30]_1 ,
    \data_p2_reg[30]_2 ,
    \ap_CS_fsm_reg[18] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm[2]_i_5 ,
    \ap_CS_fsm[2]_i_5_0 ,
    \data_p1_reg[63] ,
    \data_p1_reg[63]_0 ,
    icmp_ln66_reg_2108_pp9_iter1_reg,
    m_axi_gmem_ARREADY);
  output full_n_reg;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp1_iter0_reg;
  output ap_enable_reg_pp1_iter2_reg;
  output ap_enable_reg_pp2_iter0_reg;
  output ap_enable_reg_pp2_iter2_reg;
  output ap_enable_reg_pp9_iter4_reg;
  output [8:0]D;
  output [0:0]E;
  output [0:0]WEA;
  output bbuf_V_ce0;
  output [0:0]\icmp_ln37_1_reg_1684_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [0:0]\ap_CS_fsm_reg[8] ;
  output i_reg_5640;
  output dybuf_V_ce0;
  output [0:0]\state_reg[0] ;
  output [0:0]\state_reg[0]_0 ;
  output [0:0]\state_reg[0]_1 ;
  output ap_enable_reg_pp1_iter0_reg_0;
  output p_75_in;
  output i_1_reg_5750;
  output \ap_CS_fsm_reg[76] ;
  output [0:0]\state_reg[0]_2 ;
  output xbuf_V_ce0;
  output [0:0]\state_reg[0]_3 ;
  output [0:0]\state_reg[0]_4 ;
  output ap_enable_reg_pp2_iter0_reg_0;
  output [0:0]\ap_CS_fsm_reg[25] ;
  output i_2_reg_5860;
  output ce0;
  output [0:0]\state_reg[0]_5 ;
  output rhs_reg_7431;
  output [0:0]\state_reg[0]_6 ;
  output j_3_reg_732;
  output j_3_reg_7320;
  output gmem_addr_3_read_reg_21220;
  output ap_enable_reg_pp9_iter0_reg;
  output ap_block_pp9_stage0_subdone;
  output ybuf_V_ce0;
  output [0:0]\ap_CS_fsm_reg[77] ;
  output \ap_CS_fsm_reg[76]_0 ;
  output \ap_CS_fsm_reg[76]_1 ;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [15:0]I_RDATA;
  input ap_clk;
  input [32:0]mem_reg;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input [0:0]SR;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter2_reg_0;
  input [24:0]Q;
  input ap_enable_reg_pp1_iter0;
  input [0:0]ap_enable_reg_pp1_iter1_reg;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter1_reg_1;
  input ap_enable_reg_pp1_iter2_reg_0;
  input ap_enable_reg_pp2_iter0;
  input [0:0]ap_enable_reg_pp2_iter1_reg;
  input ap_enable_reg_pp2_iter1_reg_0;
  input ap_enable_reg_pp2_iter1_reg_1;
  input ap_enable_reg_pp2_iter2_reg_0;
  input ap_enable_reg_pp9_iter5_reg;
  input ap_enable_reg_pp9_iter5_reg_0;
  input \ap_CS_fsm_reg[9] ;
  input icmp_ln37_1_reg_1684_pp0_iter1_reg;
  input ram_reg;
  input icmp_ln41_reg_1709_pp1_iter1_reg;
  input ap_enable_reg_pp9_iter1;
  input \rhs_reg_743_reg[0] ;
  input icmp_ln45_1_reg_1743_pp2_iter1_reg;
  input ap_enable_reg_pp4_iter1;
  input ap_enable_reg_pp4_iter3;
  input ap_block_pp8_stage0_11001;
  input ram_reg_0;
  input ap_enable_reg_pp9_iter2;
  input ap_enable_reg_pp9_iter3;
  input icmp_ln66_reg_2108_pp9_iter4_reg;
  input [0:0]\icmp_ln66_reg_2108_reg[0] ;
  input ap_enable_reg_pp9_iter0;
  input icmp_ln45_reg_1723;
  input ap_enable_reg_pp10_iter0;
  input p_68_in;
  input [0:0]\ap_CS_fsm_reg[69] ;
  input [30:0]\data_p2_reg[30] ;
  input [30:0]\data_p2_reg[30]_0 ;
  input [30:0]\data_p2_reg[30]_1 ;
  input [30:0]\data_p2_reg[30]_2 ;
  input [0:0]\ap_CS_fsm_reg[18] ;
  input \ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input \ap_CS_fsm_reg[2]_1 ;
  input \ap_CS_fsm_reg[2]_2 ;
  input \ap_CS_fsm[2]_i_5 ;
  input \ap_CS_fsm[2]_i_5_0 ;
  input [31:0]\data_p1_reg[63] ;
  input [31:0]\data_p1_reg[63]_0 ;
  input icmp_ln66_reg_2108_pp9_iter1_reg;
  input m_axi_gmem_ARREADY;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire [15:0]I_RDATA;
  wire [24:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire align_len;
  wire [31:1]align_len0;
  wire align_len0_carry__0_n_12;
  wire align_len0_carry__0_n_13;
  wire align_len0_carry__0_n_14;
  wire align_len0_carry__0_n_15;
  wire align_len0_carry__1_n_12;
  wire align_len0_carry__1_n_13;
  wire align_len0_carry__1_n_14;
  wire align_len0_carry__1_n_15;
  wire align_len0_carry__2_n_12;
  wire align_len0_carry__2_n_13;
  wire align_len0_carry__2_n_14;
  wire align_len0_carry__2_n_15;
  wire align_len0_carry__3_n_12;
  wire align_len0_carry__3_n_13;
  wire align_len0_carry__3_n_14;
  wire align_len0_carry__3_n_15;
  wire align_len0_carry__4_n_12;
  wire align_len0_carry__4_n_13;
  wire align_len0_carry__4_n_14;
  wire align_len0_carry__4_n_15;
  wire align_len0_carry__5_n_12;
  wire align_len0_carry__5_n_13;
  wire align_len0_carry__5_n_14;
  wire align_len0_carry__5_n_15;
  wire align_len0_carry__6_n_13;
  wire align_len0_carry__6_n_14;
  wire align_len0_carry__6_n_15;
  wire align_len0_carry_n_12;
  wire align_len0_carry_n_13;
  wire align_len0_carry_n_14;
  wire align_len0_carry_n_15;
  wire \align_len_reg_n_12_[10] ;
  wire \align_len_reg_n_12_[11] ;
  wire \align_len_reg_n_12_[12] ;
  wire \align_len_reg_n_12_[13] ;
  wire \align_len_reg_n_12_[14] ;
  wire \align_len_reg_n_12_[15] ;
  wire \align_len_reg_n_12_[16] ;
  wire \align_len_reg_n_12_[17] ;
  wire \align_len_reg_n_12_[18] ;
  wire \align_len_reg_n_12_[19] ;
  wire \align_len_reg_n_12_[1] ;
  wire \align_len_reg_n_12_[20] ;
  wire \align_len_reg_n_12_[21] ;
  wire \align_len_reg_n_12_[22] ;
  wire \align_len_reg_n_12_[23] ;
  wire \align_len_reg_n_12_[24] ;
  wire \align_len_reg_n_12_[25] ;
  wire \align_len_reg_n_12_[26] ;
  wire \align_len_reg_n_12_[27] ;
  wire \align_len_reg_n_12_[28] ;
  wire \align_len_reg_n_12_[29] ;
  wire \align_len_reg_n_12_[2] ;
  wire \align_len_reg_n_12_[30] ;
  wire \align_len_reg_n_12_[31] ;
  wire \align_len_reg_n_12_[3] ;
  wire \align_len_reg_n_12_[4] ;
  wire \align_len_reg_n_12_[5] ;
  wire \align_len_reg_n_12_[6] ;
  wire \align_len_reg_n_12_[7] ;
  wire \align_len_reg_n_12_[8] ;
  wire \align_len_reg_n_12_[9] ;
  wire \ap_CS_fsm[2]_i_5 ;
  wire \ap_CS_fsm[2]_i_5_0 ;
  wire [0:0]\ap_CS_fsm_reg[18] ;
  wire [0:0]\ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire [0:0]\ap_CS_fsm_reg[69] ;
  wire \ap_CS_fsm_reg[76] ;
  wire \ap_CS_fsm_reg[76]_0 ;
  wire \ap_CS_fsm_reg[76]_1 ;
  wire [0:0]\ap_CS_fsm_reg[77] ;
  wire [0:0]\ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_block_pp8_stage0_11001;
  wire ap_block_pp9_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp10_iter0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_1;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_enable_reg_pp1_iter2_reg_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp2_iter1_reg;
  wire ap_enable_reg_pp2_iter1_reg_0;
  wire ap_enable_reg_pp2_iter1_reg_1;
  wire ap_enable_reg_pp2_iter2_reg;
  wire ap_enable_reg_pp2_iter2_reg_0;
  wire ap_enable_reg_pp4_iter1;
  wire ap_enable_reg_pp4_iter3;
  wire ap_enable_reg_pp9_iter0;
  wire ap_enable_reg_pp9_iter0_reg;
  wire ap_enable_reg_pp9_iter1;
  wire ap_enable_reg_pp9_iter2;
  wire ap_enable_reg_pp9_iter3;
  wire ap_enable_reg_pp9_iter4_reg;
  wire ap_enable_reg_pp9_iter5_reg;
  wire ap_enable_reg_pp9_iter5_reg_0;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire bbuf_V_ce0;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2__0_n_12 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_12 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_13 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_14 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_15 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_12 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_13 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_14 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_15 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_14 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_15 ;
  wire beat_valid;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_58;
  wire buff_rdata_n_59;
  wire buff_rdata_n_60;
  wire buff_rdata_n_61;
  wire \bus_wide_gen.data_buf_reg_n_12_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_12_[9] ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_4__0_n_12 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_12 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_12_[0] ;
  wire ce0;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_12 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_12 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_12 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_12 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_15 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_12 ;
  wire [31:2]data1;
  wire [31:0]\data_p1_reg[63] ;
  wire [31:0]\data_p1_reg[63]_0 ;
  wire [30:0]\data_p2_reg[30] ;
  wire [30:0]\data_p2_reg[30]_0 ;
  wire [30:0]\data_p2_reg[30]_1 ;
  wire [30:0]\data_p2_reg[30]_2 ;
  wire [34:34]data_pack;
  wire dybuf_V_ce0;
  wire [31:1]end_addr;
  wire \end_addr_buf_reg_n_12_[10] ;
  wire \end_addr_buf_reg_n_12_[11] ;
  wire \end_addr_buf_reg_n_12_[1] ;
  wire \end_addr_buf_reg_n_12_[2] ;
  wire \end_addr_buf_reg_n_12_[3] ;
  wire \end_addr_buf_reg_n_12_[4] ;
  wire \end_addr_buf_reg_n_12_[5] ;
  wire \end_addr_buf_reg_n_12_[6] ;
  wire \end_addr_buf_reg_n_12_[7] ;
  wire \end_addr_buf_reg_n_12_[8] ;
  wire \end_addr_buf_reg_n_12_[9] ;
  wire end_addr_carry__0_i_1__0_n_12;
  wire end_addr_carry__0_i_2__0_n_12;
  wire end_addr_carry__0_i_3__0_n_12;
  wire end_addr_carry__0_i_4__0_n_12;
  wire end_addr_carry__0_n_12;
  wire end_addr_carry__0_n_13;
  wire end_addr_carry__0_n_14;
  wire end_addr_carry__0_n_15;
  wire end_addr_carry__1_i_1__0_n_12;
  wire end_addr_carry__1_i_2__0_n_12;
  wire end_addr_carry__1_i_3__0_n_12;
  wire end_addr_carry__1_i_4__0_n_12;
  wire end_addr_carry__1_n_12;
  wire end_addr_carry__1_n_13;
  wire end_addr_carry__1_n_14;
  wire end_addr_carry__1_n_15;
  wire end_addr_carry__2_i_1__0_n_12;
  wire end_addr_carry__2_i_2__0_n_12;
  wire end_addr_carry__2_i_3__0_n_12;
  wire end_addr_carry__2_i_4__0_n_12;
  wire end_addr_carry__2_n_12;
  wire end_addr_carry__2_n_13;
  wire end_addr_carry__2_n_14;
  wire end_addr_carry__2_n_15;
  wire end_addr_carry__3_i_1__0_n_12;
  wire end_addr_carry__3_i_2__0_n_12;
  wire end_addr_carry__3_i_3__0_n_12;
  wire end_addr_carry__3_i_4__0_n_12;
  wire end_addr_carry__3_n_12;
  wire end_addr_carry__3_n_13;
  wire end_addr_carry__3_n_14;
  wire end_addr_carry__3_n_15;
  wire end_addr_carry__4_i_1__0_n_12;
  wire end_addr_carry__4_i_2__0_n_12;
  wire end_addr_carry__4_i_3__0_n_12;
  wire end_addr_carry__4_i_4__0_n_12;
  wire end_addr_carry__4_n_12;
  wire end_addr_carry__4_n_13;
  wire end_addr_carry__4_n_14;
  wire end_addr_carry__4_n_15;
  wire end_addr_carry__5_i_1__0_n_12;
  wire end_addr_carry__5_i_2__0_n_12;
  wire end_addr_carry__5_i_3__0_n_12;
  wire end_addr_carry__5_i_4__0_n_12;
  wire end_addr_carry__5_n_12;
  wire end_addr_carry__5_n_13;
  wire end_addr_carry__5_n_14;
  wire end_addr_carry__5_n_15;
  wire end_addr_carry__6_i_1__0_n_12;
  wire end_addr_carry__6_i_2__0_n_12;
  wire end_addr_carry__6_i_3__0_n_12;
  wire end_addr_carry__6_n_14;
  wire end_addr_carry__6_n_15;
  wire end_addr_carry_i_1__0_n_12;
  wire end_addr_carry_i_2__0_n_12;
  wire end_addr_carry_i_3__0_n_12;
  wire end_addr_carry_i_4__0_n_12;
  wire end_addr_carry_n_12;
  wire end_addr_carry_n_13;
  wire end_addr_carry_n_14;
  wire end_addr_carry_n_15;
  wire fifo_burst_ready;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_ready;
  wire [61:32]fifo_rreq_data;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_127;
  wire fifo_rreq_n_128;
  wire fifo_rreq_n_129;
  wire fifo_rreq_n_131;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_12;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_12;
  wire first_sect_carry__0_i_2__0_n_12;
  wire first_sect_carry__0_i_3__0_n_12;
  wire first_sect_carry__0_n_14;
  wire first_sect_carry__0_n_15;
  wire first_sect_carry_i_1__0_n_12;
  wire first_sect_carry_i_2__0_n_12;
  wire first_sect_carry_i_3__0_n_12;
  wire first_sect_carry_i_4__0_n_12;
  wire first_sect_carry_n_12;
  wire first_sect_carry_n_13;
  wire first_sect_carry_n_14;
  wire first_sect_carry_n_15;
  wire full_n_reg;
  wire gmem_addr_3_read_reg_21220;
  wire i_1_reg_5750;
  wire i_2_reg_5860;
  wire i_reg_5640;
  wire icmp_ln37_1_reg_1684_pp0_iter1_reg;
  wire [0:0]\icmp_ln37_1_reg_1684_reg[0] ;
  wire icmp_ln41_reg_1709_pp1_iter1_reg;
  wire icmp_ln45_1_reg_1743_pp2_iter1_reg;
  wire icmp_ln45_reg_1723;
  wire icmp_ln66_reg_2108_pp9_iter1_reg;
  wire icmp_ln66_reg_2108_pp9_iter4_reg;
  wire [0:0]\icmp_ln66_reg_2108_reg[0] ;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire j_3_reg_732;
  wire j_3_reg_7320;
  wire last_sect;
  wire last_sect_carry__0_n_14;
  wire last_sect_carry__0_n_15;
  wire last_sect_carry_i_1__0_n_12;
  wire last_sect_carry_i_2__0_n_12;
  wire last_sect_carry_i_3__0_n_12;
  wire last_sect_carry_i_4__0_n_12;
  wire last_sect_carry_n_12;
  wire last_sect_carry_n_13;
  wire last_sect_carry_n_14;
  wire last_sect_carry_n_15;
  wire [5:0]mOutPtr_reg;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [32:0]mem_reg;
  wire next_rreq;
  wire [19:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__1;
  wire [7:0]p_0_in__2;
  wire p_0_out_carry__0_n_14;
  wire p_0_out_carry__0_n_15;
  wire p_0_out_carry__0_n_17;
  wire p_0_out_carry__0_n_18;
  wire p_0_out_carry__0_n_19;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_19;
  wire p_21_in;
  wire p_68_in;
  wire p_75_in;
  wire pop0;
  wire push;
  wire ram_reg;
  wire ram_reg_0;
  wire rdata_ack_t;
  wire rhs_reg_7431;
  wire \rhs_reg_743_reg[0] ;
  wire rreq_handling_reg_n_12;
  wire rs2f_rreq_ack;
  wire [63:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_12_[10] ;
  wire \sect_addr_buf_reg_n_12_[11] ;
  wire \sect_addr_buf_reg_n_12_[12] ;
  wire \sect_addr_buf_reg_n_12_[13] ;
  wire \sect_addr_buf_reg_n_12_[14] ;
  wire \sect_addr_buf_reg_n_12_[15] ;
  wire \sect_addr_buf_reg_n_12_[16] ;
  wire \sect_addr_buf_reg_n_12_[17] ;
  wire \sect_addr_buf_reg_n_12_[18] ;
  wire \sect_addr_buf_reg_n_12_[19] ;
  wire \sect_addr_buf_reg_n_12_[1] ;
  wire \sect_addr_buf_reg_n_12_[20] ;
  wire \sect_addr_buf_reg_n_12_[21] ;
  wire \sect_addr_buf_reg_n_12_[22] ;
  wire \sect_addr_buf_reg_n_12_[23] ;
  wire \sect_addr_buf_reg_n_12_[24] ;
  wire \sect_addr_buf_reg_n_12_[25] ;
  wire \sect_addr_buf_reg_n_12_[26] ;
  wire \sect_addr_buf_reg_n_12_[27] ;
  wire \sect_addr_buf_reg_n_12_[28] ;
  wire \sect_addr_buf_reg_n_12_[29] ;
  wire \sect_addr_buf_reg_n_12_[2] ;
  wire \sect_addr_buf_reg_n_12_[30] ;
  wire \sect_addr_buf_reg_n_12_[31] ;
  wire \sect_addr_buf_reg_n_12_[3] ;
  wire \sect_addr_buf_reg_n_12_[4] ;
  wire \sect_addr_buf_reg_n_12_[5] ;
  wire \sect_addr_buf_reg_n_12_[6] ;
  wire \sect_addr_buf_reg_n_12_[7] ;
  wire \sect_addr_buf_reg_n_12_[8] ;
  wire \sect_addr_buf_reg_n_12_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_12;
  wire sect_cnt0_carry__0_n_13;
  wire sect_cnt0_carry__0_n_14;
  wire sect_cnt0_carry__0_n_15;
  wire sect_cnt0_carry__1_n_12;
  wire sect_cnt0_carry__1_n_13;
  wire sect_cnt0_carry__1_n_14;
  wire sect_cnt0_carry__1_n_15;
  wire sect_cnt0_carry__2_n_12;
  wire sect_cnt0_carry__2_n_13;
  wire sect_cnt0_carry__2_n_14;
  wire sect_cnt0_carry__2_n_15;
  wire sect_cnt0_carry__3_n_14;
  wire sect_cnt0_carry__3_n_15;
  wire sect_cnt0_carry_n_12;
  wire sect_cnt0_carry_n_13;
  wire sect_cnt0_carry_n_14;
  wire sect_cnt0_carry_n_15;
  wire \sect_cnt_reg_n_12_[0] ;
  wire \sect_cnt_reg_n_12_[10] ;
  wire \sect_cnt_reg_n_12_[11] ;
  wire \sect_cnt_reg_n_12_[12] ;
  wire \sect_cnt_reg_n_12_[13] ;
  wire \sect_cnt_reg_n_12_[14] ;
  wire \sect_cnt_reg_n_12_[15] ;
  wire \sect_cnt_reg_n_12_[16] ;
  wire \sect_cnt_reg_n_12_[17] ;
  wire \sect_cnt_reg_n_12_[18] ;
  wire \sect_cnt_reg_n_12_[19] ;
  wire \sect_cnt_reg_n_12_[1] ;
  wire \sect_cnt_reg_n_12_[2] ;
  wire \sect_cnt_reg_n_12_[3] ;
  wire \sect_cnt_reg_n_12_[4] ;
  wire \sect_cnt_reg_n_12_[5] ;
  wire \sect_cnt_reg_n_12_[6] ;
  wire \sect_cnt_reg_n_12_[7] ;
  wire \sect_cnt_reg_n_12_[8] ;
  wire \sect_cnt_reg_n_12_[9] ;
  wire \sect_end_buf_reg_n_12_[1] ;
  wire \sect_len_buf[0]_i_1_n_12 ;
  wire \sect_len_buf[1]_i_1_n_12 ;
  wire \sect_len_buf[2]_i_1_n_12 ;
  wire \sect_len_buf[3]_i_1_n_12 ;
  wire \sect_len_buf[4]_i_1_n_12 ;
  wire \sect_len_buf[5]_i_1_n_12 ;
  wire \sect_len_buf[6]_i_1_n_12 ;
  wire \sect_len_buf[7]_i_1_n_12 ;
  wire \sect_len_buf[8]_i_1_n_12 ;
  wire \sect_len_buf[9]_i_2_n_12 ;
  wire \sect_len_buf_reg_n_12_[0] ;
  wire \sect_len_buf_reg_n_12_[1] ;
  wire \sect_len_buf_reg_n_12_[2] ;
  wire \sect_len_buf_reg_n_12_[3] ;
  wire \sect_len_buf_reg_n_12_[4] ;
  wire \sect_len_buf_reg_n_12_[5] ;
  wire \sect_len_buf_reg_n_12_[6] ;
  wire \sect_len_buf_reg_n_12_[7] ;
  wire \sect_len_buf_reg_n_12_[8] ;
  wire \sect_len_buf_reg_n_12_[9] ;
  wire \start_addr_buf_reg_n_12_[10] ;
  wire \start_addr_buf_reg_n_12_[11] ;
  wire \start_addr_buf_reg_n_12_[1] ;
  wire \start_addr_buf_reg_n_12_[2] ;
  wire \start_addr_buf_reg_n_12_[3] ;
  wire \start_addr_buf_reg_n_12_[4] ;
  wire \start_addr_buf_reg_n_12_[5] ;
  wire \start_addr_buf_reg_n_12_[6] ;
  wire \start_addr_buf_reg_n_12_[7] ;
  wire \start_addr_buf_reg_n_12_[8] ;
  wire \start_addr_buf_reg_n_12_[9] ;
  wire \start_addr_reg_n_12_[10] ;
  wire \start_addr_reg_n_12_[11] ;
  wire \start_addr_reg_n_12_[12] ;
  wire \start_addr_reg_n_12_[13] ;
  wire \start_addr_reg_n_12_[14] ;
  wire \start_addr_reg_n_12_[15] ;
  wire \start_addr_reg_n_12_[16] ;
  wire \start_addr_reg_n_12_[17] ;
  wire \start_addr_reg_n_12_[18] ;
  wire \start_addr_reg_n_12_[19] ;
  wire \start_addr_reg_n_12_[1] ;
  wire \start_addr_reg_n_12_[20] ;
  wire \start_addr_reg_n_12_[21] ;
  wire \start_addr_reg_n_12_[22] ;
  wire \start_addr_reg_n_12_[23] ;
  wire \start_addr_reg_n_12_[24] ;
  wire \start_addr_reg_n_12_[25] ;
  wire \start_addr_reg_n_12_[26] ;
  wire \start_addr_reg_n_12_[27] ;
  wire \start_addr_reg_n_12_[28] ;
  wire \start_addr_reg_n_12_[29] ;
  wire \start_addr_reg_n_12_[2] ;
  wire \start_addr_reg_n_12_[30] ;
  wire \start_addr_reg_n_12_[31] ;
  wire \start_addr_reg_n_12_[3] ;
  wire \start_addr_reg_n_12_[4] ;
  wire \start_addr_reg_n_12_[5] ;
  wire \start_addr_reg_n_12_[6] ;
  wire \start_addr_reg_n_12_[7] ;
  wire \start_addr_reg_n_12_[8] ;
  wire \start_addr_reg_n_12_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire [0:0]\state_reg[0]_3 ;
  wire [0:0]\state_reg[0]_4 ;
  wire [0:0]\state_reg[0]_5 ;
  wire [0:0]\state_reg[0]_6 ;
  wire xbuf_V_ce0;
  wire ybuf_V_ce0;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:3]NLW_align_len0_carry__6_CO_UNCONNECTED;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_12,align_len0_carry_n_13,align_len0_carry_n_14,align_len0_carry_n_15}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[34:32],1'b0}),
        .O({align_len0[3:1],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_12),
        .CO({align_len0_carry__0_n_12,align_len0_carry__0_n_13,align_len0_carry__0_n_14,align_len0_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[38:35]),
        .O(align_len0[7:4]),
        .S({fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_12),
        .CO({align_len0_carry__1_n_12,align_len0_carry__1_n_13,align_len0_carry__1_n_14,align_len0_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[42:39]),
        .O(align_len0[11:8]),
        .S({fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__2
       (.CI(align_len0_carry__1_n_12),
        .CO({align_len0_carry__2_n_12,align_len0_carry__2_n_13,align_len0_carry__2_n_14,align_len0_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[46:43]),
        .O(align_len0[15:12]),
        .S({fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__3
       (.CI(align_len0_carry__2_n_12),
        .CO({align_len0_carry__3_n_12,align_len0_carry__3_n_13,align_len0_carry__3_n_14,align_len0_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[50:47]),
        .O(align_len0[19:16]),
        .S({fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__4
       (.CI(align_len0_carry__3_n_12),
        .CO({align_len0_carry__4_n_12,align_len0_carry__4_n_13,align_len0_carry__4_n_14,align_len0_carry__4_n_15}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[54:51]),
        .O(align_len0[23:20]),
        .S({fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__5
       (.CI(align_len0_carry__4_n_12),
        .CO({align_len0_carry__5_n_12,align_len0_carry__5_n_13,align_len0_carry__5_n_14,align_len0_carry__5_n_15}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[58:55]),
        .O(align_len0[27:24]),
        .S({fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__6
       (.CI(align_len0_carry__5_n_12),
        .CO({NLW_align_len0_carry__6_CO_UNCONNECTED[3],align_len0_carry__6_n_13,align_len0_carry__6_n_14,align_len0_carry__6_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_rreq_data[61:59]}),
        .O(align_len0[31:28]),
        .S({fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_12_[10] ),
        .R(SR));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_12_[11] ),
        .R(SR));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_12_[12] ),
        .R(SR));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_12_[13] ),
        .R(SR));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_12_[14] ),
        .R(SR));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_12_[15] ),
        .R(SR));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[16]),
        .Q(\align_len_reg_n_12_[16] ),
        .R(SR));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[17]),
        .Q(\align_len_reg_n_12_[17] ),
        .R(SR));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[18]),
        .Q(\align_len_reg_n_12_[18] ),
        .R(SR));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[19]),
        .Q(\align_len_reg_n_12_[19] ),
        .R(SR));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[1]),
        .Q(\align_len_reg_n_12_[1] ),
        .R(SR));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[20]),
        .Q(\align_len_reg_n_12_[20] ),
        .R(SR));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[21]),
        .Q(\align_len_reg_n_12_[21] ),
        .R(SR));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[22]),
        .Q(\align_len_reg_n_12_[22] ),
        .R(SR));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[23]),
        .Q(\align_len_reg_n_12_[23] ),
        .R(SR));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[24]),
        .Q(\align_len_reg_n_12_[24] ),
        .R(SR));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[25]),
        .Q(\align_len_reg_n_12_[25] ),
        .R(SR));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[26]),
        .Q(\align_len_reg_n_12_[26] ),
        .R(SR));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[27]),
        .Q(\align_len_reg_n_12_[27] ),
        .R(SR));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[28]),
        .Q(\align_len_reg_n_12_[28] ),
        .R(SR));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[29]),
        .Q(\align_len_reg_n_12_[29] ),
        .R(SR));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_12_[2] ),
        .R(SR));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[30]),
        .Q(\align_len_reg_n_12_[30] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_12_[31] ),
        .R(SR));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_12_[3] ),
        .R(SR));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_12_[4] ),
        .R(SR));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_12_[5] ),
        .R(SR));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_12_[6] ),
        .R(SR));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_12_[7] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_12_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_12_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2__0 
       (.I0(\align_len_reg_n_12_[1] ),
        .I1(\start_addr_reg_n_12_[1] ),
        .O(\beat_len_buf[2]_i_2__0_n_12 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1__0_n_12 ,\beat_len_buf_reg[2]_i_1__0_n_13 ,\beat_len_buf_reg[2]_i_1__0_n_14 ,\beat_len_buf_reg[2]_i_1__0_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_12_[1] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_12_[4] ,\align_len_reg_n_12_[3] ,\align_len_reg_n_12_[2] ,\beat_len_buf[2]_i_2__0_n_12 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1__0 
       (.CI(\beat_len_buf_reg[2]_i_1__0_n_12 ),
        .CO({\beat_len_buf_reg[6]_i_1__0_n_12 ,\beat_len_buf_reg[6]_i_1__0_n_13 ,\beat_len_buf_reg[6]_i_1__0_n_14 ,\beat_len_buf_reg[6]_i_1__0_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_12_[8] ,\align_len_reg_n_12_[7] ,\align_len_reg_n_12_[6] ,\align_len_reg_n_12_[5] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1__0 
       (.CI(\beat_len_buf_reg[6]_i_1__0_n_12 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1__0_n_14 ,\beat_len_buf_reg[9]_i_1__0_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1__0_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_12_[11] ,\align_len_reg_n_12_[10] ,\align_len_reg_n_12_[9] }));
  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_17,p_0_out_carry__0_n_18,p_0_out_carry__0_n_19,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19}),
        .DI(buff_rdata_n_61),
        .Q(mOutPtr_reg),
        .S({buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.split_cnt__2 (\bus_wide_gen.split_cnt__2 ),
        .\dout_buf_reg[34]_0 (buff_rdata_n_27),
        .\dout_buf_reg[34]_1 ({data_pack,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56,buff_rdata_n_57,buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60}),
        .\dout_buf_reg[34]_2 (\bus_wide_gen.fifo_burst_n_24 ),
        .\dout_buf_reg[34]_3 (\bus_wide_gen.rdata_valid_t_reg_n_12 ),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[6]_0 ({buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26}),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .mem_reg_0(mem_reg),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_40 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_44),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[16] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_43),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[17] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_42),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[18] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_41),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[19] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_40),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[20] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_39),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[21] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_38),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[22] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_37),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[23] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_36),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_35),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_34),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_33),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_32),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_31),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_30),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_15 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_41 ),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\bus_wide_gen.data_buf_reg_n_12_[9] ),
        .R(1'b0));
  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_fifo_18 \bus_wide_gen.fifo_burst 
       (.D({\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 ,\bus_wide_gen.fifo_burst_n_31 ,\bus_wide_gen.fifo_burst_n_32 ,\bus_wide_gen.fifo_burst_n_33 ,\bus_wide_gen.fifo_burst_n_34 ,\bus_wide_gen.fifo_burst_n_35 ,\bus_wide_gen.fifo_burst_n_36 ,\bus_wide_gen.fifo_burst_n_37 ,\bus_wide_gen.fifo_burst_n_38 ,\bus_wide_gen.fifo_burst_n_39 ,\bus_wide_gen.fifo_burst_n_40 }),
        .Q({\sect_len_buf_reg_n_12_[9] ,\sect_len_buf_reg_n_12_[8] ,\sect_len_buf_reg_n_12_[7] ,\sect_len_buf_reg_n_12_[6] ,\sect_len_buf_reg_n_12_[5] ,\sect_len_buf_reg_n_12_[4] ,\sect_len_buf_reg_n_12_[3] ,\sect_len_buf_reg_n_12_[2] ,\sect_len_buf_reg_n_12_[1] ,\sect_len_buf_reg_n_12_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_22 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf_reg_n_12_[16] ),
        .\bus_wide_gen.data_buf_reg[10] (\bus_wide_gen.data_buf_reg_n_12_[26] ),
        .\bus_wide_gen.data_buf_reg[11] (\bus_wide_gen.data_buf_reg_n_12_[27] ),
        .\bus_wide_gen.data_buf_reg[12] (\bus_wide_gen.data_buf_reg_n_12_[28] ),
        .\bus_wide_gen.data_buf_reg[13] (\bus_wide_gen.data_buf_reg_n_12_[29] ),
        .\bus_wide_gen.data_buf_reg[14] (\bus_wide_gen.data_buf_reg_n_12_[30] ),
        .\bus_wide_gen.data_buf_reg[15] ({buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56,buff_rdata_n_57,buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60}),
        .\bus_wide_gen.data_buf_reg[15]_0 (\bus_wide_gen.data_buf_reg_n_12_[31] ),
        .\bus_wide_gen.data_buf_reg[1] (\bus_wide_gen.data_buf_reg_n_12_[17] ),
        .\bus_wide_gen.data_buf_reg[2] (\bus_wide_gen.data_buf_reg_n_12_[18] ),
        .\bus_wide_gen.data_buf_reg[3] (\bus_wide_gen.data_buf_reg_n_12_[19] ),
        .\bus_wide_gen.data_buf_reg[4] (\bus_wide_gen.data_buf_reg_n_12_[20] ),
        .\bus_wide_gen.data_buf_reg[5] (\bus_wide_gen.data_buf_reg_n_12_[21] ),
        .\bus_wide_gen.data_buf_reg[6] (\bus_wide_gen.data_buf_reg_n_12_[22] ),
        .\bus_wide_gen.data_buf_reg[7] (\bus_wide_gen.data_buf_reg_n_12_[23] ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf_reg_n_12_[24] ),
        .\bus_wide_gen.data_buf_reg[9] (\bus_wide_gen.data_buf_reg_n_12_[25] ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_12 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt__2 (\bus_wide_gen.split_cnt__2 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_15 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.fifo_burst_n_41 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 (\bus_wide_gen.split_cnt_buf_reg_n_12_[0] ),
        .\could_multi_bursts.arlen_buf_reg[3] (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_43 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .in(arlen_tmp),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREADY_0(\bus_wide_gen.fifo_burst_n_42 ),
        .\pout_reg[2]_0 (fifo_rctl_n_19),
        .\q_reg[0]_0 (\could_multi_bursts.sect_handling_reg_n_12 ),
        .\q_reg[0]_1 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\q_reg[8]_0 (\bus_wide_gen.fifo_burst_n_24 ),
        .\q_reg[8]_1 (\sect_end_buf_reg_n_12_[1] ),
        .\q_reg[9]_0 (\sect_addr_buf_reg_n_12_[1] ),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg(\bus_wide_gen.fifo_burst_n_13 ),
        .s_ready_t_reg_0(\bus_wide_gen.fifo_burst_n_44 ),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_17 ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_16 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bus_wide_gen.len_cnt[6]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4__0_n_12 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \bus_wide_gen.len_cnt[7]_i_3__0 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4__0_n_12 ),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__2[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_4__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(\bus_wide_gen.len_cnt[7]_i_4__0_n_12 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_13 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_13 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_13 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_13 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_13 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_13 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_13 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_13 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_44 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_12 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_18),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_12_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_12 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_12 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_13 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_14 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_12 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_12 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_13 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_14 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_12 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_12 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_13 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_14 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_12 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_12 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_13 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_14 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_12 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_12 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_13 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_14 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_12 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_14 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_12 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_13 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_14 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_12 ,\could_multi_bursts.araddr_buf[4]_i_4_n_12 ,\could_multi_bursts.araddr_buf[4]_i_5_n_12 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_12 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_12 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_13 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_14 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_12 ,\could_multi_bursts.araddr_buf[8]_i_4_n_12 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_13));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_13));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_13));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_13));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_13));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_13));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_17),
        .Q(\could_multi_bursts.sect_handling_reg_n_12 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1__0 
       (.I0(\start_addr_reg_n_12_[1] ),
        .I1(\align_len_reg_n_12_[1] ),
        .O(end_addr[1]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_12_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_12_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_12_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_12_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_12_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_12_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_12_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_12_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_12_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_12_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_12_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_12,end_addr_carry_n_13,end_addr_carry_n_14,end_addr_carry_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[4] ,\start_addr_reg_n_12_[3] ,\start_addr_reg_n_12_[2] ,\start_addr_reg_n_12_[1] }),
        .O({end_addr[4:2],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_12,end_addr_carry_i_2__0_n_12,end_addr_carry_i_3__0_n_12,end_addr_carry_i_4__0_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_12),
        .CO({end_addr_carry__0_n_12,end_addr_carry__0_n_13,end_addr_carry__0_n_14,end_addr_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[8] ,\start_addr_reg_n_12_[7] ,\start_addr_reg_n_12_[6] ,\start_addr_reg_n_12_[5] }),
        .O(end_addr[8:5]),
        .S({end_addr_carry__0_i_1__0_n_12,end_addr_carry__0_i_2__0_n_12,end_addr_carry__0_i_3__0_n_12,end_addr_carry__0_i_4__0_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_12_[8] ),
        .I1(\align_len_reg_n_12_[8] ),
        .O(end_addr_carry__0_i_1__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_12_[7] ),
        .I1(\align_len_reg_n_12_[7] ),
        .O(end_addr_carry__0_i_2__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_12_[6] ),
        .I1(\align_len_reg_n_12_[6] ),
        .O(end_addr_carry__0_i_3__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_12_[5] ),
        .I1(\align_len_reg_n_12_[5] ),
        .O(end_addr_carry__0_i_4__0_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_12),
        .CO({end_addr_carry__1_n_12,end_addr_carry__1_n_13,end_addr_carry__1_n_14,end_addr_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[12] ,\start_addr_reg_n_12_[11] ,\start_addr_reg_n_12_[10] ,\start_addr_reg_n_12_[9] }),
        .O(end_addr[12:9]),
        .S({end_addr_carry__1_i_1__0_n_12,end_addr_carry__1_i_2__0_n_12,end_addr_carry__1_i_3__0_n_12,end_addr_carry__1_i_4__0_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_12_[12] ),
        .I1(\align_len_reg_n_12_[12] ),
        .O(end_addr_carry__1_i_1__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_12_[11] ),
        .I1(\align_len_reg_n_12_[11] ),
        .O(end_addr_carry__1_i_2__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_12_[10] ),
        .I1(\align_len_reg_n_12_[10] ),
        .O(end_addr_carry__1_i_3__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_12_[9] ),
        .I1(\align_len_reg_n_12_[9] ),
        .O(end_addr_carry__1_i_4__0_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_12),
        .CO({end_addr_carry__2_n_12,end_addr_carry__2_n_13,end_addr_carry__2_n_14,end_addr_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[16] ,\start_addr_reg_n_12_[15] ,\start_addr_reg_n_12_[14] ,\start_addr_reg_n_12_[13] }),
        .O(end_addr[16:13]),
        .S({end_addr_carry__2_i_1__0_n_12,end_addr_carry__2_i_2__0_n_12,end_addr_carry__2_i_3__0_n_12,end_addr_carry__2_i_4__0_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_12_[16] ),
        .I1(\align_len_reg_n_12_[16] ),
        .O(end_addr_carry__2_i_1__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_12_[15] ),
        .I1(\align_len_reg_n_12_[15] ),
        .O(end_addr_carry__2_i_2__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_12_[14] ),
        .I1(\align_len_reg_n_12_[14] ),
        .O(end_addr_carry__2_i_3__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_12_[13] ),
        .I1(\align_len_reg_n_12_[13] ),
        .O(end_addr_carry__2_i_4__0_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_12),
        .CO({end_addr_carry__3_n_12,end_addr_carry__3_n_13,end_addr_carry__3_n_14,end_addr_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[20] ,\start_addr_reg_n_12_[19] ,\start_addr_reg_n_12_[18] ,\start_addr_reg_n_12_[17] }),
        .O(end_addr[20:17]),
        .S({end_addr_carry__3_i_1__0_n_12,end_addr_carry__3_i_2__0_n_12,end_addr_carry__3_i_3__0_n_12,end_addr_carry__3_i_4__0_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_12_[20] ),
        .I1(\align_len_reg_n_12_[20] ),
        .O(end_addr_carry__3_i_1__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_12_[19] ),
        .I1(\align_len_reg_n_12_[19] ),
        .O(end_addr_carry__3_i_2__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_12_[18] ),
        .I1(\align_len_reg_n_12_[18] ),
        .O(end_addr_carry__3_i_3__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_12_[17] ),
        .I1(\align_len_reg_n_12_[17] ),
        .O(end_addr_carry__3_i_4__0_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_12),
        .CO({end_addr_carry__4_n_12,end_addr_carry__4_n_13,end_addr_carry__4_n_14,end_addr_carry__4_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[24] ,\start_addr_reg_n_12_[23] ,\start_addr_reg_n_12_[22] ,\start_addr_reg_n_12_[21] }),
        .O(end_addr[24:21]),
        .S({end_addr_carry__4_i_1__0_n_12,end_addr_carry__4_i_2__0_n_12,end_addr_carry__4_i_3__0_n_12,end_addr_carry__4_i_4__0_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_12_[24] ),
        .I1(\align_len_reg_n_12_[24] ),
        .O(end_addr_carry__4_i_1__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_12_[23] ),
        .I1(\align_len_reg_n_12_[23] ),
        .O(end_addr_carry__4_i_2__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_12_[22] ),
        .I1(\align_len_reg_n_12_[22] ),
        .O(end_addr_carry__4_i_3__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_12_[21] ),
        .I1(\align_len_reg_n_12_[21] ),
        .O(end_addr_carry__4_i_4__0_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_12),
        .CO({end_addr_carry__5_n_12,end_addr_carry__5_n_13,end_addr_carry__5_n_14,end_addr_carry__5_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[28] ,\start_addr_reg_n_12_[27] ,\start_addr_reg_n_12_[26] ,\start_addr_reg_n_12_[25] }),
        .O(end_addr[28:25]),
        .S({end_addr_carry__5_i_1__0_n_12,end_addr_carry__5_i_2__0_n_12,end_addr_carry__5_i_3__0_n_12,end_addr_carry__5_i_4__0_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_12_[28] ),
        .I1(\align_len_reg_n_12_[28] ),
        .O(end_addr_carry__5_i_1__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_12_[27] ),
        .I1(\align_len_reg_n_12_[27] ),
        .O(end_addr_carry__5_i_2__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_12_[26] ),
        .I1(\align_len_reg_n_12_[26] ),
        .O(end_addr_carry__5_i_3__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_12_[25] ),
        .I1(\align_len_reg_n_12_[25] ),
        .O(end_addr_carry__5_i_4__0_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_12),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:2],end_addr_carry__6_n_14,end_addr_carry__6_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_12_[30] ,\start_addr_reg_n_12_[29] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3],end_addr[31:29]}),
        .S({1'b0,end_addr_carry__6_i_1__0_n_12,end_addr_carry__6_i_2__0_n_12,end_addr_carry__6_i_3__0_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\start_addr_reg_n_12_[31] ),
        .I1(\align_len_reg_n_12_[31] ),
        .O(end_addr_carry__6_i_1__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_12_[30] ),
        .I1(\align_len_reg_n_12_[30] ),
        .O(end_addr_carry__6_i_2__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3__0
       (.I0(\start_addr_reg_n_12_[29] ),
        .I1(\align_len_reg_n_12_[29] ),
        .O(end_addr_carry__6_i_3__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_12_[4] ),
        .I1(\align_len_reg_n_12_[4] ),
        .O(end_addr_carry_i_1__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_12_[3] ),
        .I1(\align_len_reg_n_12_[3] ),
        .O(end_addr_carry_i_2__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_12_[2] ),
        .I1(\align_len_reg_n_12_[2] ),
        .O(end_addr_carry_i_3__0_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_12_[1] ),
        .I1(\align_len_reg_n_12_[1] ),
        .O(end_addr_carry_i_4__0_n_12));
  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_fifo__parameterized1_19 fifo_rctl
       (.CO(first_sect),
        .E(align_len),
        .Q(\end_addr_buf_reg_n_12_[1] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_13),
        .ap_rst_n_1(fifo_rctl_n_15),
        .ap_rst_n_2(fifo_rctl_n_18),
        .beat_valid(beat_valid),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt__2 (\bus_wide_gen.split_cnt__2 ),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.sect_handling_reg_n_12 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_17),
        .empty_n_reg_0(\bus_wide_gen.last_split ),
        .empty_n_reg_1(data_pack),
        .\end_addr_buf_reg[1] (fifo_rctl_n_23),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREADY_0(fifo_rctl_n_19),
        .p_21_in(p_21_in),
        .pop0(pop0),
        .\pout_reg[2]_0 (\bus_wide_gen.fifo_burst_n_42 ),
        .\pout_reg[3]_0 (buff_rdata_n_27),
        .\pout_reg[3]_1 (\bus_wide_gen.fifo_burst_n_24 ),
        .rreq_handling_reg(fifo_rctl_n_22),
        .rreq_handling_reg_0(rreq_handling_reg_n_12),
        .rreq_handling_reg_1(fifo_rreq_valid_buf_reg_n_12),
        .\sect_end_buf_reg[1] (last_sect),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_12_[1] ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_16 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_17 ));
  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_fifo__parameterized0_20 fifo_rreq
       (.D({fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34}),
        .E(fifo_rreq_n_131),
        .Q({\start_addr_reg_n_12_[31] ,\start_addr_reg_n_12_[30] ,\start_addr_reg_n_12_[29] ,\start_addr_reg_n_12_[28] ,\start_addr_reg_n_12_[27] ,\start_addr_reg_n_12_[26] ,\start_addr_reg_n_12_[25] ,\start_addr_reg_n_12_[24] ,\start_addr_reg_n_12_[23] ,\start_addr_reg_n_12_[22] ,\start_addr_reg_n_12_[21] ,\start_addr_reg_n_12_[20] ,\start_addr_reg_n_12_[19] ,\start_addr_reg_n_12_[18] ,\start_addr_reg_n_12_[17] ,\start_addr_reg_n_12_[16] ,\start_addr_reg_n_12_[15] ,\start_addr_reg_n_12_[14] ,\start_addr_reg_n_12_[13] ,\start_addr_reg_n_12_[12] }),
        .S({fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_12),
        .fifo_rreq_valid_buf_reg_0(last_sect),
        .fifo_rreq_valid_buf_reg_1(rreq_handling_reg_n_12),
        .full_n_reg_0(rs2f_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__0({\sect_cnt_reg_n_12_[19] ,\sect_cnt_reg_n_12_[18] ,\sect_cnt_reg_n_12_[17] ,\sect_cnt_reg_n_12_[16] ,\sect_cnt_reg_n_12_[15] ,\sect_cnt_reg_n_12_[14] ,\sect_cnt_reg_n_12_[13] ,\sect_cnt_reg_n_12_[12] ,\sect_cnt_reg_n_12_[0] }),
        .last_sect_carry__0_0(p_0_in0_in[19:12]),
        .next_rreq(next_rreq),
        .p_21_in(p_21_in),
        .pop0(pop0),
        .push(push),
        .\q_reg[34]_0 ({fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126}),
        .\q_reg[38]_0 ({fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123}),
        .\q_reg[42]_0 ({fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119}),
        .\q_reg[46]_0 ({fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115}),
        .\q_reg[50]_0 ({fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111}),
        .\q_reg[54]_0 ({fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107}),
        .\q_reg[58]_0 ({fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103}),
        .\q_reg[61]_0 ({fifo_rreq_data,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99}),
        .\q_reg[63]_0 ({rs2f_rreq_data[63:32],rs2f_rreq_data[30:0]}),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[18] ({fifo_rreq_n_127,fifo_rreq_n_128,fifo_rreq_n_129}));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_12),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_12,first_sect_carry_n_13,first_sect_carry_n_14,first_sect_carry_n_15}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_12,first_sect_carry_i_2__0_n_12,first_sect_carry_i_3__0_n_12,first_sect_carry_i_4__0_n_12}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_12),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_14,first_sect_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_12,first_sect_carry__0_i_2__0_n_12,first_sect_carry__0_i_3__0_n_12}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(p_0_in[18]),
        .I1(\sect_cnt_reg_n_12_[18] ),
        .I2(p_0_in[19]),
        .I3(\sect_cnt_reg_n_12_[19] ),
        .O(first_sect_carry__0_i_1__0_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_12_[15] ),
        .I1(p_0_in[15]),
        .I2(p_0_in[16]),
        .I3(\sect_cnt_reg_n_12_[16] ),
        .I4(\sect_cnt_reg_n_12_[17] ),
        .I5(p_0_in[17]),
        .O(first_sect_carry__0_i_2__0_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_12_[12] ),
        .I1(p_0_in[12]),
        .I2(p_0_in[13]),
        .I3(\sect_cnt_reg_n_12_[13] ),
        .I4(\sect_cnt_reg_n_12_[14] ),
        .I5(p_0_in[14]),
        .O(first_sect_carry__0_i_3__0_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_12_[9] ),
        .I1(p_0_in[9]),
        .I2(p_0_in[10]),
        .I3(\sect_cnt_reg_n_12_[10] ),
        .I4(\sect_cnt_reg_n_12_[11] ),
        .I5(p_0_in[11]),
        .O(first_sect_carry_i_1__0_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_12_[6] ),
        .I1(p_0_in[6]),
        .I2(p_0_in[7]),
        .I3(\sect_cnt_reg_n_12_[7] ),
        .I4(\sect_cnt_reg_n_12_[8] ),
        .I5(p_0_in[8]),
        .O(first_sect_carry_i_2__0_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_12_[3] ),
        .I1(p_0_in[3]),
        .I2(p_0_in[4]),
        .I3(\sect_cnt_reg_n_12_[4] ),
        .I4(\sect_cnt_reg_n_12_[5] ),
        .I5(p_0_in[5]),
        .O(first_sect_carry_i_3__0_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_12_[0] ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(\sect_cnt_reg_n_12_[1] ),
        .I4(\sect_cnt_reg_n_12_[2] ),
        .I5(p_0_in[2]),
        .O(first_sect_carry_i_4__0_n_12));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_12,last_sect_carry_n_13,last_sect_carry_n_14,last_sect_carry_n_15}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_12,last_sect_carry_i_2__0_n_12,last_sect_carry_i_3__0_n_12,last_sect_carry_i_4__0_n_12}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_12),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_14,last_sect_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_127,fifo_rreq_n_128,fifo_rreq_n_129}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_12_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(\sect_cnt_reg_n_12_[10] ),
        .I3(p_0_in0_in[10]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_12_[11] ),
        .O(last_sect_carry_i_1__0_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_12_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_12_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_12_[8] ),
        .O(last_sect_carry_i_2__0_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_12_[3] ),
        .I1(p_0_in0_in[3]),
        .I2(\sect_cnt_reg_n_12_[4] ),
        .I3(p_0_in0_in[4]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_12_[5] ),
        .O(last_sect_carry_i_3__0_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_12_[0] ),
        .I1(p_0_in0_in[0]),
        .I2(\sect_cnt_reg_n_12_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_12_[2] ),
        .O(last_sect_carry_i_4__0_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_61}),
        .O({p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19}),
        .S({buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_12),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_14,p_0_out_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_17,p_0_out_carry__0_n_18,p_0_out_carry__0_n_19}),
        .S({1'b0,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_22),
        .Q(rreq_handling_reg_n_12),
        .R(SR));
  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.CO(CO),
        .D(D[8:7]),
        .E(E),
        .I_RDATA(I_RDATA),
        .Q({Q[17:16],Q[12:8],Q[5:4],Q[2:1]}),
        .SR(SR),
        .WEA(WEA),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[76] (\ap_CS_fsm_reg[76] ),
        .\ap_CS_fsm_reg[76]_0 (\ap_CS_fsm_reg[76]_0 ),
        .\ap_CS_fsm_reg[76]_1 (\ap_CS_fsm_reg[76]_1 ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_block_pp8_stage0_11001(ap_block_pp8_stage0_11001),
        .ap_block_pp9_stage0_subdone(ap_block_pp9_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_enable_reg_pp1_iter0_reg_0(ap_enable_reg_pp1_iter0_reg_0),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_0),
        .ap_enable_reg_pp1_iter1_reg_1(ap_enable_reg_pp1_iter1_reg_1),
        .ap_enable_reg_pp1_iter2_reg(ap_enable_reg_pp1_iter2_reg),
        .ap_enable_reg_pp1_iter2_reg_0(ap_enable_reg_pp1_iter2_reg_0),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(ap_enable_reg_pp2_iter0_reg),
        .ap_enable_reg_pp2_iter0_reg_0(ap_enable_reg_pp2_iter0_reg_0),
        .ap_enable_reg_pp2_iter1_reg(ap_enable_reg_pp2_iter1_reg),
        .ap_enable_reg_pp2_iter1_reg_0(ap_enable_reg_pp2_iter1_reg_0),
        .ap_enable_reg_pp2_iter1_reg_1(ap_enable_reg_pp2_iter1_reg_1),
        .ap_enable_reg_pp2_iter2_reg(ap_enable_reg_pp2_iter2_reg),
        .ap_enable_reg_pp2_iter2_reg_0(ap_enable_reg_pp2_iter2_reg_0),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .ap_enable_reg_pp4_iter3(ap_enable_reg_pp4_iter3),
        .ap_enable_reg_pp9_iter0(ap_enable_reg_pp9_iter0),
        .ap_enable_reg_pp9_iter0_reg(ap_enable_reg_pp9_iter0_reg),
        .ap_enable_reg_pp9_iter1(ap_enable_reg_pp9_iter1),
        .ap_enable_reg_pp9_iter2(ap_enable_reg_pp9_iter2),
        .ap_enable_reg_pp9_iter3(ap_enable_reg_pp9_iter3),
        .ap_enable_reg_pp9_iter4_reg(ap_enable_reg_pp9_iter4_reg),
        .ap_enable_reg_pp9_iter5_reg(ap_enable_reg_pp9_iter5_reg),
        .ap_enable_reg_pp9_iter5_reg_0(ap_enable_reg_pp9_iter5_reg_0),
        .ap_rst_n(ap_rst_n),
        .bbuf_V_ce0(bbuf_V_ce0),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .ce0(ce0),
        .\data_p2_reg[15]_0 ({\bus_wide_gen.data_buf_reg_n_12_[15] ,\bus_wide_gen.data_buf_reg_n_12_[14] ,\bus_wide_gen.data_buf_reg_n_12_[13] ,\bus_wide_gen.data_buf_reg_n_12_[12] ,\bus_wide_gen.data_buf_reg_n_12_[11] ,\bus_wide_gen.data_buf_reg_n_12_[10] ,\bus_wide_gen.data_buf_reg_n_12_[9] ,\bus_wide_gen.data_buf_reg_n_12_[8] ,\bus_wide_gen.data_buf_reg_n_12_[7] ,\bus_wide_gen.data_buf_reg_n_12_[6] ,\bus_wide_gen.data_buf_reg_n_12_[5] ,\bus_wide_gen.data_buf_reg_n_12_[4] ,\bus_wide_gen.data_buf_reg_n_12_[3] ,\bus_wide_gen.data_buf_reg_n_12_[2] ,\bus_wide_gen.data_buf_reg_n_12_[1] ,\bus_wide_gen.data_buf_reg_n_12_[0] }),
        .dybuf_V_ce0(dybuf_V_ce0),
        .gmem_addr_3_read_reg_21220(gmem_addr_3_read_reg_21220),
        .i_1_reg_5750(i_1_reg_5750),
        .i_2_reg_5860(i_2_reg_5860),
        .i_reg_5640(i_reg_5640),
        .icmp_ln37_1_reg_1684_pp0_iter1_reg(icmp_ln37_1_reg_1684_pp0_iter1_reg),
        .\icmp_ln37_1_reg_1684_reg[0] (\icmp_ln37_1_reg_1684_reg[0] ),
        .icmp_ln41_reg_1709_pp1_iter1_reg(icmp_ln41_reg_1709_pp1_iter1_reg),
        .icmp_ln45_1_reg_1743_pp2_iter1_reg(icmp_ln45_1_reg_1743_pp2_iter1_reg),
        .icmp_ln45_reg_1723(icmp_ln45_reg_1723),
        .icmp_ln66_reg_2108_pp9_iter1_reg(icmp_ln66_reg_2108_pp9_iter1_reg),
        .icmp_ln66_reg_2108_pp9_iter4_reg(icmp_ln66_reg_2108_pp9_iter4_reg),
        .\icmp_ln66_reg_2108_reg[0] (\icmp_ln66_reg_2108_reg[0] ),
        .j_3_reg_732(j_3_reg_732),
        .j_3_reg_7320(j_3_reg_7320),
        .p_75_in(p_75_in),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .rdata_ack_t(rdata_ack_t),
        .rhs_reg_7431(rhs_reg_7431),
        .\rhs_reg_743_reg[0] (\rhs_reg_743_reg[0] ),
        .s_ready_t_reg_0(\bus_wide_gen.rdata_valid_t_reg_n_12 ),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[0]_1 (\state_reg[0]_0 ),
        .\state_reg[0]_2 (\state_reg[0]_1 ),
        .\state_reg[0]_3 (\state_reg[0]_2 ),
        .\state_reg[0]_4 (\state_reg[0]_3 ),
        .\state_reg[0]_5 (\state_reg[0]_4 ),
        .\state_reg[0]_6 (\state_reg[0]_5 ),
        .\state_reg[0]_7 (\state_reg[0]_6 ),
        .xbuf_V_ce0(xbuf_V_ce0));
  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_reg_slice_21 rs_rreq
       (.D(D[6:0]),
        .Q({Q[24:18],Q[15:11],Q[7:6],Q[3:2],Q[0]}),
        .SR(SR),
        .\ap_CS_fsm[2]_i_5_0 (\ap_CS_fsm[2]_i_5 ),
        .\ap_CS_fsm[2]_i_5_1 (\ap_CS_fsm[2]_i_5_0 ),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[18] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_1 ),
        .\ap_CS_fsm_reg[2]_2 (\ap_CS_fsm_reg[2]_2 ),
        .\ap_CS_fsm_reg[69] (\ap_CS_fsm_reg[69] ),
        .\ap_CS_fsm_reg[77] (\ap_CS_fsm_reg[77] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp10_iter0(ap_enable_reg_pp10_iter0),
        .\data_p1_reg[63]_0 ({rs2f_rreq_data[63:32],rs2f_rreq_data[30:0]}),
        .\data_p1_reg[63]_1 (\data_p1_reg[63] ),
        .\data_p1_reg[63]_2 (\data_p1_reg[63]_0 ),
        .\data_p2_reg[30]_0 (\data_p2_reg[30] ),
        .\data_p2_reg[30]_1 (\data_p2_reg[30]_0 ),
        .\data_p2_reg[30]_2 (\data_p2_reg[30]_1 ),
        .\data_p2_reg[30]_3 (\data_p2_reg[30]_2 ),
        .icmp_ln45_reg_1723(icmp_ln45_reg_1723),
        .p_68_in(p_68_in),
        .push(push),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\state_reg[0]_0 (rs2f_rreq_valid),
        .ybuf_V_ce0(ybuf_V_ce0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[7] ),
        .O(sect_addr[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_12_[10] ),
        .R(fifo_rctl_n_15));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_12_[11] ),
        .R(fifo_rctl_n_15));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_12_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_12_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_12_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_12_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_12_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_12_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_12_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_12_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_12_[1] ),
        .R(fifo_rctl_n_15));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_12_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_12_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_12_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_12_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_12_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_12_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_12_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_12_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_12_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_12_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_12_[2] ),
        .R(fifo_rctl_n_15));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_12_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_12_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_12_[3] ),
        .R(fifo_rctl_n_15));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_12_[4] ),
        .R(fifo_rctl_n_15));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_12_[5] ),
        .R(fifo_rctl_n_15));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_12_[6] ),
        .R(fifo_rctl_n_15));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_12_[7] ),
        .R(fifo_rctl_n_15));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_12_[8] ),
        .R(fifo_rctl_n_15));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_12_[9] ),
        .R(fifo_rctl_n_15));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_12,sect_cnt0_carry_n_13,sect_cnt0_carry_n_14,sect_cnt0_carry_n_15}),
        .CYINIT(\sect_cnt_reg_n_12_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_12_[4] ,\sect_cnt_reg_n_12_[3] ,\sect_cnt_reg_n_12_[2] ,\sect_cnt_reg_n_12_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_12),
        .CO({sect_cnt0_carry__0_n_12,sect_cnt0_carry__0_n_13,sect_cnt0_carry__0_n_14,sect_cnt0_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_12_[8] ,\sect_cnt_reg_n_12_[7] ,\sect_cnt_reg_n_12_[6] ,\sect_cnt_reg_n_12_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_12),
        .CO({sect_cnt0_carry__1_n_12,sect_cnt0_carry__1_n_13,sect_cnt0_carry__1_n_14,sect_cnt0_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_12_[12] ,\sect_cnt_reg_n_12_[11] ,\sect_cnt_reg_n_12_[10] ,\sect_cnt_reg_n_12_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_12),
        .CO({sect_cnt0_carry__2_n_12,sect_cnt0_carry__2_n_13,sect_cnt0_carry__2_n_14,sect_cnt0_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_12_[16] ,\sect_cnt_reg_n_12_[15] ,\sect_cnt_reg_n_12_[14] ,\sect_cnt_reg_n_12_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_12),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_14,sect_cnt0_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_12_[19] ,\sect_cnt_reg_n_12_[18] ,\sect_cnt_reg_n_12_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_34),
        .Q(\sect_cnt_reg_n_12_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_12_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_12_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_12_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_12_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_12_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_12_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_12_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_12_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_12_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_12_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_33),
        .Q(\sect_cnt_reg_n_12_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_32),
        .Q(\sect_cnt_reg_n_12_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_31),
        .Q(\sect_cnt_reg_n_12_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_30),
        .Q(\sect_cnt_reg_n_12_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_29),
        .Q(\sect_cnt_reg_n_12_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_28),
        .Q(\sect_cnt_reg_n_12_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_27),
        .Q(\sect_cnt_reg_n_12_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_26),
        .Q(\sect_cnt_reg_n_12_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_131),
        .D(fifo_rreq_n_25),
        .Q(\sect_cnt_reg_n_12_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_23),
        .Q(\sect_end_buf_reg_n_12_[1] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_12_[2] ),
        .I2(\end_addr_buf_reg_n_12_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_12_[3] ),
        .I2(\end_addr_buf_reg_n_12_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_12_[4] ),
        .I2(\end_addr_buf_reg_n_12_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_12_[5] ),
        .I2(\end_addr_buf_reg_n_12_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_12_[6] ),
        .I2(\end_addr_buf_reg_n_12_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_12_[7] ),
        .I2(\end_addr_buf_reg_n_12_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_12_[8] ),
        .I2(\end_addr_buf_reg_n_12_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_12_[9] ),
        .I2(\end_addr_buf_reg_n_12_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_12_[10] ),
        .I2(\end_addr_buf_reg_n_12_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_12_[11] ),
        .I2(\end_addr_buf_reg_n_12_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_12 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[0]_i_1_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[1]_i_1_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[2]_i_1_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[3]_i_1_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[4]_i_1_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[5]_i_1_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[6]_i_1_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[7]_i_1_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[8]_i_1_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[9]_i_2_n_12 ),
        .Q(\sect_len_buf_reg_n_12_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[10] ),
        .Q(\start_addr_buf_reg_n_12_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[11] ),
        .Q(\start_addr_buf_reg_n_12_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[12] ),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[13] ),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[14] ),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[15] ),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[16] ),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[17] ),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[18] ),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[19] ),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[1] ),
        .Q(\start_addr_buf_reg_n_12_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[20] ),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[21] ),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[22] ),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[23] ),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[24] ),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[25] ),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[26] ),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[27] ),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[28] ),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[29] ),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[2] ),
        .Q(\start_addr_buf_reg_n_12_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[30] ),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[31] ),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[3] ),
        .Q(\start_addr_buf_reg_n_12_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[4] ),
        .Q(\start_addr_buf_reg_n_12_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[5] ),
        .Q(\start_addr_buf_reg_n_12_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[6] ),
        .Q(\start_addr_buf_reg_n_12_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[7] ),
        .Q(\start_addr_buf_reg_n_12_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[8] ),
        .Q(\start_addr_buf_reg_n_12_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_12_[9] ),
        .Q(\start_addr_buf_reg_n_12_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_90),
        .Q(\start_addr_reg_n_12_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_89),
        .Q(\start_addr_reg_n_12_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_88),
        .Q(\start_addr_reg_n_12_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_87),
        .Q(\start_addr_reg_n_12_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_86),
        .Q(\start_addr_reg_n_12_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_85),
        .Q(\start_addr_reg_n_12_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_84),
        .Q(\start_addr_reg_n_12_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_83),
        .Q(\start_addr_reg_n_12_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_82),
        .Q(\start_addr_reg_n_12_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_81),
        .Q(\start_addr_reg_n_12_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_99),
        .Q(\start_addr_reg_n_12_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_80),
        .Q(\start_addr_reg_n_12_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_79),
        .Q(\start_addr_reg_n_12_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_78),
        .Q(\start_addr_reg_n_12_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_77),
        .Q(\start_addr_reg_n_12_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_76),
        .Q(\start_addr_reg_n_12_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_75),
        .Q(\start_addr_reg_n_12_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_74),
        .Q(\start_addr_reg_n_12_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_73),
        .Q(\start_addr_reg_n_12_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_72),
        .Q(\start_addr_reg_n_12_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_71),
        .Q(\start_addr_reg_n_12_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_98),
        .Q(\start_addr_reg_n_12_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_70),
        .Q(\start_addr_reg_n_12_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_69),
        .Q(\start_addr_reg_n_12_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_97),
        .Q(\start_addr_reg_n_12_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_96),
        .Q(\start_addr_reg_n_12_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_95),
        .Q(\start_addr_reg_n_12_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_94),
        .Q(\start_addr_reg_n_12_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_93),
        .Q(\start_addr_reg_n_12_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_92),
        .Q(\start_addr_reg_n_12_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_91),
        .Q(\start_addr_reg_n_12_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi_reg_slice" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_reg_slice
   (D,
    ap_enable_reg_pp10_iter0_reg,
    gmem_AWVALID,
    \state_reg[0]_0 ,
    push,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    Q,
    \ap_CS_fsm_reg[79] ,
    \ap_CS_fsm_reg[78] ,
    ap_enable_reg_pp10_iter0,
    ap_rst_n,
    ap_block_pp10_stage0_11001,
    ap_enable_reg_pp10_iter0_reg_0,
    rs2f_wreq_ack,
    \data_p2_reg[63]_0 );
  output [1:0]D;
  output ap_enable_reg_pp10_iter0_reg;
  output gmem_AWVALID;
  output [0:0]\state_reg[0]_0 ;
  output push;
  output [62:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [2:0]Q;
  input \ap_CS_fsm_reg[79] ;
  input [0:0]\ap_CS_fsm_reg[78] ;
  input ap_enable_reg_pp10_iter0;
  input ap_rst_n;
  input ap_block_pp10_stage0_11001;
  input [0:0]ap_enable_reg_pp10_iter0_reg_0;
  input rs2f_wreq_ack;
  input [62:0]\data_p2_reg[63]_0 ;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[78] ;
  wire \ap_CS_fsm_reg[79] ;
  wire ap_block_pp10_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp10_iter0;
  wire ap_enable_reg_pp10_iter0_reg;
  wire [0:0]ap_enable_reg_pp10_iter0_reg_0;
  wire ap_rst_n;
  wire \data_p1[0]_i_1_n_12 ;
  wire \data_p1[10]_i_1_n_12 ;
  wire \data_p1[11]_i_1_n_12 ;
  wire \data_p1[12]_i_1_n_12 ;
  wire \data_p1[13]_i_1_n_12 ;
  wire \data_p1[14]_i_1_n_12 ;
  wire \data_p1[15]_i_1_n_12 ;
  wire \data_p1[16]_i_1_n_12 ;
  wire \data_p1[17]_i_1_n_12 ;
  wire \data_p1[18]_i_1_n_12 ;
  wire \data_p1[19]_i_1_n_12 ;
  wire \data_p1[1]_i_1_n_12 ;
  wire \data_p1[20]_i_1_n_12 ;
  wire \data_p1[21]_i_1_n_12 ;
  wire \data_p1[22]_i_1_n_12 ;
  wire \data_p1[23]_i_1_n_12 ;
  wire \data_p1[24]_i_1_n_12 ;
  wire \data_p1[25]_i_1_n_12 ;
  wire \data_p1[26]_i_1_n_12 ;
  wire \data_p1[27]_i_1_n_12 ;
  wire \data_p1[28]_i_1_n_12 ;
  wire \data_p1[29]_i_1_n_12 ;
  wire \data_p1[2]_i_1_n_12 ;
  wire \data_p1[30]_i_1_n_12 ;
  wire \data_p1[32]_i_1_n_12 ;
  wire \data_p1[33]_i_1_n_12 ;
  wire \data_p1[34]_i_1_n_12 ;
  wire \data_p1[35]_i_1_n_12 ;
  wire \data_p1[36]_i_1_n_12 ;
  wire \data_p1[37]_i_1_n_12 ;
  wire \data_p1[38]_i_1_n_12 ;
  wire \data_p1[39]_i_1_n_12 ;
  wire \data_p1[3]_i_1_n_12 ;
  wire \data_p1[40]_i_1_n_12 ;
  wire \data_p1[41]_i_1_n_12 ;
  wire \data_p1[42]_i_1_n_12 ;
  wire \data_p1[43]_i_1_n_12 ;
  wire \data_p1[44]_i_1_n_12 ;
  wire \data_p1[45]_i_1_n_12 ;
  wire \data_p1[46]_i_1_n_12 ;
  wire \data_p1[47]_i_1_n_12 ;
  wire \data_p1[48]_i_1_n_12 ;
  wire \data_p1[49]_i_1_n_12 ;
  wire \data_p1[4]_i_1_n_12 ;
  wire \data_p1[50]_i_1_n_12 ;
  wire \data_p1[51]_i_1_n_12 ;
  wire \data_p1[52]_i_1_n_12 ;
  wire \data_p1[53]_i_1_n_12 ;
  wire \data_p1[54]_i_1_n_12 ;
  wire \data_p1[55]_i_1_n_12 ;
  wire \data_p1[56]_i_1_n_12 ;
  wire \data_p1[57]_i_1_n_12 ;
  wire \data_p1[58]_i_1_n_12 ;
  wire \data_p1[59]_i_1_n_12 ;
  wire \data_p1[5]_i_1_n_12 ;
  wire \data_p1[60]_i_1_n_12 ;
  wire \data_p1[61]_i_1_n_12 ;
  wire \data_p1[62]_i_1_n_12 ;
  wire \data_p1[63]_i_2_n_12 ;
  wire \data_p1[6]_i_1_n_12 ;
  wire \data_p1[7]_i_1_n_12 ;
  wire \data_p1[8]_i_1_n_12 ;
  wire \data_p1[9]_i_1_n_12 ;
  wire [62:0]\data_p1_reg[63]_0 ;
  wire [63:0]data_p2;
  wire [62:0]\data_p2_reg[63]_0 ;
  wire gmem_AWREADY;
  wire gmem_AWVALID;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire push;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_12;
  wire [1:1]state;
  wire \state[0]_i_1_n_12 ;
  wire \state[1]_i_1_n_12 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'h00006222)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(gmem_AWREADY),
        .I3(Q[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'h00AA95C0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(Q[1]),
        .I2(gmem_AWREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hE0EC)) 
    \ap_CS_fsm[78]_i_1 
       (.I0(\ap_CS_fsm_reg[78] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(gmem_AWREADY),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hE0EC)) 
    \ap_CS_fsm[79]_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[79] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp10_iter0_i_1
       (.I0(ap_enable_reg_pp10_iter0),
        .I1(gmem_AWVALID),
        .I2(ap_rst_n),
        .I3(ap_block_pp10_stage0_11001),
        .I4(ap_enable_reg_pp10_iter0_reg_0),
        .I5(Q[2]),
        .O(ap_enable_reg_pp10_iter0_reg));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[0]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[10]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[11]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[12]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[13]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[14]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[15]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[16]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[17]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[18]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[19]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[1]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[20]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[21]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[22]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[23]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[24]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[25]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[26]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[27]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[28]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[29]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[2]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[30]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[32]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [32]),
        .O(\data_p1[33]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [33]),
        .O(\data_p1[34]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [34]),
        .O(\data_p1[35]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [35]),
        .O(\data_p1[36]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [36]),
        .O(\data_p1[37]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [37]),
        .O(\data_p1[38]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [38]),
        .O(\data_p1[39]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[3]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [39]),
        .O(\data_p1[40]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [40]),
        .O(\data_p1[41]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [41]),
        .O(\data_p1[42]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [42]),
        .O(\data_p1[43]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [43]),
        .O(\data_p1[44]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [44]),
        .O(\data_p1[45]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [45]),
        .O(\data_p1[46]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [46]),
        .O(\data_p1[47]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [47]),
        .O(\data_p1[48]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [48]),
        .O(\data_p1[49]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[4]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [49]),
        .O(\data_p1[50]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [50]),
        .O(\data_p1[51]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [51]),
        .O(\data_p1[52]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [52]),
        .O(\data_p1[53]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [53]),
        .O(\data_p1[54]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [54]),
        .O(\data_p1[55]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [55]),
        .O(\data_p1[56]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [56]),
        .O(\data_p1[57]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [57]),
        .O(\data_p1[58]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [58]),
        .O(\data_p1[59]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[5]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [59]),
        .O(\data_p1[60]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [60]),
        .O(\data_p1[61]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [61]),
        .O(\data_p1[62]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h2222B000)) 
    \data_p1[63]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(state__0[1]),
        .I2(Q[1]),
        .I3(gmem_AWREADY),
        .I4(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [62]),
        .O(\data_p1[63]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[6]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[7]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[8]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[9]_i_1_n_12 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_12 ),
        .Q(\data_p1_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_12 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1 
       (.I0(Q[1]),
        .I1(gmem_AWREADY),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [32]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [33]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [34]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [35]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [36]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [37]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [38]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [39]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [40]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [41]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [42]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [43]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [44]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [45]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [46]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [47]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [48]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [49]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [50]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [51]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [52]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [53]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [54]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [55]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [56]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [57]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [58]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [59]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [60]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [61]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [62]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_9_reg_754[0]_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[1]),
        .O(gmem_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(\state_reg[0]_0 ),
        .I1(rs2f_wreq_ack),
        .O(push));
  LUT5 #(
    .INIT(32'hFD51FF51)) 
    s_ready_t_i_1
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(rs2f_wreq_ack),
        .I3(gmem_AWREADY),
        .I4(Q[1]),
        .O(s_ready_t_i_1_n_12));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_12),
        .Q(gmem_AWREADY),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'hF444CCCC)) 
    \state[0]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(Q[1]),
        .I3(gmem_AWREADY),
        .I4(state),
        .O(\state[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \state[1]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(gmem_AWREADY),
        .I4(Q[1]),
        .O(\state[1]_i_1_n_12 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_12 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_12 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi_reg_slice" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_reg_slice_21
   (s_ready_t_reg_0,
    D,
    ybuf_V_ce0,
    \ap_CS_fsm_reg[77] ,
    \state_reg[0]_0 ,
    push,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    \ap_CS_fsm_reg[9] ,
    Q,
    icmp_ln45_reg_1723,
    ap_enable_reg_pp10_iter0,
    p_68_in,
    \ap_CS_fsm_reg[69] ,
    \data_p2_reg[30]_0 ,
    \data_p2_reg[30]_1 ,
    \data_p2_reg[30]_2 ,
    \data_p2_reg[30]_3 ,
    \ap_CS_fsm_reg[18] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm[2]_i_5_0 ,
    \ap_CS_fsm[2]_i_5_1 ,
    \data_p1_reg[63]_1 ,
    \data_p1_reg[63]_2 ,
    rs2f_rreq_ack);
  output s_ready_t_reg_0;
  output [6:0]D;
  output ybuf_V_ce0;
  output [0:0]\ap_CS_fsm_reg[77] ;
  output [0:0]\state_reg[0]_0 ;
  output push;
  output [62:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input \ap_CS_fsm_reg[9] ;
  input [16:0]Q;
  input icmp_ln45_reg_1723;
  input ap_enable_reg_pp10_iter0;
  input p_68_in;
  input [0:0]\ap_CS_fsm_reg[69] ;
  input [30:0]\data_p2_reg[30]_0 ;
  input [30:0]\data_p2_reg[30]_1 ;
  input [30:0]\data_p2_reg[30]_2 ;
  input [30:0]\data_p2_reg[30]_3 ;
  input [0:0]\ap_CS_fsm_reg[18] ;
  input \ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input \ap_CS_fsm_reg[2]_1 ;
  input \ap_CS_fsm_reg[2]_2 ;
  input \ap_CS_fsm[2]_i_5_0 ;
  input \ap_CS_fsm[2]_i_5_1 ;
  input [31:0]\data_p1_reg[63]_1 ;
  input [31:0]\data_p1_reg[63]_2 ;
  input rs2f_rreq_ack;

  wire [6:0]D;
  wire [16:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_16_n_12 ;
  wire \ap_CS_fsm[2]_i_23_n_12 ;
  wire \ap_CS_fsm[2]_i_5_0 ;
  wire \ap_CS_fsm[2]_i_5_1 ;
  wire \ap_CS_fsm[2]_i_5_n_12 ;
  wire [0:0]\ap_CS_fsm_reg[18] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire [0:0]\ap_CS_fsm_reg[69] ;
  wire [0:0]\ap_CS_fsm_reg[77] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp10_iter0;
  wire \data_p1[0]_i_1__0_n_12 ;
  wire \data_p1[10]_i_1__0_n_12 ;
  wire \data_p1[11]_i_1__0_n_12 ;
  wire \data_p1[12]_i_1__0_n_12 ;
  wire \data_p1[13]_i_1__0_n_12 ;
  wire \data_p1[14]_i_1__0_n_12 ;
  wire \data_p1[15]_i_1__0_n_12 ;
  wire \data_p1[16]_i_1__0_n_12 ;
  wire \data_p1[17]_i_1__0_n_12 ;
  wire \data_p1[18]_i_1__0_n_12 ;
  wire \data_p1[19]_i_1__0_n_12 ;
  wire \data_p1[1]_i_1__0_n_12 ;
  wire \data_p1[20]_i_1__0_n_12 ;
  wire \data_p1[21]_i_1__0_n_12 ;
  wire \data_p1[22]_i_1__0_n_12 ;
  wire \data_p1[23]_i_1__0_n_12 ;
  wire \data_p1[24]_i_1__0_n_12 ;
  wire \data_p1[25]_i_1__0_n_12 ;
  wire \data_p1[26]_i_1__0_n_12 ;
  wire \data_p1[27]_i_1__0_n_12 ;
  wire \data_p1[28]_i_1__0_n_12 ;
  wire \data_p1[29]_i_1__0_n_12 ;
  wire \data_p1[2]_i_1__0_n_12 ;
  wire \data_p1[30]_i_1__0_n_12 ;
  wire \data_p1[32]_i_1__0_n_12 ;
  wire \data_p1[33]_i_1__0_n_12 ;
  wire \data_p1[34]_i_1__0_n_12 ;
  wire \data_p1[35]_i_1__0_n_12 ;
  wire \data_p1[36]_i_1__0_n_12 ;
  wire \data_p1[37]_i_1__0_n_12 ;
  wire \data_p1[38]_i_1__0_n_12 ;
  wire \data_p1[39]_i_1__0_n_12 ;
  wire \data_p1[3]_i_1__0_n_12 ;
  wire \data_p1[40]_i_1__0_n_12 ;
  wire \data_p1[41]_i_1__0_n_12 ;
  wire \data_p1[42]_i_1__0_n_12 ;
  wire \data_p1[43]_i_1__0_n_12 ;
  wire \data_p1[44]_i_1__0_n_12 ;
  wire \data_p1[45]_i_1__0_n_12 ;
  wire \data_p1[46]_i_1__0_n_12 ;
  wire \data_p1[47]_i_1__0_n_12 ;
  wire \data_p1[48]_i_1__0_n_12 ;
  wire \data_p1[49]_i_1__0_n_12 ;
  wire \data_p1[4]_i_1__0_n_12 ;
  wire \data_p1[50]_i_1__0_n_12 ;
  wire \data_p1[51]_i_1__0_n_12 ;
  wire \data_p1[52]_i_1__0_n_12 ;
  wire \data_p1[53]_i_1__0_n_12 ;
  wire \data_p1[54]_i_1__0_n_12 ;
  wire \data_p1[55]_i_1__0_n_12 ;
  wire \data_p1[56]_i_1__0_n_12 ;
  wire \data_p1[57]_i_1__0_n_12 ;
  wire \data_p1[58]_i_1__0_n_12 ;
  wire \data_p1[59]_i_1__0_n_12 ;
  wire \data_p1[5]_i_1__0_n_12 ;
  wire \data_p1[60]_i_1__0_n_12 ;
  wire \data_p1[61]_i_1__0_n_12 ;
  wire \data_p1[62]_i_1__0_n_12 ;
  wire \data_p1[63]_i_2__0_n_12 ;
  wire \data_p1[6]_i_1__0_n_12 ;
  wire \data_p1[7]_i_1__0_n_12 ;
  wire \data_p1[8]_i_1__0_n_12 ;
  wire \data_p1[9]_i_1__0_n_12 ;
  wire [62:0]\data_p1_reg[63]_0 ;
  wire [31:0]\data_p1_reg[63]_1 ;
  wire [31:0]\data_p1_reg[63]_2 ;
  wire [63:0]data_p2;
  wire \data_p2[0]_i_2_n_12 ;
  wire \data_p2[10]_i_2_n_12 ;
  wire \data_p2[11]_i_2_n_12 ;
  wire \data_p2[12]_i_2_n_12 ;
  wire \data_p2[13]_i_2_n_12 ;
  wire \data_p2[14]_i_2_n_12 ;
  wire \data_p2[15]_i_2_n_12 ;
  wire \data_p2[16]_i_2_n_12 ;
  wire \data_p2[17]_i_2_n_12 ;
  wire \data_p2[18]_i_2_n_12 ;
  wire \data_p2[19]_i_2_n_12 ;
  wire \data_p2[1]_i_2_n_12 ;
  wire \data_p2[20]_i_2_n_12 ;
  wire \data_p2[21]_i_2_n_12 ;
  wire \data_p2[22]_i_2_n_12 ;
  wire \data_p2[23]_i_2_n_12 ;
  wire \data_p2[24]_i_2_n_12 ;
  wire \data_p2[25]_i_2_n_12 ;
  wire \data_p2[26]_i_2_n_12 ;
  wire \data_p2[27]_i_2_n_12 ;
  wire \data_p2[28]_i_2_n_12 ;
  wire \data_p2[29]_i_2_n_12 ;
  wire \data_p2[2]_i_2_n_12 ;
  wire \data_p2[30]_i_2_n_12 ;
  wire \data_p2[3]_i_2_n_12 ;
  wire \data_p2[4]_i_2_n_12 ;
  wire \data_p2[5]_i_2_n_12 ;
  wire \data_p2[6]_i_2_n_12 ;
  wire \data_p2[7]_i_2_n_12 ;
  wire \data_p2[8]_i_2_n_12 ;
  wire \data_p2[9]_i_2_n_12 ;
  wire [30:0]\data_p2_reg[30]_0 ;
  wire [30:0]\data_p2_reg[30]_1 ;
  wire [30:0]\data_p2_reg[30]_2 ;
  wire [30:0]\data_p2_reg[30]_3 ;
  wire [30:0]gmem_ARADDR;
  wire [31:0]gmem_ARLEN;
  wire gmem_ARLEN1;
  wire gmem_ARVALID;
  wire icmp_ln45_reg_1723;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire p_68_in;
  wire push;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__0_n_12;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_12 ;
  wire \state[1]_i_1__0_n_12 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire ybuf_V_ce0;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(gmem_ARVALID),
        .I3(rs2f_rreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(rs2f_rreq_ack),
        .I2(gmem_ARVALID),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'hFF00FE00FE00FE00)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(s_ready_t_reg_0),
        .I4(Q[6]),
        .I5(icmp_ln45_reg_1723),
        .O(gmem_ARVALID));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hE0EC)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(\ap_CS_fsm_reg[18] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(s_ready_t_reg_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(Q[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[2]_1 ),
        .I3(\ap_CS_fsm[2]_i_5_n_12 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(\ap_CS_fsm[2]_i_5_0 ),
        .I1(\ap_CS_fsm[2]_i_5_1 ),
        .I2(\ap_CS_fsm[2]_i_23_n_12 ),
        .I3(Q[12]),
        .I4(Q[11]),
        .O(\ap_CS_fsm[2]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \ap_CS_fsm[2]_i_23 
       (.I0(Q[0]),
        .I1(s_ready_t_reg_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .I5(Q[13]),
        .O(\ap_CS_fsm[2]_i_23_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[9]),
        .I3(Q[7]),
        .I4(\ap_CS_fsm_reg[2]_2 ),
        .I5(\ap_CS_fsm[2]_i_16_n_12 ),
        .O(\ap_CS_fsm[2]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'hDDDD0C00)) 
    \ap_CS_fsm[69]_i_1 
       (.I0(\ap_CS_fsm_reg[69] ),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[70]_i_1 
       (.I0(icmp_ln45_reg_1723),
        .I1(s_ready_t_reg_0),
        .I2(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hE0EC)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(s_ready_t_reg_0),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[0]),
        .O(\data_p1[0]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[10]),
        .O(\data_p1[10]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[11]),
        .O(\data_p1[11]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[12]),
        .O(\data_p1[12]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[13]),
        .O(\data_p1[13]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[14]),
        .O(\data_p1[14]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[15]),
        .O(\data_p1[15]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[16]),
        .O(\data_p1[16]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[17]),
        .O(\data_p1[17]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[18]),
        .O(\data_p1[18]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[19]),
        .O(\data_p1[19]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[1]),
        .O(\data_p1[1]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[20]),
        .O(\data_p1[20]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[21]),
        .O(\data_p1[21]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[22]),
        .O(\data_p1[22]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[23]),
        .O(\data_p1[23]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[24]),
        .O(\data_p1[24]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[25]),
        .O(\data_p1[25]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[26]),
        .O(\data_p1[26]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[27]),
        .O(\data_p1[27]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[28]),
        .O(\data_p1[28]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[29]),
        .O(\data_p1[29]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[2]),
        .O(\data_p1[2]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[30]),
        .O(\data_p1[30]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[32]_i_1__0 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [0]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [0]),
        .O(\data_p1[32]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[33]_i_1__0 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [1]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [1]),
        .O(\data_p1[33]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[34]_i_1__0 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [2]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [2]),
        .O(\data_p1[34]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[35]_i_1__0 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [3]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [3]),
        .O(\data_p1[35]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[36]_i_1__0 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [4]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [4]),
        .O(\data_p1[36]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[37]_i_1__0 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [5]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [5]),
        .O(\data_p1[37]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[38]_i_1__0 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [6]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [6]),
        .O(\data_p1[38]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[39]_i_1__0 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [7]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [7]),
        .O(\data_p1[39]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[3]),
        .O(\data_p1[3]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[40]_i_1__0 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [8]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [8]),
        .O(\data_p1[40]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[41]_i_1__0 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [9]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [9]),
        .O(\data_p1[41]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[42]_i_1__0 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [10]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [10]),
        .O(\data_p1[42]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[43]_i_1__0 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [11]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [11]),
        .O(\data_p1[43]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[44]_i_1__0 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [12]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [12]),
        .O(\data_p1[44]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[45]_i_1__0 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [13]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [13]),
        .O(\data_p1[45]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[46]_i_1__0 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [14]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [14]),
        .O(\data_p1[46]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[47]_i_1__0 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [15]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [15]),
        .O(\data_p1[47]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[48]_i_1__0 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [16]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [16]),
        .O(\data_p1[48]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[49]_i_1__0 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [17]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [17]),
        .O(\data_p1[49]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[4]),
        .O(\data_p1[4]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[50]_i_1__0 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [18]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [18]),
        .O(\data_p1[50]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[51]_i_1__0 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [19]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [19]),
        .O(\data_p1[51]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[52]_i_1__0 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [20]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [20]),
        .O(\data_p1[52]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[53]_i_1__0 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [21]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [21]),
        .O(\data_p1[53]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[54]_i_1__0 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [22]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [22]),
        .O(\data_p1[54]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[55]_i_1__0 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [23]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [23]),
        .O(\data_p1[55]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[56]_i_1__0 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [24]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [24]),
        .O(\data_p1[56]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[57]_i_1__0 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [25]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [25]),
        .O(\data_p1[57]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[58]_i_1__0 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [26]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [26]),
        .O(\data_p1[58]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[59]_i_1__0 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [27]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [27]),
        .O(\data_p1[59]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[5]),
        .O(\data_p1[5]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[60]_i_1__0 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [28]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [28]),
        .O(\data_p1[60]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[61]_i_1__0 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [29]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [29]),
        .O(\data_p1[61]_i_1__0_n_12 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[62]_i_1__0 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [30]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [30]),
        .O(\data_p1[62]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'h22B0)) 
    \data_p1[63]_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(state__0[1]),
        .I2(gmem_ARVALID),
        .I3(state__0[0]),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[63]_i_2__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[63]_1 [31]),
        .I4(gmem_ARLEN1),
        .I5(\data_p1_reg[63]_2 [31]),
        .O(\data_p1[63]_i_2__0_n_12 ));
  LUT4 #(
    .INIT(16'hF080)) 
    \data_p1[63]_i_3 
       (.I0(icmp_ln45_reg_1723),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(Q[4]),
        .O(gmem_ARLEN1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[6]),
        .O(\data_p1[6]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[7]),
        .O(\data_p1[7]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[8]),
        .O(\data_p1[8]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_ARADDR[9]),
        .O(\data_p1[9]_i_1__0_n_12 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_12 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[0]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [0]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[0]_i_2_n_12 ),
        .O(gmem_ARADDR[0]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[0]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [0]),
        .I2(\data_p2_reg[30]_2 [0]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [0]),
        .O(\data_p2[0]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[10]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [10]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[10]_i_2_n_12 ),
        .O(gmem_ARADDR[10]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[10]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [10]),
        .I2(\data_p2_reg[30]_2 [10]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [10]),
        .O(\data_p2[10]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[11]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [11]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[11]_i_2_n_12 ),
        .O(gmem_ARADDR[11]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[11]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [11]),
        .I2(\data_p2_reg[30]_2 [11]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [11]),
        .O(\data_p2[11]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[12]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [12]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[12]_i_2_n_12 ),
        .O(gmem_ARADDR[12]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[12]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [12]),
        .I2(\data_p2_reg[30]_2 [12]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [12]),
        .O(\data_p2[12]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[13]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [13]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[13]_i_2_n_12 ),
        .O(gmem_ARADDR[13]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[13]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [13]),
        .I2(\data_p2_reg[30]_2 [13]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [13]),
        .O(\data_p2[13]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[14]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [14]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[14]_i_2_n_12 ),
        .O(gmem_ARADDR[14]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[14]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [14]),
        .I2(\data_p2_reg[30]_2 [14]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [14]),
        .O(\data_p2[14]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[15]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [15]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[15]_i_2_n_12 ),
        .O(gmem_ARADDR[15]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[15]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [15]),
        .I2(\data_p2_reg[30]_2 [15]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [15]),
        .O(\data_p2[15]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[16]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [16]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[16]_i_2_n_12 ),
        .O(gmem_ARADDR[16]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[16]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [16]),
        .I2(\data_p2_reg[30]_2 [16]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [16]),
        .O(\data_p2[16]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[17]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [17]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[17]_i_2_n_12 ),
        .O(gmem_ARADDR[17]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[17]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [17]),
        .I2(\data_p2_reg[30]_2 [17]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [17]),
        .O(\data_p2[17]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[18]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [18]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[18]_i_2_n_12 ),
        .O(gmem_ARADDR[18]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[18]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [18]),
        .I2(\data_p2_reg[30]_2 [18]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [18]),
        .O(\data_p2[18]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[19]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [19]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[19]_i_2_n_12 ),
        .O(gmem_ARADDR[19]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[19]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [19]),
        .I2(\data_p2_reg[30]_2 [19]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [19]),
        .O(\data_p2[19]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[1]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [1]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[1]_i_2_n_12 ),
        .O(gmem_ARADDR[1]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[1]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [1]),
        .I2(\data_p2_reg[30]_2 [1]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [1]),
        .O(\data_p2[1]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[20]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [20]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[20]_i_2_n_12 ),
        .O(gmem_ARADDR[20]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[20]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [20]),
        .I2(\data_p2_reg[30]_2 [20]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [20]),
        .O(\data_p2[20]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[21]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [21]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[21]_i_2_n_12 ),
        .O(gmem_ARADDR[21]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[21]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [21]),
        .I2(\data_p2_reg[30]_2 [21]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [21]),
        .O(\data_p2[21]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[22]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [22]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[22]_i_2_n_12 ),
        .O(gmem_ARADDR[22]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[22]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [22]),
        .I2(\data_p2_reg[30]_2 [22]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [22]),
        .O(\data_p2[22]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[23]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [23]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[23]_i_2_n_12 ),
        .O(gmem_ARADDR[23]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[23]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [23]),
        .I2(\data_p2_reg[30]_2 [23]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [23]),
        .O(\data_p2[23]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[24]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [24]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[24]_i_2_n_12 ),
        .O(gmem_ARADDR[24]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[24]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [24]),
        .I2(\data_p2_reg[30]_2 [24]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [24]),
        .O(\data_p2[24]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[25]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [25]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[25]_i_2_n_12 ),
        .O(gmem_ARADDR[25]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[25]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [25]),
        .I2(\data_p2_reg[30]_2 [25]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [25]),
        .O(\data_p2[25]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[26]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [26]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[26]_i_2_n_12 ),
        .O(gmem_ARADDR[26]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[26]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [26]),
        .I2(\data_p2_reg[30]_2 [26]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [26]),
        .O(\data_p2[26]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[27]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [27]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[27]_i_2_n_12 ),
        .O(gmem_ARADDR[27]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[27]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [27]),
        .I2(\data_p2_reg[30]_2 [27]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [27]),
        .O(\data_p2[27]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[28]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [28]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[28]_i_2_n_12 ),
        .O(gmem_ARADDR[28]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[28]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [28]),
        .I2(\data_p2_reg[30]_2 [28]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [28]),
        .O(\data_p2[28]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[29]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [29]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[29]_i_2_n_12 ),
        .O(gmem_ARADDR[29]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[29]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [29]),
        .I2(\data_p2_reg[30]_2 [29]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [29]),
        .O(\data_p2[29]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[2]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [2]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[2]_i_2_n_12 ),
        .O(gmem_ARADDR[2]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[2]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [2]),
        .I2(\data_p2_reg[30]_2 [2]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [2]),
        .O(\data_p2[2]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[30]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [30]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[30]_i_2_n_12 ),
        .O(gmem_ARADDR[30]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[30]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [30]),
        .I2(\data_p2_reg[30]_2 [30]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [30]),
        .O(\data_p2[30]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[32]_i_1 
       (.I0(\data_p1_reg[63]_1 [0]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [0]),
        .O(gmem_ARLEN[0]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[33]_i_1 
       (.I0(\data_p1_reg[63]_1 [1]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [1]),
        .O(gmem_ARLEN[1]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[34]_i_1 
       (.I0(\data_p1_reg[63]_1 [2]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [2]),
        .O(gmem_ARLEN[2]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[35]_i_1 
       (.I0(\data_p1_reg[63]_1 [3]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [3]),
        .O(gmem_ARLEN[3]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[36]_i_1 
       (.I0(\data_p1_reg[63]_1 [4]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [4]),
        .O(gmem_ARLEN[4]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[37]_i_1 
       (.I0(\data_p1_reg[63]_1 [5]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [5]),
        .O(gmem_ARLEN[5]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[38]_i_1 
       (.I0(\data_p1_reg[63]_1 [6]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [6]),
        .O(gmem_ARLEN[6]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[39]_i_1 
       (.I0(\data_p1_reg[63]_1 [7]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [7]),
        .O(gmem_ARLEN[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[3]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [3]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[3]_i_2_n_12 ),
        .O(gmem_ARADDR[3]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[3]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [3]),
        .I2(\data_p2_reg[30]_2 [3]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [3]),
        .O(\data_p2[3]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[40]_i_1 
       (.I0(\data_p1_reg[63]_1 [8]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [8]),
        .O(gmem_ARLEN[8]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[41]_i_1 
       (.I0(\data_p1_reg[63]_1 [9]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [9]),
        .O(gmem_ARLEN[9]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[42]_i_1 
       (.I0(\data_p1_reg[63]_1 [10]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [10]),
        .O(gmem_ARLEN[10]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[43]_i_1 
       (.I0(\data_p1_reg[63]_1 [11]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [11]),
        .O(gmem_ARLEN[11]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[44]_i_1 
       (.I0(\data_p1_reg[63]_1 [12]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [12]),
        .O(gmem_ARLEN[12]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[45]_i_1 
       (.I0(\data_p1_reg[63]_1 [13]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [13]),
        .O(gmem_ARLEN[13]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[46]_i_1 
       (.I0(\data_p1_reg[63]_1 [14]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [14]),
        .O(gmem_ARLEN[14]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[47]_i_1 
       (.I0(\data_p1_reg[63]_1 [15]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [15]),
        .O(gmem_ARLEN[15]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[48]_i_1 
       (.I0(\data_p1_reg[63]_1 [16]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [16]),
        .O(gmem_ARLEN[16]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[49]_i_1 
       (.I0(\data_p1_reg[63]_1 [17]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [17]),
        .O(gmem_ARLEN[17]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[4]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [4]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[4]_i_2_n_12 ),
        .O(gmem_ARADDR[4]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[4]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [4]),
        .I2(\data_p2_reg[30]_2 [4]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [4]),
        .O(\data_p2[4]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[50]_i_1 
       (.I0(\data_p1_reg[63]_1 [18]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [18]),
        .O(gmem_ARLEN[18]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[51]_i_1 
       (.I0(\data_p1_reg[63]_1 [19]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [19]),
        .O(gmem_ARLEN[19]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[52]_i_1 
       (.I0(\data_p1_reg[63]_1 [20]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [20]),
        .O(gmem_ARLEN[20]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[53]_i_1 
       (.I0(\data_p1_reg[63]_1 [21]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [21]),
        .O(gmem_ARLEN[21]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[54]_i_1 
       (.I0(\data_p1_reg[63]_1 [22]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [22]),
        .O(gmem_ARLEN[22]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[55]_i_1 
       (.I0(\data_p1_reg[63]_1 [23]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [23]),
        .O(gmem_ARLEN[23]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[56]_i_1 
       (.I0(\data_p1_reg[63]_1 [24]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [24]),
        .O(gmem_ARLEN[24]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[57]_i_1 
       (.I0(\data_p1_reg[63]_1 [25]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [25]),
        .O(gmem_ARLEN[25]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[58]_i_1 
       (.I0(\data_p1_reg[63]_1 [26]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [26]),
        .O(gmem_ARLEN[26]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[59]_i_1 
       (.I0(\data_p1_reg[63]_1 [27]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [27]),
        .O(gmem_ARLEN[27]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[5]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [5]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[5]_i_2_n_12 ),
        .O(gmem_ARADDR[5]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[5]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [5]),
        .I2(\data_p2_reg[30]_2 [5]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [5]),
        .O(\data_p2[5]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[60]_i_1 
       (.I0(\data_p1_reg[63]_1 [28]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [28]),
        .O(gmem_ARLEN[28]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[61]_i_1 
       (.I0(\data_p1_reg[63]_1 [29]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [29]),
        .O(gmem_ARLEN[29]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[62]_i_1 
       (.I0(\data_p1_reg[63]_1 [30]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [30]),
        .O(gmem_ARLEN[30]));
  LUT6 #(
    .INIT(64'hFFFFFFF800000000)) 
    \data_p2[63]_i_1__0 
       (.I0(icmp_ln45_reg_1723),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(s_ready_t_reg_0),
        .O(load_p2));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \data_p2[63]_i_2 
       (.I0(\data_p1_reg[63]_1 [31]),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\data_p1_reg[63]_2 [31]),
        .O(gmem_ARLEN[31]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[6]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [6]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[6]_i_2_n_12 ),
        .O(gmem_ARADDR[6]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[6]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [6]),
        .I2(\data_p2_reg[30]_2 [6]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [6]),
        .O(\data_p2[6]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[7]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [7]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[7]_i_2_n_12 ),
        .O(gmem_ARADDR[7]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[7]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [7]),
        .I2(\data_p2_reg[30]_2 [7]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [7]),
        .O(\data_p2[7]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[8]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [8]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[8]_i_2_n_12 ),
        .O(gmem_ARADDR[8]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[8]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [8]),
        .I2(\data_p2_reg[30]_2 [8]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [8]),
        .O(\data_p2[8]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \data_p2[9]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [9]),
        .I1(Q[6]),
        .I2(s_ready_t_reg_0),
        .I3(icmp_ln45_reg_1723),
        .I4(\data_p2[9]_i_2_n_12 ),
        .O(gmem_ARADDR[9]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    \data_p2[9]_i_2 
       (.I0(Q[2]),
        .I1(\data_p2_reg[30]_1 [9]),
        .I2(\data_p2_reg[30]_2 [9]),
        .I3(Q[4]),
        .I4(s_ready_t_reg_0),
        .I5(\data_p2_reg[30]_3 [9]),
        .O(\data_p2[9]_i_2_n_12 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[0]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[1]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[2]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[3]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[4]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[5]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[6]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[7]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[8]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[9]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[10]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[11]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[12]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[13]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[14]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[15]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[16]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[17]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[18]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[19]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[20]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[21]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[22]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[23]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[24]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[25]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[26]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[27]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[28]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[29]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[30]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN[31]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARADDR[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__2 
       (.I0(\state_reg[0]_0 ),
        .I1(rs2f_rreq_ack),
        .O(push));
  LUT6 #(
    .INIT(64'hFFFFFFB0FFB0FFB0)) 
    ram_reg_i_1__3
       (.I0(s_ready_t_reg_0),
        .I1(icmp_ln45_reg_1723),
        .I2(Q[6]),
        .I3(Q[10]),
        .I4(ap_enable_reg_pp10_iter0),
        .I5(p_68_in),
        .O(ybuf_V_ce0));
  LUT4 #(
    .INIT(16'hECAC)) 
    ram_reg_i_25
       (.I0(Q[10]),
        .I1(Q[6]),
        .I2(icmp_ln45_reg_1723),
        .I3(s_ready_t_reg_0),
        .O(\ap_CS_fsm_reg[77] ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hFD51FF51)) 
    s_ready_t_i_1__0
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(rs2f_rreq_ack),
        .I3(s_ready_t_reg_0),
        .I4(gmem_ARVALID),
        .O(s_ready_t_i_1__0_n_12));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_12),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hFA30F0F0)) 
    \state[0]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(rs2f_rreq_ack),
        .I2(\state_reg[0]_0 ),
        .I3(gmem_ARVALID),
        .I4(state),
        .O(\state[0]_i_1__0_n_12 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(gmem_ARVALID),
        .O(\state[1]_i_1__0_n_12 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_12 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_12 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi_reg_slice" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp1_iter2_reg,
    ap_enable_reg_pp2_iter0_reg,
    ap_enable_reg_pp2_iter2_reg,
    ap_enable_reg_pp9_iter4_reg,
    E,
    WEA,
    bbuf_V_ce0,
    \icmp_ln37_1_reg_1684_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_0,
    \ap_CS_fsm_reg[8] ,
    i_reg_5640,
    dybuf_V_ce0,
    \state_reg[0]_0 ,
    \state_reg[0]_1 ,
    \state_reg[0]_2 ,
    ap_enable_reg_pp1_iter0_reg_0,
    p_75_in,
    i_1_reg_5750,
    \ap_CS_fsm_reg[76] ,
    \state_reg[0]_3 ,
    xbuf_V_ce0,
    \state_reg[0]_4 ,
    \state_reg[0]_5 ,
    ap_enable_reg_pp2_iter0_reg_0,
    \ap_CS_fsm_reg[25] ,
    i_2_reg_5860,
    ce0,
    D,
    \state_reg[0]_6 ,
    rhs_reg_7431,
    \state_reg[0]_7 ,
    j_3_reg_732,
    j_3_reg_7320,
    gmem_addr_3_read_reg_21220,
    ap_enable_reg_pp9_iter0_reg,
    ap_block_pp9_stage0_subdone,
    \ap_CS_fsm_reg[76]_0 ,
    \ap_CS_fsm_reg[76]_1 ,
    \bus_wide_gen.ready_for_data__0 ,
    I_RDATA,
    SR,
    ap_clk,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    CO,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter2_reg_0,
    Q,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1_reg,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter1_reg_1,
    ap_enable_reg_pp1_iter2_reg_0,
    ap_enable_reg_pp2_iter0,
    ap_enable_reg_pp2_iter1_reg,
    ap_enable_reg_pp2_iter1_reg_0,
    ap_enable_reg_pp2_iter1_reg_1,
    ap_enable_reg_pp2_iter2_reg_0,
    ap_enable_reg_pp9_iter5_reg,
    ap_enable_reg_pp9_iter5_reg_0,
    icmp_ln37_1_reg_1684_pp0_iter1_reg,
    ram_reg,
    icmp_ln41_reg_1709_pp1_iter1_reg,
    ap_enable_reg_pp9_iter1,
    \rhs_reg_743_reg[0] ,
    icmp_ln45_1_reg_1743_pp2_iter1_reg,
    ap_enable_reg_pp4_iter1,
    ap_enable_reg_pp4_iter3,
    ap_block_pp8_stage0_11001,
    ram_reg_0,
    ap_enable_reg_pp9_iter2,
    ap_enable_reg_pp9_iter3,
    icmp_ln66_reg_2108_pp9_iter4_reg,
    \icmp_ln66_reg_2108_reg[0] ,
    ap_enable_reg_pp9_iter0,
    icmp_ln45_reg_1723,
    s_ready_t_reg_0,
    icmp_ln66_reg_2108_pp9_iter1_reg,
    \data_p2_reg[15]_0 );
  output rdata_ack_t;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp1_iter0_reg;
  output ap_enable_reg_pp1_iter2_reg;
  output ap_enable_reg_pp2_iter0_reg;
  output ap_enable_reg_pp2_iter2_reg;
  output ap_enable_reg_pp9_iter4_reg;
  output [0:0]E;
  output [0:0]WEA;
  output bbuf_V_ce0;
  output [0:0]\icmp_ln37_1_reg_1684_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [0:0]\ap_CS_fsm_reg[8] ;
  output i_reg_5640;
  output dybuf_V_ce0;
  output [0:0]\state_reg[0]_0 ;
  output [0:0]\state_reg[0]_1 ;
  output [0:0]\state_reg[0]_2 ;
  output ap_enable_reg_pp1_iter0_reg_0;
  output p_75_in;
  output i_1_reg_5750;
  output \ap_CS_fsm_reg[76] ;
  output [0:0]\state_reg[0]_3 ;
  output xbuf_V_ce0;
  output [0:0]\state_reg[0]_4 ;
  output [0:0]\state_reg[0]_5 ;
  output ap_enable_reg_pp2_iter0_reg_0;
  output [0:0]\ap_CS_fsm_reg[25] ;
  output i_2_reg_5860;
  output ce0;
  output [1:0]D;
  output [0:0]\state_reg[0]_6 ;
  output rhs_reg_7431;
  output [0:0]\state_reg[0]_7 ;
  output j_3_reg_732;
  output j_3_reg_7320;
  output gmem_addr_3_read_reg_21220;
  output ap_enable_reg_pp9_iter0_reg;
  output ap_block_pp9_stage0_subdone;
  output \ap_CS_fsm_reg[76]_0 ;
  output \ap_CS_fsm_reg[76]_1 ;
  output \bus_wide_gen.ready_for_data__0 ;
  output [15:0]I_RDATA;
  input [0:0]SR;
  input ap_clk;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter2_reg_0;
  input [10:0]Q;
  input ap_enable_reg_pp1_iter0;
  input [0:0]ap_enable_reg_pp1_iter1_reg;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter1_reg_1;
  input ap_enable_reg_pp1_iter2_reg_0;
  input ap_enable_reg_pp2_iter0;
  input [0:0]ap_enable_reg_pp2_iter1_reg;
  input ap_enable_reg_pp2_iter1_reg_0;
  input ap_enable_reg_pp2_iter1_reg_1;
  input ap_enable_reg_pp2_iter2_reg_0;
  input ap_enable_reg_pp9_iter5_reg;
  input ap_enable_reg_pp9_iter5_reg_0;
  input icmp_ln37_1_reg_1684_pp0_iter1_reg;
  input ram_reg;
  input icmp_ln41_reg_1709_pp1_iter1_reg;
  input ap_enable_reg_pp9_iter1;
  input \rhs_reg_743_reg[0] ;
  input icmp_ln45_1_reg_1743_pp2_iter1_reg;
  input ap_enable_reg_pp4_iter1;
  input ap_enable_reg_pp4_iter3;
  input ap_block_pp8_stage0_11001;
  input ram_reg_0;
  input ap_enable_reg_pp9_iter2;
  input ap_enable_reg_pp9_iter3;
  input icmp_ln66_reg_2108_pp9_iter4_reg;
  input [0:0]\icmp_ln66_reg_2108_reg[0] ;
  input ap_enable_reg_pp9_iter0;
  input icmp_ln45_reg_1723;
  input s_ready_t_reg_0;
  input icmp_ln66_reg_2108_pp9_iter1_reg;
  input [15:0]\data_p2_reg[15]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_3_n_12 ;
  wire \FSM_sequential_state[1]_i_4_n_12 ;
  wire [15:0]I_RDATA;
  wire [10:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[76]_i_2_n_12 ;
  wire \ap_CS_fsm[77]_i_2_n_12 ;
  wire [0:0]\ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[76] ;
  wire \ap_CS_fsm_reg[76]_0 ;
  wire \ap_CS_fsm_reg[76]_1 ;
  wire [0:0]\ap_CS_fsm_reg[8] ;
  wire ap_block_pp8_stage0_11001;
  wire ap_block_pp9_stage0_11001;
  wire ap_block_pp9_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_1;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_enable_reg_pp1_iter2_reg_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp2_iter1_reg;
  wire ap_enable_reg_pp2_iter1_reg_0;
  wire ap_enable_reg_pp2_iter1_reg_1;
  wire ap_enable_reg_pp2_iter2_reg;
  wire ap_enable_reg_pp2_iter2_reg_0;
  wire ap_enable_reg_pp4_iter1;
  wire ap_enable_reg_pp4_iter3;
  wire ap_enable_reg_pp9_iter0;
  wire ap_enable_reg_pp9_iter0_reg;
  wire ap_enable_reg_pp9_iter1;
  wire ap_enable_reg_pp9_iter2;
  wire ap_enable_reg_pp9_iter3;
  wire ap_enable_reg_pp9_iter4_reg;
  wire ap_enable_reg_pp9_iter5_reg;
  wire ap_enable_reg_pp9_iter5_reg_0;
  wire ap_rst_n;
  wire bbuf_V_ce0;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire ce0;
  wire \data_p1[0]_i_1__1_n_12 ;
  wire \data_p1[10]_i_1__1_n_12 ;
  wire \data_p1[11]_i_1__1_n_12 ;
  wire \data_p1[12]_i_1__1_n_12 ;
  wire \data_p1[13]_i_1__1_n_12 ;
  wire \data_p1[14]_i_1__1_n_12 ;
  wire \data_p1[15]_i_2_n_12 ;
  wire \data_p1[1]_i_1__1_n_12 ;
  wire \data_p1[2]_i_1__1_n_12 ;
  wire \data_p1[3]_i_1__1_n_12 ;
  wire \data_p1[4]_i_1__1_n_12 ;
  wire \data_p1[5]_i_1__1_n_12 ;
  wire \data_p1[6]_i_1__1_n_12 ;
  wire \data_p1[7]_i_1__1_n_12 ;
  wire \data_p1[8]_i_1__1_n_12 ;
  wire \data_p1[9]_i_1__1_n_12 ;
  wire [15:0]\data_p2_reg[15]_0 ;
  wire \data_p2_reg_n_12_[0] ;
  wire \data_p2_reg_n_12_[10] ;
  wire \data_p2_reg_n_12_[11] ;
  wire \data_p2_reg_n_12_[12] ;
  wire \data_p2_reg_n_12_[13] ;
  wire \data_p2_reg_n_12_[14] ;
  wire \data_p2_reg_n_12_[15] ;
  wire \data_p2_reg_n_12_[1] ;
  wire \data_p2_reg_n_12_[2] ;
  wire \data_p2_reg_n_12_[3] ;
  wire \data_p2_reg_n_12_[4] ;
  wire \data_p2_reg_n_12_[5] ;
  wire \data_p2_reg_n_12_[6] ;
  wire \data_p2_reg_n_12_[7] ;
  wire \data_p2_reg_n_12_[8] ;
  wire \data_p2_reg_n_12_[9] ;
  wire dybuf_V_ce0;
  wire gmem_RREADY;
  wire gmem_addr_3_read_reg_21220;
  wire i_1_reg_5750;
  wire i_2_reg_5860;
  wire i_reg_5640;
  wire icmp_ln37_1_reg_1684_pp0_iter1_reg;
  wire [0:0]\icmp_ln37_1_reg_1684_reg[0] ;
  wire icmp_ln41_reg_1709_pp1_iter1_reg;
  wire icmp_ln45_1_reg_1743_pp2_iter1_reg;
  wire icmp_ln45_reg_1723;
  wire icmp_ln66_reg_2108_pp9_iter1_reg;
  wire icmp_ln66_reg_2108_pp9_iter4_reg;
  wire [0:0]\icmp_ln66_reg_2108_reg[0] ;
  wire j_3_reg_732;
  wire j_3_reg_7320;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire p_75_in;
  wire ram_reg;
  wire ram_reg_0;
  wire rdata_ack_t;
  wire rhs_reg_7431;
  wire \rhs_reg_743_reg[0] ;
  wire s_ready_t_i_1__1_n_12;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_12 ;
  wire \state[1]_i_1__1_n_12 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire [0:0]\state_reg[0]_3 ;
  wire [0:0]\state_reg[0]_4 ;
  wire [0:0]\state_reg[0]_5 ;
  wire [0:0]\state_reg[0]_6 ;
  wire [0:0]\state_reg[0]_7 ;
  wire \state_reg_n_12_[0] ;
  wire xbuf_V_ce0;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_ready_t_reg_0),
        .I3(gmem_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(rdata_ack_t),
        .I1(gmem_RREADY),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEAAA)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state[1]_i_3_n_12 ),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\state_reg_n_12_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\FSM_sequential_state[1]_i_4_n_12 ),
        .O(gmem_RREADY));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\state_reg_n_12_[0] ),
        .I1(ap_enable_reg_pp2_iter1_reg_1),
        .I2(ap_enable_reg_pp2_iter1_reg_0),
        .I3(Q[5]),
        .O(\FSM_sequential_state[1]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(p_75_in),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(ap_enable_reg_pp1_iter1_reg_1),
        .I3(\ap_CS_fsm_reg[76] ),
        .I4(ap_enable_reg_pp9_iter1),
        .I5(\rhs_reg_743_reg[0] ),
        .O(\FSM_sequential_state[1]_i_4_n_12 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h0000EF00)) 
    \add_ln1116_reg_2112[11]_i_1 
       (.I0(\state_reg_n_12_[0] ),
        .I1(\rhs_reg_743_reg[0] ),
        .I2(ap_enable_reg_pp9_iter1),
        .I3(Q[10]),
        .I4(\icmp_ln66_reg_2108_reg[0] ),
        .O(\state_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[76]_i_1 
       (.I0(Q[10]),
        .I1(\ap_CS_fsm[76]_i_2_n_12 ),
        .I2(Q[9]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h11110010)) 
    \ap_CS_fsm[76]_i_2 
       (.I0(ap_enable_reg_pp9_iter5_reg),
        .I1(ap_block_pp9_stage0_11001),
        .I2(ap_enable_reg_pp9_iter3),
        .I3(ap_enable_reg_pp9_iter2),
        .I4(ap_enable_reg_pp9_iter5_reg_0),
        .O(\ap_CS_fsm[76]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[77]_i_1 
       (.I0(icmp_ln45_reg_1723),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(\ap_CS_fsm[77]_i_2_n_12 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000BA)) 
    \ap_CS_fsm[77]_i_2 
       (.I0(ap_enable_reg_pp9_iter5_reg_0),
        .I1(ap_enable_reg_pp9_iter2),
        .I2(ap_enable_reg_pp9_iter3),
        .I3(ap_block_pp9_stage0_11001),
        .I4(ap_enable_reg_pp9_iter5_reg),
        .I5(Q[8]),
        .O(\ap_CS_fsm[77]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[0]),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg[8] ),
        .I4(CO),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT6 #(
    .INIT(64'h080808080808CC08)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(\state_reg_n_12_[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'hC0C0C000C0C0C080)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\state_reg_n_12_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[0]),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[2]),
        .I2(ap_rst_n),
        .I3(p_75_in),
        .I4(ap_enable_reg_pp1_iter1_reg),
        .O(ap_enable_reg_pp1_iter0_reg_0));
  LUT6 #(
    .INIT(64'h080808080808CC08)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(ap_enable_reg_pp1_iter1_reg_0),
        .I4(ap_enable_reg_pp1_iter1_reg_1),
        .I5(\state_reg_n_12_[0] ),
        .O(ap_enable_reg_pp1_iter0_reg));
  LUT6 #(
    .INIT(64'hC0C0C000C0C0C080)) 
    ap_enable_reg_pp1_iter2_i_1
       (.I0(ap_enable_reg_pp1_iter2_reg_0),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp1_iter1_reg_0),
        .I3(ap_enable_reg_pp1_iter1_reg_1),
        .I4(\state_reg_n_12_[0] ),
        .I5(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(Q[4]),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg[25] ),
        .I4(ap_enable_reg_pp2_iter1_reg),
        .O(ap_enable_reg_pp2_iter0_reg_0));
  LUT6 #(
    .INIT(64'h080808080808CC08)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(ap_enable_reg_pp2_iter1_reg_0),
        .I4(ap_enable_reg_pp2_iter1_reg_1),
        .I5(\state_reg_n_12_[0] ),
        .O(ap_enable_reg_pp2_iter0_reg));
  LUT6 #(
    .INIT(64'hC0C0C000C0C0C080)) 
    ap_enable_reg_pp2_iter2_i_1
       (.I0(ap_enable_reg_pp2_iter2_reg_0),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp2_iter1_reg_0),
        .I3(ap_enable_reg_pp2_iter1_reg_1),
        .I4(\state_reg_n_12_[0] ),
        .I5(Q[4]),
        .O(ap_enable_reg_pp2_iter2_reg));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp9_iter0_i_1
       (.I0(ap_enable_reg_pp9_iter0),
        .I1(Q[9]),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg[76] ),
        .I4(\icmp_ln66_reg_2108_reg[0] ),
        .O(ap_enable_reg_pp9_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    ap_enable_reg_pp9_iter1_i_1
       (.I0(ap_enable_reg_pp9_iter1),
        .I1(\rhs_reg_743_reg[0] ),
        .I2(\state_reg_n_12_[0] ),
        .O(ap_block_pp9_stage0_subdone));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp9_iter5_i_1
       (.I0(ap_enable_reg_pp9_iter5_reg),
        .I1(ap_enable_reg_pp9_iter5_reg_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp9_stage0_11001),
        .I4(Q[9]),
        .O(ap_enable_reg_pp9_iter4_reg));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ap_enable_reg_pp9_iter5_i_2
       (.I0(\state_reg_n_12_[0] ),
        .I1(\rhs_reg_743_reg[0] ),
        .I2(ap_enable_reg_pp9_iter1),
        .O(ap_block_pp9_stage0_11001));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.split_cnt_buf[0]_i_2 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg_n_12_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [0]),
        .O(\data_p1[0]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_12_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [10]),
        .O(\data_p1[10]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_12_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [11]),
        .O(\data_p1[11]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_12_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [12]),
        .O(\data_p1[12]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_12_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [13]),
        .O(\data_p1[13]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_12_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [14]),
        .O(\data_p1[14]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'h22B0)) 
    \data_p1[15]_i_1__1 
       (.I0(gmem_RREADY),
        .I1(state__0[1]),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_2 
       (.I0(\data_p2_reg_n_12_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [15]),
        .O(\data_p1[15]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_12_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [1]),
        .O(\data_p1[1]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_12_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [2]),
        .O(\data_p1[2]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_12_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [3]),
        .O(\data_p1[3]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_12_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [4]),
        .O(\data_p1[4]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_12_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [5]),
        .O(\data_p1[5]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg_n_12_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [6]),
        .O(\data_p1[6]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg_n_12_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [7]),
        .O(\data_p1[7]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_12_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [8]),
        .O(\data_p1[8]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_12_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[15]_0 [9]),
        .O(\data_p1[9]_i_1__1_n_12 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_12 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_12 ),
        .Q(I_RDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_12 ),
        .Q(I_RDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_12 ),
        .Q(I_RDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_12 ),
        .Q(I_RDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_12 ),
        .Q(I_RDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_2_n_12 ),
        .Q(I_RDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_12 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_12 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_12 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_12 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_12 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_12 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_12 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_12 ),
        .Q(I_RDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_12 ),
        .Q(I_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[15]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [0]),
        .Q(\data_p2_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [10]),
        .Q(\data_p2_reg_n_12_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [11]),
        .Q(\data_p2_reg_n_12_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [12]),
        .Q(\data_p2_reg_n_12_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [13]),
        .Q(\data_p2_reg_n_12_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [14]),
        .Q(\data_p2_reg_n_12_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [15]),
        .Q(\data_p2_reg_n_12_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [1]),
        .Q(\data_p2_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [2]),
        .Q(\data_p2_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [3]),
        .Q(\data_p2_reg_n_12_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [4]),
        .Q(\data_p2_reg_n_12_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [5]),
        .Q(\data_p2_reg_n_12_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [6]),
        .Q(\data_p2_reg_n_12_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [7]),
        .Q(\data_p2_reg_n_12_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [8]),
        .Q(\data_p2_reg_n_12_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [9]),
        .Q(\data_p2_reg_n_12_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00B0)) 
    \gmem_addr_1_read_reg_1718[15]_i_1 
       (.I0(\state_reg_n_12_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp1_iter1_reg_1),
        .O(\state_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \gmem_addr_2_read_reg_1752[15]_i_1 
       (.I0(\state_reg_n_12_[0] ),
        .I1(ap_enable_reg_pp2_iter1_reg_0),
        .I2(Q[5]),
        .I3(ap_enable_reg_pp2_iter1_reg_1),
        .O(\state_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    \gmem_addr_read_reg_1693[15]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\state_reg_n_12_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'h4440444400000000)) 
    \i_1_reg_575[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\state_reg_n_12_[0] ),
        .I3(ap_enable_reg_pp1_iter1_reg_1),
        .I4(ap_enable_reg_pp1_iter1_reg_0),
        .I5(Q[3]),
        .O(i_1_reg_5750));
  LUT6 #(
    .INIT(64'h4440444400000000)) 
    \i_2_reg_586[0]_i_1 
       (.I0(ap_enable_reg_pp2_iter1_reg),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(\state_reg_n_12_[0] ),
        .I3(ap_enable_reg_pp2_iter1_reg_1),
        .I4(ap_enable_reg_pp2_iter1_reg_0),
        .I5(Q[5]),
        .O(i_2_reg_5860));
  LUT6 #(
    .INIT(64'h4440444400000000)) 
    \i_reg_564[0]_i_1 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\state_reg_n_12_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(Q[1]),
        .O(i_reg_5640));
  LUT4 #(
    .INIT(16'hAAA2)) 
    \icmp_ln37_1_reg_1684[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\state_reg_n_12_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \icmp_ln41_reg_1709[0]_i_1 
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(ap_enable_reg_pp1_iter1_reg_1),
        .I3(\state_reg_n_12_[0] ),
        .O(p_75_in));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \icmp_ln45_1_reg_1743[0]_i_1 
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp2_iter1_reg_0),
        .I2(ap_enable_reg_pp2_iter1_reg_1),
        .I3(\state_reg_n_12_[0] ),
        .O(\ap_CS_fsm_reg[25] ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hBB88BB08)) 
    \icmp_ln66_reg_2108[0]_i_1 
       (.I0(\icmp_ln66_reg_2108_reg[0] ),
        .I1(Q[10]),
        .I2(ap_enable_reg_pp9_iter1),
        .I3(\rhs_reg_743_reg[0] ),
        .I4(\state_reg_n_12_[0] ),
        .O(\ap_CS_fsm_reg[76]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hF5FDA0A0)) 
    \icmp_ln66_reg_2108_pp9_iter1_reg[0]_i_1 
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp9_iter1),
        .I2(\rhs_reg_743_reg[0] ),
        .I3(\state_reg_n_12_[0] ),
        .I4(icmp_ln66_reg_2108_pp9_iter1_reg),
        .O(\ap_CS_fsm_reg[76]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_3_reg_732[0]_i_1 
       (.I0(Q[9]),
        .I1(j_3_reg_7320),
        .O(j_3_reg_732));
  LUT6 #(
    .INIT(64'h4440444400000000)) 
    \j_3_reg_732[0]_i_2 
       (.I0(\icmp_ln66_reg_2108_reg[0] ),
        .I1(ap_enable_reg_pp9_iter0),
        .I2(\state_reg_n_12_[0] ),
        .I3(\rhs_reg_743_reg[0] ),
        .I4(ap_enable_reg_pp9_iter1),
        .I5(Q[10]),
        .O(j_3_reg_7320));
  LUT4 #(
    .INIT(16'h00B0)) 
    p_reg_reg_i_1
       (.I0(\state_reg_n_12_[0] ),
        .I1(ap_enable_reg_pp9_iter1),
        .I2(Q[10]),
        .I3(\rhs_reg_743_reg[0] ),
        .O(gmem_addr_3_read_reg_21220));
  LUT4 #(
    .INIT(16'hAAA2)) 
    p_reg_reg_i_2
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp9_iter1),
        .I2(\rhs_reg_743_reg[0] ),
        .I3(\state_reg_n_12_[0] ),
        .O(\ap_CS_fsm_reg[76] ));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    ram_reg_0_i_1__0
       (.I0(ap_enable_reg_pp4_iter3),
        .I1(\ap_CS_fsm_reg[76] ),
        .I2(ap_enable_reg_pp9_iter1),
        .I3(ap_block_pp8_stage0_11001),
        .I4(ram_reg_0),
        .O(ce0));
  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    ram_reg_i_1
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\state_reg_n_12_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .O(bbuf_V_ce0));
  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    ram_reg_i_1__0
       (.I0(ram_reg),
        .I1(\state_reg_n_12_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_1),
        .I3(ap_enable_reg_pp1_iter1_reg_0),
        .I4(ap_enable_reg_pp1_iter2_reg_0),
        .O(dybuf_V_ce0));
  LUT6 #(
    .INIT(64'hFFF8FFFF88888888)) 
    ram_reg_i_1__1
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(\state_reg_n_12_[0] ),
        .I3(ap_enable_reg_pp2_iter1_reg_1),
        .I4(ap_enable_reg_pp2_iter1_reg_0),
        .I5(ap_enable_reg_pp2_iter2_reg_0),
        .O(xbuf_V_ce0));
  LUT5 #(
    .INIT(32'h0000EF00)) 
    ram_reg_i_8
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\state_reg_n_12_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(icmp_ln37_1_reg_1684_pp0_iter1_reg),
        .O(WEA));
  LUT5 #(
    .INIT(32'h0000EF00)) 
    ram_reg_i_8__0
       (.I0(\state_reg_n_12_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_1),
        .I2(ap_enable_reg_pp1_iter1_reg_0),
        .I3(ap_enable_reg_pp1_iter2_reg_0),
        .I4(icmp_ln41_reg_1709_pp1_iter1_reg),
        .O(\state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000EF00)) 
    ram_reg_i_8__1
       (.I0(\state_reg_n_12_[0] ),
        .I1(ap_enable_reg_pp2_iter1_reg_1),
        .I2(ap_enable_reg_pp2_iter1_reg_0),
        .I3(ap_enable_reg_pp2_iter2_reg_0),
        .I4(icmp_ln45_1_reg_1743_pp2_iter1_reg),
        .O(\state_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EF00)) 
    \rhs_reg_743[15]_i_1 
       (.I0(\state_reg_n_12_[0] ),
        .I1(\rhs_reg_743_reg[0] ),
        .I2(ap_enable_reg_pp9_iter1),
        .I3(ap_enable_reg_pp9_iter5_reg_0),
        .I4(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I5(Q[9]),
        .O(\state_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h44444404)) 
    \rhs_reg_743[15]_i_3 
       (.I0(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I1(ap_enable_reg_pp9_iter5_reg_0),
        .I2(ap_enable_reg_pp9_iter1),
        .I3(\rhs_reg_743_reg[0] ),
        .I4(\state_reg_n_12_[0] ),
        .O(rhs_reg_7431));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hFD51FF51)) 
    s_ready_t_i_1__1
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(gmem_RREADY),
        .I3(rdata_ack_t),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__1_n_12));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_12),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'hFA30F0F0)) 
    \state[0]_i_1__1 
       (.I0(rdata_ack_t),
        .I1(gmem_RREADY),
        .I2(\state_reg_n_12_[0] ),
        .I3(s_ready_t_reg_0),
        .I4(state),
        .O(\state[0]_i_1__1_n_12 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__1 
       (.I0(gmem_RREADY),
        .I1(\state_reg_n_12_[0] ),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .O(\state[1]_i_1__1_n_12 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_12 ),
        .Q(\state_reg_n_12_[0] ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_12 ),
        .Q(state),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h0000EF00)) 
    \trunc_ln38_reg_1688[5]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\state_reg_n_12_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(Q[1]),
        .I4(CO),
        .O(\icmp_ln37_1_reg_1684_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h0000EF00)) 
    \trunc_ln42_reg_1713[5]_i_1 
       (.I0(\state_reg_n_12_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_1),
        .I2(ap_enable_reg_pp1_iter1_reg_0),
        .I3(Q[3]),
        .I4(ap_enable_reg_pp1_iter1_reg),
        .O(\state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h0000EF00)) 
    \trunc_ln46_reg_1747[5]_i_1 
       (.I0(\state_reg_n_12_[0] ),
        .I1(ap_enable_reg_pp2_iter1_reg_1),
        .I2(ap_enable_reg_pp2_iter1_reg_0),
        .I3(Q[5]),
        .I4(ap_enable_reg_pp2_iter1_reg),
        .O(\state_reg[0]_4 ));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi_throttle" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_throttle
   (Q,
    m_axi_gmem_WREADY_0,
    \bus_wide_gen.ready_for_data__0 ,
    m_axi_gmem_WREADY_1,
    req_en__17,
    out_BUS_WVALID0__7,
    \throttl_cnt_reg[4]_0 ,
    throttl_cnt1,
    S,
    AWLEN,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    m_axi_gmem_WREADY,
    WVALID_Dummy,
    SR,
    E,
    ap_clk,
    D);
  output [3:0]Q;
  output [0:0]m_axi_gmem_WREADY_0;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]m_axi_gmem_WREADY_1;
  output req_en__17;
  output out_BUS_WVALID0__7;
  input [3:0]\throttl_cnt_reg[4]_0 ;
  input throttl_cnt1;
  input [2:0]S;
  input [0:0]AWLEN;
  input \bus_wide_gen.data_buf_reg[31] ;
  input \bus_wide_gen.data_buf_reg[15] ;
  input \could_multi_bursts.AWVALID_Dummy_reg ;
  input m_axi_gmem_WREADY;
  input WVALID_Dummy;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input [0:0]D;

  wire [6:4]A;
  wire [0:0]AWLEN;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire m_axi_gmem_AWVALID_INST_0_i_2_n_12;
  wire m_axi_gmem_AWVALID_INST_0_i_3_n_12;
  wire m_axi_gmem_AWVALID_INST_0_i_5_n_12;
  wire m_axi_gmem_AWVALID_INST_0_i_6_n_12;
  wire m_axi_gmem_WREADY;
  wire [0:0]m_axi_gmem_WREADY_0;
  wire [0:0]m_axi_gmem_WREADY_1;
  wire out_BUS_WVALID0__7;
  wire p_0_out_carry__0_i_2_n_12;
  wire p_0_out_carry__0_i_4_n_12;
  wire p_0_out_carry__0_i_5_n_12;
  wire p_0_out_carry__0_i_6_n_12;
  wire p_0_out_carry__0_i_7_n_12;
  wire p_0_out_carry__0_n_13;
  wire p_0_out_carry__0_n_14;
  wire p_0_out_carry__0_n_15;
  wire p_0_out_carry__0_n_16;
  wire p_0_out_carry__0_n_17;
  wire p_0_out_carry__0_n_18;
  wire p_0_out_carry__0_n_19;
  wire p_0_out_carry_i_6__0_n_12;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_19;
  wire req_en__17;
  wire throttl_cnt1;
  wire [8:4]throttl_cnt_reg;
  wire [3:0]\throttl_cnt_reg[4]_0 ;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.data_buf_reg[15] ),
        .O(m_axi_gmem_WREADY_1));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .O(m_axi_gmem_WREADY_0));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(out_BUS_WVALID0__7),
        .I1(m_axi_gmem_WREADY),
        .I2(WVALID_Dummy),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT6 #(
    .INIT(64'h8808880888080808)) 
    m_axi_gmem_AWVALID_INST_0_i_1
       (.I0(m_axi_gmem_AWVALID_INST_0_i_2_n_12),
        .I1(m_axi_gmem_AWVALID_INST_0_i_3_n_12),
        .I2(Q[0]),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I4(m_axi_gmem_AWVALID_INST_0_i_5_n_12),
        .I5(m_axi_gmem_AWVALID_INST_0_i_6_n_12),
        .O(req_en__17));
  LUT4 #(
    .INIT(16'h0001)) 
    m_axi_gmem_AWVALID_INST_0_i_2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(throttl_cnt_reg[4]),
        .I3(Q[3]),
        .O(m_axi_gmem_AWVALID_INST_0_i_2_n_12));
  LUT4 #(
    .INIT(16'h0001)) 
    m_axi_gmem_AWVALID_INST_0_i_3
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[7]),
        .I3(throttl_cnt_reg[8]),
        .O(m_axi_gmem_AWVALID_INST_0_i_3_n_12));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_gmem_AWVALID_INST_0_i_5
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(m_axi_gmem_AWVALID_INST_0_i_5_n_12));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_AWVALID_INST_0_i_6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(throttl_cnt_reg[8]),
        .I3(throttl_cnt_reg[7]),
        .I4(throttl_cnt_reg[6]),
        .O(m_axi_gmem_AWVALID_INST_0_i_6_n_12));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(m_axi_gmem_AWVALID_INST_0_i_6_n_12),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(throttl_cnt_reg[4]),
        .I4(throttl_cnt_reg[5]),
        .O(out_BUS_WVALID0__7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .CYINIT(\throttl_cnt_reg[4]_0 [0]),
        .DI({\throttl_cnt_reg[4]_0 [3:1],throttl_cnt1}),
        .O({p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19}),
        .S({p_0_out_carry_i_6__0_n_12,S}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_12),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_13,p_0_out_carry__0_n_14,p_0_out_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,A[6],p_0_out_carry__0_i_2_n_12,A[4]}),
        .O({p_0_out_carry__0_n_16,p_0_out_carry__0_n_17,p_0_out_carry__0_n_18,p_0_out_carry__0_n_19}),
        .S({p_0_out_carry__0_i_4_n_12,p_0_out_carry__0_i_5_n_12,p_0_out_carry__0_i_6_n_12,p_0_out_carry__0_i_7_n_12}));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out_carry__0_i_1
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt1),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out_carry__0_i_2
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt1),
        .O(p_0_out_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out_carry__0_i_3
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt1),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hF9)) 
    p_0_out_carry__0_i_4
       (.I0(throttl_cnt_reg[8]),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt1),
        .O(p_0_out_carry__0_i_4_n_12));
  LUT3 #(
    .INIT(8'hF9)) 
    p_0_out_carry__0_i_5
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt1),
        .O(p_0_out_carry__0_i_5_n_12));
  LUT3 #(
    .INIT(8'hED)) 
    p_0_out_carry__0_i_6
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt1),
        .I2(throttl_cnt_reg[6]),
        .O(p_0_out_carry__0_i_6_n_12));
  LUT3 #(
    .INIT(8'hF9)) 
    p_0_out_carry__0_i_7
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt1),
        .O(p_0_out_carry__0_i_7_n_12));
  LUT4 #(
    .INIT(16'h3A35)) 
    p_0_out_carry_i_6__0
       (.I0(Q[3]),
        .I1(AWLEN),
        .I2(throttl_cnt1),
        .I3(throttl_cnt_reg[4]),
        .O(p_0_out_carry_i_6__0_n_12));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_19),
        .Q(Q[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_18),
        .Q(Q[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_17),
        .Q(Q[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_16),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_19),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_18),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_17),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
  FDRE \throttl_cnt_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_16),
        .Q(throttl_cnt_reg[8]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_gmem_m_axi_write" *) 
module design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_write
   (full_n_reg,
    empty_n_reg,
    WVALID_Dummy,
    m_axi_gmem_WLAST,
    \ap_CS_fsm_reg[47] ,
    \ap_CS_fsm_reg[84] ,
    ap_rst_n_0,
    ap_enable_reg_pp10_iter1_reg,
    gmem_AWVALID,
    ap_enable_reg_pp11_iter1_reg,
    D,
    ap_enable_reg_pp10_iter0_reg,
    i_9_reg_7540,
    ybuf_V_load_reg_21610,
    p_68_in,
    \dx_read_reg_1653_reg[31] ,
    ap_enable_reg_pp11_iter0_reg,
    S,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    throttl_cnt1,
    \icmp_ln71_reg_2152_reg[0] ,
    \ap_CS_fsm_reg[79] ,
    m_axi_gmem_AWADDR,
    \q_reg[8] ,
    m_axi_gmem_WSTRB,
    \q_reg[9] ,
    m_axi_gmem_WVALID,
    E,
    A,
    \throttl_cnt_reg[0] ,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WREADY_0,
    m_axi_gmem_WDATA,
    ap_clk,
    I_WDATA,
    SR,
    Q,
    gmem2_AWREADY,
    ap_rst_n,
    ap_enable_reg_pp10_iter1_reg_0,
    ap_enable_reg_pp10_iter0,
    ap_enable_reg_pp10_iter0_reg_0,
    full_n_reg_0,
    icmp_ln71_reg_2152_pp10_iter1_reg,
    ap_enable_reg_pp11_iter2_reg,
    ap_enable_reg_pp11_iter2_reg_0,
    icmp_ln106_reg_2182_pp11_iter1_reg,
    gmem2_WREADY,
    \ap_CS_fsm_reg[78] ,
    icmp_ln71_reg_2152,
    \ap_CS_fsm_reg[85] ,
    \data_p2_reg[30] ,
    \data_p2_reg[30]_0 ,
    ap_enable_reg_pp11_iter0,
    ap_enable_reg_pp11_iter0_reg_0,
    ap_block_pp11_stage0_subdone,
    icmp_ln37_reg_1663,
    fwprop_read_reg_1596,
    icmp_ln45_reg_1723,
    \throttl_cnt_reg[4] ,
    \bus_wide_gen.ready_for_data__0 ,
    m_axi_gmem_AWREADY,
    req_en__17,
    out_BUS_WVALID0__7,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    gmem2_AWADDR3,
    \data_p2_reg[63] ,
    \bus_wide_gen.data_buf_reg[15]_0 ,
    \bus_wide_gen.data_buf_reg[31]_0 );
  output full_n_reg;
  output empty_n_reg;
  output WVALID_Dummy;
  output m_axi_gmem_WLAST;
  output [0:0]\ap_CS_fsm_reg[47] ;
  output \ap_CS_fsm_reg[84] ;
  output ap_rst_n_0;
  output ap_enable_reg_pp10_iter1_reg;
  output gmem_AWVALID;
  output ap_enable_reg_pp11_iter1_reg;
  output [3:0]D;
  output ap_enable_reg_pp10_iter0_reg;
  output i_9_reg_7540;
  output ybuf_V_load_reg_21610;
  output p_68_in;
  output [30:0]\dx_read_reg_1653_reg[31] ;
  output ap_enable_reg_pp11_iter0_reg;
  output [2:0]S;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output throttl_cnt1;
  output \icmp_ln71_reg_2152_reg[0] ;
  output \ap_CS_fsm_reg[79] ;
  output [29:0]m_axi_gmem_AWADDR;
  output \q_reg[8] ;
  output [3:0]m_axi_gmem_WSTRB;
  output \q_reg[9] ;
  output m_axi_gmem_WVALID;
  output [0:0]E;
  output [3:0]A;
  output [0:0]\throttl_cnt_reg[0] ;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem_WREADY_0;
  output [31:0]m_axi_gmem_WDATA;
  input ap_clk;
  input [15:0]I_WDATA;
  input [0:0]SR;
  input [5:0]Q;
  input gmem2_AWREADY;
  input ap_rst_n;
  input ap_enable_reg_pp10_iter1_reg_0;
  input ap_enable_reg_pp10_iter0;
  input [0:0]ap_enable_reg_pp10_iter0_reg_0;
  input full_n_reg_0;
  input icmp_ln71_reg_2152_pp10_iter1_reg;
  input ap_enable_reg_pp11_iter2_reg;
  input ap_enable_reg_pp11_iter2_reg_0;
  input icmp_ln106_reg_2182_pp11_iter1_reg;
  input gmem2_WREADY;
  input [0:0]\ap_CS_fsm_reg[78] ;
  input icmp_ln71_reg_2152;
  input \ap_CS_fsm_reg[85] ;
  input [30:0]\data_p2_reg[30] ;
  input [30:0]\data_p2_reg[30]_0 ;
  input ap_enable_reg_pp11_iter0;
  input [0:0]ap_enable_reg_pp11_iter0_reg_0;
  input ap_block_pp11_stage0_subdone;
  input icmp_ln37_reg_1663;
  input fwprop_read_reg_1596;
  input icmp_ln45_reg_1723;
  input [3:0]\throttl_cnt_reg[4] ;
  input \bus_wide_gen.ready_for_data__0 ;
  input m_axi_gmem_AWREADY;
  input req_en__17;
  input out_BUS_WVALID0__7;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input gmem2_AWADDR3;
  input [62:0]\data_p2_reg[63] ;
  input [0:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  input [0:0]\bus_wide_gen.data_buf_reg[31]_0 ;

  wire [3:0]A;
  wire AWVALID_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [15:0]I_WDATA;
  wire [5:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire align_len0;
  wire [31:1]align_len0__0;
  wire \align_len0_inferred__1/i__carry__0_n_12 ;
  wire \align_len0_inferred__1/i__carry__0_n_13 ;
  wire \align_len0_inferred__1/i__carry__0_n_14 ;
  wire \align_len0_inferred__1/i__carry__0_n_15 ;
  wire \align_len0_inferred__1/i__carry__1_n_12 ;
  wire \align_len0_inferred__1/i__carry__1_n_13 ;
  wire \align_len0_inferred__1/i__carry__1_n_14 ;
  wire \align_len0_inferred__1/i__carry__1_n_15 ;
  wire \align_len0_inferred__1/i__carry__2_n_12 ;
  wire \align_len0_inferred__1/i__carry__2_n_13 ;
  wire \align_len0_inferred__1/i__carry__2_n_14 ;
  wire \align_len0_inferred__1/i__carry__2_n_15 ;
  wire \align_len0_inferred__1/i__carry__3_n_12 ;
  wire \align_len0_inferred__1/i__carry__3_n_13 ;
  wire \align_len0_inferred__1/i__carry__3_n_14 ;
  wire \align_len0_inferred__1/i__carry__3_n_15 ;
  wire \align_len0_inferred__1/i__carry__4_n_12 ;
  wire \align_len0_inferred__1/i__carry__4_n_13 ;
  wire \align_len0_inferred__1/i__carry__4_n_14 ;
  wire \align_len0_inferred__1/i__carry__4_n_15 ;
  wire \align_len0_inferred__1/i__carry__5_n_12 ;
  wire \align_len0_inferred__1/i__carry__5_n_13 ;
  wire \align_len0_inferred__1/i__carry__5_n_14 ;
  wire \align_len0_inferred__1/i__carry__5_n_15 ;
  wire \align_len0_inferred__1/i__carry__6_n_13 ;
  wire \align_len0_inferred__1/i__carry__6_n_14 ;
  wire \align_len0_inferred__1/i__carry__6_n_15 ;
  wire \align_len0_inferred__1/i__carry_n_12 ;
  wire \align_len0_inferred__1/i__carry_n_13 ;
  wire \align_len0_inferred__1/i__carry_n_14 ;
  wire \align_len0_inferred__1/i__carry_n_15 ;
  wire \align_len_reg_n_12_[10] ;
  wire \align_len_reg_n_12_[11] ;
  wire \align_len_reg_n_12_[12] ;
  wire \align_len_reg_n_12_[13] ;
  wire \align_len_reg_n_12_[14] ;
  wire \align_len_reg_n_12_[15] ;
  wire \align_len_reg_n_12_[16] ;
  wire \align_len_reg_n_12_[17] ;
  wire \align_len_reg_n_12_[18] ;
  wire \align_len_reg_n_12_[19] ;
  wire \align_len_reg_n_12_[1] ;
  wire \align_len_reg_n_12_[20] ;
  wire \align_len_reg_n_12_[21] ;
  wire \align_len_reg_n_12_[22] ;
  wire \align_len_reg_n_12_[23] ;
  wire \align_len_reg_n_12_[24] ;
  wire \align_len_reg_n_12_[25] ;
  wire \align_len_reg_n_12_[26] ;
  wire \align_len_reg_n_12_[27] ;
  wire \align_len_reg_n_12_[28] ;
  wire \align_len_reg_n_12_[29] ;
  wire \align_len_reg_n_12_[2] ;
  wire \align_len_reg_n_12_[30] ;
  wire \align_len_reg_n_12_[31] ;
  wire \align_len_reg_n_12_[3] ;
  wire \align_len_reg_n_12_[4] ;
  wire \align_len_reg_n_12_[5] ;
  wire \align_len_reg_n_12_[6] ;
  wire \align_len_reg_n_12_[7] ;
  wire \align_len_reg_n_12_[8] ;
  wire \align_len_reg_n_12_[9] ;
  wire [0:0]\ap_CS_fsm_reg[47] ;
  wire [0:0]\ap_CS_fsm_reg[78] ;
  wire \ap_CS_fsm_reg[79] ;
  wire \ap_CS_fsm_reg[84] ;
  wire \ap_CS_fsm_reg[85] ;
  wire ap_block_pp10_stage0_11001;
  wire ap_block_pp11_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp10_iter0;
  wire ap_enable_reg_pp10_iter0_reg;
  wire [0:0]ap_enable_reg_pp10_iter0_reg_0;
  wire ap_enable_reg_pp10_iter1_reg;
  wire ap_enable_reg_pp10_iter1_reg_0;
  wire ap_enable_reg_pp11_iter0;
  wire ap_enable_reg_pp11_iter0_reg;
  wire [0:0]ap_enable_reg_pp11_iter0_reg_0;
  wire ap_enable_reg_pp11_iter1_reg;
  wire ap_enable_reg_pp11_iter2_reg;
  wire ap_enable_reg_pp11_iter2_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2_n_12 ;
  wire \beat_len_buf_reg[2]_i_1_n_12 ;
  wire \beat_len_buf_reg[2]_i_1_n_13 ;
  wire \beat_len_buf_reg[2]_i_1_n_14 ;
  wire \beat_len_buf_reg[2]_i_1_n_15 ;
  wire \beat_len_buf_reg[6]_i_1_n_12 ;
  wire \beat_len_buf_reg[6]_i_1_n_13 ;
  wire \beat_len_buf_reg[6]_i_1_n_14 ;
  wire \beat_len_buf_reg[6]_i_1_n_15 ;
  wire \beat_len_buf_reg[9]_i_1_n_14 ;
  wire \beat_len_buf_reg[9]_i_1_n_15 ;
  wire buff_wdata_n_17;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_36;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire burst_valid;
  wire \bus_wide_gen.data_buf ;
  wire \bus_wide_gen.data_buf2_out ;
  wire [0:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_47 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.first_pad_reg_n_12 ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_12 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_12_[1] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_12 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_12 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_12 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_12 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_13 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_15 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_13 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_15 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_13 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_15 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_13 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_15 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_13 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_15 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_15 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_13 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_15 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_13 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_14 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_15 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_12 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling040_out ;
  wire \could_multi_bursts.sect_handling_reg_n_12 ;
  wire [31:2]data1;
  wire [30:0]\data_p2_reg[30] ;
  wire [30:0]\data_p2_reg[30]_0 ;
  wire [62:0]\data_p2_reg[63] ;
  wire data_valid;
  wire [30:0]\dx_read_reg_1653_reg[31] ;
  wire empty_n_reg;
  wire [31:1]end_addr;
  wire \end_addr_buf_reg_n_12_[10] ;
  wire \end_addr_buf_reg_n_12_[11] ;
  wire \end_addr_buf_reg_n_12_[1] ;
  wire \end_addr_buf_reg_n_12_[2] ;
  wire \end_addr_buf_reg_n_12_[3] ;
  wire \end_addr_buf_reg_n_12_[4] ;
  wire \end_addr_buf_reg_n_12_[5] ;
  wire \end_addr_buf_reg_n_12_[6] ;
  wire \end_addr_buf_reg_n_12_[7] ;
  wire \end_addr_buf_reg_n_12_[8] ;
  wire \end_addr_buf_reg_n_12_[9] ;
  wire end_addr_carry__0_i_1_n_12;
  wire end_addr_carry__0_i_2_n_12;
  wire end_addr_carry__0_i_3_n_12;
  wire end_addr_carry__0_i_4_n_12;
  wire end_addr_carry__0_n_12;
  wire end_addr_carry__0_n_13;
  wire end_addr_carry__0_n_14;
  wire end_addr_carry__0_n_15;
  wire end_addr_carry__1_i_1_n_12;
  wire end_addr_carry__1_i_2_n_12;
  wire end_addr_carry__1_i_3_n_12;
  wire end_addr_carry__1_i_4_n_12;
  wire end_addr_carry__1_n_12;
  wire end_addr_carry__1_n_13;
  wire end_addr_carry__1_n_14;
  wire end_addr_carry__1_n_15;
  wire end_addr_carry__2_i_1_n_12;
  wire end_addr_carry__2_i_2_n_12;
  wire end_addr_carry__2_i_3_n_12;
  wire end_addr_carry__2_i_4_n_12;
  wire end_addr_carry__2_n_12;
  wire end_addr_carry__2_n_13;
  wire end_addr_carry__2_n_14;
  wire end_addr_carry__2_n_15;
  wire end_addr_carry__3_i_1_n_12;
  wire end_addr_carry__3_i_2_n_12;
  wire end_addr_carry__3_i_3_n_12;
  wire end_addr_carry__3_i_4_n_12;
  wire end_addr_carry__3_n_12;
  wire end_addr_carry__3_n_13;
  wire end_addr_carry__3_n_14;
  wire end_addr_carry__3_n_15;
  wire end_addr_carry__4_i_1_n_12;
  wire end_addr_carry__4_i_2_n_12;
  wire end_addr_carry__4_i_3_n_12;
  wire end_addr_carry__4_i_4_n_12;
  wire end_addr_carry__4_n_12;
  wire end_addr_carry__4_n_13;
  wire end_addr_carry__4_n_14;
  wire end_addr_carry__4_n_15;
  wire end_addr_carry__5_i_1_n_12;
  wire end_addr_carry__5_i_2_n_12;
  wire end_addr_carry__5_i_3_n_12;
  wire end_addr_carry__5_i_4_n_12;
  wire end_addr_carry__5_n_12;
  wire end_addr_carry__5_n_13;
  wire end_addr_carry__5_n_14;
  wire end_addr_carry__5_n_15;
  wire end_addr_carry__6_i_1_n_12;
  wire end_addr_carry__6_i_2_n_12;
  wire end_addr_carry__6_i_3_n_12;
  wire end_addr_carry__6_n_14;
  wire end_addr_carry__6_n_15;
  wire end_addr_carry_i_1_n_12;
  wire end_addr_carry_i_2_n_12;
  wire end_addr_carry_i_3_n_12;
  wire end_addr_carry_i_4_n_12;
  wire end_addr_carry_n_12;
  wire end_addr_carry_n_13;
  wire end_addr_carry_n_14;
  wire end_addr_carry_n_15;
  wire fifo_burst_ready;
  wire fifo_resp_n_14;
  wire fifo_resp_n_15;
  wire fifo_resp_ready;
  wire [61:32]fifo_wreq_data;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_123;
  wire fifo_wreq_n_124;
  wire fifo_wreq_n_125;
  wire fifo_wreq_n_126;
  wire fifo_wreq_n_127;
  wire fifo_wreq_n_128;
  wire fifo_wreq_n_129;
  wire fifo_wreq_n_130;
  wire fifo_wreq_n_131;
  wire fifo_wreq_n_132;
  wire fifo_wreq_n_133;
  wire fifo_wreq_n_134;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_12;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_12;
  wire first_sect_carry__0_i_2_n_12;
  wire first_sect_carry__0_i_3_n_12;
  wire first_sect_carry__0_n_14;
  wire first_sect_carry__0_n_15;
  wire first_sect_carry_i_1_n_12;
  wire first_sect_carry_i_2_n_12;
  wire first_sect_carry_i_3_n_12;
  wire first_sect_carry_i_4_n_12;
  wire first_sect_carry_n_12;
  wire first_sect_carry_n_13;
  wire first_sect_carry_n_14;
  wire first_sect_carry_n_15;
  wire full_n_reg;
  wire full_n_reg_0;
  wire fwprop_read_reg_1596;
  wire gmem2_AWADDR3;
  wire gmem2_AWREADY;
  wire gmem2_WREADY;
  wire gmem_AWVALID;
  wire i_9_reg_7540;
  wire icmp_ln106_reg_2182_pp11_iter1_reg;
  wire icmp_ln37_reg_1663;
  wire icmp_ln45_reg_1723;
  wire icmp_ln71_reg_2152;
  wire icmp_ln71_reg_2152_pp10_iter1_reg;
  wire \icmp_ln71_reg_2152_reg[0] ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_14;
  wire last_sect_carry__0_n_15;
  wire last_sect_carry_i_1_n_12;
  wire last_sect_carry_i_2_n_12;
  wire last_sect_carry_i_3_n_12;
  wire last_sect_carry_i_4_n_12;
  wire last_sect_carry_n_12;
  wire last_sect_carry_n_13;
  wire last_sect_carry_n_14;
  wire last_sect_carry_n_15;
  wire [5:0]mOutPtr_reg;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WREADY_0;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire out_BUS_WVALID0__7;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_14;
  wire p_0_out_carry__0_n_15;
  wire p_0_out_carry__0_n_17;
  wire p_0_out_carry__0_n_18;
  wire p_0_out_carry__0_n_19;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_19;
  wire p_43_in;
  wire p_47_in;
  wire p_68_in;
  wire pop0;
  wire push;
  wire push_0;
  wire [30:0]q__0;
  wire \q_reg[8] ;
  wire \q_reg[9] ;
  wire req_en__17;
  wire rs2f_wreq_ack;
  wire [63:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_12_[10] ;
  wire \sect_addr_buf_reg_n_12_[11] ;
  wire \sect_addr_buf_reg_n_12_[12] ;
  wire \sect_addr_buf_reg_n_12_[13] ;
  wire \sect_addr_buf_reg_n_12_[14] ;
  wire \sect_addr_buf_reg_n_12_[15] ;
  wire \sect_addr_buf_reg_n_12_[16] ;
  wire \sect_addr_buf_reg_n_12_[17] ;
  wire \sect_addr_buf_reg_n_12_[18] ;
  wire \sect_addr_buf_reg_n_12_[19] ;
  wire \sect_addr_buf_reg_n_12_[1] ;
  wire \sect_addr_buf_reg_n_12_[20] ;
  wire \sect_addr_buf_reg_n_12_[21] ;
  wire \sect_addr_buf_reg_n_12_[22] ;
  wire \sect_addr_buf_reg_n_12_[23] ;
  wire \sect_addr_buf_reg_n_12_[24] ;
  wire \sect_addr_buf_reg_n_12_[25] ;
  wire \sect_addr_buf_reg_n_12_[26] ;
  wire \sect_addr_buf_reg_n_12_[27] ;
  wire \sect_addr_buf_reg_n_12_[28] ;
  wire \sect_addr_buf_reg_n_12_[29] ;
  wire \sect_addr_buf_reg_n_12_[2] ;
  wire \sect_addr_buf_reg_n_12_[30] ;
  wire \sect_addr_buf_reg_n_12_[31] ;
  wire \sect_addr_buf_reg_n_12_[3] ;
  wire \sect_addr_buf_reg_n_12_[4] ;
  wire \sect_addr_buf_reg_n_12_[5] ;
  wire \sect_addr_buf_reg_n_12_[6] ;
  wire \sect_addr_buf_reg_n_12_[7] ;
  wire \sect_addr_buf_reg_n_12_[8] ;
  wire \sect_addr_buf_reg_n_12_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_12;
  wire sect_cnt0_carry__0_n_13;
  wire sect_cnt0_carry__0_n_14;
  wire sect_cnt0_carry__0_n_15;
  wire sect_cnt0_carry__1_n_12;
  wire sect_cnt0_carry__1_n_13;
  wire sect_cnt0_carry__1_n_14;
  wire sect_cnt0_carry__1_n_15;
  wire sect_cnt0_carry__2_n_12;
  wire sect_cnt0_carry__2_n_13;
  wire sect_cnt0_carry__2_n_14;
  wire sect_cnt0_carry__2_n_15;
  wire sect_cnt0_carry__3_n_14;
  wire sect_cnt0_carry__3_n_15;
  wire sect_cnt0_carry_n_12;
  wire sect_cnt0_carry_n_13;
  wire sect_cnt0_carry_n_14;
  wire sect_cnt0_carry_n_15;
  wire \sect_cnt_reg_n_12_[0] ;
  wire \sect_cnt_reg_n_12_[10] ;
  wire \sect_cnt_reg_n_12_[11] ;
  wire \sect_cnt_reg_n_12_[12] ;
  wire \sect_cnt_reg_n_12_[13] ;
  wire \sect_cnt_reg_n_12_[14] ;
  wire \sect_cnt_reg_n_12_[15] ;
  wire \sect_cnt_reg_n_12_[16] ;
  wire \sect_cnt_reg_n_12_[17] ;
  wire \sect_cnt_reg_n_12_[18] ;
  wire \sect_cnt_reg_n_12_[19] ;
  wire \sect_cnt_reg_n_12_[1] ;
  wire \sect_cnt_reg_n_12_[2] ;
  wire \sect_cnt_reg_n_12_[3] ;
  wire \sect_cnt_reg_n_12_[4] ;
  wire \sect_cnt_reg_n_12_[5] ;
  wire \sect_cnt_reg_n_12_[6] ;
  wire \sect_cnt_reg_n_12_[7] ;
  wire \sect_cnt_reg_n_12_[8] ;
  wire \sect_cnt_reg_n_12_[9] ;
  wire \sect_end_buf_reg_n_12_[1] ;
  wire \sect_len_buf_reg_n_12_[0] ;
  wire \sect_len_buf_reg_n_12_[1] ;
  wire \sect_len_buf_reg_n_12_[2] ;
  wire \sect_len_buf_reg_n_12_[3] ;
  wire \sect_len_buf_reg_n_12_[4] ;
  wire \sect_len_buf_reg_n_12_[5] ;
  wire \sect_len_buf_reg_n_12_[6] ;
  wire \sect_len_buf_reg_n_12_[7] ;
  wire \sect_len_buf_reg_n_12_[8] ;
  wire \sect_len_buf_reg_n_12_[9] ;
  wire \start_addr_buf_reg_n_12_[10] ;
  wire \start_addr_buf_reg_n_12_[11] ;
  wire \start_addr_buf_reg_n_12_[1] ;
  wire \start_addr_buf_reg_n_12_[2] ;
  wire \start_addr_buf_reg_n_12_[3] ;
  wire \start_addr_buf_reg_n_12_[4] ;
  wire \start_addr_buf_reg_n_12_[5] ;
  wire \start_addr_buf_reg_n_12_[6] ;
  wire \start_addr_buf_reg_n_12_[7] ;
  wire \start_addr_buf_reg_n_12_[8] ;
  wire \start_addr_buf_reg_n_12_[9] ;
  wire \start_addr_reg_n_12_[10] ;
  wire \start_addr_reg_n_12_[11] ;
  wire \start_addr_reg_n_12_[12] ;
  wire \start_addr_reg_n_12_[13] ;
  wire \start_addr_reg_n_12_[14] ;
  wire \start_addr_reg_n_12_[15] ;
  wire \start_addr_reg_n_12_[16] ;
  wire \start_addr_reg_n_12_[17] ;
  wire \start_addr_reg_n_12_[18] ;
  wire \start_addr_reg_n_12_[19] ;
  wire \start_addr_reg_n_12_[1] ;
  wire \start_addr_reg_n_12_[20] ;
  wire \start_addr_reg_n_12_[21] ;
  wire \start_addr_reg_n_12_[22] ;
  wire \start_addr_reg_n_12_[23] ;
  wire \start_addr_reg_n_12_[24] ;
  wire \start_addr_reg_n_12_[25] ;
  wire \start_addr_reg_n_12_[26] ;
  wire \start_addr_reg_n_12_[27] ;
  wire \start_addr_reg_n_12_[28] ;
  wire \start_addr_reg_n_12_[29] ;
  wire \start_addr_reg_n_12_[2] ;
  wire \start_addr_reg_n_12_[30] ;
  wire \start_addr_reg_n_12_[31] ;
  wire \start_addr_reg_n_12_[3] ;
  wire \start_addr_reg_n_12_[4] ;
  wire \start_addr_reg_n_12_[5] ;
  wire \start_addr_reg_n_12_[6] ;
  wire \start_addr_reg_n_12_[7] ;
  wire \start_addr_reg_n_12_[8] ;
  wire \start_addr_reg_n_12_[9] ;
  wire throttl_cnt1;
  wire [0:0]\throttl_cnt_reg[0] ;
  wire [3:0]\throttl_cnt_reg[4] ;
  wire [1:0]tmp_strb;
  wire wreq_handling_reg_n_12;
  wire ybuf_V_load_reg_21610;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_12 ,\align_len0_inferred__1/i__carry_n_13 ,\align_len0_inferred__1/i__carry_n_14 ,\align_len0_inferred__1/i__carry_n_15 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[34:32],1'b0}),
        .O({align_len0__0[3:1],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_128,fifo_wreq_n_129,fifo_wreq_n_130,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_12 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_12 ,\align_len0_inferred__1/i__carry__0_n_13 ,\align_len0_inferred__1/i__carry__0_n_14 ,\align_len0_inferred__1/i__carry__0_n_15 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[38:35]),
        .O(align_len0__0[7:4]),
        .S({fifo_wreq_n_124,fifo_wreq_n_125,fifo_wreq_n_126,fifo_wreq_n_127}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_12 ),
        .CO({\align_len0_inferred__1/i__carry__1_n_12 ,\align_len0_inferred__1/i__carry__1_n_13 ,\align_len0_inferred__1/i__carry__1_n_14 ,\align_len0_inferred__1/i__carry__1_n_15 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[42:39]),
        .O(align_len0__0[11:8]),
        .S({fifo_wreq_n_120,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_12 ),
        .CO({\align_len0_inferred__1/i__carry__2_n_12 ,\align_len0_inferred__1/i__carry__2_n_13 ,\align_len0_inferred__1/i__carry__2_n_14 ,\align_len0_inferred__1/i__carry__2_n_15 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[46:43]),
        .O(align_len0__0[15:12]),
        .S({fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__3 
       (.CI(\align_len0_inferred__1/i__carry__2_n_12 ),
        .CO({\align_len0_inferred__1/i__carry__3_n_12 ,\align_len0_inferred__1/i__carry__3_n_13 ,\align_len0_inferred__1/i__carry__3_n_14 ,\align_len0_inferred__1/i__carry__3_n_15 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[50:47]),
        .O(align_len0__0[19:16]),
        .S({fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__4 
       (.CI(\align_len0_inferred__1/i__carry__3_n_12 ),
        .CO({\align_len0_inferred__1/i__carry__4_n_12 ,\align_len0_inferred__1/i__carry__4_n_13 ,\align_len0_inferred__1/i__carry__4_n_14 ,\align_len0_inferred__1/i__carry__4_n_15 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[54:51]),
        .O(align_len0__0[23:20]),
        .S({fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__5 
       (.CI(\align_len0_inferred__1/i__carry__4_n_12 ),
        .CO({\align_len0_inferred__1/i__carry__5_n_12 ,\align_len0_inferred__1/i__carry__5_n_13 ,\align_len0_inferred__1/i__carry__5_n_14 ,\align_len0_inferred__1/i__carry__5_n_15 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[58:55]),
        .O(align_len0__0[27:24]),
        .S({fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__6 
       (.CI(\align_len0_inferred__1/i__carry__5_n_12 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED [3],\align_len0_inferred__1/i__carry__6_n_13 ,\align_len0_inferred__1/i__carry__6_n_14 ,\align_len0_inferred__1/i__carry__6_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_wreq_data[61:59]}),
        .O(align_len0__0[31:28]),
        .S({fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102,fifo_wreq_n_103}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[10]),
        .Q(\align_len_reg_n_12_[10] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[11]),
        .Q(\align_len_reg_n_12_[11] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[12]),
        .Q(\align_len_reg_n_12_[12] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[13]),
        .Q(\align_len_reg_n_12_[13] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[14]),
        .Q(\align_len_reg_n_12_[14] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[15]),
        .Q(\align_len_reg_n_12_[15] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[16]),
        .Q(\align_len_reg_n_12_[16] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[17]),
        .Q(\align_len_reg_n_12_[17] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[18]),
        .Q(\align_len_reg_n_12_[18] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[19]),
        .Q(\align_len_reg_n_12_[19] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[1]),
        .Q(\align_len_reg_n_12_[1] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[20]),
        .Q(\align_len_reg_n_12_[20] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[21]),
        .Q(\align_len_reg_n_12_[21] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[22]),
        .Q(\align_len_reg_n_12_[22] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[23]),
        .Q(\align_len_reg_n_12_[23] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[24]),
        .Q(\align_len_reg_n_12_[24] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[25]),
        .Q(\align_len_reg_n_12_[25] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[26]),
        .Q(\align_len_reg_n_12_[26] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[27]),
        .Q(\align_len_reg_n_12_[27] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[28]),
        .Q(\align_len_reg_n_12_[28] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[29]),
        .Q(\align_len_reg_n_12_[29] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_12_[2] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[30]),
        .Q(\align_len_reg_n_12_[30] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_12_[31] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_12_[3] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[4]),
        .Q(\align_len_reg_n_12_[4] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[5]),
        .Q(\align_len_reg_n_12_[5] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[6]),
        .Q(\align_len_reg_n_12_[6] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[7]),
        .Q(\align_len_reg_n_12_[7] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[8]),
        .Q(\align_len_reg_n_12_[8] ),
        .R(fifo_wreq_n_35));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[9]),
        .Q(\align_len_reg_n_12_[9] ),
        .R(fifo_wreq_n_35));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2 
       (.I0(\align_len_reg_n_12_[1] ),
        .I1(\start_addr_reg_n_12_[1] ),
        .O(\beat_len_buf[2]_i_2_n_12 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1_n_12 ,\beat_len_buf_reg[2]_i_1_n_13 ,\beat_len_buf_reg[2]_i_1_n_14 ,\beat_len_buf_reg[2]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_12_[1] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_12_[4] ,\align_len_reg_n_12_[3] ,\align_len_reg_n_12_[2] ,\beat_len_buf[2]_i_2_n_12 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1 
       (.CI(\beat_len_buf_reg[2]_i_1_n_12 ),
        .CO({\beat_len_buf_reg[6]_i_1_n_12 ,\beat_len_buf_reg[6]_i_1_n_13 ,\beat_len_buf_reg[6]_i_1_n_14 ,\beat_len_buf_reg[6]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_12_[8] ,\align_len_reg_n_12_[7] ,\align_len_reg_n_12_[6] ,\align_len_reg_n_12_[5] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[6]_i_1_n_12 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1_n_14 ,\beat_len_buf_reg[9]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_12_[11] ,\align_len_reg_n_12_[10] ,\align_len_reg_n_12_[9] }));
  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_buffer buff_wdata
       (.D(D[2]),
        .DI(buff_wdata_n_58),
        .E(\bus_wide_gen.data_buf ),
        .I_WDATA(I_WDATA),
        .Q(Q[3]),
        .S({buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24}),
        .SR(SR),
        .\ap_CS_fsm_reg[79] (\ap_CS_fsm_reg[79] ),
        .ap_block_pp10_stage0_11001(ap_block_pp10_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp10_iter0(ap_enable_reg_pp10_iter0),
        .ap_enable_reg_pp10_iter0_reg(buff_wdata_n_17),
        .ap_enable_reg_pp10_iter1_reg(ap_enable_reg_pp10_iter1_reg),
        .ap_enable_reg_pp10_iter1_reg_0(ap_enable_reg_pp10_iter1_reg_0),
        .ap_enable_reg_pp10_iter1_reg_1(ap_enable_reg_pp10_iter0_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.first_pad_reg_n_12 ),
        .\bus_wide_gen.data_buf_reg[16]_0 (\q_reg[9] ),
        .\bus_wide_gen.data_buf_reg[16]_1 (\bus_wide_gen.pad_oh_reg_reg_n_12_[1] ),
        .\bus_wide_gen.first_pad_reg (buff_wdata_n_57),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.strb_buf_reg[2] (buff_wdata_n_36),
        .\bus_wide_gen.strb_buf_reg[3] (buff_wdata_n_56),
        .\bus_wide_gen.strb_buf_reg[3]_0 (\q_reg[8] ),
        .data_valid(data_valid),
        .\dout_buf_reg[17]_0 ({tmp_strb,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55}),
        .full_n_reg_0(full_n_reg_0),
        .gmem_AWVALID(gmem_AWVALID),
        .i_9_reg_7540(i_9_reg_7540),
        .icmp_ln71_reg_2152(icmp_ln71_reg_2152),
        .icmp_ln71_reg_2152_pp10_iter1_reg(icmp_ln71_reg_2152_pp10_iter1_reg),
        .\icmp_ln71_reg_2152_reg[0] (\icmp_ln71_reg_2152_reg[0] ),
        .\mOutPtr_reg[5]_0 (mOutPtr_reg),
        .\mOutPtr_reg[6]_0 ({buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33}),
        .\mOutPtr_reg[7]_0 ({p_0_out_carry__0_n_17,p_0_out_carry__0_n_18,p_0_out_carry__0_n_19,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19}),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB[3:2]),
        .p_68_in(p_68_in),
        .ybuf_V_load_reg_21610(ybuf_V_load_reg_21610));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_46 ),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_44 ),
        .Q(WVALID_Dummy),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_55),
        .Q(m_axi_gmem_WDATA[0]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem_WDATA[10]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem_WDATA[11]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem_WDATA[12]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem_WDATA[13]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem_WDATA[14]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem_WDATA[15]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_55),
        .Q(m_axi_gmem_WDATA[16]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_54),
        .Q(m_axi_gmem_WDATA[17]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_53),
        .Q(m_axi_gmem_WDATA[18]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_52),
        .Q(m_axi_gmem_WDATA[19]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_54),
        .Q(m_axi_gmem_WDATA[1]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_51),
        .Q(m_axi_gmem_WDATA[20]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_50),
        .Q(m_axi_gmem_WDATA[21]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem_WDATA[22]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_48),
        .Q(m_axi_gmem_WDATA[23]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem_WDATA[24]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem_WDATA[25]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem_WDATA[26]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem_WDATA[27]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem_WDATA[28]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem_WDATA[29]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_53),
        .Q(m_axi_gmem_WDATA[2]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem_WDATA[30]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem_WDATA[31]),
        .R(\bus_wide_gen.data_buf_reg[31]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_52),
        .Q(m_axi_gmem_WDATA[3]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_51),
        .Q(m_axi_gmem_WDATA[4]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_50),
        .Q(m_axi_gmem_WDATA[5]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem_WDATA[6]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_48),
        .Q(m_axi_gmem_WDATA[7]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem_WDATA[8]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem_WDATA[9]),
        .R(\bus_wide_gen.data_buf_reg[15]_0 ));
  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(first_sect),
        .E(\bus_wide_gen.data_buf2_out ),
        .Q(beat_len_buf),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_14 ),
        .ap_rst_n_1(\bus_wide_gen.fifo_burst_n_16 ),
        .ap_rst_n_2(\bus_wide_gen.fifo_burst_n_18 ),
        .\beat_len_buf_reg[0] (\bus_wide_gen.fifo_burst_n_23 ),
        .\beat_len_buf_reg[1] (\bus_wide_gen.fifo_burst_n_24 ),
        .\beat_len_buf_reg[2] (\bus_wide_gen.fifo_burst_n_25 ),
        .\beat_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_26 ),
        .\beat_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_27 ),
        .\beat_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_28 ),
        .\beat_len_buf_reg[6] (\bus_wide_gen.fifo_burst_n_29 ),
        .\beat_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_30 ),
        .\beat_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_31 ),
        .\beat_len_buf_reg[9] (\bus_wide_gen.fifo_burst_n_32 ),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.fifo_burst_n_46 ),
        .\bus_wide_gen.WVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_44 ),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (WVALID_Dummy),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.fifo_burst_n_47 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.first_pad_reg_n_12 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.pad_oh_reg_reg_n_12_[1] ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.strb_buf_reg[0] (\bus_wide_gen.fifo_burst_n_19 ),
        .\bus_wide_gen.strb_buf_reg[1] (\bus_wide_gen.fifo_burst_n_22 ),
        .\bus_wide_gen.strb_buf_reg[1]_0 (tmp_strb),
        .\could_multi_bursts.awlen_buf_reg[3] ({\sect_len_buf_reg_n_12_[9] ,\sect_len_buf_reg_n_12_[8] ,\sect_len_buf_reg_n_12_[7] ,\sect_len_buf_reg_n_12_[6] ,\sect_len_buf_reg_n_12_[5] ,\sect_len_buf_reg_n_12_[4] ,\sect_len_buf_reg_n_12_[3] ,\sect_len_buf_reg_n_12_[2] ,\sect_len_buf_reg_n_12_[1] ,\sect_len_buf_reg_n_12_[0] }),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_41 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling040_out (\could_multi_bursts.sect_handling040_out ),
        .data_valid(data_valid),
        .empty_n_reg_0(\bus_wide_gen.fifo_burst_n_45 ),
        .empty_n_reg_1(buff_wdata_n_57),
        .empty_n_reg_2(\bus_wide_gen.len_cnt_reg ),
        .\end_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_48 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .full_n_reg_0(invalid_len_event_reg2),
        .in(awlen_tmp),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB[1:0]),
        .out_BUS_WVALID0__7(out_BUS_WVALID0__7),
        .p_43_in(p_43_in),
        .p_47_in(p_47_in),
        .pop0(pop0),
        .\q_reg[8]_0 (\q_reg[8] ),
        .\q_reg[9]_0 (\q_reg[9] ),
        .\q_reg[9]_1 (\sect_addr_buf_reg_n_12_[1] ),
        .req_en__17(req_en__17),
        .\sect_end_buf_reg[1] (last_sect),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_12_[1] ),
        .\sect_len_buf_reg[3] (fifo_wreq_n_97),
        .\sect_len_buf_reg[3]_0 (\could_multi_bursts.sect_handling_reg_n_12 ),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_34 ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_33 ),
        .\sect_len_buf_reg[9] ({\start_addr_buf_reg_n_12_[11] ,\start_addr_buf_reg_n_12_[10] ,\start_addr_buf_reg_n_12_[9] ,\start_addr_buf_reg_n_12_[8] ,\start_addr_buf_reg_n_12_[7] ,\start_addr_buf_reg_n_12_[6] ,\start_addr_buf_reg_n_12_[5] ,\start_addr_buf_reg_n_12_[4] ,\start_addr_buf_reg_n_12_[3] ,\start_addr_buf_reg_n_12_[2] }),
        .\sect_len_buf_reg[9]_0 ({\end_addr_buf_reg_n_12_[11] ,\end_addr_buf_reg_n_12_[10] ,\end_addr_buf_reg_n_12_[9] ,\end_addr_buf_reg_n_12_[8] ,\end_addr_buf_reg_n_12_[7] ,\end_addr_buf_reg_n_12_[6] ,\end_addr_buf_reg_n_12_[5] ,\end_addr_buf_reg_n_12_[4] ,\end_addr_buf_reg_n_12_[3] ,\end_addr_buf_reg_n_12_[2] ,\end_addr_buf_reg_n_12_[1] }),
        .wreq_handling_reg(align_len0),
        .wreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_43 ),
        .wreq_handling_reg_1(wreq_handling_reg_n_12),
        .wreq_handling_reg_2(fifo_wreq_valid_buf_reg_n_12));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_45 ),
        .Q(\bus_wide_gen.first_pad_reg_n_12 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_12 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_5_n_12 ),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_12 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_14 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_14 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_14 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_14 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_14 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_14 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_14 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_14 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_47 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_12_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_56),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_14),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_12_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_12_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem_AWADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_12 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_12 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_13 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_14 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem_AWADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_12 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_12 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_13 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_14 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem_AWADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_12 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_12 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_13 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_14 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem_AWADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_12 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_12 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_13 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_14 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem_AWADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_12 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_12 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_13 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_14 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem_AWADDR[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_5 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_12 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_14 ,\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem_AWADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_12 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_13 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_14 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_12 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_12 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_12 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem_AWADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_12 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_12 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_13 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_14 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_12 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_12 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(last_sect),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_12 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_16 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_16 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_16 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_16 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_16 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_16 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_15),
        .Q(\could_multi_bursts.sect_handling_reg_n_12 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1 
       (.I0(\start_addr_reg_n_12_[1] ),
        .I1(\align_len_reg_n_12_[1] ),
        .O(end_addr[1]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_12_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_12_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_12_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_12_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_12_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_12_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_12_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_12_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_12_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_12_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_12_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_12,end_addr_carry_n_13,end_addr_carry_n_14,end_addr_carry_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[4] ,\start_addr_reg_n_12_[3] ,\start_addr_reg_n_12_[2] ,\start_addr_reg_n_12_[1] }),
        .O({end_addr[4:2],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_12,end_addr_carry_i_2_n_12,end_addr_carry_i_3_n_12,end_addr_carry_i_4_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_12),
        .CO({end_addr_carry__0_n_12,end_addr_carry__0_n_13,end_addr_carry__0_n_14,end_addr_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[8] ,\start_addr_reg_n_12_[7] ,\start_addr_reg_n_12_[6] ,\start_addr_reg_n_12_[5] }),
        .O(end_addr[8:5]),
        .S({end_addr_carry__0_i_1_n_12,end_addr_carry__0_i_2_n_12,end_addr_carry__0_i_3_n_12,end_addr_carry__0_i_4_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_12_[8] ),
        .I1(\align_len_reg_n_12_[8] ),
        .O(end_addr_carry__0_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_12_[7] ),
        .I1(\align_len_reg_n_12_[7] ),
        .O(end_addr_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_12_[6] ),
        .I1(\align_len_reg_n_12_[6] ),
        .O(end_addr_carry__0_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_12_[5] ),
        .I1(\align_len_reg_n_12_[5] ),
        .O(end_addr_carry__0_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_12),
        .CO({end_addr_carry__1_n_12,end_addr_carry__1_n_13,end_addr_carry__1_n_14,end_addr_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[12] ,\start_addr_reg_n_12_[11] ,\start_addr_reg_n_12_[10] ,\start_addr_reg_n_12_[9] }),
        .O(end_addr[12:9]),
        .S({end_addr_carry__1_i_1_n_12,end_addr_carry__1_i_2_n_12,end_addr_carry__1_i_3_n_12,end_addr_carry__1_i_4_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_12_[12] ),
        .I1(\align_len_reg_n_12_[12] ),
        .O(end_addr_carry__1_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_12_[11] ),
        .I1(\align_len_reg_n_12_[11] ),
        .O(end_addr_carry__1_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_12_[10] ),
        .I1(\align_len_reg_n_12_[10] ),
        .O(end_addr_carry__1_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_12_[9] ),
        .I1(\align_len_reg_n_12_[9] ),
        .O(end_addr_carry__1_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_12),
        .CO({end_addr_carry__2_n_12,end_addr_carry__2_n_13,end_addr_carry__2_n_14,end_addr_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[16] ,\start_addr_reg_n_12_[15] ,\start_addr_reg_n_12_[14] ,\start_addr_reg_n_12_[13] }),
        .O(end_addr[16:13]),
        .S({end_addr_carry__2_i_1_n_12,end_addr_carry__2_i_2_n_12,end_addr_carry__2_i_3_n_12,end_addr_carry__2_i_4_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_12_[16] ),
        .I1(\align_len_reg_n_12_[16] ),
        .O(end_addr_carry__2_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_12_[15] ),
        .I1(\align_len_reg_n_12_[15] ),
        .O(end_addr_carry__2_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_12_[14] ),
        .I1(\align_len_reg_n_12_[14] ),
        .O(end_addr_carry__2_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_12_[13] ),
        .I1(\align_len_reg_n_12_[13] ),
        .O(end_addr_carry__2_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_12),
        .CO({end_addr_carry__3_n_12,end_addr_carry__3_n_13,end_addr_carry__3_n_14,end_addr_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[20] ,\start_addr_reg_n_12_[19] ,\start_addr_reg_n_12_[18] ,\start_addr_reg_n_12_[17] }),
        .O(end_addr[20:17]),
        .S({end_addr_carry__3_i_1_n_12,end_addr_carry__3_i_2_n_12,end_addr_carry__3_i_3_n_12,end_addr_carry__3_i_4_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_12_[20] ),
        .I1(\align_len_reg_n_12_[20] ),
        .O(end_addr_carry__3_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_12_[19] ),
        .I1(\align_len_reg_n_12_[19] ),
        .O(end_addr_carry__3_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_12_[18] ),
        .I1(\align_len_reg_n_12_[18] ),
        .O(end_addr_carry__3_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_12_[17] ),
        .I1(\align_len_reg_n_12_[17] ),
        .O(end_addr_carry__3_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_12),
        .CO({end_addr_carry__4_n_12,end_addr_carry__4_n_13,end_addr_carry__4_n_14,end_addr_carry__4_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[24] ,\start_addr_reg_n_12_[23] ,\start_addr_reg_n_12_[22] ,\start_addr_reg_n_12_[21] }),
        .O(end_addr[24:21]),
        .S({end_addr_carry__4_i_1_n_12,end_addr_carry__4_i_2_n_12,end_addr_carry__4_i_3_n_12,end_addr_carry__4_i_4_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_12_[24] ),
        .I1(\align_len_reg_n_12_[24] ),
        .O(end_addr_carry__4_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_12_[23] ),
        .I1(\align_len_reg_n_12_[23] ),
        .O(end_addr_carry__4_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_12_[22] ),
        .I1(\align_len_reg_n_12_[22] ),
        .O(end_addr_carry__4_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_12_[21] ),
        .I1(\align_len_reg_n_12_[21] ),
        .O(end_addr_carry__4_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_12),
        .CO({end_addr_carry__5_n_12,end_addr_carry__5_n_13,end_addr_carry__5_n_14,end_addr_carry__5_n_15}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_12_[28] ,\start_addr_reg_n_12_[27] ,\start_addr_reg_n_12_[26] ,\start_addr_reg_n_12_[25] }),
        .O(end_addr[28:25]),
        .S({end_addr_carry__5_i_1_n_12,end_addr_carry__5_i_2_n_12,end_addr_carry__5_i_3_n_12,end_addr_carry__5_i_4_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_12_[28] ),
        .I1(\align_len_reg_n_12_[28] ),
        .O(end_addr_carry__5_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_12_[27] ),
        .I1(\align_len_reg_n_12_[27] ),
        .O(end_addr_carry__5_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_12_[26] ),
        .I1(\align_len_reg_n_12_[26] ),
        .O(end_addr_carry__5_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_12_[25] ),
        .I1(\align_len_reg_n_12_[25] ),
        .O(end_addr_carry__5_i_4_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_12),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:2],end_addr_carry__6_n_14,end_addr_carry__6_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_12_[30] ,\start_addr_reg_n_12_[29] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3],end_addr[31:29]}),
        .S({1'b0,end_addr_carry__6_i_1_n_12,end_addr_carry__6_i_2_n_12,end_addr_carry__6_i_3_n_12}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\start_addr_reg_n_12_[31] ),
        .I1(\align_len_reg_n_12_[31] ),
        .O(end_addr_carry__6_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_12_[30] ),
        .I1(\align_len_reg_n_12_[30] ),
        .O(end_addr_carry__6_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3
       (.I0(\start_addr_reg_n_12_[29] ),
        .I1(\align_len_reg_n_12_[29] ),
        .O(end_addr_carry__6_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_12_[4] ),
        .I1(\align_len_reg_n_12_[4] ),
        .O(end_addr_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_12_[3] ),
        .I1(\align_len_reg_n_12_[3] ),
        .O(end_addr_carry_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_12_[2] ),
        .I1(\align_len_reg_n_12_[2] ),
        .O(end_addr_carry_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_12_[1] ),
        .I1(\align_len_reg_n_12_[1] ),
        .O(end_addr_carry_i_4_n_12));
  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_fifo__parameterized1 fifo_resp
       (.AWVALID_Dummy(AWVALID_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.sect_handling_reg_n_12 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_15),
        .\could_multi_bursts.sect_handling_reg_0 (\bus_wide_gen.fifo_burst_n_33 ),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_wide_gen.fifo_burst_n_34 ),
        .\could_multi_bursts.sect_handling_reg_2 (wreq_handling_reg_n_12),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(invalid_len_event_reg2),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREADY_0(fifo_resp_n_14),
        .m_axi_gmem_AWVALID_INST_0_i_1(WVALID_Dummy),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WREADY_0(m_axi_gmem_WREADY_0),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .push(push),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_12 ),
        .req_en__17(req_en__17));
  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D(D[3]),
        .Q({Q[5:4],Q[0]}),
        .SR(SR),
        .\ap_CS_fsm_reg[47] (\ap_CS_fsm_reg[47] ),
        .\ap_CS_fsm_reg[84] (\ap_CS_fsm_reg[84] ),
        .\ap_CS_fsm_reg[85] (\ap_CS_fsm_reg[85] ),
        .ap_block_pp11_stage0_subdone(ap_block_pp11_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp11_iter0(ap_enable_reg_pp11_iter0),
        .ap_enable_reg_pp11_iter0_reg(ap_enable_reg_pp11_iter0_reg),
        .ap_enable_reg_pp11_iter0_reg_0(ap_enable_reg_pp11_iter0_reg_0),
        .ap_enable_reg_pp11_iter1_reg(ap_enable_reg_pp11_iter1_reg),
        .ap_enable_reg_pp11_iter2_reg(ap_enable_reg_pp11_iter2_reg),
        .ap_enable_reg_pp11_iter2_reg_0(ap_enable_reg_pp11_iter2_reg_0),
        .ap_rst_n(ap_rst_n),
        .\data_p2_reg[30] (\data_p2_reg[30] ),
        .\data_p2_reg[30]_0 (\data_p2_reg[30]_0 ),
        .\dx_read_reg_1653_reg[31] (\dx_read_reg_1653_reg[31] ),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg),
        .fwprop_read_reg_1596(fwprop_read_reg_1596),
        .gmem2_AWADDR3(gmem2_AWADDR3),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_WREADY(gmem2_WREADY),
        .icmp_ln106_reg_2182_pp11_iter1_reg(icmp_ln106_reg_2182_pp11_iter1_reg),
        .icmp_ln37_reg_1663(icmp_ln37_reg_1663),
        .icmp_ln45_reg_1723(icmp_ln45_reg_1723),
        .push(push));
  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.D({fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34}),
        .E(align_len0),
        .Q({\start_addr_reg_n_12_[31] ,\start_addr_reg_n_12_[30] ,\start_addr_reg_n_12_[29] ,\start_addr_reg_n_12_[28] ,\start_addr_reg_n_12_[27] ,\start_addr_reg_n_12_[26] ,\start_addr_reg_n_12_[25] ,\start_addr_reg_n_12_[24] ,\start_addr_reg_n_12_[23] ,\start_addr_reg_n_12_[22] ,\start_addr_reg_n_12_[21] ,\start_addr_reg_n_12_[20] ,\start_addr_reg_n_12_[19] ,\start_addr_reg_n_12_[18] ,\start_addr_reg_n_12_[17] ,\start_addr_reg_n_12_[16] ,\start_addr_reg_n_12_[15] ,\start_addr_reg_n_12_[14] ,\start_addr_reg_n_12_[13] ,\start_addr_reg_n_12_[12] }),
        .S({fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102,fifo_wreq_n_103}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_wreq_n_35),
        .\could_multi_bursts.last_sect_buf_reg ({\sect_cnt_reg_n_12_[19] ,\sect_cnt_reg_n_12_[18] ,\sect_cnt_reg_n_12_[17] ,\sect_cnt_reg_n_12_[16] ,\sect_cnt_reg_n_12_[15] ,\sect_cnt_reg_n_12_[14] ,\sect_cnt_reg_n_12_[13] ,\sect_cnt_reg_n_12_[12] ,\sect_cnt_reg_n_12_[0] }),
        .\could_multi_bursts.last_sect_buf_reg_0 (p_0_in0_in[19:12]),
        .\could_multi_bursts.sect_handling040_out (\could_multi_bursts.sect_handling040_out ),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_12),
        .fifo_wreq_valid_buf_reg_0(last_sect),
        .fifo_wreq_valid_buf_reg_1(wreq_handling_reg_n_12),
        .full_n_reg_0(rs2f_wreq_valid),
        .next_wreq(next_wreq),
        .p_43_in(p_43_in),
        .pop0(pop0),
        .push(push_0),
        .\q_reg[34]_0 ({fifo_wreq_n_128,fifo_wreq_n_129,fifo_wreq_n_130}),
        .\q_reg[38]_0 ({fifo_wreq_n_124,fifo_wreq_n_125,fifo_wreq_n_126,fifo_wreq_n_127}),
        .\q_reg[42]_0 ({fifo_wreq_n_120,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123}),
        .\q_reg[46]_0 ({fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119}),
        .\q_reg[50]_0 ({fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115}),
        .\q_reg[54]_0 ({fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111}),
        .\q_reg[58]_0 ({fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107}),
        .\q_reg[61]_0 ({fifo_wreq_data,q__0}),
        .\q_reg[63]_0 (fifo_wreq_n_98),
        .\q_reg[63]_1 ({rs2f_wreq_data[63:32],rs2f_wreq_data[30:0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[18] ({fifo_wreq_n_131,fifo_wreq_n_132,fifo_wreq_n_133}),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_34 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_33 ),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.sect_handling_reg_n_12 ),
        .wreq_handling_reg(fifo_wreq_n_97),
        .wreq_handling_reg_0(fifo_wreq_n_134));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_12),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_12,first_sect_carry_n_13,first_sect_carry_n_14,first_sect_carry_n_15}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_12,first_sect_carry_i_2_n_12,first_sect_carry_i_3_n_12,first_sect_carry_i_4_n_12}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_12),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_14,first_sect_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_12,first_sect_carry__0_i_2_n_12,first_sect_carry__0_i_3_n_12}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[18]),
        .I1(\sect_cnt_reg_n_12_[18] ),
        .I2(p_0_in_0[19]),
        .I3(\sect_cnt_reg_n_12_[19] ),
        .O(first_sect_carry__0_i_1_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_12_[15] ),
        .I1(p_0_in_0[15]),
        .I2(p_0_in_0[16]),
        .I3(\sect_cnt_reg_n_12_[16] ),
        .I4(\sect_cnt_reg_n_12_[17] ),
        .I5(p_0_in_0[17]),
        .O(first_sect_carry__0_i_2_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_12_[12] ),
        .I1(p_0_in_0[12]),
        .I2(p_0_in_0[13]),
        .I3(\sect_cnt_reg_n_12_[13] ),
        .I4(\sect_cnt_reg_n_12_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry__0_i_3_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_12_[9] ),
        .I1(p_0_in_0[9]),
        .I2(p_0_in_0[10]),
        .I3(\sect_cnt_reg_n_12_[10] ),
        .I4(\sect_cnt_reg_n_12_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_1_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_12_[6] ),
        .I1(p_0_in_0[6]),
        .I2(p_0_in_0[7]),
        .I3(\sect_cnt_reg_n_12_[7] ),
        .I4(\sect_cnt_reg_n_12_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_2_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_12_[3] ),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[4]),
        .I3(\sect_cnt_reg_n_12_[4] ),
        .I4(\sect_cnt_reg_n_12_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_3_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_12_[0] ),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .I3(\sect_cnt_reg_n_12_[1] ),
        .I4(\sect_cnt_reg_n_12_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_4_n_12));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_98),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_43_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_12,last_sect_carry_n_13,last_sect_carry_n_14,last_sect_carry_n_15}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_12,last_sect_carry_i_2_n_12,last_sect_carry_i_3_n_12,last_sect_carry_i_4_n_12}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_12),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_14,last_sect_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_131,fifo_wreq_n_132,fifo_wreq_n_133}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_12_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(\sect_cnt_reg_n_12_[10] ),
        .I3(p_0_in0_in[10]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_12_[11] ),
        .O(last_sect_carry_i_1_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_12_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_12_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_12_[8] ),
        .O(last_sect_carry_i_2_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_12_[3] ),
        .I1(p_0_in0_in[3]),
        .I2(\sect_cnt_reg_n_12_[4] ),
        .I3(p_0_in0_in[4]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_12_[5] ),
        .O(last_sect_carry_i_3_n_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_12_[0] ),
        .I1(p_0_in0_in[0]),
        .I2(\sect_cnt_reg_n_12_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_12_[2] ),
        .O(last_sect_carry_i_4_n_12));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(req_en__17),
        .O(m_axi_gmem_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(WVALID_Dummy),
        .I1(out_BUS_WVALID0__7),
        .O(m_axi_gmem_WVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_wdata_n_58}),
        .O({p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19}),
        .S({buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_12),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_14,p_0_out_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_17,p_0_out_carry__0_n_18,p_0_out_carry__0_n_19}),
        .S({1'b0,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33}));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_1
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_2
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_3
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_4
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'h80)) 
    p_0_out_carry_i_5
       (.I0(AWVALID_Dummy),
        .I1(m_axi_gmem_AWREADY),
        .I2(req_en__17),
        .O(throttl_cnt1));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    p_0_out_carry_i_7
       (.I0(\throttl_cnt_reg[4] [2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\throttl_cnt_reg[4] [3]),
        .I3(throttl_cnt1),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    p_0_out_carry_i_8
       (.I0(\throttl_cnt_reg[4] [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\throttl_cnt_reg[4] [2]),
        .I3(throttl_cnt1),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hC5)) 
    p_0_out_carry_i_9
       (.I0(\throttl_cnt_reg[4] [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(throttl_cnt1),
        .O(S[0]));
  design_1_fcc_combined_0_0_fcc_combined_gmem_m_axi_reg_slice rs_wreq
       (.D(D[1:0]),
        .Q(Q[3:1]),
        .SR(SR),
        .\ap_CS_fsm_reg[78] (\ap_CS_fsm_reg[78] ),
        .\ap_CS_fsm_reg[79] (buff_wdata_n_17),
        .ap_block_pp10_stage0_11001(ap_block_pp10_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp10_iter0(ap_enable_reg_pp10_iter0),
        .ap_enable_reg_pp10_iter0_reg(ap_enable_reg_pp10_iter0_reg),
        .ap_enable_reg_pp10_iter0_reg_0(ap_enable_reg_pp10_iter0_reg_0),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[63]_0 ({rs2f_wreq_data[63:32],rs2f_wreq_data[30:0]}),
        .\data_p2_reg[63]_0 (\data_p2_reg[63] ),
        .gmem_AWVALID(gmem_AWVALID),
        .push(push_0),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\state_reg[0]_0 (rs2f_wreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[7] ),
        .O(sect_addr[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_12_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_12_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_12_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_18 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_12_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_18 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_12_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_12_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_12_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_12_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_12_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_12_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_12_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_12_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_12_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_18 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_12_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_12_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_12_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_12_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_12_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_12_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_12_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_12_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_12_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_12_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_12_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_18 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_12_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_12_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_12_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_18 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_12_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_18 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_12_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_18 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_12_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_18 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_12_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_18 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_12_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_18 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_12_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_18 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_12,sect_cnt0_carry_n_13,sect_cnt0_carry_n_14,sect_cnt0_carry_n_15}),
        .CYINIT(\sect_cnt_reg_n_12_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_12_[4] ,\sect_cnt_reg_n_12_[3] ,\sect_cnt_reg_n_12_[2] ,\sect_cnt_reg_n_12_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_12),
        .CO({sect_cnt0_carry__0_n_12,sect_cnt0_carry__0_n_13,sect_cnt0_carry__0_n_14,sect_cnt0_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_12_[8] ,\sect_cnt_reg_n_12_[7] ,\sect_cnt_reg_n_12_[6] ,\sect_cnt_reg_n_12_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_12),
        .CO({sect_cnt0_carry__1_n_12,sect_cnt0_carry__1_n_13,sect_cnt0_carry__1_n_14,sect_cnt0_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_12_[12] ,\sect_cnt_reg_n_12_[11] ,\sect_cnt_reg_n_12_[10] ,\sect_cnt_reg_n_12_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_12),
        .CO({sect_cnt0_carry__2_n_12,sect_cnt0_carry__2_n_13,sect_cnt0_carry__2_n_14,sect_cnt0_carry__2_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_12_[16] ,\sect_cnt_reg_n_12_[15] ,\sect_cnt_reg_n_12_[14] ,\sect_cnt_reg_n_12_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_12),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_14,sect_cnt0_carry__3_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_12_[19] ,\sect_cnt_reg_n_12_[18] ,\sect_cnt_reg_n_12_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_34),
        .Q(\sect_cnt_reg_n_12_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_24),
        .Q(\sect_cnt_reg_n_12_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_23),
        .Q(\sect_cnt_reg_n_12_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_22),
        .Q(\sect_cnt_reg_n_12_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_21),
        .Q(\sect_cnt_reg_n_12_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_20),
        .Q(\sect_cnt_reg_n_12_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_19),
        .Q(\sect_cnt_reg_n_12_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_18),
        .Q(\sect_cnt_reg_n_12_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_17),
        .Q(\sect_cnt_reg_n_12_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_16),
        .Q(\sect_cnt_reg_n_12_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_15),
        .Q(\sect_cnt_reg_n_12_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_33),
        .Q(\sect_cnt_reg_n_12_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_32),
        .Q(\sect_cnt_reg_n_12_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_31),
        .Q(\sect_cnt_reg_n_12_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_30),
        .Q(\sect_cnt_reg_n_12_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_29),
        .Q(\sect_cnt_reg_n_12_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_28),
        .Q(\sect_cnt_reg_n_12_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_27),
        .Q(\sect_cnt_reg_n_12_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_26),
        .Q(\sect_cnt_reg_n_12_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_134),
        .D(fifo_wreq_n_25),
        .Q(\sect_cnt_reg_n_12_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_48 ),
        .Q(\sect_end_buf_reg_n_12_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\sect_len_buf_reg_n_12_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\sect_len_buf_reg_n_12_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\sect_len_buf_reg_n_12_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\sect_len_buf_reg_n_12_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\sect_len_buf_reg_n_12_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\sect_len_buf_reg_n_12_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\sect_len_buf_reg_n_12_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\sect_len_buf_reg_n_12_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\sect_len_buf_reg_n_12_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(\sect_len_buf_reg_n_12_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[10] ),
        .Q(\start_addr_buf_reg_n_12_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[11] ),
        .Q(\start_addr_buf_reg_n_12_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[1] ),
        .Q(\start_addr_buf_reg_n_12_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[2] ),
        .Q(\start_addr_buf_reg_n_12_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[3] ),
        .Q(\start_addr_buf_reg_n_12_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[4] ),
        .Q(\start_addr_buf_reg_n_12_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[5] ),
        .Q(\start_addr_buf_reg_n_12_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[6] ),
        .Q(\start_addr_buf_reg_n_12_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[7] ),
        .Q(\start_addr_buf_reg_n_12_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[8] ),
        .Q(\start_addr_buf_reg_n_12_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_12_[9] ),
        .Q(\start_addr_buf_reg_n_12_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[9]),
        .Q(\start_addr_reg_n_12_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[10]),
        .Q(\start_addr_reg_n_12_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[11]),
        .Q(\start_addr_reg_n_12_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[12]),
        .Q(\start_addr_reg_n_12_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[13]),
        .Q(\start_addr_reg_n_12_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[14]),
        .Q(\start_addr_reg_n_12_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[15]),
        .Q(\start_addr_reg_n_12_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[16]),
        .Q(\start_addr_reg_n_12_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[17]),
        .Q(\start_addr_reg_n_12_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[18]),
        .Q(\start_addr_reg_n_12_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[0]),
        .Q(\start_addr_reg_n_12_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[19]),
        .Q(\start_addr_reg_n_12_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[20]),
        .Q(\start_addr_reg_n_12_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[21]),
        .Q(\start_addr_reg_n_12_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[22]),
        .Q(\start_addr_reg_n_12_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[23]),
        .Q(\start_addr_reg_n_12_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[24]),
        .Q(\start_addr_reg_n_12_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[25]),
        .Q(\start_addr_reg_n_12_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[26]),
        .Q(\start_addr_reg_n_12_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[27]),
        .Q(\start_addr_reg_n_12_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[28]),
        .Q(\start_addr_reg_n_12_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[1]),
        .Q(\start_addr_reg_n_12_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[29]),
        .Q(\start_addr_reg_n_12_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[30]),
        .Q(\start_addr_reg_n_12_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[2]),
        .Q(\start_addr_reg_n_12_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[3]),
        .Q(\start_addr_reg_n_12_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[4]),
        .Q(\start_addr_reg_n_12_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[5]),
        .Q(\start_addr_reg_n_12_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[6]),
        .Q(\start_addr_reg_n_12_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[7]),
        .Q(\start_addr_reg_n_12_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[8]),
        .Q(\start_addr_reg_n_12_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h1D)) 
    \throttl_cnt[0]_i_1 
       (.I0(\throttl_cnt_reg[4] [0]),
        .I1(throttl_cnt1),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\throttl_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[8]_i_1 
       (.I0(out_BUS_WVALID0__7),
        .I1(m_axi_gmem_WREADY),
        .I2(WVALID_Dummy),
        .I3(throttl_cnt1),
        .O(E));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(wreq_handling_reg_n_12),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mac_muladd_16s_16s_29ns_29_4_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mac_muladd_16s_16s_29ns_29_4_1
   (d0,
    ap_clk,
    DOADO,
    p_reg_reg,
    D,
    ap_enable_reg_pp4_iter5,
    Q);
  output [15:0]d0;
  input ap_clk;
  input [15:0]DOADO;
  input [15:0]p_reg_reg;
  input [15:0]D;
  input ap_enable_reg_pp4_iter5;
  input [15:0]Q;

  wire [15:0]D;
  wire [15:0]DOADO;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp4_iter5;
  wire [15:0]d0;
  wire [15:0]p_reg_reg;

  design_1_fcc_combined_0_0_fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_17 fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U
       (.D(D),
        .DOADO(DOADO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp4_iter5(ap_enable_reg_pp4_iter5),
        .d0(d0),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mac_muladd_16s_16s_29ns_29_4_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_1
   (DIADI,
    ap_clk,
    Q,
    q0,
    D,
    ram_reg);
  output [15:0]DIADI;
  input ap_clk;
  input [15:0]Q;
  input [15:0]q0;
  input [15:0]D;
  input [0:0]ram_reg;

  wire [15:0]D;
  wire [15:0]DIADI;
  wire [15:0]Q;
  wire ap_clk;
  wire [15:0]q0;
  wire [0:0]ram_reg;

  design_1_fcc_combined_0_0_fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_16 fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .ap_clk(ap_clk),
        .q0(q0),
        .ram_reg(ram_reg));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mac_muladd_16s_16s_29ns_29_4_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_2
   (D,
    gmem_addr_3_read_reg_21220,
    p_71_in,
    ap_clk,
    q0,
    I_RDATA,
    rhs_reg_7431,
    Q,
    p_reg_reg,
    icmp_ln66_reg_2108_pp9_iter4_reg,
    p_reg_reg_0);
  output [15:0]D;
  input gmem_addr_3_read_reg_21220;
  input p_71_in;
  input ap_clk;
  input [15:0]q0;
  input [15:0]I_RDATA;
  input rhs_reg_7431;
  input [15:0]Q;
  input p_reg_reg;
  input icmp_ln66_reg_2108_pp9_iter4_reg;
  input [15:0]p_reg_reg_0;

  wire [15:0]D;
  wire [15:0]I_RDATA;
  wire [15:0]Q;
  wire ap_clk;
  wire gmem_addr_3_read_reg_21220;
  wire icmp_ln66_reg_2108_pp9_iter4_reg;
  wire p_71_in;
  wire p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [15:0]q0;
  wire rhs_reg_7431;

  design_1_fcc_combined_0_0_fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1 fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U
       (.D(D),
        .I_RDATA(I_RDATA),
        .Q(Q),
        .ap_clk(ap_clk),
        .gmem_addr_3_read_reg_21220(gmem_addr_3_read_reg_21220),
        .icmp_ln66_reg_2108_pp9_iter4_reg(icmp_ln66_reg_2108_pp9_iter4_reg),
        .p_71_in(p_71_in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .q0(q0),
        .rhs_reg_7431(rhs_reg_7431));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1
   (D,
    gmem_addr_3_read_reg_21220,
    p_71_in,
    ap_clk,
    q0,
    I_RDATA,
    rhs_reg_7431,
    Q,
    p_reg_reg_0,
    icmp_ln66_reg_2108_pp9_iter4_reg,
    p_reg_reg_1);
  output [15:0]D;
  input gmem_addr_3_read_reg_21220;
  input p_71_in;
  input ap_clk;
  input [15:0]q0;
  input [15:0]I_RDATA;
  input rhs_reg_7431;
  input [15:0]Q;
  input p_reg_reg_0;
  input icmp_ln66_reg_2108_pp9_iter4_reg;
  input [15:0]p_reg_reg_1;

  wire [28:13]C;
  wire [15:0]D;
  wire [15:0]I_RDATA;
  wire [15:0]Q;
  wire ap_clk;
  wire gmem_addr_3_read_reg_21220;
  wire icmp_ln66_reg_2108_pp9_iter4_reg;
  wire p_71_in;
  wire p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q0;
  wire rhs_reg_7431;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({I_RDATA[15],I_RDATA[15],I_RDATA[15],I_RDATA[15],I_RDATA[15],I_RDATA[15],I_RDATA[15],I_RDATA[15],I_RDATA[15],I_RDATA[15],I_RDATA[15],I_RDATA[15],I_RDATA[15],I_RDATA[15],I_RDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(gmem_addr_3_read_reg_21220),
        .CEA2(p_71_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_71_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_71_in),
        .CEP(p_71_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_10
       (.I0(p_reg_reg_n_96),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[8]),
        .O(C[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_11
       (.I0(p_reg_reg_n_97),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[7]),
        .O(C[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_12
       (.I0(p_reg_reg_n_98),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[6]),
        .O(C[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_13
       (.I0(p_reg_reg_n_99),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[5]),
        .O(C[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_14
       (.I0(p_reg_reg_n_100),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[4]),
        .O(C[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_15
       (.I0(p_reg_reg_n_101),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[3]),
        .O(C[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_16
       (.I0(p_reg_reg_n_102),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[2]),
        .O(C[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_17
       (.I0(p_reg_reg_n_103),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[1]),
        .O(C[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_18
       (.I0(p_reg_reg_n_104),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[0]),
        .O(C[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_3
       (.I0(p_reg_reg_n_89),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[15]),
        .O(C[28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_4
       (.I0(p_reg_reg_n_90),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[14]),
        .O(C[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_5
       (.I0(p_reg_reg_n_91),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[13]),
        .O(C[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_6
       (.I0(p_reg_reg_n_92),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[12]),
        .O(C[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_7
       (.I0(p_reg_reg_n_93),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[11]),
        .O(C[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_8
       (.I0(p_reg_reg_n_94),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[10]),
        .O(C[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_9
       (.I0(p_reg_reg_n_95),
        .I1(p_reg_reg_0),
        .I2(icmp_ln66_reg_2108_pp9_iter4_reg),
        .I3(p_reg_reg_1[9]),
        .O(C[22]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[0]_i_1 
       (.I0(p_reg_reg_n_104),
        .I1(rhs_reg_7431),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[10]_i_1 
       (.I0(p_reg_reg_n_94),
        .I1(rhs_reg_7431),
        .I2(Q[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[11]_i_1 
       (.I0(p_reg_reg_n_93),
        .I1(rhs_reg_7431),
        .I2(Q[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[12]_i_1 
       (.I0(p_reg_reg_n_92),
        .I1(rhs_reg_7431),
        .I2(Q[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[13]_i_1 
       (.I0(p_reg_reg_n_91),
        .I1(rhs_reg_7431),
        .I2(Q[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[14]_i_1 
       (.I0(p_reg_reg_n_90),
        .I1(rhs_reg_7431),
        .I2(Q[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[15]_i_2 
       (.I0(p_reg_reg_n_89),
        .I1(rhs_reg_7431),
        .I2(Q[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[1]_i_1 
       (.I0(p_reg_reg_n_103),
        .I1(rhs_reg_7431),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[2]_i_1 
       (.I0(p_reg_reg_n_102),
        .I1(rhs_reg_7431),
        .I2(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[3]_i_1 
       (.I0(p_reg_reg_n_101),
        .I1(rhs_reg_7431),
        .I2(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[4]_i_1 
       (.I0(p_reg_reg_n_100),
        .I1(rhs_reg_7431),
        .I2(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[5]_i_1 
       (.I0(p_reg_reg_n_99),
        .I1(rhs_reg_7431),
        .I2(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[6]_i_1 
       (.I0(p_reg_reg_n_98),
        .I1(rhs_reg_7431),
        .I2(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[7]_i_1 
       (.I0(p_reg_reg_n_97),
        .I1(rhs_reg_7431),
        .I2(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[8]_i_1 
       (.I0(p_reg_reg_n_96),
        .I1(rhs_reg_7431),
        .I2(Q[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rhs_reg_743[9]_i_1 
       (.I0(p_reg_reg_n_95),
        .I1(rhs_reg_7431),
        .I2(Q[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_16
   (DIADI,
    ap_clk,
    Q,
    q0,
    D,
    ram_reg);
  output [15:0]DIADI;
  input ap_clk;
  input [15:0]Q;
  input [15:0]q0;
  input [15:0]D;
  input [0:0]ram_reg;

  wire [15:0]D;
  wire [15:0]DIADI;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q0;
  wire [0:0]ram_reg;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_15__0
       (.I0(p_reg_reg_n_89),
        .I1(ram_reg),
        .O(DIADI[15]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_16__0
       (.I0(p_reg_reg_n_90),
        .I1(ram_reg),
        .O(DIADI[14]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_17__0
       (.I0(p_reg_reg_n_91),
        .I1(ram_reg),
        .O(DIADI[13]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_18__0
       (.I0(p_reg_reg_n_92),
        .I1(ram_reg),
        .O(DIADI[12]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_19__0
       (.I0(p_reg_reg_n_93),
        .I1(ram_reg),
        .O(DIADI[11]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_20__0
       (.I0(p_reg_reg_n_94),
        .I1(ram_reg),
        .O(DIADI[10]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_21__0
       (.I0(p_reg_reg_n_95),
        .I1(ram_reg),
        .O(DIADI[9]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_22__0
       (.I0(p_reg_reg_n_96),
        .I1(ram_reg),
        .O(DIADI[8]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_23__0
       (.I0(p_reg_reg_n_97),
        .I1(ram_reg),
        .O(DIADI[7]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_24__0
       (.I0(p_reg_reg_n_98),
        .I1(ram_reg),
        .O(DIADI[6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_25__0
       (.I0(p_reg_reg_n_99),
        .I1(ram_reg),
        .O(DIADI[5]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_26__0
       (.I0(p_reg_reg_n_100),
        .I1(ram_reg),
        .O(DIADI[4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_27
       (.I0(p_reg_reg_n_101),
        .I1(ram_reg),
        .O(DIADI[3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_28
       (.I0(p_reg_reg_n_102),
        .I1(ram_reg),
        .O(DIADI[2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_29
       (.I0(p_reg_reg_n_103),
        .I1(ram_reg),
        .O(DIADI[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_30
       (.I0(p_reg_reg_n_104),
        .I1(ram_reg),
        .O(DIADI[0]));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_17
   (d0,
    ap_clk,
    DOADO,
    p_reg_reg_0,
    D,
    ap_enable_reg_pp4_iter5,
    Q);
  output [15:0]d0;
  input ap_clk;
  input [15:0]DOADO;
  input [15:0]p_reg_reg_0;
  input [15:0]D;
  input ap_enable_reg_pp4_iter5;
  input [15:0]Q;

  wire [15:0]D;
  wire [15:0]DOADO;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp4_iter5;
  wire [15:0]d0;
  wire [15:0]p_reg_reg_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[15],DOADO[15],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:29],p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_27
       (.I0(p_reg_reg_n_97),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[7]),
        .O(d0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_28
       (.I0(p_reg_reg_n_98),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[6]),
        .O(d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_29
       (.I0(p_reg_reg_n_99),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[5]),
        .O(d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_30
       (.I0(p_reg_reg_n_100),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[4]),
        .O(d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_31
       (.I0(p_reg_reg_n_101),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[3]),
        .O(d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_32
       (.I0(p_reg_reg_n_102),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[2]),
        .O(d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_33
       (.I0(p_reg_reg_n_103),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[1]),
        .O(d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_34
       (.I0(p_reg_reg_n_104),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[0]),
        .O(d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_35
       (.I0(p_reg_reg_n_96),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[8]),
        .O(d0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_1
       (.I0(p_reg_reg_n_89),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[15]),
        .O(d0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_2
       (.I0(p_reg_reg_n_90),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[14]),
        .O(d0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_3
       (.I0(p_reg_reg_n_91),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[13]),
        .O(d0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_4
       (.I0(p_reg_reg_n_92),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[12]),
        .O(d0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_5
       (.I0(p_reg_reg_n_93),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[11]),
        .O(d0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_6
       (.I0(p_reg_reg_n_94),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[10]),
        .O(d0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_1_i_7
       (.I0(p_reg_reg_n_95),
        .I1(ap_enable_reg_pp4_iter5),
        .I2(Q[9]),
        .O(d0[9]));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1
   (D,
    \i_6_reg_631_reg[5] ,
    addr1,
    addr0,
    Q,
    ap_clk,
    C,
    ram_reg_0,
    j_4_reg_676_reg,
    ap_enable_reg_pp6_iter0,
    CO,
    out,
    add_ln99_fu_1259_p2,
    ram_reg_0_0,
    ram_reg_0_1,
    ap_enable_reg_pp9_iter1,
    ram_reg_0_2);
  output [11:0]D;
  output [5:0]\i_6_reg_631_reg[5] ;
  output [11:0]addr1;
  output [11:0]addr0;
  input [2:0]Q;
  input ap_clk;
  input [11:0]C;
  input [0:0]ram_reg_0;
  input [1:0]j_4_reg_676_reg;
  input ap_enable_reg_pp6_iter0;
  input [0:0]CO;
  input [5:0]out;
  input [9:0]add_ln99_fu_1259_p2;
  input ram_reg_0_0;
  input [11:0]ram_reg_0_1;
  input ap_enable_reg_pp9_iter1;
  input [11:0]ram_reg_0_2;

  wire [11:0]C;
  wire [0:0]CO;
  wire [11:0]D;
  wire [2:0]Q;
  wire [9:0]add_ln99_fu_1259_p2;
  wire [11:0]addr0;
  wire [11:0]addr1;
  wire ap_clk;
  wire ap_enable_reg_pp6_iter0;
  wire ap_enable_reg_pp9_iter1;
  wire [5:0]\i_6_reg_631_reg[5] ;
  wire [1:0]j_4_reg_676_reg;
  wire [5:0]out;
  wire [0:0]ram_reg_0;
  wire ram_reg_0_0;
  wire [11:0]ram_reg_0_1;
  wire [11:0]ram_reg_0_2;

  design_1_fcc_combined_0_0_fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0 fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U
       (.C(C),
        .CO(CO),
        .D(D),
        .Q(Q),
        .add_ln99_fu_1259_p2(add_ln99_fu_1259_p2),
        .addr0(addr0),
        .addr1(addr1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp6_iter0(ap_enable_reg_pp6_iter0),
        .ap_enable_reg_pp9_iter1(ap_enable_reg_pp9_iter1),
        .\i_6_reg_631_reg[5] (\i_6_reg_631_reg[5] ),
        .j_4_reg_676_reg(j_4_reg_676_reg),
        .out(out),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0" *) 
module design_1_fcc_combined_0_0_fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0
   (D,
    \i_6_reg_631_reg[5] ,
    addr1,
    addr0,
    Q,
    ap_clk,
    C,
    ram_reg_0,
    j_4_reg_676_reg,
    ap_enable_reg_pp6_iter0,
    CO,
    out,
    add_ln99_fu_1259_p2,
    ram_reg_0_0,
    ram_reg_0_1,
    ap_enable_reg_pp9_iter1,
    ram_reg_0_2);
  output [11:0]D;
  output [5:0]\i_6_reg_631_reg[5] ;
  output [11:0]addr1;
  output [11:0]addr0;
  input [2:0]Q;
  input ap_clk;
  input [11:0]C;
  input [0:0]ram_reg_0;
  input [1:0]j_4_reg_676_reg;
  input ap_enable_reg_pp6_iter0;
  input [0:0]CO;
  input [5:0]out;
  input [9:0]add_ln99_fu_1259_p2;
  input ram_reg_0_0;
  input [11:0]ram_reg_0_1;
  input ap_enable_reg_pp9_iter1;
  input [11:0]ram_reg_0_2;

  wire [11:0]C;
  wire [0:0]CO;
  wire [11:0]D;
  wire [2:0]Q;
  wire [9:0]add_ln99_fu_1259_p2;
  wire [11:0]addr0;
  wire [11:0]addr1;
  wire ap_clk;
  wire ap_enable_reg_pp6_iter0;
  wire ap_enable_reg_pp9_iter1;
  wire [5:0]\i_6_reg_631_reg[5] ;
  wire [1:0]j_4_reg_676_reg;
  wire [5:0]out;
  wire p_reg_reg_i_8__0_n_12;
  wire p_reg_reg_i_8__0_n_13;
  wire p_reg_reg_i_8__0_n_14;
  wire p_reg_reg_i_8__0_n_15;
  wire [0:0]ram_reg_0;
  wire ram_reg_0_0;
  wire [11:0]ram_reg_0_1;
  wire [11:0]ram_reg_0_2;
  wire [5:1]trunc_ln86_fu_1051_p1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_7__0_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_7__0_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\i_6_reg_631_reg[5] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(Q[0]),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__0
       (.I0(trunc_ln86_fu_1051_p1[5]),
        .I1(CO),
        .I2(out[5]),
        .O(\i_6_reg_631_reg[5] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__0
       (.I0(trunc_ln86_fu_1051_p1[4]),
        .I1(CO),
        .I2(out[4]),
        .O(\i_6_reg_631_reg[5] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__0
       (.I0(trunc_ln86_fu_1051_p1[3]),
        .I1(CO),
        .I2(out[3]),
        .O(\i_6_reg_631_reg[5] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__0
       (.I0(trunc_ln86_fu_1051_p1[2]),
        .I1(CO),
        .I2(out[2]),
        .O(\i_6_reg_631_reg[5] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__0
       (.I0(trunc_ln86_fu_1051_p1[1]),
        .I1(CO),
        .I2(out[1]),
        .O(\i_6_reg_631_reg[5] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_6__0
       (.I0(CO),
        .I1(out[0]),
        .O(\i_6_reg_631_reg[5] [0]));
  CARRY4 p_reg_reg_i_7__0
       (.CI(p_reg_reg_i_8__0_n_12),
        .CO(NLW_p_reg_reg_i_7__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_7__0_O_UNCONNECTED[3:1],trunc_ln86_fu_1051_p1[5]}),
        .S({1'b0,1'b0,1'b0,out[5]}));
  CARRY4 p_reg_reg_i_8__0
       (.CI(1'b0),
        .CO({p_reg_reg_i_8__0_n_12,p_reg_reg_i_8__0_n_13,p_reg_reg_i_8__0_n_14,p_reg_reg_i_8__0_n_15}),
        .CYINIT(out[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(trunc_ln86_fu_1051_p1[4:1]),
        .S(out[4:1]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    ram_reg_0_i_10__0
       (.I0(ram_reg_0_0),
        .I1(D[3]),
        .I2(ram_reg_0_1[3]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp9_iter1),
        .I5(ram_reg_0_2[3]),
        .O(addr0[3]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    ram_reg_0_i_11__0
       (.I0(ram_reg_0_0),
        .I1(D[2]),
        .I2(ram_reg_0_1[2]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp9_iter1),
        .I5(ram_reg_0_2[2]),
        .O(addr0[2]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    ram_reg_0_i_12__0
       (.I0(ram_reg_0_0),
        .I1(D[1]),
        .I2(ram_reg_0_1[1]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp9_iter1),
        .I5(ram_reg_0_2[1]),
        .O(addr0[1]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    ram_reg_0_i_13__0
       (.I0(ram_reg_0_0),
        .I1(D[0]),
        .I2(ram_reg_0_1[0]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp9_iter1),
        .I5(ram_reg_0_2[0]),
        .O(addr0[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_15__0
       (.I0(add_ln99_fu_1259_p2[9]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp6_iter0),
        .I3(D[11]),
        .O(addr1[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_16
       (.I0(add_ln99_fu_1259_p2[8]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp6_iter0),
        .I3(D[10]),
        .O(addr1[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_17
       (.I0(add_ln99_fu_1259_p2[7]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp6_iter0),
        .I3(D[9]),
        .O(addr1[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_18
       (.I0(add_ln99_fu_1259_p2[6]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp6_iter0),
        .I3(D[8]),
        .O(addr1[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_19
       (.I0(add_ln99_fu_1259_p2[5]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp6_iter0),
        .I3(D[7]),
        .O(addr1[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_20
       (.I0(add_ln99_fu_1259_p2[4]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp6_iter0),
        .I3(D[6]),
        .O(addr1[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_21
       (.I0(add_ln99_fu_1259_p2[3]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp6_iter0),
        .I3(D[5]),
        .O(addr1[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_22
       (.I0(add_ln99_fu_1259_p2[2]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp6_iter0),
        .I3(D[4]),
        .O(addr1[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_23
       (.I0(add_ln99_fu_1259_p2[1]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp6_iter0),
        .I3(D[3]),
        .O(addr1[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_24
       (.I0(add_ln99_fu_1259_p2[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp6_iter0),
        .I3(D[2]),
        .O(addr1[2]));
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    ram_reg_0_i_25
       (.I0(ram_reg_0),
        .I1(j_4_reg_676_reg[1]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp6_iter0),
        .I4(D[1]),
        .O(addr1[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_26
       (.I0(j_4_reg_676_reg[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp6_iter0),
        .I3(D[0]),
        .O(addr1[0]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    ram_reg_0_i_2__0
       (.I0(ram_reg_0_0),
        .I1(D[11]),
        .I2(ram_reg_0_1[11]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp9_iter1),
        .I5(ram_reg_0_2[11]),
        .O(addr0[11]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    ram_reg_0_i_3__0
       (.I0(ram_reg_0_0),
        .I1(D[10]),
        .I2(ram_reg_0_1[10]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp9_iter1),
        .I5(ram_reg_0_2[10]),
        .O(addr0[10]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    ram_reg_0_i_4__0
       (.I0(ram_reg_0_0),
        .I1(D[9]),
        .I2(ram_reg_0_1[9]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp9_iter1),
        .I5(ram_reg_0_2[9]),
        .O(addr0[9]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    ram_reg_0_i_5__0
       (.I0(ram_reg_0_0),
        .I1(D[8]),
        .I2(ram_reg_0_1[8]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp9_iter1),
        .I5(ram_reg_0_2[8]),
        .O(addr0[8]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    ram_reg_0_i_6__0
       (.I0(ram_reg_0_0),
        .I1(D[7]),
        .I2(ram_reg_0_1[7]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp9_iter1),
        .I5(ram_reg_0_2[7]),
        .O(addr0[7]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    ram_reg_0_i_7__0
       (.I0(ram_reg_0_0),
        .I1(D[6]),
        .I2(ram_reg_0_1[6]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp9_iter1),
        .I5(ram_reg_0_2[6]),
        .O(addr0[6]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    ram_reg_0_i_8__0
       (.I0(ram_reg_0_0),
        .I1(D[5]),
        .I2(ram_reg_0_1[5]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp9_iter1),
        .I5(ram_reg_0_2[5]),
        .O(addr0[5]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    ram_reg_0_i_9__0
       (.I0(ram_reg_0_0),
        .I1(D[4]),
        .I2(ram_reg_0_1[4]),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp9_iter1),
        .I5(ram_reg_0_2[4]),
        .O(addr0[4]));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_31ns_32ns_63_2_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_31ns_32ns_63_2_1
   (p_reg__0,
    Q,
    ap_NS_fsm1108_out,
    ap_clk,
    D,
    xdim);
  output [62:0]p_reg__0;
  input [0:0]Q;
  input ap_NS_fsm1108_out;
  input ap_clk;
  input [30:0]D;
  input [31:0]xdim;

  wire [30:0]D;
  wire [0:0]Q;
  wire ap_NS_fsm1108_out;
  wire ap_clk;
  wire [62:0]p_reg__0;
  wire [31:0]xdim;

  design_1_fcc_combined_0_0_fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1 fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1_U
       (.D(D),
        .Q(Q),
        .ap_NS_fsm1108_out(ap_NS_fsm1108_out),
        .ap_clk(ap_clk),
        .p_reg__0_0(p_reg__0),
        .xdim(xdim));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1
   (p_reg__0_0,
    Q,
    ap_NS_fsm1108_out,
    ap_clk,
    D,
    xdim);
  output [62:0]p_reg__0_0;
  input [0:0]Q;
  input ap_NS_fsm1108_out;
  input ap_clk;
  input [30:0]D;
  input [31:0]xdim;

  wire [30:0]D;
  wire [0:0]Q;
  wire ap_NS_fsm1108_out;
  wire ap_clk;
  wire \mul_ln86_reg_1829[19]_i_2_n_12 ;
  wire \mul_ln86_reg_1829[19]_i_3_n_12 ;
  wire \mul_ln86_reg_1829[19]_i_4_n_12 ;
  wire \mul_ln86_reg_1829[23]_i_2_n_12 ;
  wire \mul_ln86_reg_1829[23]_i_3_n_12 ;
  wire \mul_ln86_reg_1829[23]_i_4_n_12 ;
  wire \mul_ln86_reg_1829[23]_i_5_n_12 ;
  wire \mul_ln86_reg_1829[27]_i_2_n_12 ;
  wire \mul_ln86_reg_1829[27]_i_3_n_12 ;
  wire \mul_ln86_reg_1829[27]_i_4_n_12 ;
  wire \mul_ln86_reg_1829[27]_i_5_n_12 ;
  wire \mul_ln86_reg_1829[31]_i_2_n_12 ;
  wire \mul_ln86_reg_1829[31]_i_3_n_12 ;
  wire \mul_ln86_reg_1829[31]_i_4_n_12 ;
  wire \mul_ln86_reg_1829[31]_i_5_n_12 ;
  wire \mul_ln86_reg_1829[35]_i_2_n_12 ;
  wire \mul_ln86_reg_1829[35]_i_3_n_12 ;
  wire \mul_ln86_reg_1829[35]_i_4_n_12 ;
  wire \mul_ln86_reg_1829[35]_i_5_n_12 ;
  wire \mul_ln86_reg_1829[39]_i_2_n_12 ;
  wire \mul_ln86_reg_1829[39]_i_3_n_12 ;
  wire \mul_ln86_reg_1829[39]_i_4_n_12 ;
  wire \mul_ln86_reg_1829[39]_i_5_n_12 ;
  wire \mul_ln86_reg_1829[43]_i_2_n_12 ;
  wire \mul_ln86_reg_1829[43]_i_3_n_12 ;
  wire \mul_ln86_reg_1829[43]_i_4_n_12 ;
  wire \mul_ln86_reg_1829[43]_i_5_n_12 ;
  wire \mul_ln86_reg_1829[47]_i_2_n_12 ;
  wire \mul_ln86_reg_1829[47]_i_3_n_12 ;
  wire \mul_ln86_reg_1829[47]_i_4_n_12 ;
  wire \mul_ln86_reg_1829[47]_i_5_n_12 ;
  wire \mul_ln86_reg_1829[51]_i_2_n_12 ;
  wire \mul_ln86_reg_1829[51]_i_3_n_12 ;
  wire \mul_ln86_reg_1829[51]_i_4_n_12 ;
  wire \mul_ln86_reg_1829[51]_i_5_n_12 ;
  wire \mul_ln86_reg_1829[55]_i_2_n_12 ;
  wire \mul_ln86_reg_1829[55]_i_3_n_12 ;
  wire \mul_ln86_reg_1829[55]_i_4_n_12 ;
  wire \mul_ln86_reg_1829[55]_i_5_n_12 ;
  wire \mul_ln86_reg_1829[59]_i_2_n_12 ;
  wire \mul_ln86_reg_1829[59]_i_3_n_12 ;
  wire \mul_ln86_reg_1829[59]_i_4_n_12 ;
  wire \mul_ln86_reg_1829[59]_i_5_n_12 ;
  wire \mul_ln86_reg_1829[62]_i_2_n_12 ;
  wire \mul_ln86_reg_1829[62]_i_3_n_12 ;
  wire \mul_ln86_reg_1829[62]_i_4_n_12 ;
  wire \mul_ln86_reg_1829_reg[19]_i_1_n_12 ;
  wire \mul_ln86_reg_1829_reg[19]_i_1_n_13 ;
  wire \mul_ln86_reg_1829_reg[19]_i_1_n_14 ;
  wire \mul_ln86_reg_1829_reg[19]_i_1_n_15 ;
  wire \mul_ln86_reg_1829_reg[23]_i_1_n_12 ;
  wire \mul_ln86_reg_1829_reg[23]_i_1_n_13 ;
  wire \mul_ln86_reg_1829_reg[23]_i_1_n_14 ;
  wire \mul_ln86_reg_1829_reg[23]_i_1_n_15 ;
  wire \mul_ln86_reg_1829_reg[27]_i_1_n_12 ;
  wire \mul_ln86_reg_1829_reg[27]_i_1_n_13 ;
  wire \mul_ln86_reg_1829_reg[27]_i_1_n_14 ;
  wire \mul_ln86_reg_1829_reg[27]_i_1_n_15 ;
  wire \mul_ln86_reg_1829_reg[31]_i_1_n_12 ;
  wire \mul_ln86_reg_1829_reg[31]_i_1_n_13 ;
  wire \mul_ln86_reg_1829_reg[31]_i_1_n_14 ;
  wire \mul_ln86_reg_1829_reg[31]_i_1_n_15 ;
  wire \mul_ln86_reg_1829_reg[35]_i_1_n_12 ;
  wire \mul_ln86_reg_1829_reg[35]_i_1_n_13 ;
  wire \mul_ln86_reg_1829_reg[35]_i_1_n_14 ;
  wire \mul_ln86_reg_1829_reg[35]_i_1_n_15 ;
  wire \mul_ln86_reg_1829_reg[39]_i_1_n_12 ;
  wire \mul_ln86_reg_1829_reg[39]_i_1_n_13 ;
  wire \mul_ln86_reg_1829_reg[39]_i_1_n_14 ;
  wire \mul_ln86_reg_1829_reg[39]_i_1_n_15 ;
  wire \mul_ln86_reg_1829_reg[43]_i_1_n_12 ;
  wire \mul_ln86_reg_1829_reg[43]_i_1_n_13 ;
  wire \mul_ln86_reg_1829_reg[43]_i_1_n_14 ;
  wire \mul_ln86_reg_1829_reg[43]_i_1_n_15 ;
  wire \mul_ln86_reg_1829_reg[47]_i_1_n_12 ;
  wire \mul_ln86_reg_1829_reg[47]_i_1_n_13 ;
  wire \mul_ln86_reg_1829_reg[47]_i_1_n_14 ;
  wire \mul_ln86_reg_1829_reg[47]_i_1_n_15 ;
  wire \mul_ln86_reg_1829_reg[51]_i_1_n_12 ;
  wire \mul_ln86_reg_1829_reg[51]_i_1_n_13 ;
  wire \mul_ln86_reg_1829_reg[51]_i_1_n_14 ;
  wire \mul_ln86_reg_1829_reg[51]_i_1_n_15 ;
  wire \mul_ln86_reg_1829_reg[55]_i_1_n_12 ;
  wire \mul_ln86_reg_1829_reg[55]_i_1_n_13 ;
  wire \mul_ln86_reg_1829_reg[55]_i_1_n_14 ;
  wire \mul_ln86_reg_1829_reg[55]_i_1_n_15 ;
  wire \mul_ln86_reg_1829_reg[59]_i_1_n_12 ;
  wire \mul_ln86_reg_1829_reg[59]_i_1_n_13 ;
  wire \mul_ln86_reg_1829_reg[59]_i_1_n_14 ;
  wire \mul_ln86_reg_1829_reg[59]_i_1_n_15 ;
  wire \mul_ln86_reg_1829_reg[62]_i_1_n_14 ;
  wire \mul_ln86_reg_1829_reg[62]_i_1_n_15 ;
  wire \p_reg[16]__0_n_12 ;
  wire [62:0]p_reg__0_0;
  wire p_reg__0_n_100;
  wire p_reg__0_n_101;
  wire p_reg__0_n_102;
  wire p_reg__0_n_103;
  wire p_reg__0_n_104;
  wire p_reg__0_n_105;
  wire p_reg__0_n_106;
  wire p_reg__0_n_107;
  wire p_reg__0_n_108;
  wire p_reg__0_n_109;
  wire p_reg__0_n_110;
  wire p_reg__0_n_111;
  wire p_reg__0_n_112;
  wire p_reg__0_n_113;
  wire p_reg__0_n_114;
  wire p_reg__0_n_115;
  wire p_reg__0_n_116;
  wire p_reg__0_n_117;
  wire p_reg__0_n_70;
  wire p_reg__0_n_71;
  wire p_reg__0_n_72;
  wire p_reg__0_n_73;
  wire p_reg__0_n_74;
  wire p_reg__0_n_75;
  wire p_reg__0_n_76;
  wire p_reg__0_n_77;
  wire p_reg__0_n_78;
  wire p_reg__0_n_79;
  wire p_reg__0_n_80;
  wire p_reg__0_n_81;
  wire p_reg__0_n_82;
  wire p_reg__0_n_83;
  wire p_reg__0_n_84;
  wire p_reg__0_n_85;
  wire p_reg__0_n_86;
  wire p_reg__0_n_87;
  wire p_reg__0_n_88;
  wire p_reg__0_n_89;
  wire p_reg__0_n_90;
  wire p_reg__0_n_91;
  wire p_reg__0_n_92;
  wire p_reg__0_n_93;
  wire p_reg__0_n_94;
  wire p_reg__0_n_95;
  wire p_reg__0_n_96;
  wire p_reg__0_n_97;
  wire p_reg__0_n_98;
  wire p_reg__0_n_99;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_106;
  wire p_reg_n_107;
  wire p_reg_n_108;
  wire p_reg_n_109;
  wire p_reg_n_110;
  wire p_reg_n_111;
  wire p_reg_n_112;
  wire p_reg_n_113;
  wire p_reg_n_114;
  wire p_reg_n_115;
  wire p_reg_n_116;
  wire p_reg_n_117;
  wire \p_reg_n_12_[0] ;
  wire \p_reg_n_12_[10] ;
  wire \p_reg_n_12_[11] ;
  wire \p_reg_n_12_[12] ;
  wire \p_reg_n_12_[13] ;
  wire \p_reg_n_12_[14] ;
  wire \p_reg_n_12_[15] ;
  wire \p_reg_n_12_[16] ;
  wire \p_reg_n_12_[1] ;
  wire \p_reg_n_12_[2] ;
  wire \p_reg_n_12_[3] ;
  wire \p_reg_n_12_[4] ;
  wire \p_reg_n_12_[5] ;
  wire \p_reg_n_12_[6] ;
  wire \p_reg_n_12_[7] ;
  wire \p_reg_n_12_[8] ;
  wire \p_reg_n_12_[9] ;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_157;
  wire tmp_product__0_n_158;
  wire tmp_product__0_n_159;
  wire tmp_product__0_n_160;
  wire tmp_product__0_n_161;
  wire tmp_product__0_n_162;
  wire tmp_product__0_n_163;
  wire tmp_product__0_n_164;
  wire tmp_product__0_n_165;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]xdim;
  wire [3:2]\NLW_mul_ln86_reg_1829_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln86_reg_1829_reg[62]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[19]_i_2 
       (.I0(p_reg__0_n_115),
        .I1(\p_reg_n_12_[2] ),
        .O(\mul_ln86_reg_1829[19]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[19]_i_3 
       (.I0(p_reg__0_n_116),
        .I1(\p_reg_n_12_[1] ),
        .O(\mul_ln86_reg_1829[19]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[19]_i_4 
       (.I0(p_reg__0_n_117),
        .I1(\p_reg_n_12_[0] ),
        .O(\mul_ln86_reg_1829[19]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[23]_i_2 
       (.I0(p_reg__0_n_111),
        .I1(\p_reg_n_12_[6] ),
        .O(\mul_ln86_reg_1829[23]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[23]_i_3 
       (.I0(p_reg__0_n_112),
        .I1(\p_reg_n_12_[5] ),
        .O(\mul_ln86_reg_1829[23]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[23]_i_4 
       (.I0(p_reg__0_n_113),
        .I1(\p_reg_n_12_[4] ),
        .O(\mul_ln86_reg_1829[23]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[23]_i_5 
       (.I0(p_reg__0_n_114),
        .I1(\p_reg_n_12_[3] ),
        .O(\mul_ln86_reg_1829[23]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[27]_i_2 
       (.I0(p_reg__0_n_107),
        .I1(\p_reg_n_12_[10] ),
        .O(\mul_ln86_reg_1829[27]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[27]_i_3 
       (.I0(p_reg__0_n_108),
        .I1(\p_reg_n_12_[9] ),
        .O(\mul_ln86_reg_1829[27]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[27]_i_4 
       (.I0(p_reg__0_n_109),
        .I1(\p_reg_n_12_[8] ),
        .O(\mul_ln86_reg_1829[27]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[27]_i_5 
       (.I0(p_reg__0_n_110),
        .I1(\p_reg_n_12_[7] ),
        .O(\mul_ln86_reg_1829[27]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[31]_i_2 
       (.I0(p_reg__0_n_103),
        .I1(\p_reg_n_12_[14] ),
        .O(\mul_ln86_reg_1829[31]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[31]_i_3 
       (.I0(p_reg__0_n_104),
        .I1(\p_reg_n_12_[13] ),
        .O(\mul_ln86_reg_1829[31]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[31]_i_4 
       (.I0(p_reg__0_n_105),
        .I1(\p_reg_n_12_[12] ),
        .O(\mul_ln86_reg_1829[31]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[31]_i_5 
       (.I0(p_reg__0_n_106),
        .I1(\p_reg_n_12_[11] ),
        .O(\mul_ln86_reg_1829[31]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[35]_i_2 
       (.I0(p_reg__0_n_99),
        .I1(p_reg_n_116),
        .O(\mul_ln86_reg_1829[35]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[35]_i_3 
       (.I0(p_reg__0_n_100),
        .I1(p_reg_n_117),
        .O(\mul_ln86_reg_1829[35]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[35]_i_4 
       (.I0(p_reg__0_n_101),
        .I1(\p_reg_n_12_[16] ),
        .O(\mul_ln86_reg_1829[35]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[35]_i_5 
       (.I0(p_reg__0_n_102),
        .I1(\p_reg_n_12_[15] ),
        .O(\mul_ln86_reg_1829[35]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[39]_i_2 
       (.I0(p_reg__0_n_95),
        .I1(p_reg_n_112),
        .O(\mul_ln86_reg_1829[39]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[39]_i_3 
       (.I0(p_reg__0_n_96),
        .I1(p_reg_n_113),
        .O(\mul_ln86_reg_1829[39]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[39]_i_4 
       (.I0(p_reg__0_n_97),
        .I1(p_reg_n_114),
        .O(\mul_ln86_reg_1829[39]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[39]_i_5 
       (.I0(p_reg__0_n_98),
        .I1(p_reg_n_115),
        .O(\mul_ln86_reg_1829[39]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[43]_i_2 
       (.I0(p_reg__0_n_91),
        .I1(p_reg_n_108),
        .O(\mul_ln86_reg_1829[43]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[43]_i_3 
       (.I0(p_reg__0_n_92),
        .I1(p_reg_n_109),
        .O(\mul_ln86_reg_1829[43]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[43]_i_4 
       (.I0(p_reg__0_n_93),
        .I1(p_reg_n_110),
        .O(\mul_ln86_reg_1829[43]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[43]_i_5 
       (.I0(p_reg__0_n_94),
        .I1(p_reg_n_111),
        .O(\mul_ln86_reg_1829[43]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[47]_i_2 
       (.I0(p_reg__0_n_87),
        .I1(p_reg_n_104),
        .O(\mul_ln86_reg_1829[47]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[47]_i_3 
       (.I0(p_reg__0_n_88),
        .I1(p_reg_n_105),
        .O(\mul_ln86_reg_1829[47]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[47]_i_4 
       (.I0(p_reg__0_n_89),
        .I1(p_reg_n_106),
        .O(\mul_ln86_reg_1829[47]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[47]_i_5 
       (.I0(p_reg__0_n_90),
        .I1(p_reg_n_107),
        .O(\mul_ln86_reg_1829[47]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[51]_i_2 
       (.I0(p_reg__0_n_83),
        .I1(p_reg_n_100),
        .O(\mul_ln86_reg_1829[51]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[51]_i_3 
       (.I0(p_reg__0_n_84),
        .I1(p_reg_n_101),
        .O(\mul_ln86_reg_1829[51]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[51]_i_4 
       (.I0(p_reg__0_n_85),
        .I1(p_reg_n_102),
        .O(\mul_ln86_reg_1829[51]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[51]_i_5 
       (.I0(p_reg__0_n_86),
        .I1(p_reg_n_103),
        .O(\mul_ln86_reg_1829[51]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[55]_i_2 
       (.I0(p_reg__0_n_79),
        .I1(p_reg_n_96),
        .O(\mul_ln86_reg_1829[55]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[55]_i_3 
       (.I0(p_reg__0_n_80),
        .I1(p_reg_n_97),
        .O(\mul_ln86_reg_1829[55]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[55]_i_4 
       (.I0(p_reg__0_n_81),
        .I1(p_reg_n_98),
        .O(\mul_ln86_reg_1829[55]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[55]_i_5 
       (.I0(p_reg__0_n_82),
        .I1(p_reg_n_99),
        .O(\mul_ln86_reg_1829[55]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[59]_i_2 
       (.I0(p_reg__0_n_75),
        .I1(p_reg_n_92),
        .O(\mul_ln86_reg_1829[59]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[59]_i_3 
       (.I0(p_reg__0_n_76),
        .I1(p_reg_n_93),
        .O(\mul_ln86_reg_1829[59]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[59]_i_4 
       (.I0(p_reg__0_n_77),
        .I1(p_reg_n_94),
        .O(\mul_ln86_reg_1829[59]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[59]_i_5 
       (.I0(p_reg__0_n_78),
        .I1(p_reg_n_95),
        .O(\mul_ln86_reg_1829[59]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[62]_i_2 
       (.I0(p_reg__0_n_72),
        .I1(p_reg_n_89),
        .O(\mul_ln86_reg_1829[62]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[62]_i_3 
       (.I0(p_reg__0_n_73),
        .I1(p_reg_n_90),
        .O(\mul_ln86_reg_1829[62]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln86_reg_1829[62]_i_4 
       (.I0(p_reg__0_n_74),
        .I1(p_reg_n_91),
        .O(\mul_ln86_reg_1829[62]_i_4_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln86_reg_1829_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln86_reg_1829_reg[19]_i_1_n_12 ,\mul_ln86_reg_1829_reg[19]_i_1_n_13 ,\mul_ln86_reg_1829_reg[19]_i_1_n_14 ,\mul_ln86_reg_1829_reg[19]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_115,p_reg__0_n_116,p_reg__0_n_117,1'b0}),
        .O(p_reg__0_0[19:16]),
        .S({\mul_ln86_reg_1829[19]_i_2_n_12 ,\mul_ln86_reg_1829[19]_i_3_n_12 ,\mul_ln86_reg_1829[19]_i_4_n_12 ,\p_reg[16]__0_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln86_reg_1829_reg[23]_i_1 
       (.CI(\mul_ln86_reg_1829_reg[19]_i_1_n_12 ),
        .CO({\mul_ln86_reg_1829_reg[23]_i_1_n_12 ,\mul_ln86_reg_1829_reg[23]_i_1_n_13 ,\mul_ln86_reg_1829_reg[23]_i_1_n_14 ,\mul_ln86_reg_1829_reg[23]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_111,p_reg__0_n_112,p_reg__0_n_113,p_reg__0_n_114}),
        .O(p_reg__0_0[23:20]),
        .S({\mul_ln86_reg_1829[23]_i_2_n_12 ,\mul_ln86_reg_1829[23]_i_3_n_12 ,\mul_ln86_reg_1829[23]_i_4_n_12 ,\mul_ln86_reg_1829[23]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln86_reg_1829_reg[27]_i_1 
       (.CI(\mul_ln86_reg_1829_reg[23]_i_1_n_12 ),
        .CO({\mul_ln86_reg_1829_reg[27]_i_1_n_12 ,\mul_ln86_reg_1829_reg[27]_i_1_n_13 ,\mul_ln86_reg_1829_reg[27]_i_1_n_14 ,\mul_ln86_reg_1829_reg[27]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_107,p_reg__0_n_108,p_reg__0_n_109,p_reg__0_n_110}),
        .O(p_reg__0_0[27:24]),
        .S({\mul_ln86_reg_1829[27]_i_2_n_12 ,\mul_ln86_reg_1829[27]_i_3_n_12 ,\mul_ln86_reg_1829[27]_i_4_n_12 ,\mul_ln86_reg_1829[27]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln86_reg_1829_reg[31]_i_1 
       (.CI(\mul_ln86_reg_1829_reg[27]_i_1_n_12 ),
        .CO({\mul_ln86_reg_1829_reg[31]_i_1_n_12 ,\mul_ln86_reg_1829_reg[31]_i_1_n_13 ,\mul_ln86_reg_1829_reg[31]_i_1_n_14 ,\mul_ln86_reg_1829_reg[31]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105,p_reg__0_n_106}),
        .O(p_reg__0_0[31:28]),
        .S({\mul_ln86_reg_1829[31]_i_2_n_12 ,\mul_ln86_reg_1829[31]_i_3_n_12 ,\mul_ln86_reg_1829[31]_i_4_n_12 ,\mul_ln86_reg_1829[31]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln86_reg_1829_reg[35]_i_1 
       (.CI(\mul_ln86_reg_1829_reg[31]_i_1_n_12 ),
        .CO({\mul_ln86_reg_1829_reg[35]_i_1_n_12 ,\mul_ln86_reg_1829_reg[35]_i_1_n_13 ,\mul_ln86_reg_1829_reg[35]_i_1_n_14 ,\mul_ln86_reg_1829_reg[35]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102}),
        .O(p_reg__0_0[35:32]),
        .S({\mul_ln86_reg_1829[35]_i_2_n_12 ,\mul_ln86_reg_1829[35]_i_3_n_12 ,\mul_ln86_reg_1829[35]_i_4_n_12 ,\mul_ln86_reg_1829[35]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln86_reg_1829_reg[39]_i_1 
       (.CI(\mul_ln86_reg_1829_reg[35]_i_1_n_12 ),
        .CO({\mul_ln86_reg_1829_reg[39]_i_1_n_12 ,\mul_ln86_reg_1829_reg[39]_i_1_n_13 ,\mul_ln86_reg_1829_reg[39]_i_1_n_14 ,\mul_ln86_reg_1829_reg[39]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98}),
        .O(p_reg__0_0[39:36]),
        .S({\mul_ln86_reg_1829[39]_i_2_n_12 ,\mul_ln86_reg_1829[39]_i_3_n_12 ,\mul_ln86_reg_1829[39]_i_4_n_12 ,\mul_ln86_reg_1829[39]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln86_reg_1829_reg[43]_i_1 
       (.CI(\mul_ln86_reg_1829_reg[39]_i_1_n_12 ),
        .CO({\mul_ln86_reg_1829_reg[43]_i_1_n_12 ,\mul_ln86_reg_1829_reg[43]_i_1_n_13 ,\mul_ln86_reg_1829_reg[43]_i_1_n_14 ,\mul_ln86_reg_1829_reg[43]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94}),
        .O(p_reg__0_0[43:40]),
        .S({\mul_ln86_reg_1829[43]_i_2_n_12 ,\mul_ln86_reg_1829[43]_i_3_n_12 ,\mul_ln86_reg_1829[43]_i_4_n_12 ,\mul_ln86_reg_1829[43]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln86_reg_1829_reg[47]_i_1 
       (.CI(\mul_ln86_reg_1829_reg[43]_i_1_n_12 ),
        .CO({\mul_ln86_reg_1829_reg[47]_i_1_n_12 ,\mul_ln86_reg_1829_reg[47]_i_1_n_13 ,\mul_ln86_reg_1829_reg[47]_i_1_n_14 ,\mul_ln86_reg_1829_reg[47]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90}),
        .O(p_reg__0_0[47:44]),
        .S({\mul_ln86_reg_1829[47]_i_2_n_12 ,\mul_ln86_reg_1829[47]_i_3_n_12 ,\mul_ln86_reg_1829[47]_i_4_n_12 ,\mul_ln86_reg_1829[47]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln86_reg_1829_reg[51]_i_1 
       (.CI(\mul_ln86_reg_1829_reg[47]_i_1_n_12 ),
        .CO({\mul_ln86_reg_1829_reg[51]_i_1_n_12 ,\mul_ln86_reg_1829_reg[51]_i_1_n_13 ,\mul_ln86_reg_1829_reg[51]_i_1_n_14 ,\mul_ln86_reg_1829_reg[51]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86}),
        .O(p_reg__0_0[51:48]),
        .S({\mul_ln86_reg_1829[51]_i_2_n_12 ,\mul_ln86_reg_1829[51]_i_3_n_12 ,\mul_ln86_reg_1829[51]_i_4_n_12 ,\mul_ln86_reg_1829[51]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln86_reg_1829_reg[55]_i_1 
       (.CI(\mul_ln86_reg_1829_reg[51]_i_1_n_12 ),
        .CO({\mul_ln86_reg_1829_reg[55]_i_1_n_12 ,\mul_ln86_reg_1829_reg[55]_i_1_n_13 ,\mul_ln86_reg_1829_reg[55]_i_1_n_14 ,\mul_ln86_reg_1829_reg[55]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82}),
        .O(p_reg__0_0[55:52]),
        .S({\mul_ln86_reg_1829[55]_i_2_n_12 ,\mul_ln86_reg_1829[55]_i_3_n_12 ,\mul_ln86_reg_1829[55]_i_4_n_12 ,\mul_ln86_reg_1829[55]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln86_reg_1829_reg[59]_i_1 
       (.CI(\mul_ln86_reg_1829_reg[55]_i_1_n_12 ),
        .CO({\mul_ln86_reg_1829_reg[59]_i_1_n_12 ,\mul_ln86_reg_1829_reg[59]_i_1_n_13 ,\mul_ln86_reg_1829_reg[59]_i_1_n_14 ,\mul_ln86_reg_1829_reg[59]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78}),
        .O(p_reg__0_0[59:56]),
        .S({\mul_ln86_reg_1829[59]_i_2_n_12 ,\mul_ln86_reg_1829[59]_i_3_n_12 ,\mul_ln86_reg_1829[59]_i_4_n_12 ,\mul_ln86_reg_1829[59]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln86_reg_1829_reg[62]_i_1 
       (.CI(\mul_ln86_reg_1829_reg[59]_i_1_n_12 ),
        .CO({\NLW_mul_ln86_reg_1829_reg[62]_i_1_CO_UNCONNECTED [3:2],\mul_ln86_reg_1829_reg[62]_i_1_n_14 ,\mul_ln86_reg_1829_reg[62]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg__0_n_73,p_reg__0_n_74}),
        .O({\NLW_mul_ln86_reg_1829_reg[62]_i_1_O_UNCONNECTED [3],p_reg__0_0[62:60]}),
        .S({1'b0,\mul_ln86_reg_1829[62]_i_2_n_12 ,\mul_ln86_reg_1829[62]_i_3_n_12 ,\mul_ln86_reg_1829[62]_i_4_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,xdim[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,D[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(ap_NS_fsm1108_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105,p_reg_n_106,p_reg_n_107,p_reg_n_108,p_reg_n_109,p_reg_n_110,p_reg_n_111,p_reg_n_112,p_reg_n_113,p_reg_n_114,p_reg_n_115,p_reg_n_116,p_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_117),
        .Q(\p_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_117),
        .Q(p_reg__0_0[0]),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(\p_reg_n_12_[10] ),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(p_reg__0_0[10]),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(\p_reg_n_12_[11] ),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(p_reg__0_0[11]),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\p_reg_n_12_[12] ),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(p_reg__0_0[12]),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\p_reg_n_12_[13] ),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(p_reg__0_0[13]),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\p_reg_n_12_[14] ),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(p_reg__0_0[14]),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\p_reg_n_12_[15] ),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(p_reg__0_0[15]),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\p_reg_n_12_[16] ),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(\p_reg[16]__0_n_12 ),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_116),
        .Q(\p_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_116),
        .Q(p_reg__0_0[1]),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_115),
        .Q(\p_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_115),
        .Q(p_reg__0_0[2]),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_114),
        .Q(\p_reg_n_12_[3] ),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_114),
        .Q(p_reg__0_0[3]),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_113),
        .Q(\p_reg_n_12_[4] ),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_113),
        .Q(p_reg__0_0[4]),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_112),
        .Q(\p_reg_n_12_[5] ),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_112),
        .Q(p_reg__0_0[5]),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_111),
        .Q(\p_reg_n_12_[6] ),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_111),
        .Q(p_reg__0_0[6]),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_110),
        .Q(\p_reg_n_12_[7] ),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_110),
        .Q(p_reg__0_0[7]),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_109),
        .Q(\p_reg_n_12_[8] ),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_109),
        .Q(p_reg__0_0[8]),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(\p_reg_n_12_[9] ),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(p_reg__0_0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,xdim[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(ap_NS_fsm1108_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_reg__0_n_70,p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74,p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78,p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82,p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86,p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90,p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94,p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98,p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102,p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105,p_reg__0_n_106,p_reg__0_n_107,p_reg__0_n_108,p_reg__0_n_109,p_reg__0_n_110,p_reg__0_n_111,p_reg__0_n_112,p_reg__0_n_113,p_reg__0_n_114,p_reg__0_n_115,p_reg__0_n_116,p_reg__0_n_117}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,xdim[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,D[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(ap_NS_fsm1108_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,xdim[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(ap_NS_fsm1108_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_31s_31s_31_2_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_31s_31s_31_2_1
   (ap_NS_fsm1108_out,
    D,
    Q,
    ap_clk,
    add_ln80_reg_1771,
    xdim,
    fwprop_read_reg_1596,
    icmp_ln37_reg_1663);
  output ap_NS_fsm1108_out;
  output [30:0]D;
  input [2:0]Q;
  input ap_clk;
  input [30:0]add_ln80_reg_1771;
  input [30:0]xdim;
  input fwprop_read_reg_1596;
  input icmp_ln37_reg_1663;

  wire [30:0]D;
  wire [2:0]Q;
  wire [30:0]add_ln80_reg_1771;
  wire ap_NS_fsm1108_out;
  wire ap_clk;
  wire fwprop_read_reg_1596;
  wire icmp_ln37_reg_1663;
  wire [30:0]xdim;

  design_1_fcc_combined_0_0_fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_15 fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U
       (.D(D),
        .Q(Q),
        .add_ln80_reg_1771(add_ln80_reg_1771),
        .ap_clk(ap_clk),
        .fwprop_read_reg_1596(fwprop_read_reg_1596),
        .\fwprop_read_reg_1596_reg[0] (ap_NS_fsm1108_out),
        .icmp_ln37_reg_1663(icmp_ln37_reg_1663),
        .xdim(xdim));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_31s_31s_31_2_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_31s_31s_31_2_1_3
   (D,
    Q,
    ap_NS_fsm1108_out,
    ap_NS_fsm192_out,
    ap_clk,
    add_ln97_reg_1942,
    xdim);
  output [30:0]D;
  input [1:0]Q;
  input ap_NS_fsm1108_out;
  input ap_NS_fsm192_out;
  input ap_clk;
  input [30:0]add_ln97_reg_1942;
  input [30:0]xdim;

  wire [30:0]D;
  wire [1:0]Q;
  wire [30:0]add_ln97_reg_1942;
  wire ap_NS_fsm1108_out;
  wire ap_NS_fsm192_out;
  wire ap_clk;
  wire [30:0]xdim;

  design_1_fcc_combined_0_0_fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_14 fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U
       (.D(D),
        .Q(Q),
        .add_ln97_reg_1942(add_ln97_reg_1942),
        .ap_NS_fsm1108_out(ap_NS_fsm1108_out),
        .ap_NS_fsm192_out(ap_NS_fsm192_out),
        .ap_clk(ap_clk),
        .xdim(xdim));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_31s_31s_31_2_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_31s_31s_31_2_1_4
   (ap_NS_fsm190_out,
    D,
    Q,
    ap_clk,
    add_ln55_reg_2010,
    xdim,
    icmp_ln37_reg_1663);
  output ap_NS_fsm190_out;
  output [30:0]D;
  input [2:0]Q;
  input ap_clk;
  input [30:0]add_ln55_reg_2010;
  input [30:0]xdim;
  input icmp_ln37_reg_1663;

  wire [30:0]D;
  wire [2:0]Q;
  wire [30:0]add_ln55_reg_2010;
  wire ap_NS_fsm190_out;
  wire ap_clk;
  wire icmp_ln37_reg_1663;
  wire [30:0]xdim;

  design_1_fcc_combined_0_0_fcc_combined_mul_31s_31s_31_2_1_Multiplier_0 fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U
       (.D(D),
        .Q(Q),
        .add_ln55_reg_2010(add_ln55_reg_2010),
        .ap_clk(ap_clk),
        .icmp_ln37_reg_1663(icmp_ln37_reg_1663),
        .\icmp_ln37_reg_1663_reg[0] (ap_NS_fsm190_out),
        .xdim(xdim));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_31s_31s_31_2_1_Multiplier_0" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_31s_31s_31_2_1_Multiplier_0
   (\icmp_ln37_reg_1663_reg[0] ,
    D,
    Q,
    ap_clk,
    add_ln55_reg_2010,
    xdim,
    icmp_ln37_reg_1663);
  output \icmp_ln37_reg_1663_reg[0] ;
  output [30:0]D;
  input [2:0]Q;
  input ap_clk;
  input [30:0]add_ln55_reg_2010;
  input [30:0]xdim;
  input icmp_ln37_reg_1663;

  wire [30:0]D;
  wire [2:0]Q;
  wire [30:0]add_ln55_reg_2010;
  wire ap_clk;
  wire \empty_53_reg_2029[19]_i_2_n_12 ;
  wire \empty_53_reg_2029[19]_i_3_n_12 ;
  wire \empty_53_reg_2029[19]_i_4_n_12 ;
  wire \empty_53_reg_2029[23]_i_2_n_12 ;
  wire \empty_53_reg_2029[23]_i_3_n_12 ;
  wire \empty_53_reg_2029[23]_i_4_n_12 ;
  wire \empty_53_reg_2029[23]_i_5_n_12 ;
  wire \empty_53_reg_2029[27]_i_2_n_12 ;
  wire \empty_53_reg_2029[27]_i_3_n_12 ;
  wire \empty_53_reg_2029[27]_i_4_n_12 ;
  wire \empty_53_reg_2029[27]_i_5_n_12 ;
  wire \empty_53_reg_2029[30]_i_2_n_12 ;
  wire \empty_53_reg_2029[30]_i_3_n_12 ;
  wire \empty_53_reg_2029[30]_i_4_n_12 ;
  wire \empty_53_reg_2029_reg[19]_i_1_n_12 ;
  wire \empty_53_reg_2029_reg[19]_i_1_n_13 ;
  wire \empty_53_reg_2029_reg[19]_i_1_n_14 ;
  wire \empty_53_reg_2029_reg[19]_i_1_n_15 ;
  wire \empty_53_reg_2029_reg[23]_i_1_n_12 ;
  wire \empty_53_reg_2029_reg[23]_i_1_n_13 ;
  wire \empty_53_reg_2029_reg[23]_i_1_n_14 ;
  wire \empty_53_reg_2029_reg[23]_i_1_n_15 ;
  wire \empty_53_reg_2029_reg[27]_i_1_n_12 ;
  wire \empty_53_reg_2029_reg[27]_i_1_n_13 ;
  wire \empty_53_reg_2029_reg[27]_i_1_n_14 ;
  wire \empty_53_reg_2029_reg[27]_i_1_n_15 ;
  wire \empty_53_reg_2029_reg[30]_i_1_n_14 ;
  wire \empty_53_reg_2029_reg[30]_i_1_n_15 ;
  wire icmp_ln37_reg_1663;
  wire \icmp_ln37_reg_1663_reg[0] ;
  wire \p_reg[16]__0_n_12 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_106;
  wire p_reg_n_107;
  wire p_reg_n_108;
  wire p_reg_n_109;
  wire p_reg_n_110;
  wire p_reg_n_111;
  wire p_reg_n_112;
  wire p_reg_n_113;
  wire p_reg_n_114;
  wire p_reg_n_115;
  wire p_reg_n_116;
  wire p_reg_n_117;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_157;
  wire tmp_product__0_n_158;
  wire tmp_product__0_n_159;
  wire tmp_product__0_n_160;
  wire tmp_product__0_n_161;
  wire tmp_product__0_n_162;
  wire tmp_product__0_n_163;
  wire tmp_product__0_n_164;
  wire tmp_product__0_n_165;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [30:0]xdim;
  wire [3:2]\NLW_empty_53_reg_2029_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_empty_53_reg_2029_reg[30]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \empty_49_reg_1998[30]_i_1 
       (.I0(icmp_ln37_reg_1663),
        .I1(Q[1]),
        .O(\icmp_ln37_reg_1663_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_53_reg_2029[19]_i_2 
       (.I0(p_reg_n_115),
        .I1(tmp_product_n_115),
        .O(\empty_53_reg_2029[19]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_53_reg_2029[19]_i_3 
       (.I0(p_reg_n_116),
        .I1(tmp_product_n_116),
        .O(\empty_53_reg_2029[19]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_53_reg_2029[19]_i_4 
       (.I0(p_reg_n_117),
        .I1(tmp_product_n_117),
        .O(\empty_53_reg_2029[19]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_53_reg_2029[23]_i_2 
       (.I0(p_reg_n_111),
        .I1(tmp_product_n_111),
        .O(\empty_53_reg_2029[23]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_53_reg_2029[23]_i_3 
       (.I0(p_reg_n_112),
        .I1(tmp_product_n_112),
        .O(\empty_53_reg_2029[23]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_53_reg_2029[23]_i_4 
       (.I0(p_reg_n_113),
        .I1(tmp_product_n_113),
        .O(\empty_53_reg_2029[23]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_53_reg_2029[23]_i_5 
       (.I0(p_reg_n_114),
        .I1(tmp_product_n_114),
        .O(\empty_53_reg_2029[23]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_53_reg_2029[27]_i_2 
       (.I0(p_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\empty_53_reg_2029[27]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_53_reg_2029[27]_i_3 
       (.I0(p_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\empty_53_reg_2029[27]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_53_reg_2029[27]_i_4 
       (.I0(p_reg_n_109),
        .I1(tmp_product_n_109),
        .O(\empty_53_reg_2029[27]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_53_reg_2029[27]_i_5 
       (.I0(p_reg_n_110),
        .I1(tmp_product_n_110),
        .O(\empty_53_reg_2029[27]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_53_reg_2029[30]_i_2 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\empty_53_reg_2029[30]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_53_reg_2029[30]_i_3 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\empty_53_reg_2029[30]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_53_reg_2029[30]_i_4 
       (.I0(p_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\empty_53_reg_2029[30]_i_4_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_53_reg_2029_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\empty_53_reg_2029_reg[19]_i_1_n_12 ,\empty_53_reg_2029_reg[19]_i_1_n_13 ,\empty_53_reg_2029_reg[19]_i_1_n_14 ,\empty_53_reg_2029_reg[19]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_115,p_reg_n_116,p_reg_n_117,1'b0}),
        .O(D[19:16]),
        .S({\empty_53_reg_2029[19]_i_2_n_12 ,\empty_53_reg_2029[19]_i_3_n_12 ,\empty_53_reg_2029[19]_i_4_n_12 ,\p_reg[16]__0_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_53_reg_2029_reg[23]_i_1 
       (.CI(\empty_53_reg_2029_reg[19]_i_1_n_12 ),
        .CO({\empty_53_reg_2029_reg[23]_i_1_n_12 ,\empty_53_reg_2029_reg[23]_i_1_n_13 ,\empty_53_reg_2029_reg[23]_i_1_n_14 ,\empty_53_reg_2029_reg[23]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_111,p_reg_n_112,p_reg_n_113,p_reg_n_114}),
        .O(D[23:20]),
        .S({\empty_53_reg_2029[23]_i_2_n_12 ,\empty_53_reg_2029[23]_i_3_n_12 ,\empty_53_reg_2029[23]_i_4_n_12 ,\empty_53_reg_2029[23]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_53_reg_2029_reg[27]_i_1 
       (.CI(\empty_53_reg_2029_reg[23]_i_1_n_12 ),
        .CO({\empty_53_reg_2029_reg[27]_i_1_n_12 ,\empty_53_reg_2029_reg[27]_i_1_n_13 ,\empty_53_reg_2029_reg[27]_i_1_n_14 ,\empty_53_reg_2029_reg[27]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_107,p_reg_n_108,p_reg_n_109,p_reg_n_110}),
        .O(D[27:24]),
        .S({\empty_53_reg_2029[27]_i_2_n_12 ,\empty_53_reg_2029[27]_i_3_n_12 ,\empty_53_reg_2029[27]_i_4_n_12 ,\empty_53_reg_2029[27]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_53_reg_2029_reg[30]_i_1 
       (.CI(\empty_53_reg_2029_reg[27]_i_1_n_12 ),
        .CO({\NLW_empty_53_reg_2029_reg[30]_i_1_CO_UNCONNECTED [3:2],\empty_53_reg_2029_reg[30]_i_1_n_14 ,\empty_53_reg_2029_reg[30]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg_n_105,p_reg_n_106}),
        .O({\NLW_empty_53_reg_2029_reg[30]_i_1_O_UNCONNECTED [3],D[30:28]}),
        .S({1'b0,\empty_53_reg_2029[30]_i_2_n_12 ,\empty_53_reg_2029[30]_i_3_n_12 ,\empty_53_reg_2029[30]_i_4_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x14 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln55_reg_2010[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xdim[30],xdim[30],xdim[30],xdim[30],xdim[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[2]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(\icmp_ln37_reg_1663_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105,p_reg_n_106,p_reg_n_107,p_reg_n_108,p_reg_n_109,p_reg_n_110,p_reg_n_111,p_reg_n_112,p_reg_n_113,p_reg_n_114,p_reg_n_115,p_reg_n_116,p_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(\icmp_ln37_reg_1663_reg[0] ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_117),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(\p_reg[16]__0_n_12 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_116),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_115),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_114),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_113),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_112),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_111),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_110),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_109),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 14x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,xdim[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({add_ln55_reg_2010[30],add_ln55_reg_2010[30],add_ln55_reg_2010[30],add_ln55_reg_2010[30],add_ln55_reg_2010[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(\icmp_ln37_reg_1663_reg[0] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[2]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\icmp_ln37_reg_1663_reg[0] ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln55_reg_2010[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,xdim[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[2]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(\icmp_ln37_reg_1663_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165}),
        .RSTA(\icmp_ln37_reg_1663_reg[0] ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_31s_31s_31_2_1_Multiplier_0" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_14
   (D,
    Q,
    ap_NS_fsm1108_out,
    ap_NS_fsm192_out,
    ap_clk,
    add_ln97_reg_1942,
    xdim);
  output [30:0]D;
  input [1:0]Q;
  input ap_NS_fsm1108_out;
  input ap_NS_fsm192_out;
  input ap_clk;
  input [30:0]add_ln97_reg_1942;
  input [30:0]xdim;

  wire [30:0]D;
  wire [1:0]Q;
  wire [30:0]add_ln97_reg_1942;
  wire ap_NS_fsm1108_out;
  wire ap_NS_fsm192_out;
  wire ap_clk;
  wire \empty_73_reg_1955[19]_i_2_n_12 ;
  wire \empty_73_reg_1955[19]_i_3_n_12 ;
  wire \empty_73_reg_1955[19]_i_4_n_12 ;
  wire \empty_73_reg_1955[23]_i_2_n_12 ;
  wire \empty_73_reg_1955[23]_i_3_n_12 ;
  wire \empty_73_reg_1955[23]_i_4_n_12 ;
  wire \empty_73_reg_1955[23]_i_5_n_12 ;
  wire \empty_73_reg_1955[27]_i_2_n_12 ;
  wire \empty_73_reg_1955[27]_i_3_n_12 ;
  wire \empty_73_reg_1955[27]_i_4_n_12 ;
  wire \empty_73_reg_1955[27]_i_5_n_12 ;
  wire \empty_73_reg_1955[30]_i_2_n_12 ;
  wire \empty_73_reg_1955[30]_i_3_n_12 ;
  wire \empty_73_reg_1955[30]_i_4_n_12 ;
  wire \empty_73_reg_1955_reg[19]_i_1_n_12 ;
  wire \empty_73_reg_1955_reg[19]_i_1_n_13 ;
  wire \empty_73_reg_1955_reg[19]_i_1_n_14 ;
  wire \empty_73_reg_1955_reg[19]_i_1_n_15 ;
  wire \empty_73_reg_1955_reg[23]_i_1_n_12 ;
  wire \empty_73_reg_1955_reg[23]_i_1_n_13 ;
  wire \empty_73_reg_1955_reg[23]_i_1_n_14 ;
  wire \empty_73_reg_1955_reg[23]_i_1_n_15 ;
  wire \empty_73_reg_1955_reg[27]_i_1_n_12 ;
  wire \empty_73_reg_1955_reg[27]_i_1_n_13 ;
  wire \empty_73_reg_1955_reg[27]_i_1_n_14 ;
  wire \empty_73_reg_1955_reg[27]_i_1_n_15 ;
  wire \empty_73_reg_1955_reg[30]_i_1_n_14 ;
  wire \empty_73_reg_1955_reg[30]_i_1_n_15 ;
  wire \p_reg[16]__0_n_12 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_106;
  wire p_reg_n_107;
  wire p_reg_n_108;
  wire p_reg_n_109;
  wire p_reg_n_110;
  wire p_reg_n_111;
  wire p_reg_n_112;
  wire p_reg_n_113;
  wire p_reg_n_114;
  wire p_reg_n_115;
  wire p_reg_n_116;
  wire p_reg_n_117;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_157;
  wire tmp_product__0_n_158;
  wire tmp_product__0_n_159;
  wire tmp_product__0_n_160;
  wire tmp_product__0_n_161;
  wire tmp_product__0_n_162;
  wire tmp_product__0_n_163;
  wire tmp_product__0_n_164;
  wire tmp_product__0_n_165;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [30:0]xdim;
  wire [3:2]\NLW_empty_73_reg_1955_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_empty_73_reg_1955_reg[30]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \empty_73_reg_1955[19]_i_2 
       (.I0(p_reg_n_115),
        .I1(tmp_product_n_115),
        .O(\empty_73_reg_1955[19]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_73_reg_1955[19]_i_3 
       (.I0(p_reg_n_116),
        .I1(tmp_product_n_116),
        .O(\empty_73_reg_1955[19]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_73_reg_1955[19]_i_4 
       (.I0(p_reg_n_117),
        .I1(tmp_product_n_117),
        .O(\empty_73_reg_1955[19]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_73_reg_1955[23]_i_2 
       (.I0(p_reg_n_111),
        .I1(tmp_product_n_111),
        .O(\empty_73_reg_1955[23]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_73_reg_1955[23]_i_3 
       (.I0(p_reg_n_112),
        .I1(tmp_product_n_112),
        .O(\empty_73_reg_1955[23]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_73_reg_1955[23]_i_4 
       (.I0(p_reg_n_113),
        .I1(tmp_product_n_113),
        .O(\empty_73_reg_1955[23]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_73_reg_1955[23]_i_5 
       (.I0(p_reg_n_114),
        .I1(tmp_product_n_114),
        .O(\empty_73_reg_1955[23]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_73_reg_1955[27]_i_2 
       (.I0(p_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\empty_73_reg_1955[27]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_73_reg_1955[27]_i_3 
       (.I0(p_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\empty_73_reg_1955[27]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_73_reg_1955[27]_i_4 
       (.I0(p_reg_n_109),
        .I1(tmp_product_n_109),
        .O(\empty_73_reg_1955[27]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_73_reg_1955[27]_i_5 
       (.I0(p_reg_n_110),
        .I1(tmp_product_n_110),
        .O(\empty_73_reg_1955[27]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_73_reg_1955[30]_i_2 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\empty_73_reg_1955[30]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_73_reg_1955[30]_i_3 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\empty_73_reg_1955[30]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_73_reg_1955[30]_i_4 
       (.I0(p_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\empty_73_reg_1955[30]_i_4_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_73_reg_1955_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\empty_73_reg_1955_reg[19]_i_1_n_12 ,\empty_73_reg_1955_reg[19]_i_1_n_13 ,\empty_73_reg_1955_reg[19]_i_1_n_14 ,\empty_73_reg_1955_reg[19]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_115,p_reg_n_116,p_reg_n_117,1'b0}),
        .O(D[19:16]),
        .S({\empty_73_reg_1955[19]_i_2_n_12 ,\empty_73_reg_1955[19]_i_3_n_12 ,\empty_73_reg_1955[19]_i_4_n_12 ,\p_reg[16]__0_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_73_reg_1955_reg[23]_i_1 
       (.CI(\empty_73_reg_1955_reg[19]_i_1_n_12 ),
        .CO({\empty_73_reg_1955_reg[23]_i_1_n_12 ,\empty_73_reg_1955_reg[23]_i_1_n_13 ,\empty_73_reg_1955_reg[23]_i_1_n_14 ,\empty_73_reg_1955_reg[23]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_111,p_reg_n_112,p_reg_n_113,p_reg_n_114}),
        .O(D[23:20]),
        .S({\empty_73_reg_1955[23]_i_2_n_12 ,\empty_73_reg_1955[23]_i_3_n_12 ,\empty_73_reg_1955[23]_i_4_n_12 ,\empty_73_reg_1955[23]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_73_reg_1955_reg[27]_i_1 
       (.CI(\empty_73_reg_1955_reg[23]_i_1_n_12 ),
        .CO({\empty_73_reg_1955_reg[27]_i_1_n_12 ,\empty_73_reg_1955_reg[27]_i_1_n_13 ,\empty_73_reg_1955_reg[27]_i_1_n_14 ,\empty_73_reg_1955_reg[27]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_107,p_reg_n_108,p_reg_n_109,p_reg_n_110}),
        .O(D[27:24]),
        .S({\empty_73_reg_1955[27]_i_2_n_12 ,\empty_73_reg_1955[27]_i_3_n_12 ,\empty_73_reg_1955[27]_i_4_n_12 ,\empty_73_reg_1955[27]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_73_reg_1955_reg[30]_i_1 
       (.CI(\empty_73_reg_1955_reg[27]_i_1_n_12 ),
        .CO({\NLW_empty_73_reg_1955_reg[30]_i_1_CO_UNCONNECTED [3:2],\empty_73_reg_1955_reg[30]_i_1_n_14 ,\empty_73_reg_1955_reg[30]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg_n_105,p_reg_n_106}),
        .O({\NLW_empty_73_reg_1955_reg[30]_i_1_O_UNCONNECTED [3],D[30:28]}),
        .S({1'b0,\empty_73_reg_1955[30]_i_2_n_12 ,\empty_73_reg_1955[30]_i_3_n_12 ,\empty_73_reg_1955[30]_i_4_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x14 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln97_reg_1942[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xdim[30],xdim[30],xdim[30],xdim[30],xdim[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm192_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(ap_NS_fsm1108_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105,p_reg_n_106,p_reg_n_107,p_reg_n_108,p_reg_n_109,p_reg_n_110,p_reg_n_111,p_reg_n_112,p_reg_n_113,p_reg_n_114,p_reg_n_115,p_reg_n_116,p_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(Q[1]),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_117),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(\p_reg[16]__0_n_12 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_116),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_115),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_114),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_113),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_112),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_111),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_110),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_109),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 14x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,xdim[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({add_ln97_reg_1942[30],add_ln97_reg_1942[30],add_ln97_reg_1942[30],add_ln97_reg_1942[30],add_ln97_reg_1942[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(ap_NS_fsm1108_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm192_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(Q[1]),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln97_reg_1942[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,xdim[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm192_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(ap_NS_fsm1108_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165}),
        .RSTA(Q[1]),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_31s_31s_31_2_1_Multiplier_0" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_15
   (\fwprop_read_reg_1596_reg[0] ,
    D,
    Q,
    ap_clk,
    add_ln80_reg_1771,
    xdim,
    fwprop_read_reg_1596,
    icmp_ln37_reg_1663);
  output \fwprop_read_reg_1596_reg[0] ;
  output [30:0]D;
  input [2:0]Q;
  input ap_clk;
  input [30:0]add_ln80_reg_1771;
  input [30:0]xdim;
  input fwprop_read_reg_1596;
  input icmp_ln37_reg_1663;

  wire [30:0]D;
  wire [2:0]Q;
  wire [30:0]add_ln80_reg_1771;
  wire ap_clk;
  wire \empty_66_reg_1794[19]_i_2_n_12 ;
  wire \empty_66_reg_1794[19]_i_3_n_12 ;
  wire \empty_66_reg_1794[19]_i_4_n_12 ;
  wire \empty_66_reg_1794[23]_i_2_n_12 ;
  wire \empty_66_reg_1794[23]_i_3_n_12 ;
  wire \empty_66_reg_1794[23]_i_4_n_12 ;
  wire \empty_66_reg_1794[23]_i_5_n_12 ;
  wire \empty_66_reg_1794[27]_i_2_n_12 ;
  wire \empty_66_reg_1794[27]_i_3_n_12 ;
  wire \empty_66_reg_1794[27]_i_4_n_12 ;
  wire \empty_66_reg_1794[27]_i_5_n_12 ;
  wire \empty_66_reg_1794[30]_i_2_n_12 ;
  wire \empty_66_reg_1794[30]_i_3_n_12 ;
  wire \empty_66_reg_1794[30]_i_4_n_12 ;
  wire \empty_66_reg_1794_reg[19]_i_1_n_12 ;
  wire \empty_66_reg_1794_reg[19]_i_1_n_13 ;
  wire \empty_66_reg_1794_reg[19]_i_1_n_14 ;
  wire \empty_66_reg_1794_reg[19]_i_1_n_15 ;
  wire \empty_66_reg_1794_reg[23]_i_1_n_12 ;
  wire \empty_66_reg_1794_reg[23]_i_1_n_13 ;
  wire \empty_66_reg_1794_reg[23]_i_1_n_14 ;
  wire \empty_66_reg_1794_reg[23]_i_1_n_15 ;
  wire \empty_66_reg_1794_reg[27]_i_1_n_12 ;
  wire \empty_66_reg_1794_reg[27]_i_1_n_13 ;
  wire \empty_66_reg_1794_reg[27]_i_1_n_14 ;
  wire \empty_66_reg_1794_reg[27]_i_1_n_15 ;
  wire \empty_66_reg_1794_reg[30]_i_1_n_14 ;
  wire \empty_66_reg_1794_reg[30]_i_1_n_15 ;
  wire fwprop_read_reg_1596;
  wire \fwprop_read_reg_1596_reg[0] ;
  wire icmp_ln37_reg_1663;
  wire \p_reg[16]__0_n_12 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_106;
  wire p_reg_n_107;
  wire p_reg_n_108;
  wire p_reg_n_109;
  wire p_reg_n_110;
  wire p_reg_n_111;
  wire p_reg_n_112;
  wire p_reg_n_113;
  wire p_reg_n_114;
  wire p_reg_n_115;
  wire p_reg_n_116;
  wire p_reg_n_117;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_157;
  wire tmp_product__0_n_158;
  wire tmp_product__0_n_159;
  wire tmp_product__0_n_160;
  wire tmp_product__0_n_161;
  wire tmp_product__0_n_162;
  wire tmp_product__0_n_163;
  wire tmp_product__0_n_164;
  wire tmp_product__0_n_165;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [30:0]xdim;
  wire [3:2]\NLW_empty_66_reg_1794_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_empty_66_reg_1794_reg[30]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h40)) 
    \empty_62_reg_1757[30]_i_1 
       (.I0(fwprop_read_reg_1596),
        .I1(Q[1]),
        .I2(icmp_ln37_reg_1663),
        .O(\fwprop_read_reg_1596_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_1794[19]_i_2 
       (.I0(p_reg_n_115),
        .I1(tmp_product_n_115),
        .O(\empty_66_reg_1794[19]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_1794[19]_i_3 
       (.I0(p_reg_n_116),
        .I1(tmp_product_n_116),
        .O(\empty_66_reg_1794[19]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_1794[19]_i_4 
       (.I0(p_reg_n_117),
        .I1(tmp_product_n_117),
        .O(\empty_66_reg_1794[19]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_1794[23]_i_2 
       (.I0(p_reg_n_111),
        .I1(tmp_product_n_111),
        .O(\empty_66_reg_1794[23]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_1794[23]_i_3 
       (.I0(p_reg_n_112),
        .I1(tmp_product_n_112),
        .O(\empty_66_reg_1794[23]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_1794[23]_i_4 
       (.I0(p_reg_n_113),
        .I1(tmp_product_n_113),
        .O(\empty_66_reg_1794[23]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_1794[23]_i_5 
       (.I0(p_reg_n_114),
        .I1(tmp_product_n_114),
        .O(\empty_66_reg_1794[23]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_1794[27]_i_2 
       (.I0(p_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\empty_66_reg_1794[27]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_1794[27]_i_3 
       (.I0(p_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\empty_66_reg_1794[27]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_1794[27]_i_4 
       (.I0(p_reg_n_109),
        .I1(tmp_product_n_109),
        .O(\empty_66_reg_1794[27]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_1794[27]_i_5 
       (.I0(p_reg_n_110),
        .I1(tmp_product_n_110),
        .O(\empty_66_reg_1794[27]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_1794[30]_i_2 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\empty_66_reg_1794[30]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_1794[30]_i_3 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\empty_66_reg_1794[30]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_1794[30]_i_4 
       (.I0(p_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\empty_66_reg_1794[30]_i_4_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_66_reg_1794_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\empty_66_reg_1794_reg[19]_i_1_n_12 ,\empty_66_reg_1794_reg[19]_i_1_n_13 ,\empty_66_reg_1794_reg[19]_i_1_n_14 ,\empty_66_reg_1794_reg[19]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_115,p_reg_n_116,p_reg_n_117,1'b0}),
        .O(D[19:16]),
        .S({\empty_66_reg_1794[19]_i_2_n_12 ,\empty_66_reg_1794[19]_i_3_n_12 ,\empty_66_reg_1794[19]_i_4_n_12 ,\p_reg[16]__0_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_66_reg_1794_reg[23]_i_1 
       (.CI(\empty_66_reg_1794_reg[19]_i_1_n_12 ),
        .CO({\empty_66_reg_1794_reg[23]_i_1_n_12 ,\empty_66_reg_1794_reg[23]_i_1_n_13 ,\empty_66_reg_1794_reg[23]_i_1_n_14 ,\empty_66_reg_1794_reg[23]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_111,p_reg_n_112,p_reg_n_113,p_reg_n_114}),
        .O(D[23:20]),
        .S({\empty_66_reg_1794[23]_i_2_n_12 ,\empty_66_reg_1794[23]_i_3_n_12 ,\empty_66_reg_1794[23]_i_4_n_12 ,\empty_66_reg_1794[23]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_66_reg_1794_reg[27]_i_1 
       (.CI(\empty_66_reg_1794_reg[23]_i_1_n_12 ),
        .CO({\empty_66_reg_1794_reg[27]_i_1_n_12 ,\empty_66_reg_1794_reg[27]_i_1_n_13 ,\empty_66_reg_1794_reg[27]_i_1_n_14 ,\empty_66_reg_1794_reg[27]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_107,p_reg_n_108,p_reg_n_109,p_reg_n_110}),
        .O(D[27:24]),
        .S({\empty_66_reg_1794[27]_i_2_n_12 ,\empty_66_reg_1794[27]_i_3_n_12 ,\empty_66_reg_1794[27]_i_4_n_12 ,\empty_66_reg_1794[27]_i_5_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_66_reg_1794_reg[30]_i_1 
       (.CI(\empty_66_reg_1794_reg[27]_i_1_n_12 ),
        .CO({\NLW_empty_66_reg_1794_reg[30]_i_1_CO_UNCONNECTED [3:2],\empty_66_reg_1794_reg[30]_i_1_n_14 ,\empty_66_reg_1794_reg[30]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg_n_105,p_reg_n_106}),
        .O({\NLW_empty_66_reg_1794_reg[30]_i_1_O_UNCONNECTED [3],D[30:28]}),
        .S({1'b0,\empty_66_reg_1794[30]_i_2_n_12 ,\empty_66_reg_1794[30]_i_3_n_12 ,\empty_66_reg_1794[30]_i_4_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x14 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln80_reg_1771[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xdim[30],xdim[30],xdim[30],xdim[30],xdim[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[2]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(\fwprop_read_reg_1596_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105,p_reg_n_106,p_reg_n_107,p_reg_n_108,p_reg_n_109,p_reg_n_110,p_reg_n_111,p_reg_n_112,p_reg_n_113,p_reg_n_114,p_reg_n_115,p_reg_n_116,p_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(\fwprop_read_reg_1596_reg[0] ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_117),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(\p_reg[16]__0_n_12 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_116),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_115),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_114),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_113),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_112),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_111),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_110),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_109),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 14x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,xdim[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({add_ln80_reg_1771[30],add_ln80_reg_1771[30],add_ln80_reg_1771[30],add_ln80_reg_1771[30],add_ln80_reg_1771[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(\fwprop_read_reg_1596_reg[0] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[2]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\fwprop_read_reg_1596_reg[0] ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln80_reg_1771[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,xdim[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[2]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(\fwprop_read_reg_1596_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157,tmp_product__0_n_158,tmp_product__0_n_159,tmp_product__0_n_160,tmp_product__0_n_161,tmp_product__0_n_162,tmp_product__0_n_163,tmp_product__0_n_164,tmp_product__0_n_165}),
        .RSTA(\fwprop_read_reg_1596_reg[0] ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_6ns_7ns_12_1_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1
   (p,
    Q);
  output [10:0]p;
  input [5:0]Q;

  wire [5:0]Q;
  wire [10:0]p;

  design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2_13 fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2_U
       (.Q(Q),
        .p(p));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_6ns_7ns_12_1_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1_5
   (p,
    Q);
  output [10:0]p;
  input [5:0]Q;

  wire [5:0]Q;
  wire [10:0]p;

  design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2_12 fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2_U
       (.Q(Q),
        .p(p));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_6ns_7ns_12_1_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1_6
   (p,
    Q);
  output [10:0]p;
  input [5:0]Q;

  wire [5:0]Q;
  wire [10:0]p;

  design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2_11 fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2_U
       (.Q(Q),
        .p(p));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_6ns_7ns_12_1_1" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1_7
   (D,
    Q);
  output [10:0]D;
  input [5:0]Q;

  wire [10:0]D;
  wire [5:0]Q;

  design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2 fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2_U
       (.D(D),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2
   (D,
    Q);
  output [10:0]D;
  input [5:0]Q;

  wire [10:0]D;
  wire [5:0]Q;
  wire p__19_carry__0_i_1_n_12;
  wire p__19_carry__0_i_2_n_12;
  wire p__19_carry__0_i_3_n_12;
  wire p__19_carry__0_i_4_n_12;
  wire p__19_carry__0_i_5_n_12;
  wire p__19_carry__0_n_12;
  wire p__19_carry__0_n_13;
  wire p__19_carry__0_n_14;
  wire p__19_carry__0_n_15;
  wire p__19_carry__1_i_1_n_12;
  wire p__19_carry__1_i_2_n_12;
  wire p__19_carry__1_i_3_n_12;
  wire p__19_carry__1_i_4_n_12;
  wire p__19_carry__1_i_5_n_12;
  wire p__19_carry__1_n_13;
  wire p__19_carry__1_n_14;
  wire p__19_carry__1_n_15;
  wire p__19_carry_n_12;
  wire p__19_carry_n_13;
  wire p__19_carry_n_14;
  wire p__19_carry_n_15;
  wire p_carry__0_i_1_n_12;
  wire p_carry__0_i_2_n_12;
  wire p_carry__0_i_3_n_12;
  wire p_carry__0_i_4_n_12;
  wire p_carry__0_n_13;
  wire p_carry__0_n_14;
  wire p_carry__0_n_15;
  wire p_carry__0_n_16;
  wire p_carry__0_n_17;
  wire p_carry__0_n_18;
  wire p_carry__0_n_19;
  wire p_carry_i_1_n_12;
  wire p_carry_i_2_n_12;
  wire p_carry_i_3_n_12;
  wire p_carry_n_12;
  wire p_carry_n_13;
  wire p_carry_n_14;
  wire p_carry_n_15;
  wire p_carry_n_16;
  wire p_carry_n_17;
  wire p_carry_n_18;
  wire p_carry_n_19;
  wire [0:0]NLW_p__19_carry_O_UNCONNECTED;
  wire [3:3]NLW_p__19_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__0_CO_UNCONNECTED;

  CARRY4 p__19_carry
       (.CI(1'b0),
        .CO({p__19_carry_n_12,p__19_carry_n_13,p__19_carry_n_14,p__19_carry_n_15}),
        .CYINIT(1'b0),
        .DI({Q[2:0],1'b0}),
        .O({D[2:0],NLW_p__19_carry_O_UNCONNECTED[0]}),
        .S({Q[2:0],1'b0}));
  CARRY4 p__19_carry__0
       (.CI(p__19_carry_n_12),
        .CO({p__19_carry__0_n_12,p__19_carry__0_n_13,p__19_carry__0_n_14,p__19_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({p_carry_n_17,p__19_carry__0_i_1_n_12,Q[4:3]}),
        .O(D[6:3]),
        .S({p__19_carry__0_i_2_n_12,p__19_carry__0_i_3_n_12,p__19_carry__0_i_4_n_12,p__19_carry__0_i_5_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    p__19_carry__0_i_1
       (.I0(p_carry_n_17),
        .O(p__19_carry__0_i_1_n_12));
  LUT3 #(
    .INIT(8'h69)) 
    p__19_carry__0_i_2
       (.I0(p_carry_n_17),
        .I1(Q[5]),
        .I2(p_carry_n_16),
        .O(p__19_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    p__19_carry__0_i_3
       (.I0(p_carry_n_17),
        .I1(Q[5]),
        .O(p__19_carry__0_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    p__19_carry__0_i_4
       (.I0(Q[4]),
        .I1(p_carry_n_18),
        .O(p__19_carry__0_i_4_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    p__19_carry__0_i_5
       (.I0(Q[3]),
        .I1(p_carry_n_19),
        .O(p__19_carry__0_i_5_n_12));
  CARRY4 p__19_carry__1
       (.CI(p__19_carry__0_n_12),
        .CO({NLW_p__19_carry__1_CO_UNCONNECTED[3],p__19_carry__1_n_13,p__19_carry__1_n_14,p__19_carry__1_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,p_carry__0_n_17,p__19_carry__1_i_1_n_12,p__19_carry__1_i_2_n_12}),
        .O(D[10:7]),
        .S({p_carry__0_n_16,p__19_carry__1_i_3_n_12,p__19_carry__1_i_4_n_12,p__19_carry__1_i_5_n_12}));
  LUT2 #(
    .INIT(4'h2)) 
    p__19_carry__1_i_1
       (.I0(p_carry__0_n_19),
        .I1(Q[5]),
        .O(p__19_carry__1_i_1_n_12));
  LUT2 #(
    .INIT(4'h2)) 
    p__19_carry__1_i_2
       (.I0(p_carry_n_16),
        .I1(Q[5]),
        .O(p__19_carry__1_i_2_n_12));
  LUT3 #(
    .INIT(8'h78)) 
    p__19_carry__1_i_3
       (.I0(Q[5]),
        .I1(p_carry__0_n_18),
        .I2(p_carry__0_n_17),
        .O(p__19_carry__1_i_3_n_12));
  LUT3 #(
    .INIT(8'h36)) 
    p__19_carry__1_i_4
       (.I0(p_carry__0_n_19),
        .I1(p_carry__0_n_18),
        .I2(Q[5]),
        .O(p__19_carry__1_i_4_n_12));
  LUT3 #(
    .INIT(8'hE1)) 
    p__19_carry__1_i_5
       (.I0(p_carry_n_16),
        .I1(Q[5]),
        .I2(p_carry__0_n_19),
        .O(p__19_carry__1_i_5_n_12));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_12,p_carry_n_13,p_carry_n_14,p_carry_n_15}),
        .CYINIT(1'b0),
        .DI({Q[1:0],1'b0,1'b1}),
        .O({p_carry_n_16,p_carry_n_17,p_carry_n_18,p_carry_n_19}),
        .S({p_carry_i_1_n_12,p_carry_i_2_n_12,p_carry_i_3_n_12,Q[0]}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_12),
        .CO({NLW_p_carry__0_CO_UNCONNECTED[3],p_carry__0_n_13,p_carry__0_n_14,p_carry__0_n_15}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[4],Q[5],Q[2]}),
        .O({p_carry__0_n_16,p_carry__0_n_17,p_carry__0_n_18,p_carry__0_n_19}),
        .S({p_carry__0_i_1_n_12,p_carry__0_i_2_n_12,p_carry__0_i_3_n_12,p_carry__0_i_4_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    p_carry__0_i_1
       (.I0(Q[5]),
        .O(p_carry__0_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__0_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(p_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[3]),
        .O(p_carry__0_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__0_i_4
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(p_carry__0_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry_i_1
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(p_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry_i_2
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(p_carry_i_2_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    p_carry_i_3
       (.I0(Q[1]),
        .O(p_carry_i_3_n_12));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2_11
   (p,
    Q);
  output [10:0]p;
  input [5:0]Q;

  wire [5:0]Q;
  wire \mul_ln57_reg_2034[11]_i_10_n_12 ;
  wire \mul_ln57_reg_2034[11]_i_11_n_12 ;
  wire \mul_ln57_reg_2034[11]_i_3_n_12 ;
  wire \mul_ln57_reg_2034[11]_i_4_n_12 ;
  wire \mul_ln57_reg_2034[11]_i_5_n_12 ;
  wire \mul_ln57_reg_2034[11]_i_6_n_12 ;
  wire \mul_ln57_reg_2034[11]_i_7_n_12 ;
  wire \mul_ln57_reg_2034[11]_i_8_n_12 ;
  wire \mul_ln57_reg_2034[11]_i_9_n_12 ;
  wire \mul_ln57_reg_2034[7]_i_10_n_12 ;
  wire \mul_ln57_reg_2034[7]_i_3_n_12 ;
  wire \mul_ln57_reg_2034[7]_i_4_n_12 ;
  wire \mul_ln57_reg_2034[7]_i_5_n_12 ;
  wire \mul_ln57_reg_2034[7]_i_6_n_12 ;
  wire \mul_ln57_reg_2034[7]_i_7_n_12 ;
  wire \mul_ln57_reg_2034[7]_i_8_n_12 ;
  wire \mul_ln57_reg_2034[7]_i_9_n_12 ;
  wire \mul_ln57_reg_2034_reg[11]_i_1_n_13 ;
  wire \mul_ln57_reg_2034_reg[11]_i_1_n_14 ;
  wire \mul_ln57_reg_2034_reg[11]_i_1_n_15 ;
  wire \mul_ln57_reg_2034_reg[11]_i_2_n_13 ;
  wire \mul_ln57_reg_2034_reg[11]_i_2_n_14 ;
  wire \mul_ln57_reg_2034_reg[11]_i_2_n_15 ;
  wire \mul_ln57_reg_2034_reg[11]_i_2_n_16 ;
  wire \mul_ln57_reg_2034_reg[11]_i_2_n_17 ;
  wire \mul_ln57_reg_2034_reg[11]_i_2_n_18 ;
  wire \mul_ln57_reg_2034_reg[11]_i_2_n_19 ;
  wire \mul_ln57_reg_2034_reg[3]_i_1_n_12 ;
  wire \mul_ln57_reg_2034_reg[3]_i_1_n_13 ;
  wire \mul_ln57_reg_2034_reg[3]_i_1_n_14 ;
  wire \mul_ln57_reg_2034_reg[3]_i_1_n_15 ;
  wire \mul_ln57_reg_2034_reg[7]_i_1_n_12 ;
  wire \mul_ln57_reg_2034_reg[7]_i_1_n_13 ;
  wire \mul_ln57_reg_2034_reg[7]_i_1_n_14 ;
  wire \mul_ln57_reg_2034_reg[7]_i_1_n_15 ;
  wire \mul_ln57_reg_2034_reg[7]_i_2_n_12 ;
  wire \mul_ln57_reg_2034_reg[7]_i_2_n_13 ;
  wire \mul_ln57_reg_2034_reg[7]_i_2_n_14 ;
  wire \mul_ln57_reg_2034_reg[7]_i_2_n_15 ;
  wire \mul_ln57_reg_2034_reg[7]_i_2_n_16 ;
  wire \mul_ln57_reg_2034_reg[7]_i_2_n_17 ;
  wire \mul_ln57_reg_2034_reg[7]_i_2_n_18 ;
  wire \mul_ln57_reg_2034_reg[7]_i_2_n_19 ;
  wire [10:0]p;
  wire [3:3]\NLW_mul_ln57_reg_2034_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln57_reg_2034_reg[11]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln57_reg_2034_reg[3]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln57_reg_2034[11]_i_10 
       (.I0(Q[5]),
        .I1(Q[3]),
        .O(\mul_ln57_reg_2034[11]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mul_ln57_reg_2034[11]_i_11 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\mul_ln57_reg_2034[11]_i_11_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln57_reg_2034[11]_i_3 
       (.I0(\mul_ln57_reg_2034_reg[11]_i_2_n_19 ),
        .I1(Q[5]),
        .O(\mul_ln57_reg_2034[11]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln57_reg_2034[11]_i_4 
       (.I0(\mul_ln57_reg_2034_reg[7]_i_2_n_16 ),
        .I1(Q[5]),
        .O(\mul_ln57_reg_2034[11]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln57_reg_2034[11]_i_5 
       (.I0(Q[5]),
        .I1(\mul_ln57_reg_2034_reg[11]_i_2_n_18 ),
        .I2(\mul_ln57_reg_2034_reg[11]_i_2_n_17 ),
        .O(\mul_ln57_reg_2034[11]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h36)) 
    \mul_ln57_reg_2034[11]_i_6 
       (.I0(\mul_ln57_reg_2034_reg[11]_i_2_n_19 ),
        .I1(\mul_ln57_reg_2034_reg[11]_i_2_n_18 ),
        .I2(Q[5]),
        .O(\mul_ln57_reg_2034[11]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hC9)) 
    \mul_ln57_reg_2034[11]_i_7 
       (.I0(\mul_ln57_reg_2034_reg[7]_i_2_n_16 ),
        .I1(\mul_ln57_reg_2034_reg[11]_i_2_n_19 ),
        .I2(Q[5]),
        .O(\mul_ln57_reg_2034[11]_i_7_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln57_reg_2034[11]_i_8 
       (.I0(Q[5]),
        .O(\mul_ln57_reg_2034[11]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mul_ln57_reg_2034[11]_i_9 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\mul_ln57_reg_2034[11]_i_9_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln57_reg_2034[7]_i_10 
       (.I0(Q[1]),
        .O(\mul_ln57_reg_2034[7]_i_10_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln57_reg_2034[7]_i_3 
       (.I0(\mul_ln57_reg_2034_reg[7]_i_2_n_17 ),
        .O(\mul_ln57_reg_2034[7]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mul_ln57_reg_2034[7]_i_4 
       (.I0(\mul_ln57_reg_2034_reg[7]_i_2_n_17 ),
        .I1(\mul_ln57_reg_2034_reg[7]_i_2_n_16 ),
        .I2(Q[5]),
        .O(\mul_ln57_reg_2034[7]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln57_reg_2034[7]_i_5 
       (.I0(\mul_ln57_reg_2034_reg[7]_i_2_n_17 ),
        .I1(Q[5]),
        .O(\mul_ln57_reg_2034[7]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln57_reg_2034[7]_i_6 
       (.I0(Q[4]),
        .I1(\mul_ln57_reg_2034_reg[7]_i_2_n_18 ),
        .O(\mul_ln57_reg_2034[7]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln57_reg_2034[7]_i_7 
       (.I0(Q[3]),
        .I1(\mul_ln57_reg_2034_reg[7]_i_2_n_19 ),
        .O(\mul_ln57_reg_2034[7]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mul_ln57_reg_2034[7]_i_8 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\mul_ln57_reg_2034[7]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mul_ln57_reg_2034[7]_i_9 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mul_ln57_reg_2034[7]_i_9_n_12 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \mul_ln57_reg_2034_reg[11]_i_1 
       (.CI(\mul_ln57_reg_2034_reg[7]_i_1_n_12 ),
        .CO({\NLW_mul_ln57_reg_2034_reg[11]_i_1_CO_UNCONNECTED [3],\mul_ln57_reg_2034_reg[11]_i_1_n_13 ,\mul_ln57_reg_2034_reg[11]_i_1_n_14 ,\mul_ln57_reg_2034_reg[11]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln57_reg_2034_reg[11]_i_2_n_17 ,\mul_ln57_reg_2034[11]_i_3_n_12 ,\mul_ln57_reg_2034[11]_i_4_n_12 }),
        .O(p[10:7]),
        .S({\mul_ln57_reg_2034_reg[11]_i_2_n_16 ,\mul_ln57_reg_2034[11]_i_5_n_12 ,\mul_ln57_reg_2034[11]_i_6_n_12 ,\mul_ln57_reg_2034[11]_i_7_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \mul_ln57_reg_2034_reg[11]_i_2 
       (.CI(\mul_ln57_reg_2034_reg[7]_i_2_n_12 ),
        .CO({\NLW_mul_ln57_reg_2034_reg[11]_i_2_CO_UNCONNECTED [3],\mul_ln57_reg_2034_reg[11]_i_2_n_13 ,\mul_ln57_reg_2034_reg[11]_i_2_n_14 ,\mul_ln57_reg_2034_reg[11]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[4],Q[5],Q[2]}),
        .O({\mul_ln57_reg_2034_reg[11]_i_2_n_16 ,\mul_ln57_reg_2034_reg[11]_i_2_n_17 ,\mul_ln57_reg_2034_reg[11]_i_2_n_18 ,\mul_ln57_reg_2034_reg[11]_i_2_n_19 }),
        .S({\mul_ln57_reg_2034[11]_i_8_n_12 ,\mul_ln57_reg_2034[11]_i_9_n_12 ,\mul_ln57_reg_2034[11]_i_10_n_12 ,\mul_ln57_reg_2034[11]_i_11_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \mul_ln57_reg_2034_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln57_reg_2034_reg[3]_i_1_n_12 ,\mul_ln57_reg_2034_reg[3]_i_1_n_13 ,\mul_ln57_reg_2034_reg[3]_i_1_n_14 ,\mul_ln57_reg_2034_reg[3]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({Q[2:0],1'b0}),
        .O({p[2:0],\NLW_mul_ln57_reg_2034_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({Q[2:0],1'b0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \mul_ln57_reg_2034_reg[7]_i_1 
       (.CI(\mul_ln57_reg_2034_reg[3]_i_1_n_12 ),
        .CO({\mul_ln57_reg_2034_reg[7]_i_1_n_12 ,\mul_ln57_reg_2034_reg[7]_i_1_n_13 ,\mul_ln57_reg_2034_reg[7]_i_1_n_14 ,\mul_ln57_reg_2034_reg[7]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({\mul_ln57_reg_2034_reg[7]_i_2_n_17 ,\mul_ln57_reg_2034[7]_i_3_n_12 ,Q[4:3]}),
        .O(p[6:3]),
        .S({\mul_ln57_reg_2034[7]_i_4_n_12 ,\mul_ln57_reg_2034[7]_i_5_n_12 ,\mul_ln57_reg_2034[7]_i_6_n_12 ,\mul_ln57_reg_2034[7]_i_7_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \mul_ln57_reg_2034_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\mul_ln57_reg_2034_reg[7]_i_2_n_12 ,\mul_ln57_reg_2034_reg[7]_i_2_n_13 ,\mul_ln57_reg_2034_reg[7]_i_2_n_14 ,\mul_ln57_reg_2034_reg[7]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({Q[1:0],1'b0,1'b1}),
        .O({\mul_ln57_reg_2034_reg[7]_i_2_n_16 ,\mul_ln57_reg_2034_reg[7]_i_2_n_17 ,\mul_ln57_reg_2034_reg[7]_i_2_n_18 ,\mul_ln57_reg_2034_reg[7]_i_2_n_19 }),
        .S({\mul_ln57_reg_2034[7]_i_8_n_12 ,\mul_ln57_reg_2034[7]_i_9_n_12 ,\mul_ln57_reg_2034[7]_i_10_n_12 ,Q[0]}));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2_12
   (p,
    Q);
  output [10:0]p;
  input [5:0]Q;

  wire [5:0]Q;
  wire \mul_ln99_reg_1960[11]_i_10_n_12 ;
  wire \mul_ln99_reg_1960[11]_i_11_n_12 ;
  wire \mul_ln99_reg_1960[11]_i_3_n_12 ;
  wire \mul_ln99_reg_1960[11]_i_4_n_12 ;
  wire \mul_ln99_reg_1960[11]_i_5_n_12 ;
  wire \mul_ln99_reg_1960[11]_i_6_n_12 ;
  wire \mul_ln99_reg_1960[11]_i_7_n_12 ;
  wire \mul_ln99_reg_1960[11]_i_8_n_12 ;
  wire \mul_ln99_reg_1960[11]_i_9_n_12 ;
  wire \mul_ln99_reg_1960[7]_i_10_n_12 ;
  wire \mul_ln99_reg_1960[7]_i_3_n_12 ;
  wire \mul_ln99_reg_1960[7]_i_4_n_12 ;
  wire \mul_ln99_reg_1960[7]_i_5_n_12 ;
  wire \mul_ln99_reg_1960[7]_i_6_n_12 ;
  wire \mul_ln99_reg_1960[7]_i_7_n_12 ;
  wire \mul_ln99_reg_1960[7]_i_8_n_12 ;
  wire \mul_ln99_reg_1960[7]_i_9_n_12 ;
  wire \mul_ln99_reg_1960_reg[11]_i_1_n_13 ;
  wire \mul_ln99_reg_1960_reg[11]_i_1_n_14 ;
  wire \mul_ln99_reg_1960_reg[11]_i_1_n_15 ;
  wire \mul_ln99_reg_1960_reg[11]_i_2_n_13 ;
  wire \mul_ln99_reg_1960_reg[11]_i_2_n_14 ;
  wire \mul_ln99_reg_1960_reg[11]_i_2_n_15 ;
  wire \mul_ln99_reg_1960_reg[11]_i_2_n_16 ;
  wire \mul_ln99_reg_1960_reg[11]_i_2_n_17 ;
  wire \mul_ln99_reg_1960_reg[11]_i_2_n_18 ;
  wire \mul_ln99_reg_1960_reg[11]_i_2_n_19 ;
  wire \mul_ln99_reg_1960_reg[3]_i_1_n_12 ;
  wire \mul_ln99_reg_1960_reg[3]_i_1_n_13 ;
  wire \mul_ln99_reg_1960_reg[3]_i_1_n_14 ;
  wire \mul_ln99_reg_1960_reg[3]_i_1_n_15 ;
  wire \mul_ln99_reg_1960_reg[7]_i_1_n_12 ;
  wire \mul_ln99_reg_1960_reg[7]_i_1_n_13 ;
  wire \mul_ln99_reg_1960_reg[7]_i_1_n_14 ;
  wire \mul_ln99_reg_1960_reg[7]_i_1_n_15 ;
  wire \mul_ln99_reg_1960_reg[7]_i_2_n_12 ;
  wire \mul_ln99_reg_1960_reg[7]_i_2_n_13 ;
  wire \mul_ln99_reg_1960_reg[7]_i_2_n_14 ;
  wire \mul_ln99_reg_1960_reg[7]_i_2_n_15 ;
  wire \mul_ln99_reg_1960_reg[7]_i_2_n_16 ;
  wire \mul_ln99_reg_1960_reg[7]_i_2_n_17 ;
  wire \mul_ln99_reg_1960_reg[7]_i_2_n_18 ;
  wire \mul_ln99_reg_1960_reg[7]_i_2_n_19 ;
  wire [10:0]p;
  wire [3:3]\NLW_mul_ln99_reg_1960_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln99_reg_1960_reg[11]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln99_reg_1960_reg[3]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln99_reg_1960[11]_i_10 
       (.I0(Q[5]),
        .I1(Q[3]),
        .O(\mul_ln99_reg_1960[11]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mul_ln99_reg_1960[11]_i_11 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\mul_ln99_reg_1960[11]_i_11_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln99_reg_1960[11]_i_3 
       (.I0(\mul_ln99_reg_1960_reg[11]_i_2_n_19 ),
        .I1(Q[5]),
        .O(\mul_ln99_reg_1960[11]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln99_reg_1960[11]_i_4 
       (.I0(\mul_ln99_reg_1960_reg[7]_i_2_n_16 ),
        .I1(Q[5]),
        .O(\mul_ln99_reg_1960[11]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln99_reg_1960[11]_i_5 
       (.I0(Q[5]),
        .I1(\mul_ln99_reg_1960_reg[11]_i_2_n_18 ),
        .I2(\mul_ln99_reg_1960_reg[11]_i_2_n_17 ),
        .O(\mul_ln99_reg_1960[11]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h36)) 
    \mul_ln99_reg_1960[11]_i_6 
       (.I0(\mul_ln99_reg_1960_reg[11]_i_2_n_19 ),
        .I1(\mul_ln99_reg_1960_reg[11]_i_2_n_18 ),
        .I2(Q[5]),
        .O(\mul_ln99_reg_1960[11]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hC9)) 
    \mul_ln99_reg_1960[11]_i_7 
       (.I0(\mul_ln99_reg_1960_reg[7]_i_2_n_16 ),
        .I1(\mul_ln99_reg_1960_reg[11]_i_2_n_19 ),
        .I2(Q[5]),
        .O(\mul_ln99_reg_1960[11]_i_7_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln99_reg_1960[11]_i_8 
       (.I0(Q[5]),
        .O(\mul_ln99_reg_1960[11]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mul_ln99_reg_1960[11]_i_9 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\mul_ln99_reg_1960[11]_i_9_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln99_reg_1960[7]_i_10 
       (.I0(Q[1]),
        .O(\mul_ln99_reg_1960[7]_i_10_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln99_reg_1960[7]_i_3 
       (.I0(\mul_ln99_reg_1960_reg[7]_i_2_n_17 ),
        .O(\mul_ln99_reg_1960[7]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mul_ln99_reg_1960[7]_i_4 
       (.I0(\mul_ln99_reg_1960_reg[7]_i_2_n_17 ),
        .I1(\mul_ln99_reg_1960_reg[7]_i_2_n_16 ),
        .I2(Q[5]),
        .O(\mul_ln99_reg_1960[7]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln99_reg_1960[7]_i_5 
       (.I0(\mul_ln99_reg_1960_reg[7]_i_2_n_17 ),
        .I1(Q[5]),
        .O(\mul_ln99_reg_1960[7]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln99_reg_1960[7]_i_6 
       (.I0(Q[4]),
        .I1(\mul_ln99_reg_1960_reg[7]_i_2_n_18 ),
        .O(\mul_ln99_reg_1960[7]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln99_reg_1960[7]_i_7 
       (.I0(Q[3]),
        .I1(\mul_ln99_reg_1960_reg[7]_i_2_n_19 ),
        .O(\mul_ln99_reg_1960[7]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mul_ln99_reg_1960[7]_i_8 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\mul_ln99_reg_1960[7]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mul_ln99_reg_1960[7]_i_9 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mul_ln99_reg_1960[7]_i_9_n_12 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \mul_ln99_reg_1960_reg[11]_i_1 
       (.CI(\mul_ln99_reg_1960_reg[7]_i_1_n_12 ),
        .CO({\NLW_mul_ln99_reg_1960_reg[11]_i_1_CO_UNCONNECTED [3],\mul_ln99_reg_1960_reg[11]_i_1_n_13 ,\mul_ln99_reg_1960_reg[11]_i_1_n_14 ,\mul_ln99_reg_1960_reg[11]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln99_reg_1960_reg[11]_i_2_n_17 ,\mul_ln99_reg_1960[11]_i_3_n_12 ,\mul_ln99_reg_1960[11]_i_4_n_12 }),
        .O(p[10:7]),
        .S({\mul_ln99_reg_1960_reg[11]_i_2_n_16 ,\mul_ln99_reg_1960[11]_i_5_n_12 ,\mul_ln99_reg_1960[11]_i_6_n_12 ,\mul_ln99_reg_1960[11]_i_7_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \mul_ln99_reg_1960_reg[11]_i_2 
       (.CI(\mul_ln99_reg_1960_reg[7]_i_2_n_12 ),
        .CO({\NLW_mul_ln99_reg_1960_reg[11]_i_2_CO_UNCONNECTED [3],\mul_ln99_reg_1960_reg[11]_i_2_n_13 ,\mul_ln99_reg_1960_reg[11]_i_2_n_14 ,\mul_ln99_reg_1960_reg[11]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[4],Q[5],Q[2]}),
        .O({\mul_ln99_reg_1960_reg[11]_i_2_n_16 ,\mul_ln99_reg_1960_reg[11]_i_2_n_17 ,\mul_ln99_reg_1960_reg[11]_i_2_n_18 ,\mul_ln99_reg_1960_reg[11]_i_2_n_19 }),
        .S({\mul_ln99_reg_1960[11]_i_8_n_12 ,\mul_ln99_reg_1960[11]_i_9_n_12 ,\mul_ln99_reg_1960[11]_i_10_n_12 ,\mul_ln99_reg_1960[11]_i_11_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \mul_ln99_reg_1960_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln99_reg_1960_reg[3]_i_1_n_12 ,\mul_ln99_reg_1960_reg[3]_i_1_n_13 ,\mul_ln99_reg_1960_reg[3]_i_1_n_14 ,\mul_ln99_reg_1960_reg[3]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({Q[2:0],1'b0}),
        .O({p[2:0],\NLW_mul_ln99_reg_1960_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({Q[2:0],1'b0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \mul_ln99_reg_1960_reg[7]_i_1 
       (.CI(\mul_ln99_reg_1960_reg[3]_i_1_n_12 ),
        .CO({\mul_ln99_reg_1960_reg[7]_i_1_n_12 ,\mul_ln99_reg_1960_reg[7]_i_1_n_13 ,\mul_ln99_reg_1960_reg[7]_i_1_n_14 ,\mul_ln99_reg_1960_reg[7]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({\mul_ln99_reg_1960_reg[7]_i_2_n_17 ,\mul_ln99_reg_1960[7]_i_3_n_12 ,Q[4:3]}),
        .O(p[6:3]),
        .S({\mul_ln99_reg_1960[7]_i_4_n_12 ,\mul_ln99_reg_1960[7]_i_5_n_12 ,\mul_ln99_reg_1960[7]_i_6_n_12 ,\mul_ln99_reg_1960[7]_i_7_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \mul_ln99_reg_1960_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\mul_ln99_reg_1960_reg[7]_i_2_n_12 ,\mul_ln99_reg_1960_reg[7]_i_2_n_13 ,\mul_ln99_reg_1960_reg[7]_i_2_n_14 ,\mul_ln99_reg_1960_reg[7]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({Q[1:0],1'b0,1'b1}),
        .O({\mul_ln99_reg_1960_reg[7]_i_2_n_16 ,\mul_ln99_reg_1960_reg[7]_i_2_n_17 ,\mul_ln99_reg_1960_reg[7]_i_2_n_18 ,\mul_ln99_reg_1960_reg[7]_i_2_n_19 }),
        .S({\mul_ln99_reg_1960[7]_i_8_n_12 ,\mul_ln99_reg_1960[7]_i_9_n_12 ,\mul_ln99_reg_1960[7]_i_10_n_12 ,Q[0]}));
endmodule

(* ORIG_REF_NAME = "fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2" *) 
module design_1_fcc_combined_0_0_fcc_combined_mul_6ns_7ns_12_1_1_Multiplier_2_13
   (p,
    Q);
  output [10:0]p;
  input [5:0]Q;

  wire [5:0]Q;
  wire \mul_ln82_reg_1799[11]_i_10_n_12 ;
  wire \mul_ln82_reg_1799[11]_i_11_n_12 ;
  wire \mul_ln82_reg_1799[11]_i_3_n_12 ;
  wire \mul_ln82_reg_1799[11]_i_4_n_12 ;
  wire \mul_ln82_reg_1799[11]_i_5_n_12 ;
  wire \mul_ln82_reg_1799[11]_i_6_n_12 ;
  wire \mul_ln82_reg_1799[11]_i_7_n_12 ;
  wire \mul_ln82_reg_1799[11]_i_8_n_12 ;
  wire \mul_ln82_reg_1799[11]_i_9_n_12 ;
  wire \mul_ln82_reg_1799[7]_i_10_n_12 ;
  wire \mul_ln82_reg_1799[7]_i_3_n_12 ;
  wire \mul_ln82_reg_1799[7]_i_4_n_12 ;
  wire \mul_ln82_reg_1799[7]_i_5_n_12 ;
  wire \mul_ln82_reg_1799[7]_i_6_n_12 ;
  wire \mul_ln82_reg_1799[7]_i_7_n_12 ;
  wire \mul_ln82_reg_1799[7]_i_8_n_12 ;
  wire \mul_ln82_reg_1799[7]_i_9_n_12 ;
  wire \mul_ln82_reg_1799_reg[11]_i_1_n_13 ;
  wire \mul_ln82_reg_1799_reg[11]_i_1_n_14 ;
  wire \mul_ln82_reg_1799_reg[11]_i_1_n_15 ;
  wire \mul_ln82_reg_1799_reg[11]_i_2_n_13 ;
  wire \mul_ln82_reg_1799_reg[11]_i_2_n_14 ;
  wire \mul_ln82_reg_1799_reg[11]_i_2_n_15 ;
  wire \mul_ln82_reg_1799_reg[11]_i_2_n_16 ;
  wire \mul_ln82_reg_1799_reg[11]_i_2_n_17 ;
  wire \mul_ln82_reg_1799_reg[11]_i_2_n_18 ;
  wire \mul_ln82_reg_1799_reg[11]_i_2_n_19 ;
  wire \mul_ln82_reg_1799_reg[3]_i_1_n_12 ;
  wire \mul_ln82_reg_1799_reg[3]_i_1_n_13 ;
  wire \mul_ln82_reg_1799_reg[3]_i_1_n_14 ;
  wire \mul_ln82_reg_1799_reg[3]_i_1_n_15 ;
  wire \mul_ln82_reg_1799_reg[7]_i_1_n_12 ;
  wire \mul_ln82_reg_1799_reg[7]_i_1_n_13 ;
  wire \mul_ln82_reg_1799_reg[7]_i_1_n_14 ;
  wire \mul_ln82_reg_1799_reg[7]_i_1_n_15 ;
  wire \mul_ln82_reg_1799_reg[7]_i_2_n_12 ;
  wire \mul_ln82_reg_1799_reg[7]_i_2_n_13 ;
  wire \mul_ln82_reg_1799_reg[7]_i_2_n_14 ;
  wire \mul_ln82_reg_1799_reg[7]_i_2_n_15 ;
  wire \mul_ln82_reg_1799_reg[7]_i_2_n_16 ;
  wire \mul_ln82_reg_1799_reg[7]_i_2_n_17 ;
  wire \mul_ln82_reg_1799_reg[7]_i_2_n_18 ;
  wire \mul_ln82_reg_1799_reg[7]_i_2_n_19 ;
  wire [10:0]p;
  wire [3:3]\NLW_mul_ln82_reg_1799_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln82_reg_1799_reg[11]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln82_reg_1799_reg[3]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln82_reg_1799[11]_i_10 
       (.I0(Q[5]),
        .I1(Q[3]),
        .O(\mul_ln82_reg_1799[11]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mul_ln82_reg_1799[11]_i_11 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\mul_ln82_reg_1799[11]_i_11_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln82_reg_1799[11]_i_3 
       (.I0(\mul_ln82_reg_1799_reg[11]_i_2_n_19 ),
        .I1(Q[5]),
        .O(\mul_ln82_reg_1799[11]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln82_reg_1799[11]_i_4 
       (.I0(\mul_ln82_reg_1799_reg[7]_i_2_n_16 ),
        .I1(Q[5]),
        .O(\mul_ln82_reg_1799[11]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln82_reg_1799[11]_i_5 
       (.I0(Q[5]),
        .I1(\mul_ln82_reg_1799_reg[11]_i_2_n_18 ),
        .I2(\mul_ln82_reg_1799_reg[11]_i_2_n_17 ),
        .O(\mul_ln82_reg_1799[11]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h36)) 
    \mul_ln82_reg_1799[11]_i_6 
       (.I0(\mul_ln82_reg_1799_reg[11]_i_2_n_19 ),
        .I1(\mul_ln82_reg_1799_reg[11]_i_2_n_18 ),
        .I2(Q[5]),
        .O(\mul_ln82_reg_1799[11]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hC9)) 
    \mul_ln82_reg_1799[11]_i_7 
       (.I0(\mul_ln82_reg_1799_reg[7]_i_2_n_16 ),
        .I1(\mul_ln82_reg_1799_reg[11]_i_2_n_19 ),
        .I2(Q[5]),
        .O(\mul_ln82_reg_1799[11]_i_7_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln82_reg_1799[11]_i_8 
       (.I0(Q[5]),
        .O(\mul_ln82_reg_1799[11]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mul_ln82_reg_1799[11]_i_9 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\mul_ln82_reg_1799[11]_i_9_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln82_reg_1799[7]_i_10 
       (.I0(Q[1]),
        .O(\mul_ln82_reg_1799[7]_i_10_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln82_reg_1799[7]_i_3 
       (.I0(\mul_ln82_reg_1799_reg[7]_i_2_n_17 ),
        .O(\mul_ln82_reg_1799[7]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mul_ln82_reg_1799[7]_i_4 
       (.I0(\mul_ln82_reg_1799_reg[7]_i_2_n_17 ),
        .I1(\mul_ln82_reg_1799_reg[7]_i_2_n_16 ),
        .I2(Q[5]),
        .O(\mul_ln82_reg_1799[7]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln82_reg_1799[7]_i_5 
       (.I0(\mul_ln82_reg_1799_reg[7]_i_2_n_17 ),
        .I1(Q[5]),
        .O(\mul_ln82_reg_1799[7]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln82_reg_1799[7]_i_6 
       (.I0(Q[4]),
        .I1(\mul_ln82_reg_1799_reg[7]_i_2_n_18 ),
        .O(\mul_ln82_reg_1799[7]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln82_reg_1799[7]_i_7 
       (.I0(Q[3]),
        .I1(\mul_ln82_reg_1799_reg[7]_i_2_n_19 ),
        .O(\mul_ln82_reg_1799[7]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mul_ln82_reg_1799[7]_i_8 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\mul_ln82_reg_1799[7]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mul_ln82_reg_1799[7]_i_9 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mul_ln82_reg_1799[7]_i_9_n_12 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \mul_ln82_reg_1799_reg[11]_i_1 
       (.CI(\mul_ln82_reg_1799_reg[7]_i_1_n_12 ),
        .CO({\NLW_mul_ln82_reg_1799_reg[11]_i_1_CO_UNCONNECTED [3],\mul_ln82_reg_1799_reg[11]_i_1_n_13 ,\mul_ln82_reg_1799_reg[11]_i_1_n_14 ,\mul_ln82_reg_1799_reg[11]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln82_reg_1799_reg[11]_i_2_n_17 ,\mul_ln82_reg_1799[11]_i_3_n_12 ,\mul_ln82_reg_1799[11]_i_4_n_12 }),
        .O(p[10:7]),
        .S({\mul_ln82_reg_1799_reg[11]_i_2_n_16 ,\mul_ln82_reg_1799[11]_i_5_n_12 ,\mul_ln82_reg_1799[11]_i_6_n_12 ,\mul_ln82_reg_1799[11]_i_7_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \mul_ln82_reg_1799_reg[11]_i_2 
       (.CI(\mul_ln82_reg_1799_reg[7]_i_2_n_12 ),
        .CO({\NLW_mul_ln82_reg_1799_reg[11]_i_2_CO_UNCONNECTED [3],\mul_ln82_reg_1799_reg[11]_i_2_n_13 ,\mul_ln82_reg_1799_reg[11]_i_2_n_14 ,\mul_ln82_reg_1799_reg[11]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[4],Q[5],Q[2]}),
        .O({\mul_ln82_reg_1799_reg[11]_i_2_n_16 ,\mul_ln82_reg_1799_reg[11]_i_2_n_17 ,\mul_ln82_reg_1799_reg[11]_i_2_n_18 ,\mul_ln82_reg_1799_reg[11]_i_2_n_19 }),
        .S({\mul_ln82_reg_1799[11]_i_8_n_12 ,\mul_ln82_reg_1799[11]_i_9_n_12 ,\mul_ln82_reg_1799[11]_i_10_n_12 ,\mul_ln82_reg_1799[11]_i_11_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \mul_ln82_reg_1799_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln82_reg_1799_reg[3]_i_1_n_12 ,\mul_ln82_reg_1799_reg[3]_i_1_n_13 ,\mul_ln82_reg_1799_reg[3]_i_1_n_14 ,\mul_ln82_reg_1799_reg[3]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({Q[2:0],1'b0}),
        .O({p[2:0],\NLW_mul_ln82_reg_1799_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({Q[2:0],1'b0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \mul_ln82_reg_1799_reg[7]_i_1 
       (.CI(\mul_ln82_reg_1799_reg[3]_i_1_n_12 ),
        .CO({\mul_ln82_reg_1799_reg[7]_i_1_n_12 ,\mul_ln82_reg_1799_reg[7]_i_1_n_13 ,\mul_ln82_reg_1799_reg[7]_i_1_n_14 ,\mul_ln82_reg_1799_reg[7]_i_1_n_15 }),
        .CYINIT(1'b0),
        .DI({\mul_ln82_reg_1799_reg[7]_i_2_n_17 ,\mul_ln82_reg_1799[7]_i_3_n_12 ,Q[4:3]}),
        .O(p[6:3]),
        .S({\mul_ln82_reg_1799[7]_i_4_n_12 ,\mul_ln82_reg_1799[7]_i_5_n_12 ,\mul_ln82_reg_1799[7]_i_6_n_12 ,\mul_ln82_reg_1799[7]_i_7_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \mul_ln82_reg_1799_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\mul_ln82_reg_1799_reg[7]_i_2_n_12 ,\mul_ln82_reg_1799_reg[7]_i_2_n_13 ,\mul_ln82_reg_1799_reg[7]_i_2_n_14 ,\mul_ln82_reg_1799_reg[7]_i_2_n_15 }),
        .CYINIT(1'b0),
        .DI({Q[1:0],1'b0,1'b1}),
        .O({\mul_ln82_reg_1799_reg[7]_i_2_n_16 ,\mul_ln82_reg_1799_reg[7]_i_2_n_17 ,\mul_ln82_reg_1799_reg[7]_i_2_n_18 ,\mul_ln82_reg_1799_reg[7]_i_2_n_19 }),
        .S({\mul_ln82_reg_1799[7]_i_8_n_12 ,\mul_ln82_reg_1799[7]_i_9_n_12 ,\mul_ln82_reg_1799[7]_i_10_n_12 ,Q[0]}));
endmodule

(* ORIG_REF_NAME = "fcc_combined_wbuf_V" *) 
module design_1_fcc_combined_0_0_fcc_combined_wbuf_V
   (q0,
    ap_clk,
    ce0,
    addr0,
    Q,
    ram_reg_0);
  output [15:0]q0;
  input ap_clk;
  input ce0;
  input [11:0]addr0;
  input [15:0]Q;
  input [0:0]ram_reg_0;

  wire [15:0]Q;
  wire [11:0]addr0;
  wire ap_clk;
  wire ce0;
  wire [15:0]q0;
  wire [0:0]ram_reg_0;

  design_1_fcc_combined_0_0_fcc_combined_wbuf_V_ram fcc_combined_wbuf_V_ram_U
       (.Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .q0(q0),
        .ram_reg_0_0(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "fcc_combined_wbuf_V_ram" *) 
module design_1_fcc_combined_0_0_fcc_combined_wbuf_V_ram
   (q0,
    ap_clk,
    ce0,
    addr0,
    Q,
    ram_reg_0_0);
  output [15:0]q0;
  input ap_clk;
  input ce0;
  input [11:0]addr0;
  input [15:0]Q;
  input [0:0]ram_reg_0_0;

  wire [15:0]Q;
  wire [11:0]addr0;
  wire ap_clk;
  wire ce0;
  wire [15:0]q0;
  wire [0:0]ram_reg_0_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "40000" *) 
  (* RTL_RAM_NAME = "wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:8],q0[7:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:1],q0[8]}),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_0,ram_reg_0_0,ram_reg_0_0,ram_reg_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "40000" *) 
  (* RTL_RAM_NAME = "wbuf_V_U/fcc_combined_wbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,addr0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[15:9]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:7],q0[15:9]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_0,ram_reg_0_0,ram_reg_0_0,ram_reg_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fcc_combined_xbuf_V" *) 
module design_1_fcc_combined_0_0_fcc_combined_xbuf_V
   (D,
    DIADI,
    ap_clk,
    bbuf_V_ce0,
    Q,
    WEA,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2);
  output [15:0]D;
  output [15:0]DIADI;
  input ap_clk;
  input bbuf_V_ce0;
  input [15:0]Q;
  input [0:0]WEA;
  input [15:0]ram_reg;
  input [1:0]ram_reg_0;
  input [5:0]ram_reg_1;
  input [5:0]ram_reg_2;

  wire [15:0]D;
  wire [15:0]DIADI;
  wire [15:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire bbuf_V_ce0;
  wire [15:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire [5:0]ram_reg_1;
  wire [5:0]ram_reg_2;

  design_1_fcc_combined_0_0_fcc_combined_xbuf_V_ram_27 fcc_combined_xbuf_V_ram_U
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .bbuf_V_ce0(bbuf_V_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "fcc_combined_xbuf_V" *) 
module design_1_fcc_combined_0_0_fcc_combined_xbuf_V_0
   (DOADO,
    \ap_CS_fsm_reg[40] ,
    ap_clk,
    dybuf_V_ce0,
    Q,
    WEA,
    ram_reg,
    ap_enable_reg_pp4_iter1,
    ram_reg_0,
    ram_reg_1,
    i_8_reg_653_reg,
    ap_enable_reg_pp5_iter0);
  output [15:0]DOADO;
  output \ap_CS_fsm_reg[40] ;
  input ap_clk;
  input dybuf_V_ce0;
  input [15:0]Q;
  input [0:0]WEA;
  input [5:0]ram_reg;
  input ap_enable_reg_pp4_iter1;
  input [1:0]ram_reg_0;
  input [5:0]ram_reg_1;
  input [5:0]i_8_reg_653_reg;
  input ap_enable_reg_pp5_iter0;

  wire [15:0]DOADO;
  wire [15:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[40] ;
  wire ap_clk;
  wire ap_enable_reg_pp4_iter1;
  wire ap_enable_reg_pp5_iter0;
  wire dybuf_V_ce0;
  wire [5:0]i_8_reg_653_reg;
  wire [5:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire [5:0]ram_reg_1;

  design_1_fcc_combined_0_0_fcc_combined_xbuf_V_ram_26 fcc_combined_xbuf_V_ram_U
       (.DOADO(DOADO),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[40] (\ap_CS_fsm_reg[40] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .ap_enable_reg_pp5_iter0(ap_enable_reg_pp5_iter0),
        .dybuf_V_ce0(dybuf_V_ce0),
        .i_8_reg_653_reg(i_8_reg_653_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "fcc_combined_xbuf_V" *) 
module design_1_fcc_combined_0_0_fcc_combined_xbuf_V_8
   (ram_reg,
    ap_clk,
    xbuf_V_ce0,
    Q,
    ram_reg_0,
    D,
    ap_enable_reg_pp4_iter1,
    ram_reg_1,
    ram_reg_2);
  output [15:0]ram_reg;
  input ap_clk;
  input xbuf_V_ce0;
  input [15:0]Q;
  input [0:0]ram_reg_0;
  input [5:0]D;
  input ap_enable_reg_pp4_iter1;
  input [0:0]ram_reg_1;
  input [5:0]ram_reg_2;

  wire [5:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp4_iter1;
  wire [15:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [5:0]ram_reg_2;
  wire xbuf_V_ce0;

  design_1_fcc_combined_0_0_fcc_combined_xbuf_V_ram_10 fcc_combined_xbuf_V_ram_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .xbuf_V_ce0(xbuf_V_ce0));
endmodule

(* ORIG_REF_NAME = "fcc_combined_xbuf_V" *) 
module design_1_fcc_combined_0_0_fcc_combined_xbuf_V_9
   (I_WDATA,
    ap_clk,
    ybuf_V_ce0,
    ybuf_V_load_reg_21610,
    DIADI,
    ram_reg,
    i_9_reg_754_reg,
    ap_enable_reg_pp10_iter0,
    Q,
    ram_reg_0);
  output [15:0]I_WDATA;
  input ap_clk;
  input ybuf_V_ce0;
  input ybuf_V_load_reg_21610;
  input [15:0]DIADI;
  input [0:0]ram_reg;
  input [5:0]i_9_reg_754_reg;
  input ap_enable_reg_pp10_iter0;
  input [0:0]Q;
  input [5:0]ram_reg_0;

  wire [15:0]DIADI;
  wire [15:0]I_WDATA;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp10_iter0;
  wire [5:0]i_9_reg_754_reg;
  wire [0:0]ram_reg;
  wire [5:0]ram_reg_0;
  wire ybuf_V_ce0;
  wire ybuf_V_load_reg_21610;

  design_1_fcc_combined_0_0_fcc_combined_xbuf_V_ram fcc_combined_xbuf_V_ram_U
       (.DIADI(DIADI),
        .I_WDATA(I_WDATA),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp10_iter0(ap_enable_reg_pp10_iter0),
        .i_9_reg_754_reg(i_9_reg_754_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ybuf_V_ce0(ybuf_V_ce0),
        .ybuf_V_load_reg_21610(ybuf_V_load_reg_21610));
endmodule

(* ORIG_REF_NAME = "fcc_combined_xbuf_V_ram" *) 
module design_1_fcc_combined_0_0_fcc_combined_xbuf_V_ram
   (I_WDATA,
    ap_clk,
    ybuf_V_ce0,
    ybuf_V_load_reg_21610,
    DIADI,
    ram_reg_0,
    i_9_reg_754_reg,
    ap_enable_reg_pp10_iter0,
    Q,
    ram_reg_1);
  output [15:0]I_WDATA;
  input ap_clk;
  input ybuf_V_ce0;
  input ybuf_V_load_reg_21610;
  input [15:0]DIADI;
  input [0:0]ram_reg_0;
  input [5:0]i_9_reg_754_reg;
  input ap_enable_reg_pp10_iter0;
  input [0:0]Q;
  input [5:0]ram_reg_1;

  wire [15:0]DIADI;
  wire [15:0]I_WDATA;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp10_iter0;
  wire [5:0]i_9_reg_754_reg;
  wire [0:0]ram_reg_0;
  wire [5:0]ram_reg_1;
  wire [5:0]ybuf_V_address0;
  wire ybuf_V_ce0;
  wire ybuf_V_load_reg_21610;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "800" *) 
  (* RTL_RAM_NAME = "ybuf_V_U/fcc_combined_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ybuf_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(I_WDATA),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ybuf_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(ybuf_V_load_reg_21610),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_0,ram_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__1
       (.I0(i_9_reg_754_reg[5]),
        .I1(ap_enable_reg_pp10_iter0),
        .I2(Q),
        .I3(ram_reg_1[5]),
        .O(ybuf_V_address0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__1
       (.I0(i_9_reg_754_reg[4]),
        .I1(ap_enable_reg_pp10_iter0),
        .I2(Q),
        .I3(ram_reg_1[4]),
        .O(ybuf_V_address0[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__1
       (.I0(i_9_reg_754_reg[3]),
        .I1(ap_enable_reg_pp10_iter0),
        .I2(Q),
        .I3(ram_reg_1[3]),
        .O(ybuf_V_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__1
       (.I0(i_9_reg_754_reg[2]),
        .I1(ap_enable_reg_pp10_iter0),
        .I2(Q),
        .I3(ram_reg_1[2]),
        .O(ybuf_V_address0[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__1
       (.I0(i_9_reg_754_reg[1]),
        .I1(ap_enable_reg_pp10_iter0),
        .I2(Q),
        .I3(ram_reg_1[1]),
        .O(ybuf_V_address0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__2
       (.I0(i_9_reg_754_reg[0]),
        .I1(ap_enable_reg_pp10_iter0),
        .I2(Q),
        .I3(ram_reg_1[0]),
        .O(ybuf_V_address0[0]));
endmodule

(* ORIG_REF_NAME = "fcc_combined_xbuf_V_ram" *) 
module design_1_fcc_combined_0_0_fcc_combined_xbuf_V_ram_10
   (ram_reg_0,
    ap_clk,
    xbuf_V_ce0,
    Q,
    ram_reg_1,
    D,
    ap_enable_reg_pp4_iter1,
    ram_reg_2,
    ram_reg_3);
  output [15:0]ram_reg_0;
  input ap_clk;
  input xbuf_V_ce0;
  input [15:0]Q;
  input [0:0]ram_reg_1;
  input [5:0]D;
  input ap_enable_reg_pp4_iter1;
  input [0:0]ram_reg_2;
  input [5:0]ram_reg_3;

  wire [5:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp4_iter1;
  wire [15:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [5:0]ram_reg_3;
  wire [5:0]xbuf_V_address0;
  wire xbuf_V_ce0;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "800" *) 
  (* RTL_RAM_NAME = "xbuf_V_U/fcc_combined_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,xbuf_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(Q),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(ram_reg_0),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(xbuf_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_1,ram_reg_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__2
       (.I0(D[5]),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ram_reg_2),
        .I3(ram_reg_3[5]),
        .O(xbuf_V_address0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__0
       (.I0(D[4]),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ram_reg_2),
        .I3(ram_reg_3[4]),
        .O(xbuf_V_address0[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__0
       (.I0(D[3]),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ram_reg_2),
        .I3(ram_reg_3[3]),
        .O(xbuf_V_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__0
       (.I0(D[2]),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ram_reg_2),
        .I3(ram_reg_3[2]),
        .O(xbuf_V_address0[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__0
       (.I0(D[1]),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ram_reg_2),
        .I3(ram_reg_3[1]),
        .O(xbuf_V_address0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__0
       (.I0(D[0]),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ram_reg_2),
        .I3(ram_reg_3[0]),
        .O(xbuf_V_address0[0]));
endmodule

(* ORIG_REF_NAME = "fcc_combined_xbuf_V_ram" *) 
module design_1_fcc_combined_0_0_fcc_combined_xbuf_V_ram_26
   (DOADO,
    \ap_CS_fsm_reg[40] ,
    ap_clk,
    dybuf_V_ce0,
    Q,
    WEA,
    ram_reg_0,
    ap_enable_reg_pp4_iter1,
    ram_reg_1,
    ram_reg_2,
    i_8_reg_653_reg,
    ap_enable_reg_pp5_iter0);
  output [15:0]DOADO;
  output \ap_CS_fsm_reg[40] ;
  input ap_clk;
  input dybuf_V_ce0;
  input [15:0]Q;
  input [0:0]WEA;
  input [5:0]ram_reg_0;
  input ap_enable_reg_pp4_iter1;
  input [1:0]ram_reg_1;
  input [5:0]ram_reg_2;
  input [5:0]i_8_reg_653_reg;
  input ap_enable_reg_pp5_iter0;

  wire [15:0]DOADO;
  wire [15:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[40] ;
  wire ap_clk;
  wire ap_enable_reg_pp4_iter1;
  wire ap_enable_reg_pp5_iter0;
  wire [5:0]dybuf_V_address0;
  wire dybuf_V_address01;
  wire dybuf_V_ce0;
  wire [5:0]i_8_reg_653_reg;
  wire [5:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [5:0]ram_reg_2;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "800" *) 
  (* RTL_RAM_NAME = "dybuf_V_U/fcc_combined_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,dybuf_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(Q),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(dybuf_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10
       (.I0(ram_reg_1[1]),
        .I1(ap_enable_reg_pp5_iter0),
        .O(dybuf_V_address01));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    ram_reg_i_2
       (.I0(ram_reg_0[5]),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_2[5]),
        .I4(dybuf_V_address01),
        .I5(i_8_reg_653_reg[5]),
        .O(dybuf_V_address0[5]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    ram_reg_i_3
       (.I0(ram_reg_0[4]),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_2[4]),
        .I4(dybuf_V_address01),
        .I5(i_8_reg_653_reg[4]),
        .O(dybuf_V_address0[4]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    ram_reg_i_4
       (.I0(ram_reg_0[3]),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_2[3]),
        .I4(dybuf_V_address01),
        .I5(i_8_reg_653_reg[3]),
        .O(dybuf_V_address0[3]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    ram_reg_i_5
       (.I0(ram_reg_0[2]),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_2[2]),
        .I4(dybuf_V_address01),
        .I5(i_8_reg_653_reg[2]),
        .O(dybuf_V_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    ram_reg_i_6
       (.I0(ram_reg_0[1]),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_2[1]),
        .I4(dybuf_V_address01),
        .I5(i_8_reg_653_reg[1]),
        .O(dybuf_V_address0[1]));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    ram_reg_i_7
       (.I0(ram_reg_0[0]),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_2[0]),
        .I4(dybuf_V_address01),
        .I5(i_8_reg_653_reg[0]),
        .O(dybuf_V_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_9
       (.I0(ram_reg_1[0]),
        .I1(ap_enable_reg_pp4_iter1),
        .I2(ap_enable_reg_pp5_iter0),
        .I3(ram_reg_1[1]),
        .O(\ap_CS_fsm_reg[40] ));
endmodule

(* ORIG_REF_NAME = "fcc_combined_xbuf_V_ram" *) 
module design_1_fcc_combined_0_0_fcc_combined_xbuf_V_ram_27
   (D,
    DIADI,
    ap_clk,
    bbuf_V_ce0,
    Q,
    WEA,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3);
  output [15:0]D;
  output [15:0]DIADI;
  input ap_clk;
  input bbuf_V_ce0;
  input [15:0]Q;
  input [0:0]WEA;
  input [15:0]ram_reg_0;
  input [1:0]ram_reg_1;
  input [5:0]ram_reg_2;
  input [5:0]ram_reg_3;

  wire [15:0]D;
  wire [15:0]DIADI;
  wire [15:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [5:0]bbuf_V_address0;
  wire bbuf_V_ce0;
  wire [15:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [5:0]ram_reg_2;
  wire [5:0]ram_reg_3;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "800" *) 
  (* RTL_RAM_NAME = "bbuf_V_U/fcc_combined_xbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,bbuf_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(Q),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(bbuf_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__0
       (.I0(ram_reg_0[14]),
        .I1(ram_reg_1[1]),
        .I2(D[14]),
        .O(DIADI[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11
       (.I0(ram_reg_0[13]),
        .I1(ram_reg_1[1]),
        .I2(D[13]),
        .O(DIADI[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12
       (.I0(ram_reg_0[12]),
        .I1(ram_reg_1[1]),
        .I2(D[12]),
        .O(DIADI[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13
       (.I0(ram_reg_0[11]),
        .I1(ram_reg_1[1]),
        .I2(D[11]),
        .O(DIADI[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14
       (.I0(ram_reg_0[10]),
        .I1(ram_reg_1[1]),
        .I2(D[10]),
        .O(DIADI[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15
       (.I0(ram_reg_0[9]),
        .I1(ram_reg_1[1]),
        .I2(D[9]),
        .O(DIADI[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16
       (.I0(ram_reg_0[8]),
        .I1(ram_reg_1[1]),
        .I2(D[8]),
        .O(DIADI[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17
       (.I0(ram_reg_0[7]),
        .I1(ram_reg_1[1]),
        .I2(D[7]),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18
       (.I0(ram_reg_0[6]),
        .I1(ram_reg_1[1]),
        .I2(D[6]),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19
       (.I0(ram_reg_0[5]),
        .I1(ram_reg_1[1]),
        .I2(D[5]),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20
       (.I0(ram_reg_0[4]),
        .I1(ram_reg_1[1]),
        .I2(D[4]),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21
       (.I0(ram_reg_0[3]),
        .I1(ram_reg_1[1]),
        .I2(D[3]),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22
       (.I0(ram_reg_0[2]),
        .I1(ram_reg_1[1]),
        .I2(D[2]),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_1[1]),
        .I2(D[1]),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_1[1]),
        .I2(D[0]),
        .O(DIADI[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__3
       (.I0(ram_reg_2[5]),
        .I1(ram_reg_1[0]),
        .I2(ram_reg_3[5]),
        .O(bbuf_V_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__3
       (.I0(ram_reg_2[4]),
        .I1(ram_reg_1[0]),
        .I2(ram_reg_3[4]),
        .O(bbuf_V_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__3
       (.I0(ram_reg_2[3]),
        .I1(ram_reg_1[0]),
        .I2(ram_reg_3[3]),
        .O(bbuf_V_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__3
       (.I0(ram_reg_2[2]),
        .I1(ram_reg_1[0]),
        .I2(ram_reg_3[2]),
        .O(bbuf_V_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__3
       (.I0(ram_reg_2[1]),
        .I1(ram_reg_1[0]),
        .I2(ram_reg_3[1]),
        .O(bbuf_V_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__3
       (.I0(ram_reg_2[0]),
        .I1(ram_reg_1[0]),
        .I2(ram_reg_3[0]),
        .O(bbuf_V_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__0
       (.I0(ram_reg_0[15]),
        .I1(ram_reg_1[1]),
        .I2(D[15]),
        .O(DIADI[15]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
