// Seed: 819328176
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  logic id_2;
  logic id_3;
  always @(1) begin
    SystemTFIdentifier(1);
    id_2 = 1;
  end
  type_10 id_4 (
      (id_2),
      id_1,
      1
  );
  logic id_5;
  logic id_6;
  type_13(
      id_1, id_2
  );
  logic id_7 = id_6;
endmodule
