<stg><name>max_pool_1</name>


<trans_list>

<trans id="293" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %f_0 = phi i3 [ 0, %0 ], [ %f, %Filter_Loop_end ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln10 = icmp eq i3 %f_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %f = add i3 %f_0, 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln10, label %7, label %Filter_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter_Loop_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="3">
<![CDATA[
Filter_Loop_begin:2  %zext_ln13 = zext i3 %f_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
Filter_Loop_begin:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln40"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %phi_mul5 = phi i9 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="phi_mul5"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %phi_urem7 = phi i4 [ 0, %Filter_Loop_begin ], [ %select_ln38, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="phi_urem7"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln13 = add i9 %phi_mul5, 22

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %icmp_ln13 = icmp eq i4 %r_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %r = add i4 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Row_Loop_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
Row_Loop_begin:2  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="4">
<![CDATA[
Row_Loop_begin:3  %trunc_ln203 = trunc i4 %phi_urem7 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
Row_Loop_begin:4  %tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %phi_mul5, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="3">
<![CDATA[
Row_Loop_begin:5  %zext_ln203 = zext i3 %tmp_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
Row_Loop_begin:6  %tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="5">
<![CDATA[
Row_Loop_begin:7  %zext_ln203_4 = zext i5 %tmp_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Row_Loop_begin:8  %add_ln203 = add i6 %zext_ln203_4, %zext_ln203

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
Row_Loop_begin:9  br label %3

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter_Loop_end:0  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
Filter_Loop_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i9 [ 0, %Row_Loop_begin ], [ %add_ln16, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %phi_urem = phi i4 [ 0, %Row_Loop_begin ], [ %select_ln37, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln16 = add i9 %phi_mul, 22

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %icmp_ln16 = icmp eq i4 %c_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %c = add i4 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str27) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop_begin:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
Col_Loop_begin:2  %shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop_begin:3  br label %4

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Row_Loop_end:0  %add_ln38 = add i4 %phi_urem7, 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
Row_Loop_end:1  %icmp_ln38 = icmp ult i4 %add_ln38, 3

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Row_Loop_end:2  %select_ln38 = select i1 %icmp_ln38, i4 %add_ln38, i4 0

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Row_Loop_end:3  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
Row_Loop_end:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0  %max_0 = phi i14 [ 0, %Col_Loop_begin ], [ %max_1, %Pool_Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="max_0"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="mpr_0"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln20 = zext i2 %mpr_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln20 = icmp eq i2 %mpr_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %mpr = add i2 %mpr_0, 1

]]></Node>
<StgValue><ssdm name="mpr"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln20, label %6, label %Pool_Row_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str38) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Pool_Row_Loop_begin:2  %i = add i5 %zext_ln20, %shl_ln

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="5">
<![CDATA[
Pool_Row_Loop_begin:3  %zext_ln1494 = zext i5 %i to i10

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Pool_Row_Loop_begin:4  %mul_ln1494 = mul i10 %zext_ln1494, 26

]]></Node>
<StgValue><ssdm name="mul_ln1494"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_begin:5  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="4">
<![CDATA[
:0  %trunc_ln203_1 = trunc i4 %phi_urem to i3

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %phi_mul, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="3">
<![CDATA[
:2  %zext_ln203_5 = zext i3 %tmp_3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln203_3 = add i6 %zext_ln203_5, %add_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_3"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln203_6 = zext i6 %add_ln203_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %max_pool_out_0_0_0 = getelementptr [25 x i14]* %max_pool_out_0_0_0_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_0_0_0"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %max_pool_out_0_0_1 = getelementptr [25 x i14]* %max_pool_out_0_0_1_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_0_0_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %max_pool_out_0_0_2 = getelementptr [25 x i14]* %max_pool_out_0_0_2_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_0_0_2"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %max_pool_out_0_0_3 = getelementptr [25 x i14]* %max_pool_out_0_0_3_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_0_0_3"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %max_pool_out_0_0_4 = getelementptr [25 x i14]* %max_pool_out_0_0_4_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_0_0_4"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %max_pool_out_0_0_5 = getelementptr [25 x i14]* %max_pool_out_0_0_5_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_0_0_5"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add_ln203_4 = add i6 %zext_ln203_5, %zext_ln203_4

]]></Node>
<StgValue><ssdm name="add_ln203_4"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="6">
<![CDATA[
:12  %zext_ln203_7 = zext i6 %add_ln203_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %max_pool_out_0_1_0 = getelementptr [20 x i14]* %max_pool_out_0_1_0_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_1_0"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %max_pool_out_0_1_1 = getelementptr [20 x i14]* %max_pool_out_0_1_1_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_1_1"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %max_pool_out_0_1_2 = getelementptr [20 x i14]* %max_pool_out_0_1_2_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_1_2"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %max_pool_out_0_1_3 = getelementptr [20 x i14]* %max_pool_out_0_1_3_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_1_3"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %max_pool_out_0_1_4 = getelementptr [20 x i14]* %max_pool_out_0_1_4_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_1_4"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %max_pool_out_0_1_5 = getelementptr [20 x i14]* %max_pool_out_0_1_5_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_1_5"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %max_pool_out_0_2_0 = getelementptr [20 x i14]* %max_pool_out_0_2_0_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_2_0"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %max_pool_out_0_2_1 = getelementptr [20 x i14]* %max_pool_out_0_2_1_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_2_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %max_pool_out_0_2_2 = getelementptr [20 x i14]* %max_pool_out_0_2_2_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_2_2"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %max_pool_out_0_2_3 = getelementptr [20 x i14]* %max_pool_out_0_2_3_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_2_3"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %max_pool_out_0_2_4 = getelementptr [20 x i14]* %max_pool_out_0_2_4_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_2_4"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %max_pool_out_0_2_5 = getelementptr [20 x i14]* %max_pool_out_0_2_5_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_2_5"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %max_pool_out_1_0_0 = getelementptr [20 x i14]* %max_pool_out_1_0_0_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_1_0_0"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %max_pool_out_1_0_1 = getelementptr [20 x i14]* %max_pool_out_1_0_1_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_1_0_1"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %max_pool_out_1_0_2 = getelementptr [20 x i14]* %max_pool_out_1_0_2_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_1_0_2"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %max_pool_out_1_0_3 = getelementptr [20 x i14]* %max_pool_out_1_0_3_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_1_0_3"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %max_pool_out_1_0_4 = getelementptr [20 x i14]* %max_pool_out_1_0_4_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_1_0_4"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %max_pool_out_1_0_5 = getelementptr [20 x i14]* %max_pool_out_1_0_5_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_1_0_5"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %max_pool_out_1_1_0 = getelementptr [16 x i14]* %max_pool_out_1_1_0_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_1_0"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %max_pool_out_1_1_1 = getelementptr [16 x i14]* %max_pool_out_1_1_1_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_1_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %max_pool_out_1_1_2 = getelementptr [16 x i14]* %max_pool_out_1_1_2_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_1_2"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %max_pool_out_1_1_3 = getelementptr [16 x i14]* %max_pool_out_1_1_3_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_1_3"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %max_pool_out_1_1_4 = getelementptr [16 x i14]* %max_pool_out_1_1_4_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_1_4"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %max_pool_out_1_1_5 = getelementptr [16 x i14]* %max_pool_out_1_1_5_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_1_5"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %max_pool_out_1_2_0 = getelementptr [16 x i14]* %max_pool_out_1_2_0_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_2_0"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %max_pool_out_1_2_1 = getelementptr [16 x i14]* %max_pool_out_1_2_1_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_2_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %max_pool_out_1_2_2 = getelementptr [16 x i14]* %max_pool_out_1_2_2_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_2_2"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %max_pool_out_1_2_3 = getelementptr [16 x i14]* %max_pool_out_1_2_3_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_2_3"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %max_pool_out_1_2_4 = getelementptr [16 x i14]* %max_pool_out_1_2_4_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_2_4"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %max_pool_out_1_2_5 = getelementptr [16 x i14]* %max_pool_out_1_2_5_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_2_5"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %max_pool_out_2_0_0 = getelementptr [20 x i14]* %max_pool_out_2_0_0_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_0"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %max_pool_out_2_0_1 = getelementptr [20 x i14]* %max_pool_out_2_0_1_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %max_pool_out_2_0_2 = getelementptr [20 x i14]* %max_pool_out_2_0_2_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_2"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %max_pool_out_2_0_3 = getelementptr [20 x i14]* %max_pool_out_2_0_3_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_3"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %max_pool_out_2_0_4 = getelementptr [20 x i14]* %max_pool_out_2_0_4_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_4"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %max_pool_out_2_0_5 = getelementptr [20 x i14]* %max_pool_out_2_0_5_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_5"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %max_pool_out_2_1_0 = getelementptr [16 x i14]* %max_pool_out_2_1_0_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_1_0"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %max_pool_out_2_1_1 = getelementptr [16 x i14]* %max_pool_out_2_1_1_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_1_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %max_pool_out_2_1_2 = getelementptr [16 x i14]* %max_pool_out_2_1_2_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_1_2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %max_pool_out_2_1_3 = getelementptr [16 x i14]* %max_pool_out_2_1_3_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_1_3"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %max_pool_out_2_1_4 = getelementptr [16 x i14]* %max_pool_out_2_1_4_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_1_4"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %max_pool_out_2_1_5 = getelementptr [16 x i14]* %max_pool_out_2_1_5_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_1_5"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %max_pool_out_2_2_0 = getelementptr [16 x i14]* %max_pool_out_2_2_0_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_2_0"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %max_pool_out_2_2_1 = getelementptr [16 x i14]* %max_pool_out_2_2_1_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_2_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %max_pool_out_2_2_2 = getelementptr [16 x i14]* %max_pool_out_2_2_2_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_2_2"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %max_pool_out_2_2_3 = getelementptr [16 x i14]* %max_pool_out_2_2_3_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_2_3"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %max_pool_out_2_2_4 = getelementptr [16 x i14]* %max_pool_out_2_2_4_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_2_4"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %max_pool_out_2_2_5 = getelementptr [16 x i14]* %max_pool_out_2_2_5_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_2_5"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
:61  switch i3 %trunc_ln203, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch1:0  switch i3 %trunc_ln203_1, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch4:0  switch i3 %f_0, label %branch29 [
    i3 0, label %branch24
    i3 1, label %branch25
    i3 2, label %branch26
    i3 3, label %branch27
    i3 -4, label %branch28
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch28:0  store i14 %max_0, i14* %max_pool_out_1_1_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %branch494

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch27:0  store i14 %max_0, i14* %max_pool_out_1_1_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %branch494

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch26:0  store i14 %max_0, i14* %max_pool_out_1_1_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %branch494

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch25:0  store i14 %max_0, i14* %max_pool_out_1_1_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %branch494

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch24:0  store i14 %max_0, i14* %max_pool_out_1_1_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %branch494

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch29:0  store i14 %max_0, i14* %max_pool_out_1_1_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %branch494

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch494:0  br label %branch124

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch3:0  switch i3 %f_0, label %branch23 [
    i3 0, label %branch18
    i3 1, label %branch19
    i3 2, label %branch20
    i3 3, label %branch21
    i3 -4, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch22:0  store i14 %max_0, i14* %max_pool_out_1_0_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %branch387

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch21:0  store i14 %max_0, i14* %max_pool_out_1_0_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %branch387

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch20:0  store i14 %max_0, i14* %max_pool_out_1_0_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %branch387

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch19:0  store i14 %max_0, i14* %max_pool_out_1_0_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %branch387

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch18:0  store i14 %max_0, i14* %max_pool_out_1_0_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %branch387

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch23:0  store i14 %max_0, i14* %max_pool_out_1_0_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %branch387

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch387:0  br label %branch124

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch5:0  switch i3 %f_0, label %branch35 [
    i3 0, label %branch30
    i3 1, label %branch31
    i3 2, label %branch32
    i3 3, label %branch33
    i3 -4, label %branch34
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch34:0  store i14 %max_0, i14* %max_pool_out_1_2_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %branch5102

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch33:0  store i14 %max_0, i14* %max_pool_out_1_2_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %branch5102

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch32:0  store i14 %max_0, i14* %max_pool_out_1_2_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %branch5102

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch31:0  store i14 %max_0, i14* %max_pool_out_1_2_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %branch5102

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch30:0  store i14 %max_0, i14* %max_pool_out_1_2_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %branch5102

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch35:0  store i14 %max_0, i14* %max_pool_out_1_2_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %branch5102

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
branch5102:0  br label %branch124

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
branch124:0  br label %Col_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch0:0  switch i3 %trunc_ln203_1, label %branch218 [
    i3 0, label %branch016
    i3 1, label %branch117
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch117:0  switch i3 %f_0, label %branch11 [
    i3 0, label %branch669
    i3 1, label %branch770
    i3 2, label %branch871
    i3 3, label %branch9
    i3 -4, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch10:0  store i14 %max_0, i14* %max_pool_out_0_1_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %branch11768

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch9:0  store i14 %max_0, i14* %max_pool_out_0_1_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %branch11768

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch871:0  store i14 %max_0, i14* %max_pool_out_0_1_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch871:1  br label %branch11768

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch770:0  store i14 %max_0, i14* %max_pool_out_0_1_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch770:1  br label %branch11768

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch669:0  store i14 %max_0, i14* %max_pool_out_0_1_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch669:1  br label %branch11768

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch11:0  store i14 %max_0, i14* %max_pool_out_0_1_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %branch11768

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch11768:0  br label %branch015

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch016:0  switch i3 %f_0, label %branch560 [
    i3 0, label %branch055
    i3 1, label %branch156
    i3 2, label %branch257
    i3 3, label %branch358
    i3 -4, label %branch459
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch459:0  store i14 %max_0, i14* %max_pool_out_0_0_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch459:1  br label %branch01654

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch358:0  store i14 %max_0, i14* %max_pool_out_0_0_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch358:1  br label %branch01654

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch257:0  store i14 %max_0, i14* %max_pool_out_0_0_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch257:1  br label %branch01654

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch156:0  store i14 %max_0, i14* %max_pool_out_0_0_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch156:1  br label %branch01654

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch055:0  store i14 %max_0, i14* %max_pool_out_0_0_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch055:1  br label %branch01654

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch560:0  store i14 %max_0, i14* %max_pool_out_0_0_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch560:1  br label %branch01654

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
branch01654:0  br label %branch015

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch218:0  switch i3 %f_0, label %branch17 [
    i3 0, label %branch12
    i3 1, label %branch13
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch16:0  store i14 %max_0, i14* %max_pool_out_0_2_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %branch21879

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch15:0  store i14 %max_0, i14* %max_pool_out_0_2_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %branch21879

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch14:0  store i14 %max_0, i14* %max_pool_out_0_2_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %branch21879

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch13:0  store i14 %max_0, i14* %max_pool_out_0_2_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %branch21879

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch12:0  store i14 %max_0, i14* %max_pool_out_0_2_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %branch21879

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch17:0  store i14 %max_0, i14* %max_pool_out_0_2_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %branch21879

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
branch21879:0  br label %branch015

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch015:0  br label %Col_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch2:0  switch i3 %trunc_ln203_1, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch7:0  switch i3 %f_0, label %branch47 [
    i3 0, label %branch42
    i3 1, label %branch43
    i3 2, label %branch44
    i3 3, label %branch45
    i3 -4, label %branch46
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch46:0  store i14 %max_0, i14* %max_pool_out_2_1_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %branch7118

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch45:0  store i14 %max_0, i14* %max_pool_out_2_1_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %branch7118

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch44:0  store i14 %max_0, i14* %max_pool_out_2_1_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %branch7118

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch43:0  store i14 %max_0, i14* %max_pool_out_2_1_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %branch7118

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch42:0  store i14 %max_0, i14* %max_pool_out_2_1_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %branch7118

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch47:0  store i14 %max_0, i14* %max_pool_out_2_1_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="1"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %branch7118

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
branch7118:0  br label %branch231

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch6:0  switch i3 %f_0, label %branch41 [
    i3 0, label %branch36
    i3 1, label %branch37
    i3 2, label %branch38
    i3 3, label %branch39
    i3 -4, label %branch40
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch40:0  store i14 %max_0, i14* %max_pool_out_2_0_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %branch6110

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch39:0  store i14 %max_0, i14* %max_pool_out_2_0_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %branch6110

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch38:0  store i14 %max_0, i14* %max_pool_out_2_0_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %branch6110

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch37:0  store i14 %max_0, i14* %max_pool_out_2_0_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %branch6110

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch36:0  store i14 %max_0, i14* %max_pool_out_2_0_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %branch6110

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch41:0  store i14 %max_0, i14* %max_pool_out_2_0_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="0"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %branch6110

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch6110:0  br label %branch231

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch8:0  switch i3 %f_0, label %branch53 [
    i3 0, label %branch48
    i3 1, label %branch49
    i3 2, label %branch50
    i3 3, label %branch51
    i3 -4, label %branch52
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch52:0  store i14 %max_0, i14* %max_pool_out_2_2_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %branch8126

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch51:0  store i14 %max_0, i14* %max_pool_out_2_2_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %branch8126

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch50:0  store i14 %max_0, i14* %max_pool_out_2_2_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %branch8126

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch49:0  store i14 %max_0, i14* %max_pool_out_2_2_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %branch8126

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch48:0  store i14 %max_0, i14* %max_pool_out_2_2_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %branch8126

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch53:0  store i14 %max_0, i14* %max_pool_out_2_2_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="f_0" val="!0"/>
<literal name="f_0" val="!1"/>
<literal name="f_0" val="!2"/>
<literal name="f_0" val="!3"/>
<literal name="f_0" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %branch8126

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch8126:0  br label %branch231

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch231:0  br label %Col_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_end:0  %add_ln37 = add i4 %phi_urem, 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_end:1  %icmp_ln37 = icmp ult i4 %add_ln37, 3

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Col_Loop_end:2  %select_ln37 = select i1 %icmp_ln37, i4 %add_ln37, i4 0

]]></Node>
<StgValue><ssdm name="select_ln37"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop_end:3  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str27, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop_end:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0  %max_1 = phi i14 [ %max_0, %Pool_Row_Loop_begin ], [ %select_ln29, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpc_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %mpc, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="mpc_0"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln23 = zext i2 %mpc_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln23 = icmp eq i2 %mpc_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %mpc = add i2 %mpc_0, 1

]]></Node>
<StgValue><ssdm name="mpc"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge:1  %j = add i5 %shl_ln2, %zext_ln23

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="5">
<![CDATA[
._crit_edge:2  %zext_ln1494_3 = zext i5 %j to i10

]]></Node>
<StgValue><ssdm name="zext_ln1494_3"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:3  %add_ln1494 = add i10 %zext_ln1494_3, %mul_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
._crit_edge:4  %p_shl1_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln1494, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
._crit_edge:5  %tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="11">
<![CDATA[
._crit_edge:6  %zext_ln1494_4 = zext i11 %tmp_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_4"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge:7  %sub_ln1494 = sub i13 %p_shl1_cast, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="sub_ln1494"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge:8  %add_ln1494_2 = add i13 %zext_ln13, %sub_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_2"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge:9  %zext_ln1494_5 = zext i13 %add_ln1494_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_5"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:10  %conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="conv_out_V_addr"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="12">
<![CDATA[
._crit_edge:11  %max_V = load i14* %conv_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="max_V"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Pool_Row_Loop_end:0  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str38, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_end:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str49) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="12">
<![CDATA[
._crit_edge:11  %max_V = load i14* %conv_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="max_V"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:12  %icmp_ln1494 = icmp sgt i14 %max_V, %max_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
._crit_edge:13  %select_ln29 = select i1 %icmp_ln1494, i14 %max_V, i14 %max_1

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:14  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
