blk_256x8.v,verilog,xil_defaultlib,../../../../ram_ctrl.srcs/sources_1/ip/blk_256x8/sim/blk_256x8.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
