
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_30464:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe38003ff; valaddr_reg:x3; val_offset:91392*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91392*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30465:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe38007ff; valaddr_reg:x3; val_offset:91395*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91395*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30466:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3800fff; valaddr_reg:x3; val_offset:91398*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91398*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30467:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3801fff; valaddr_reg:x3; val_offset:91401*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91401*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30468:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3803fff; valaddr_reg:x3; val_offset:91404*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91404*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30469:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3807fff; valaddr_reg:x3; val_offset:91407*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91407*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30470:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe380ffff; valaddr_reg:x3; val_offset:91410*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91410*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30471:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe381ffff; valaddr_reg:x3; val_offset:91413*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91413*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30472:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe383ffff; valaddr_reg:x3; val_offset:91416*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91416*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30473:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe387ffff; valaddr_reg:x3; val_offset:91419*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91419*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30474:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe38fffff; valaddr_reg:x3; val_offset:91422*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91422*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30475:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe39fffff; valaddr_reg:x3; val_offset:91425*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91425*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30476:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3bfffff; valaddr_reg:x3; val_offset:91428*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91428*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30477:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3c00000; valaddr_reg:x3; val_offset:91431*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91431*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30478:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3e00000; valaddr_reg:x3; val_offset:91434*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91434*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30479:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3f00000; valaddr_reg:x3; val_offset:91437*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91437*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30480:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3f80000; valaddr_reg:x3; val_offset:91440*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91440*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30481:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3fc0000; valaddr_reg:x3; val_offset:91443*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91443*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30482:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3fe0000; valaddr_reg:x3; val_offset:91446*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91446*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30483:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3ff0000; valaddr_reg:x3; val_offset:91449*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91449*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30484:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3ff8000; valaddr_reg:x3; val_offset:91452*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91452*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30485:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3ffc000; valaddr_reg:x3; val_offset:91455*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91455*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30486:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3ffe000; valaddr_reg:x3; val_offset:91458*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91458*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30487:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3fff000; valaddr_reg:x3; val_offset:91461*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91461*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30488:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3fff800; valaddr_reg:x3; val_offset:91464*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91464*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30489:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3fffc00; valaddr_reg:x3; val_offset:91467*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91467*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30490:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3fffe00; valaddr_reg:x3; val_offset:91470*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91470*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30491:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3ffff00; valaddr_reg:x3; val_offset:91473*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91473*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30492:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3ffff80; valaddr_reg:x3; val_offset:91476*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91476*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30493:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3ffffc0; valaddr_reg:x3; val_offset:91479*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91479*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30494:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3ffffe0; valaddr_reg:x3; val_offset:91482*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91482*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30495:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3fffff0; valaddr_reg:x3; val_offset:91485*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91485*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30496:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3fffff8; valaddr_reg:x3; val_offset:91488*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91488*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30497:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3fffffc; valaddr_reg:x3; val_offset:91491*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91491*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30498:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3fffffe; valaddr_reg:x3; val_offset:91494*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91494*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30499:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xe3ffffff; valaddr_reg:x3; val_offset:91497*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91497*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30500:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff000001; valaddr_reg:x3; val_offset:91500*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91500*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30501:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff000003; valaddr_reg:x3; val_offset:91503*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91503*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30502:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff000007; valaddr_reg:x3; val_offset:91506*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91506*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30503:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff199999; valaddr_reg:x3; val_offset:91509*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91509*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30504:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff249249; valaddr_reg:x3; val_offset:91512*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91512*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30505:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff333333; valaddr_reg:x3; val_offset:91515*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91515*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30506:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:91518*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91518*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30507:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:91521*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91521*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30508:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff444444; valaddr_reg:x3; val_offset:91524*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91524*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30509:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:91527*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91527*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30510:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:91530*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91530*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30511:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff666666; valaddr_reg:x3; val_offset:91533*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91533*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30512:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:91536*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91536*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30513:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:91539*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91539*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30514:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:91542*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91542*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30515:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18c423 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x567f6c and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18c423; op2val:0xbfd67f6c;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:91545*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91545*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30516:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1800000; valaddr_reg:x3; val_offset:91548*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91548*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30517:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1800001; valaddr_reg:x3; val_offset:91551*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91551*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30518:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1800003; valaddr_reg:x3; val_offset:91554*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91554*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30519:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1800007; valaddr_reg:x3; val_offset:91557*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91557*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30520:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe180000f; valaddr_reg:x3; val_offset:91560*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91560*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30521:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe180001f; valaddr_reg:x3; val_offset:91563*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91563*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30522:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe180003f; valaddr_reg:x3; val_offset:91566*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91566*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30523:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe180007f; valaddr_reg:x3; val_offset:91569*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91569*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30524:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe18000ff; valaddr_reg:x3; val_offset:91572*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91572*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30525:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe18001ff; valaddr_reg:x3; val_offset:91575*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91575*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30526:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe18003ff; valaddr_reg:x3; val_offset:91578*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91578*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30527:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe18007ff; valaddr_reg:x3; val_offset:91581*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91581*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30528:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1800fff; valaddr_reg:x3; val_offset:91584*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91584*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30529:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1801fff; valaddr_reg:x3; val_offset:91587*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91587*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30530:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1803fff; valaddr_reg:x3; val_offset:91590*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91590*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30531:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1807fff; valaddr_reg:x3; val_offset:91593*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91593*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30532:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe180ffff; valaddr_reg:x3; val_offset:91596*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91596*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30533:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe181ffff; valaddr_reg:x3; val_offset:91599*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91599*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30534:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe183ffff; valaddr_reg:x3; val_offset:91602*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91602*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30535:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe187ffff; valaddr_reg:x3; val_offset:91605*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91605*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30536:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe18fffff; valaddr_reg:x3; val_offset:91608*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91608*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30537:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe19fffff; valaddr_reg:x3; val_offset:91611*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91611*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30538:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1bfffff; valaddr_reg:x3; val_offset:91614*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91614*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30539:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1c00000; valaddr_reg:x3; val_offset:91617*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91617*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30540:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1e00000; valaddr_reg:x3; val_offset:91620*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91620*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30541:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1f00000; valaddr_reg:x3; val_offset:91623*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91623*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30542:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1f80000; valaddr_reg:x3; val_offset:91626*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91626*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30543:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1fc0000; valaddr_reg:x3; val_offset:91629*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91629*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30544:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1fe0000; valaddr_reg:x3; val_offset:91632*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91632*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30545:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1ff0000; valaddr_reg:x3; val_offset:91635*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91635*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30546:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1ff8000; valaddr_reg:x3; val_offset:91638*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91638*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30547:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1ffc000; valaddr_reg:x3; val_offset:91641*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91641*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30548:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1ffe000; valaddr_reg:x3; val_offset:91644*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91644*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30549:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1fff000; valaddr_reg:x3; val_offset:91647*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91647*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30550:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1fff800; valaddr_reg:x3; val_offset:91650*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91650*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30551:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1fffc00; valaddr_reg:x3; val_offset:91653*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91653*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30552:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1fffe00; valaddr_reg:x3; val_offset:91656*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91656*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30553:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1ffff00; valaddr_reg:x3; val_offset:91659*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91659*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30554:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1ffff80; valaddr_reg:x3; val_offset:91662*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91662*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30555:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1ffffc0; valaddr_reg:x3; val_offset:91665*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91665*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30556:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1ffffe0; valaddr_reg:x3; val_offset:91668*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91668*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30557:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1fffff0; valaddr_reg:x3; val_offset:91671*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91671*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30558:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1fffff8; valaddr_reg:x3; val_offset:91674*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91674*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30559:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1fffffc; valaddr_reg:x3; val_offset:91677*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91677*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30560:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1fffffe; valaddr_reg:x3; val_offset:91680*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91680*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30561:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xc3 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xe1ffffff; valaddr_reg:x3; val_offset:91683*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91683*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30562:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff000001; valaddr_reg:x3; val_offset:91686*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91686*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30563:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff000003; valaddr_reg:x3; val_offset:91689*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91689*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30564:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff000007; valaddr_reg:x3; val_offset:91692*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91692*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30565:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff199999; valaddr_reg:x3; val_offset:91695*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91695*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30566:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff249249; valaddr_reg:x3; val_offset:91698*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91698*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30567:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff333333; valaddr_reg:x3; val_offset:91701*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91701*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30568:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:91704*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91704*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30569:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:91707*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91707*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30570:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff444444; valaddr_reg:x3; val_offset:91710*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91710*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30571:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:91713*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91713*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30572:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:91716*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91716*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30573:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff666666; valaddr_reg:x3; val_offset:91719*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91719*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30574:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:91722*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91722*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30575:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:91725*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91725*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30576:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:91728*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91728*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30577:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x18ee67 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x564424 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f18ee67; op2val:0xbfd64424;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:91731*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91731*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30578:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x191b6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f191b6f; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:91734*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91734*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30579:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x191b6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f191b6f; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:91737*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91737*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30580:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x191b6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f191b6f; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:91740*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91740*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30581:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x191b6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f191b6f; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:91743*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91743*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30582:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x191b6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f191b6f; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:91746*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91746*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30583:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x191b6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f191b6f; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:91749*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91749*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30584:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x191b6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f191b6f; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:91752*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91752*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30585:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x191b6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f191b6f; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:91755*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91755*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30586:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x191b6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f191b6f; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:91758*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91758*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30587:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x191b6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f191b6f; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:91761*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91761*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30588:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x191b6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f191b6f; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:91764*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91764*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30589:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x191b6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f191b6f; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:91767*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91767*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30590:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x191b6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f191b6f; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:91770*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91770*0 + 3*238*FLEN/8, x4, x1, x2)

inst_30591:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x191b6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f191b6f; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:91773*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 91773*0 + 3*238*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3816817663,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3816818687,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3816820735,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3816824831,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3816833023,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3816849407,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3816882175,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3816947711,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3817078783,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3817340927,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3817865215,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3818913791,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3821010943,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3821010944,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3823108096,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3824156672,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3824680960,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3824943104,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825074176,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825139712,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825172480,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825188864,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825197056,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825201152,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825203200,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825204224,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825204736,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825204992,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825205120,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825205184,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825205216,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825205232,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825205240,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825205244,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825205246,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(3825205247,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2132329507,32,FLEN)
NAN_BOXED(3218505580,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783262208,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783262209,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783262211,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783262215,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783262223,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783262239,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783262271,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783262335,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783262463,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783262719,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783263231,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783264255,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783266303,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783270399,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783278591,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783294975,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783327743,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783393279,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783524351,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3783786495,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3784310783,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3785359359,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3787456511,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3787456512,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3789553664,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3790602240,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791126528,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791388672,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791519744,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791585280,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791618048,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791634432,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791642624,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791646720,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791648768,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791649792,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791650304,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791650560,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791650688,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791650752,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791650784,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791650800,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791650808,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791650812,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791650814,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(3791650815,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2132340327,32,FLEN)
NAN_BOXED(3218490404,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2132351855,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2132351855,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2132351855,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2132351855,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2132351855,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2132351855,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2132351855,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2132351855,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2132351855,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2132351855,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2132351855,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2132351855,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2132351855,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2132351855,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
